Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  1 14:20:09 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         28          
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-38  Warning           Bus skew constraint applied on multiple clocks                    6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (2342)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2342)
---------------------------------
 There are 2342 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.244        0.000                      0                 5559        0.021        0.000                      0                 5535        2.000        0.000                       0                  2941  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ZmodDcoClk                                                                                  {0.000 5.000}        10.000          100.000         
  FboutDcoClk_1                                                                             {0.000 5.000}        10.000          100.000         
  I_1                                                                                       {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk                                                                                     {0.000 4.000}        8.000           125.000         
  clk_out1_design_2_clk_wiz_0_1                                                             {0.000 5.000}        10.000          100.000         
  clkfbout_design_2_clk_wiz_0_1                                                             {0.000 4.000}        8.000           125.000         
sys_clk_pin                                                                                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_2_clk_wiz_0_1_1                                                           {0.000 5.000}        10.000          100.000         
  clkfbout_design_2_clk_wiz_0_1_1                                                           {0.000 4.000}        8.000           125.000         
zmod_adc_dco                                                                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZmodDcoClk                                                                                        0.244        0.000                      0                   14        1.238        0.000                      0                   14        3.000        0.000                       0                    15  
  FboutDcoClk_1                                                                                                                                                                                                                               7.845        0.000                       0                     3  
  I_1                                                                                             5.962        0.000                      0                  252        0.122        0.000                      0                  252        3.750        0.000                       0                    92  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.630        0.000                      0                  928        0.090        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk                                                                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_1                                                                   2.319        0.000                      0                 3756        0.093        0.000                      0                 3756        3.750        0.000                       0                  2344  
  clkfbout_design_2_clk_wiz_0_1                                                                                                                                                                                                               5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_1_1                                                                 2.319        0.000                      0                 3756        0.093        0.000                      0                 3756        3.750        0.000                       0                  2344  
  clkfbout_design_2_clk_wiz_0_1_1                                                                                                                                                                                                             5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZmodDcoClk                                                                                  I_1                                                                                               2.538        0.000                      0                   28        2.003        0.000                      0                   28  
clk_out1_design_2_clk_wiz_0_1                                                               I_1                                                                                               8.730        0.000                      0                    4                                                                        
clk_out1_design_2_clk_wiz_0_1_1                                                             I_1                                                                                               8.730        0.000                      0                    4                                                                        
clk_out1_design_2_clk_wiz_0_1                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.695        0.000                      0                    8                                                                        
clk_out1_design_2_clk_wiz_0_1_1                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.695        0.000                      0                    8                                                                        
I_1                                                                                         clk_out1_design_2_clk_wiz_0_1                                                                     8.402        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_2_clk_wiz_0_1                                                                    31.673        0.000                      0                    8                                                                        
clk_out1_design_2_clk_wiz_0_1_1                                                             clk_out1_design_2_clk_wiz_0_1                                                                     2.319        0.000                      0                 3756        0.021        0.000                      0                 3756  
I_1                                                                                         clk_out1_design_2_clk_wiz_0_1_1                                                                   8.402        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_2_clk_wiz_0_1_1                                                                  31.673        0.000                      0                    8                                                                        
clk_out1_design_2_clk_wiz_0_1                                                               clk_out1_design_2_clk_wiz_0_1_1                                                                   2.319        0.000                      0                 3756        0.021        0.000                      0                 3756  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           I_1                                                                                         I_1                                                                                               8.251        0.000                      0                   24        0.390        0.000                      0                   24  
**async_default**                                                                           clk_out1_design_2_clk_wiz_0_1                                                               clk_out1_design_2_clk_wiz_0_1                                                                     4.930        0.000                      0                  433        0.364        0.000                      0                  433  
**async_default**                                                                           clk_out1_design_2_clk_wiz_0_1_1                                                             clk_out1_design_2_clk_wiz_0_1                                                                     4.930        0.000                      0                  433        0.292        0.000                      0                  433  
**async_default**                                                                           clk_out1_design_2_clk_wiz_0_1                                                               clk_out1_design_2_clk_wiz_0_1_1                                                                   4.930        0.000                      0                  433        0.292        0.000                      0                  433  
**async_default**                                                                           clk_out1_design_2_clk_wiz_0_1_1                                                             clk_out1_design_2_clk_wiz_0_1_1                                                                   4.930        0.000                      0                  433        0.364        0.000                      0                  433  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.980        0.000                      0                  100        0.363        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      I_1                                                                                         I_1                                                                                         
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1                                                               I_1                                                                                         
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1_1                                                             I_1                                                                                         
(none)                                                                                      I_1                                                                                         clk_out1_design_2_clk_wiz_0_1                                                               
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1                                                               clk_out1_design_2_clk_wiz_0_1                                                               
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1_1                                                             clk_out1_design_2_clk_wiz_0_1                                                               
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_2_clk_wiz_0_1                                                               
(none)                                                                                      I_1                                                                                         clk_out1_design_2_clk_wiz_0_1_1                                                             
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1                                                               clk_out1_design_2_clk_wiz_0_1_1                                                             
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1_1                                                             clk_out1_design_2_clk_wiz_0_1_1                                                             
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_2_clk_wiz_0_1_1                                                             
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1_1                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      FboutDcoClk_1                                                                                                                                                                           
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1                                                                                                                                                           
(none)                                                                                      clk_out1_design_2_clk_wiz_0_1_1                                                                                                                                                         
(none)                                                                                      clkfbout_design_2_clk_wiz_0_1                                                                                                                                                           
(none)                                                                                      clkfbout_design_2_clk_wiz_0_1_1                                                                                                                                                         
(none)                                                                                                                                                                                  clk_out1_design_2_clk_wiz_0_1                                                               
(none)                                                                                                                                                                                  clk_out1_design_2_clk_wiz_0_1_1                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZmodDcoClk
  To Clock:  ZmodDcoClk

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[0]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 10.625 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    T16                                               0.000     9.880 r  dZmodADC_Data_0[0] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.465    10.345 r  dZmodADC_Data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.345    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[0]
    ILOGIC_X1Y58         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.625    10.625    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y58         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/C
                         clock pessimism              0.000    10.625    
                         clock uncertainty           -0.035    10.590    
    ILOGIC_X1Y58         IDDR (Setup_iddr_C_D)       -0.001    10.589    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[7]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.383ns  (logic 0.383ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns = ( 10.559 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    P18                                               0.000     9.880 r  dZmodADC_Data_0[7] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[7]
    P18                  IBUF (Prop_ibuf_I_O)         0.383    10.263 r  dZmodADC_Data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    10.263    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[7]
    ILOGIC_X1Y59         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.559    10.559    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y59         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/C
                         clock pessimism              0.000    10.559    
                         clock uncertainty           -0.035    10.524    
    ILOGIC_X1Y59         IDDR (Setup_iddr_C_D)       -0.001    10.523    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[6]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.427ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.620ns = ( 5.620 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.880     4.880    
    P17                                               0.000     4.880 r  dZmodADC_Data_0[6] (IN)
                         net (fo=0)                   0.000     4.880    dZmodADC_Data_0[6]
    P17                  IBUF (Prop_ibuf_I_O)         0.427     5.307 r  dZmodADC_Data_0_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     5.307    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[6]
    ILOGIC_X1Y60         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.620     5.620    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y60         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/C
                         clock pessimism              0.000     5.620    
                         clock uncertainty           -0.035     5.584    
    ILOGIC_X1Y60         IDDR (Setup_iddr_C_D)       -0.001     5.583    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR
  -------------------------------------------------------------------
                         required time                          5.583    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[13]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 5.605 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.880     4.880    
    K18                                               0.000     4.880 r  dZmodADC_Data_0[13] (IN)
                         net (fo=0)                   0.000     4.880    dZmodADC_Data_0[13]
    K18                  IBUF (Prop_ibuf_I_O)         0.387     5.267 r  dZmodADC_Data_0_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     5.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[13]
    ILOGIC_X1Y85         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.605     5.605    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y85         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
                         clock pessimism              0.000     5.605    
                         clock uncertainty           -0.035     5.569    
    ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.001     5.568    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[1]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.459ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 5.688 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.880     4.880    
    T17                                               0.000     4.880 r  dZmodADC_Data_0[1] (IN)
                         net (fo=0)                   0.000     4.880    dZmodADC_Data_0[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.459     5.339 r  dZmodADC_Data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     5.339    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[1]
    ILOGIC_X1Y57         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.688     5.688    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y57         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty           -0.035     5.653    
    ILOGIC_X1Y57         IDDR (Setup_iddr_C_D)       -0.001     5.652    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[11]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.381ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 5.622 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.880     4.880    
    P15                                               0.000     4.880 r  dZmodADC_Data_0[11] (IN)
                         net (fo=0)                   0.000     4.880    dZmodADC_Data_0[11]
    P15                  IBUF (Prop_ibuf_I_O)         0.381     5.261 r  dZmodADC_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     5.261    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[11]
    ILOGIC_X1Y61         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.622     5.622    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y61         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/C
                         clock pessimism              0.000     5.622    
                         clock uncertainty           -0.035     5.587    
    ILOGIC_X1Y61         IDDR (Setup_iddr_C_D)       -0.001     5.586    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR
  -------------------------------------------------------------------
                         required time                          5.586    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[5]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 10.653 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    T18                                               0.000     9.880 r  dZmodADC_Data_0[5] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.401    10.281 r  dZmodADC_Data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000    10.281    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[5]
    ILOGIC_X1Y53         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.653    10.653    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y53         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
                         clock pessimism              0.000    10.653    
                         clock uncertainty           -0.035    10.617    
    ILOGIC_X1Y53         IDDR (Setup_iddr_C_D)       -0.001    10.616    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[10]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.677ns = ( 10.677 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    N15                                               0.000     9.880 r  dZmodADC_Data_0[10] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[10]
    N15                  IBUF (Prop_ibuf_I_O)         0.422    10.302 r  dZmodADC_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    10.302    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[10]
    ILOGIC_X1Y62         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.677    10.677    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y62         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/C
                         clock pessimism              0.000    10.677    
                         clock uncertainty           -0.035    10.642    
    ILOGIC_X1Y62         IDDR (Setup_iddr_C_D)       -0.001    10.641    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[12]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.660ns = ( 10.660 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    J18                                               0.000     9.880 r  dZmodADC_Data_0[12] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[12]
    J18                  IBUF (Prop_ibuf_I_O)         0.394    10.274 r  dZmodADC_Data_0_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000    10.274    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[12]
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.660    10.660    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
                         clock pessimism              0.000    10.660    
                         clock uncertainty           -0.035    10.624    
    ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.001    10.623    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 dZmodADC_Data_0[9]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (ZmodDcoClk rise@10.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.405ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.880ns
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 10.712 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  4.880     9.880    
    R16                                               0.000     9.880 r  dZmodADC_Data_0[9] (IN)
                         net (fo=0)                   0.000     9.880    dZmodADC_Data_0[9]
    R16                  IBUF (Prop_ibuf_I_O)         0.405    10.285 r  dZmodADC_Data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000    10.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[9]
    ILOGIC_X1Y51         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                     10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.712    10.712    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y51         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/C
                         clock pessimism              0.000    10.712    
                         clock uncertainty           -0.035    10.677    
    ILOGIC_X1Y51         IDDR (Setup_iddr_C_D)       -0.001    10.676    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  0.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[4]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.885ns  (logic 0.885ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 7.100 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    R18                                               0.000     7.680 r  dZmodADC_Data_0[4] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.885     8.565 r  dZmodADC_Data_0_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     8.565    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[4]
    ILOGIC_X1Y54         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     7.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y54         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
                         clock pessimism              0.000     7.100    
                         clock uncertainty            0.035     7.135    
    ILOGIC_X1Y54         IDDR (Hold_iddr_C_D)         0.192     7.327    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           8.565    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[2]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.892ns  (logic 0.892ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 7.100 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    R19                                               0.000     7.680 r  dZmodADC_Data_0[2] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[2]
    R19                  IBUF (Prop_ibuf_I_O)         0.892     8.572 r  dZmodADC_Data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     8.572    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[2]
    ILOGIC_X1Y56         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     7.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y56         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
                         clock pessimism              0.000     7.100    
                         clock uncertainty            0.035     7.135    
    ILOGIC_X1Y56         IDDR (Hold_iddr_C_D)         0.192     7.327    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           8.572    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[3]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.895ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.680     2.680    
    T19                                               0.000     2.680 r  dZmodADC_Data_0[3] (IN)
                         net (fo=0)                   0.000     2.680    dZmodADC_Data_0[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.895     3.575 r  dZmodADC_Data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     3.575    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[3]
    ILOGIC_X1Y55         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.960     1.960    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y55         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
                         clock pessimism              0.000     1.960    
                         clock uncertainty            0.035     1.995    
    ILOGIC_X1Y55         IDDR (Hold_iddr_C_D)         0.192     2.187    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[8]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.874ns  (logic 0.874ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 6.852 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    P16                                               0.000     7.680 r  dZmodADC_Data_0[8] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[8]
    P16                  IBUF (Prop_ibuf_I_O)         0.874     8.554 r  dZmodADC_Data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     8.554    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[8]
    ILOGIC_X1Y52         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.852     6.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y52         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/C
                         clock pessimism              0.000     6.852    
                         clock uncertainty            0.035     6.887    
    ILOGIC_X1Y52         IDDR (Hold_iddr_C_D)         0.192     7.079    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR
  -------------------------------------------------------------------
                         required time                         -7.079    
                         arrival time                           8.554    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[9]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.898ns  (logic 0.898ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 6.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    R16                                               0.000     7.680 r  dZmodADC_Data_0[9] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[9]
    R16                  IBUF (Prop_ibuf_I_O)         0.898     8.578 r  dZmodADC_Data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     8.578    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[9]
    ILOGIC_X1Y51         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.846     6.846    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y51         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/C
                         clock pessimism              0.000     6.846    
                         clock uncertainty            0.035     6.881    
    ILOGIC_X1Y51         IDDR (Hold_iddr_C_D)         0.192     7.073    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR
  -------------------------------------------------------------------
                         required time                         -7.073    
                         arrival time                           8.578    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[10]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.680     2.680    
    N15                                               0.000     2.680 r  dZmodADC_Data_0[10] (IN)
                         net (fo=0)                   0.000     2.680    dZmodADC_Data_0[10]
    N15                  IBUF (Prop_ibuf_I_O)         0.916     3.596 r  dZmodADC_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     3.596    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[10]
    ILOGIC_X1Y62         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.780     1.780    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y62         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/C
                         clock pessimism              0.000     1.780    
                         clock uncertainty            0.035     1.816    
    ILOGIC_X1Y62         IDDR (Hold_iddr_C_D)         0.192     2.008    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[12]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.888ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.680     2.680    
    J18                                               0.000     2.680 r  dZmodADC_Data_0[12] (IN)
                         net (fo=0)                   0.000     2.680    dZmodADC_Data_0[12]
    J18                  IBUF (Prop_ibuf_I_O)         0.888     3.568 r  dZmodADC_Data_0_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     3.568    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[12]
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.752     1.752    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
                         clock pessimism              0.000     1.752    
                         clock uncertainty            0.035     1.787    
    ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.192     1.979    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[1]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.952ns  (logic 0.952ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 6.799 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    T17                                               0.000     7.680 r  dZmodADC_Data_0[1] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.952     8.632 r  dZmodADC_Data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     8.632    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[1]
    ILOGIC_X1Y57         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.799     6.799    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y57         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/C
                         clock pessimism              0.000     6.799    
                         clock uncertainty            0.035     6.835    
    ILOGIC_X1Y57         IDDR (Hold_iddr_C_D)         0.192     7.027    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR
  -------------------------------------------------------------------
                         required time                         -7.027    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[5]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.895ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 6.703 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    T18                                               0.000     7.680 r  dZmodADC_Data_0[5] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.895     8.575 r  dZmodADC_Data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     8.575    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[5]
    ILOGIC_X1Y53         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.703     6.703    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y53         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
                         clock pessimism              0.000     6.703    
                         clock uncertainty            0.035     6.738    
    ILOGIC_X1Y53         IDDR (Hold_iddr_C_D)         0.192     6.930    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR
  -------------------------------------------------------------------
                         required time                         -6.930    
                         arrival time                           8.575    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 dZmodADC_Data_0[11]
                            (input port clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/D
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDcoClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZmodDcoClk fall@5.000ns - ZmodDcoClk fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.875ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.680ns
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 6.640 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.680     7.680    
    P15                                               0.000     7.680 r  dZmodADC_Data_0[11] (IN)
                         net (fo=0)                   0.000     7.680    dZmodADC_Data_0[11]
    P15                  IBUF (Prop_ibuf_I_O)         0.875     8.555 r  dZmodADC_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     8.555    design_2_i/ZmodScopeController_0/U0/InstDataPath/dZmodADC_Data[11]
    ILOGIC_X1Y61         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDcoClk fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.640     6.640    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y61         IDDR                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/C
                         clock pessimism              0.000     6.640    
                         clock uncertainty            0.035     6.676    
    ILOGIC_X1Y61         IDDR (Hold_iddr_C_D)         0.192     6.868    design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR
  -------------------------------------------------------------------
                         required time                         -6.868    
                         arrival time                           8.555    
  -------------------------------------------------------------------
                         slack                                  1.687    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZmodDcoClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/ZmodScopeController_0/U0/ZmodDcoClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y58     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y62     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[10].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y61     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y86     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y85     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y57     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[1].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y56     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y55     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y54     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
Min Period        n/a     IDDR/C             n/a            1.474         10.000      8.526      ILOGIC_X1Y53     design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  FboutDcoClk_1
  To Clock:  FboutDcoClk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FboutDcoClk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_2_i/ZmodScopeController_0/U0/InstDataPath/InstBufgFeedbackPLL/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        5.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.131%)  route 2.714ns (80.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.894     1.089    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
                         clock pessimism              0.505     7.666    
                         clock uncertainty           -0.082     7.584    
    SLICE_X108Y54        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     7.051    <hidden>
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.642ns (19.976%)  route 2.572ns (80.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.752     0.947    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.667    
                         clock uncertainty           -0.082     7.585    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.052    <hidden>
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.642ns (19.976%)  route 2.572ns (80.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/Q
                         net (fo=2, routed)           0.820    -0.929    <hidden>
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124    -0.805 r  <hidden>
                         net (fo=52, routed)          1.752     0.947    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.505     7.667    
                         clock uncertainty           -0.082     7.585    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     7.052    <hidden>
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=1, routed)           0.056    -0.616    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
                         clock pessimism              0.425    -0.813    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.075    -0.738    <hidden>
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=1, routed)           0.056    -0.616    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.425    -0.813    
    SLICE_X111Y56        FDPE (Hold_fdpe_C_D)         0.075    -0.738    <hidden>
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=1, routed)           0.058    -0.614    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
                         clock pessimism              0.425    -0.813    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.071    -0.742    <hidden>
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  <hidden>
                         net (fo=42, routed)          0.265    -0.407    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMS32                                       r  <hidden>
                         clock pessimism              0.463    -0.778    
    SLICE_X108Y54        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.538    <hidden>
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y58    design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y55    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y53    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y55    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y55    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y55    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y53    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y55    <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y54    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.603ns (25.191%)  route 4.760ns (74.809%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.134     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444    10.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.474    37.018    
                         clock uncertainty           -0.035    36.982    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)        0.029    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                 26.630    

Slack (MET) :             26.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.603ns (25.585%)  route 4.662ns (74.415%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.851    10.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y54         LUT3 (Prop_lut3_I1_O)        0.124    10.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.032    36.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                 26.670    

Slack (MET) :             26.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.603ns (26.551%)  route 4.434ns (73.449%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.623     9.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y54         LUT3 (Prop_lut3_I1_O)        0.124    10.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.031    36.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                 26.897    

Slack (MET) :             26.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.603ns (26.400%)  route 4.469ns (73.600%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.657     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X85Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.452    36.996    
                         clock uncertainty           -0.035    36.960    
    SLICE_X85Y54         FDRE (Setup_fdre_C_D)        0.031    36.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 26.902    

Slack (MET) :             27.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.603ns (27.823%)  route 4.158ns (72.177%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.347     9.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.029    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 27.171    

Slack (MET) :             27.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.603ns (27.838%)  route 4.155ns (72.162%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.344     9.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X87Y54         FDRE (Setup_fdre_C_D)        0.031    36.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 27.176    

Slack (MET) :             27.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.603ns (27.770%)  route 4.169ns (72.230%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.358     9.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X86Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X86Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.077    36.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                 27.208    

Slack (MET) :             27.215ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.603ns (27.785%)  route 4.166ns (72.215%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 36.543 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.188     6.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y53         LUT4 (Prop_lut4_I3_O)        0.299     6.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.994     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X82Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.630     9.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.355     9.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X86Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X86Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.413    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.081    37.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 27.215    

Slack (MET) :             27.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.963ns (19.319%)  route 4.022ns (80.681%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.063     6.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT5 (Prop_lut5_I2_O)        0.296     6.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     7.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     9.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X85Y49         FDRE (Setup_fdre_C_R)       -0.429    36.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.390    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 27.387    

Slack (MET) :             27.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.963ns (19.319%)  route 4.022ns (80.681%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.063     6.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT5 (Prop_lut5_I2_O)        0.296     6.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     7.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     9.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X85Y49         FDRE (Setup_fdre_C_R)       -0.429    36.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.390    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 27.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.798%)  route 0.131ns (48.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.131     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y38         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.380     1.612    
    SLICE_X66Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.448%)  route 0.128ns (47.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.128     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X65Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.393     1.601    
    SLICE_X65Y46         FDPE (Hold_fdpe_C_D)         0.075     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X69Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X69Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X69Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.392     1.602    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.075     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.273     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.273     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.273     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.273     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.273     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.358     1.634    
    SLICE_X62Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.854ns (23.011%)  route 2.857ns (76.989%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.150     2.275 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_7/O
                         net (fo=1, routed)           0.584     2.859    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[8]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.924     5.177    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.525ns (43.220%)  route 2.003ns (56.780%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.097 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[2]
                         net (fo=1, routed)           0.717     1.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[9]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.326     2.140 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_9/O
                         net (fo=1, routed)           0.536     2.676    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[6]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.930     5.209    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.611ns (45.949%)  route 1.895ns (54.051%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.173 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[3]
                         net (fo=1, routed)           0.623     1.796    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[10]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.336     2.132 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_8/O
                         net (fo=1, routed)           0.522     2.654    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[7]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925     5.214    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.576%)  route 2.840ns (77.424%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.566     2.815    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[12]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.097%)  route 2.757ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.715     2.043    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I1_O)        0.124     2.167 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_2/O
                         net (fo=1, routed)           0.566     2.732    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[13]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.599    -0.573    <hidden>
    SLICE_X91Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  <hidden>
                         net (fo=5, routed)           0.216    -0.216    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.911    -0.768    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.255    -0.514    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.331    <hidden>
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.389%)  route 0.123ns (46.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.586    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X70Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X66Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.076    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.583    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.240    -0.589    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.076    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  <hidden>
                         net (fo=1, routed)           0.056    -0.390    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.587    
    SLICE_X87Y33         FDRE (Hold_fdre_C_D)         0.076    -0.511    <hidden>
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.580    -0.592    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  <hidden>
                         net (fo=1, routed)           0.056    -0.395    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.845    -0.835    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.243    -0.592    
    SLICE_X89Y27         FDRE (Hold_fdre_C_D)         0.076    -0.516    <hidden>
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.075    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_1
  To Clock:  clkfbout_design_2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.854ns (23.011%)  route 2.857ns (76.989%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.150     2.275 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_7/O
                         net (fo=1, routed)           0.584     2.859    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[8]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.924     5.178    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.525ns (43.220%)  route 2.003ns (56.780%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.097 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[2]
                         net (fo=1, routed)           0.717     1.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[9]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.326     2.140 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_9/O
                         net (fo=1, routed)           0.536     2.676    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[6]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.071     9.140    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.930     5.210    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.611ns (45.949%)  route 1.895ns (54.051%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.173 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[3]
                         net (fo=1, routed)           0.623     1.796    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[10]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.336     2.132 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_8/O
                         net (fo=1, routed)           0.522     2.654    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[7]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.071     9.140    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925     5.215    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.215    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.576%)  route 2.840ns (77.424%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.566     2.815    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[12]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.097%)  route 2.757ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.715     2.043    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I1_O)        0.124     2.167 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_2/O
                         net (fo=1, routed)           0.566     2.732    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[13]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.071     9.102    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     5.380    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.256    -0.572    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.599    -0.573    <hidden>
    SLICE_X91Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  <hidden>
                         net (fo=5, routed)           0.216    -0.216    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.911    -0.768    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.255    -0.514    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.331    <hidden>
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.389%)  route 0.123ns (46.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.586    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X70Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X66Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.076    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.583    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.240    -0.589    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.076    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  <hidden>
                         net (fo=1, routed)           0.056    -0.390    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.587    
    SLICE_X87Y33         FDRE (Hold_fdre_C_D)         0.076    -0.511    <hidden>
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.580    -0.592    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  <hidden>
                         net (fo=1, routed)           0.056    -0.395    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.845    -0.835    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.243    -0.592    
    SLICE_X89Y27         FDRE (Hold_fdre_C_D)         0.076    -0.516    <hidden>
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.075    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_1_1
  To Clock:  clkfbout_design_2_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZmodDcoClk
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        2.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.518ns (21.226%)  route 1.922ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        -4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.752     1.752    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.518     2.270 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/Q1
                         net (fo=1, routed)           1.922     4.192    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.162    
                         clock uncertainty           -0.215     6.947    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.217     6.730    <hidden>
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.509ns (21.639%)  route 1.843ns (78.361%))
  Logic Levels:           0  
  Clock Path Skew:        -4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.752     1.752    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y86         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.509     2.261 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[12].InstIDDR/Q2
                         net (fo=1, routed)           1.843     4.104    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.161    
                         clock uncertainty           -0.215     6.946    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.239     6.707    <hidden>
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.509ns (21.779%)  route 1.828ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.612     1.612    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y85         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.509     2.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/Q2
                         net (fo=1, routed)           1.828     3.949    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.161    
                         clock uncertainty           -0.215     6.946    
    SLICE_X108Y54        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.282     6.664    <hidden>
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.518ns (24.932%)  route 1.560ns (75.068%))
  Logic Levels:           0  
  Clock Path Skew:        -4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.612     1.612    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y85         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.518     2.130 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[13].InstIDDR/Q1
                         net (fo=1, routed)           1.560     3.689    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.162    
                         clock uncertainty           -0.215     6.947    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.314     6.633    <hidden>
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.509ns (31.791%)  route 1.092ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.960     1.960    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y55         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q2)        0.509     2.469 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/Q2
                         net (fo=1, routed)           1.092     3.561    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.162    
                         clock uncertainty           -0.215     6.947    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.303     6.644    <hidden>
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.518ns (34.961%)  route 0.964ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        -4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     2.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y56         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         IDDR (Prop_iddr_C_Q1)        0.518     2.618 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/Q1
                         net (fo=1, routed)           0.964     3.581    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.161    
                         clock uncertainty           -0.215     6.946    
    SLICE_X108Y53        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.241     6.705    <hidden>
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.509ns (34.485%)  route 0.967ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        -4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 7.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     2.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y56         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         IDDR (Prop_iddr_C_Q2)        0.509     2.609 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[2].InstIDDR/Q2
                         net (fo=1, routed)           0.967     3.576    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684     7.162    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.162    
                         clock uncertainty           -0.215     6.947    
    SLICE_X108Y52        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.229     6.718    <hidden>
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.518ns (36.566%)  route 0.899ns (63.434%))
  Logic Levels:           0  
  Clock Path Skew:        -4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     2.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y54         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         IDDR (Prop_iddr_C_Q1)        0.518     2.618 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/Q1
                         net (fo=1, routed)           0.899     3.516    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.161    
                         clock uncertainty           -0.215     6.946    
    SLICE_X108Y53        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.231     6.715    <hidden>
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.509ns (35.476%)  route 0.926ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        -4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 7.165 - 10.000 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.100     2.100    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y54         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         IDDR (Prop_iddr_C_Q2)        0.509     2.609 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[4].InstIDDR/Q2
                         net (fo=1, routed)           0.926     3.534    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.687     7.165    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.165    
                         clock uncertainty           -0.215     6.950    
    SLICE_X112Y52        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.215     6.735    <hidden>
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.518ns (36.052%)  route 0.919ns (63.948%))
  Logic Levels:           0  
  Clock Path Skew:        -4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 7.161 - 10.000 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.960     1.960    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y55         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q1)        0.518     2.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[3].InstIDDR/Q1
                         net (fo=1, routed)           0.919     3.396    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683     7.161    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000     7.161    
                         clock uncertainty           -0.215     6.946    
    SLICE_X108Y53        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.284     6.662    <hidden>
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  3.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.181ns (35.118%)  route 0.334ns (64.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.559     0.559    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y59         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         IDDR (Prop_iddr_C_Q1)        0.181     0.740 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/Q1
                         net (fo=1, routed)           0.334     1.075    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.215    -1.023    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095    -0.928    <hidden>
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.045ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.180ns (38.746%)  route 0.285ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.653     0.653    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y53         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y53         IDDR (Prop_iddr_C_Q2)        0.180     0.833 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/Q2
                         net (fo=1, routed)           0.285     1.117    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.909    -1.237    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.215    -1.022    
    SLICE_X112Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095    -0.927    <hidden>
  -------------------------------------------------------------------
                         required time                          0.927    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.055ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.180ns (31.465%)  route 0.392ns (68.535%))
  Logic Levels:           0  
  Clock Path Skew:        -1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.559     0.559    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y59         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         IDDR (Prop_iddr_C_Q2)        0.180     0.739 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[7].InstIDDR/Q2
                         net (fo=1, routed)           0.392     1.131    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.909    -1.237    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.215    -1.022    
    SLICE_X112Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.099    -0.923    <hidden>
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.181ns (37.476%)  route 0.302ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        -1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.653     0.653    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y53         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y53         IDDR (Prop_iddr_C_Q1)        0.181     0.834 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[5].InstIDDR/Q1
                         net (fo=1, routed)           0.302     1.136    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.215    -1.026    
    SLICE_X108Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.089    -0.937    <hidden>
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.085ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.181ns (38.205%)  route 0.293ns (61.795%))
  Logic Levels:           0  
  Clock Path Skew:        -1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.709     0.709    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y52         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         IDDR (Prop_iddr_C_Q1)        0.181     0.890 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/Q1
                         net (fo=1, routed)           0.293     1.183    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.215    -1.023    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.902    <hidden>
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.180ns (38.014%)  route 0.294ns (61.986%))
  Logic Levels:           0  
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.709     0.709    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y52         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         IDDR (Prop_iddr_C_Q2)        0.180     0.889 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[8].InstIDDR/Q2
                         net (fo=1, routed)           0.294     1.182    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.909    -1.237    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.215    -1.022    
    SLICE_X112Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.119    -0.903    <hidden>
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.181ns (32.032%)  route 0.384ns (67.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.620     0.620    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y60         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q1)        0.181     0.801 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[6].InstIDDR/Q1
                         net (fo=1, routed)           0.384     1.185    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.215    -1.023    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.122    -0.901    <hidden>
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.181ns (31.824%)  route 0.388ns (68.176%))
  Logic Levels:           0  
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.625     0.625    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y58         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q1)        0.181     0.806 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[0].InstIDDR/Q1
                         net (fo=1, routed)           0.388     1.194    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.215    -1.026    
    SLICE_X108Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.122    -0.904    <hidden>
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.127ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.181ns (36.910%)  route 0.309ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        -1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.712     0.712    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y51         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         IDDR (Prop_iddr_C_Q1)        0.181     0.893 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[9].InstIDDR/Q1
                         net (fo=1, routed)           0.309     1.202    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y53        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.215    -1.023    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.099    -0.924    <hidden>
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/C
                            (rising edge-triggered cell IDDR clocked by ZmodDcoClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - ZmodDcoClk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.180ns (31.072%)  route 0.399ns (68.928%))
  Logic Levels:           0  
  Clock Path Skew:        -1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZmodDcoClk rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.622     0.622    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    ILOGIC_X1Y61         IDDR                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y61         IDDR (Prop_iddr_C_Q2)        0.180     0.802 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/GenerateIDDR[11].InstIDDR/Q2
                         net (fo=1, routed)           0.399     1.201    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            0.215    -1.026    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095    -0.931    <hidden>
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  2.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        8.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53                                     0.000     0.000 r  <hidden>
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.581     1.000    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y53        FDRE (Setup_fdre_C_D)       -0.270     9.730    <hidden>
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.620%)  route 0.614ns (57.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54                                     0.000     0.000 r  <hidden>
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.614     1.070    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y55        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53                                     0.000     0.000 r  <hidden>
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.588     1.044    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y55        FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.019%)  route 0.580ns (55.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55                                     0.000     0.000 r  <hidden>
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.580     1.036    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y55        FDRE (Setup_fdre_C_D)       -0.047     9.953    <hidden>
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        8.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53                                     0.000     0.000 r  <hidden>
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.581     1.000    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y53        FDRE (Setup_fdre_C_D)       -0.270     9.730    <hidden>
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.620%)  route 0.614ns (57.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54                                     0.000     0.000 r  <hidden>
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.614     1.070    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y55        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53                                     0.000     0.000 r  <hidden>
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.588     1.044    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y55        FDRE (Setup_fdre_C_D)       -0.095     9.905    <hidden>
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.019%)  route 0.580ns (55.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55                                     0.000     0.000 r  <hidden>
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.580     1.036    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y55        FDRE (Setup_fdre_C_D)       -0.047     9.953    <hidden>
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.695ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.677%)  route 0.754ns (62.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.754     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y43         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.050%)  route 0.742ns (61.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.742     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y42         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y42         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.825%)  route 0.661ns (59.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.661     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.288%)  route 0.648ns (58.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.648     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.343%)  route 0.448ns (51.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y43         FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.421%)  route 0.594ns (56.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y38         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.296%)  route 0.469ns (50.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  9.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.695ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.677%)  route 0.754ns (62.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.754     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y43         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.050%)  route 0.742ns (61.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.742     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y42         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y42         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.825%)  route 0.661ns (59.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.661     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.288%)  route 0.648ns (58.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.648     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.343%)  route 0.448ns (51.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y43         FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.421%)  route 0.594ns (56.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y38         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.296%)  route 0.469ns (50.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  9.032    





---------------------------------------------------------------------------------------------------
From Clock:  I_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.402ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.364ns  (logic 0.419ns (30.728%)  route 0.945ns (69.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55                                     0.000     0.000 r  <hidden>
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.945     1.364    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.234     9.766    <hidden>
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.680%)  route 0.586ns (58.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52                                     0.000     0.000 r  <hidden>
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.586     1.005    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.268     9.732    <hidden>
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.620%)  route 0.614ns (57.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52                                     0.000     0.000 r  <hidden>
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.614     1.070    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.693%)  route 0.444ns (49.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55                                     0.000     0.000 r  <hidden>
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.444     0.900    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.007    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.867%)  route 0.815ns (64.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.815     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y43         FDCE (Setup_fdce_C_D)       -0.056    32.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.944    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                 31.673    

Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.079%)  route 0.601ns (58.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.636%)  route 0.724ns (61.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.724     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.151%)  route 0.629ns (54.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.629     1.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y39         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.772%)  route 0.636ns (58.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.990%)  route 0.454ns (52.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.454     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y43         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.008%)  route 0.580ns (55.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y43         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.964%)  route 0.473ns (53.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y43         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 31.890    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.854ns (23.011%)  route 2.857ns (76.989%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.150     2.275 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_7/O
                         net (fo=1, routed)           0.584     2.859    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[8]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.924     5.177    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.525ns (43.220%)  route 2.003ns (56.780%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.097 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[2]
                         net (fo=1, routed)           0.717     1.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[9]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.326     2.140 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_9/O
                         net (fo=1, routed)           0.536     2.676    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[6]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.930     5.209    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.611ns (45.949%)  route 1.895ns (54.051%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.173 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[3]
                         net (fo=1, routed)           0.623     1.796    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[10]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.336     2.132 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_8/O
                         net (fo=1, routed)           0.522     2.654    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[7]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925     5.214    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.576%)  route 2.840ns (77.424%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.566     2.815    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[12]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.097%)  route 2.757ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.715     2.043    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I1_O)        0.124     2.167 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_2/O
                         net (fo=1, routed)           0.566     2.732    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[13]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.599    -0.573    <hidden>
    SLICE_X91Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  <hidden>
                         net (fo=5, routed)           0.216    -0.216    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.911    -0.768    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.255    -0.514    
                         clock uncertainty            0.072    -0.442    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.389%)  route 0.123ns (46.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.586    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X70Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.072    -0.482    
    SLICE_X66Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
                         clock uncertainty            0.072    -0.499    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.076    -0.423    <hidden>
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.583    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.240    -0.589    
                         clock uncertainty            0.072    -0.518    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.076    -0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  <hidden>
                         net (fo=1, routed)           0.056    -0.390    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.587    
                         clock uncertainty            0.072    -0.516    
    SLICE_X87Y33         FDRE (Hold_fdre_C_D)         0.076    -0.440    <hidden>
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.580    -0.592    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  <hidden>
                         net (fo=1, routed)           0.056    -0.395    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.845    -0.835    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.243    -0.592    
                         clock uncertainty            0.072    -0.521    
    SLICE_X89Y27         FDRE (Hold_fdre_C_D)         0.076    -0.445    <hidden>
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
                         clock uncertainty            0.072    -0.499    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.075    -0.424    <hidden>
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  I_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.402ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.364ns  (logic 0.419ns (30.728%)  route 0.945ns (69.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55                                     0.000     0.000 r  <hidden>
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.945     1.364    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.234     9.766    <hidden>
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.680%)  route 0.586ns (58.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52                                     0.000     0.000 r  <hidden>
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  <hidden>
                         net (fo=1, routed)           0.586     1.005    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.268     9.732    <hidden>
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.620%)  route 0.614ns (57.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52                                     0.000     0.000 r  <hidden>
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.614     1.070    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.693%)  route 0.444ns (49.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55                                     0.000     0.000 r  <hidden>
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=1, routed)           0.444     0.900    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.093     9.907    <hidden>
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.007    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       31.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.867%)  route 0.815ns (64.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.815     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y43         FDCE (Setup_fdce_C_D)       -0.056    32.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.944    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                 31.673    

Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.079%)  route 0.601ns (58.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.636%)  route 0.724ns (61.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.724     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.151%)  route 0.629ns (54.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.629     1.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y39         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.772%)  route 0.636ns (58.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.990%)  route 0.454ns (52.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.454     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y43         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.008%)  route 0.580ns (55.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y43         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.964%)  route 0.473ns (53.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y43         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 31.890    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.854ns (23.011%)  route 2.857ns (76.989%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.150     2.275 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_7/O
                         net (fo=1, routed)           0.584     2.859    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[8]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.924     5.177    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.525ns (43.220%)  route 2.003ns (56.780%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.097 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[2]
                         net (fo=1, routed)           0.717     1.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[9]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.326     2.140 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_9/O
                         net (fo=1, routed)           0.536     2.676    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[6]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.930     5.209    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.611ns (45.949%)  route 1.895ns (54.051%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X103Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[1]/Q
                         net (fo=3, routed)           0.750     0.354    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[1]
    SLICE_X102Y46        LUT1 (Prop_lut1_I0_O)        0.124     0.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36/O
                         net (fo=1, routed)           0.000     0.478    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_36_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.858 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20/CO[3]
                         net (fo=1, routed)           0.000     0.858    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_20_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.173 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_19/O[3]
                         net (fo=1, routed)           0.623     1.796    design_2_i/ZmodScopeController_0/U0/InstDataPath/data0[10]
    SLICE_X103Y47        LUT2 (Prop_lut2_I0_O)        0.336     2.132 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_8/O
                         net (fo=1, routed)           0.522     2.654    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[7]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.606     9.211    
                         clock uncertainty           -0.072     9.139    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925     5.214    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.576%)  route 2.840ns (77.424%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.798     2.125    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_3/O
                         net (fo=1, routed)           0.566     2.815    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[12]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.082%)  route 2.759ns (76.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.805     2.735    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.097%)  route 2.757ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.715     2.043    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I1_O)        0.124     2.167 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_2/O
                         net (fo=1, routed)           0.566     2.732    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[13]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.146%)  route 2.749ns (76.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.804    -0.852    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X105Y49        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelA_reg[11]/Q
                         net (fo=3, routed)           1.043     0.646    design_2_i/ZmodScopeController_0/U0/InstDataPath/Q[11]
    SLICE_X103Y47        LUT6 (Prop_lut6_I3_O)        0.124     0.770 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22/O
                         net (fo=1, routed)           0.433     1.203    design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_22_n_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I5_O)        0.124     1.327 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_16/O
                         net (fo=18, routed)          0.478     1.806    design_2_i/ZmodScopeController_0/U0/InstDataPath/A[0]
    SLICE_X103Y49        LUT2 (Prop_lut2_I0_O)        0.124     1.930 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cCalibMult0_i_1/O
                         net (fo=13, routed)          0.795     2.725    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/A[14]
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.715     8.605    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/ADC_SamplingClk
    DSP48_X4Y18          DSP48E1                                      r  design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.568     9.173    
                         clock uncertainty           -0.072     9.101    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     5.379    design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y41         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.256    -0.572    
                         clock uncertainty            0.072    -0.501    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.599    -0.573    <hidden>
    SLICE_X91Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  <hidden>
                         net (fo=5, routed)           0.216    -0.216    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.911    -0.768    <hidden>
    RAMB36_X4Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.255    -0.514    
                         clock uncertainty            0.072    -0.442    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    <hidden>
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.389%)  route 0.123ns (46.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.586    -0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X70Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.852    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y42         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.072    -0.482    
    SLICE_X66Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
                         clock uncertainty            0.072    -0.499    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.076    -0.423    <hidden>
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.583    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.240    -0.589    
                         clock uncertainty            0.072    -0.518    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.076    -0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  <hidden>
                         net (fo=1, routed)           0.056    -0.390    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    <hidden>
    SLICE_X87Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.587    
                         clock uncertainty            0.072    -0.516    
    SLICE_X87Y33         FDRE (Hold_fdre_C_D)         0.076    -0.440    <hidden>
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.580    -0.592    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  <hidden>
                         net (fo=1, routed)           0.056    -0.395    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.845    -0.835    <hidden>
    SLICE_X89Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.243    -0.592    
                         clock uncertainty            0.072    -0.521    
    SLICE_X89Y27         FDRE (Hold_fdre_C_D)         0.076    -0.445    <hidden>
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.602    -0.570    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  <hidden>
                         net (fo=1, routed)           0.056    -0.373    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.868    -0.812    <hidden>
    SLICE_X91Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.242    -0.570    
                         clock uncertainty            0.072    -0.499    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.075    -0.424    <hidden>
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        8.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDCE (Recov_fdce_C_CLR)     -0.580     7.050    <hidden>
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDCE (Recov_fdce_C_CLR)     -0.580     7.050    <hidden>
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDCE (Recov_fdce_C_CLR)     -0.580     7.050    <hidden>
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDCE (Recov_fdce_C_CLR)     -0.580     7.050    <hidden>
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDPE (Recov_fdpe_C_PRE)     -0.534     7.096    <hidden>
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.366%)  route 0.645ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 7.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.419    -1.847 f  <hidden>
                         net (fo=9, routed)           0.645    -1.202    <hidden>
    SLICE_X110Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686     7.164    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.548     7.712    
                         clock uncertainty           -0.082     7.630    
    SLICE_X110Y56        FDPE (Recov_fdpe_C_PRE)     -0.534     7.096    <hidden>
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.079%)  route 0.711ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 7.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.456    -1.810 f  <hidden>
                         net (fo=15, routed)          0.711    -1.099    <hidden>
    SLICE_X113Y57        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685     7.163    <hidden>
    SLICE_X113Y57        FDCE                                         r  <hidden>
                         clock pessimism              0.545     7.708    
                         clock uncertainty           -0.082     7.626    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405     7.221    <hidden>
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.079%)  route 0.711ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 7.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.456    -1.810 f  <hidden>
                         net (fo=15, routed)          0.711    -1.099    <hidden>
    SLICE_X113Y57        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685     7.163    <hidden>
    SLICE_X113Y57        FDCE                                         r  <hidden>
                         clock pessimism              0.545     7.708    
                         clock uncertainty           -0.082     7.626    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405     7.221    <hidden>
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.079%)  route 0.711ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 7.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.456    -1.810 f  <hidden>
                         net (fo=15, routed)          0.711    -1.099    <hidden>
    SLICE_X113Y57        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685     7.163    <hidden>
    SLICE_X113Y57        FDCE                                         r  <hidden>
                         clock pessimism              0.545     7.708    
                         clock uncertainty           -0.082     7.626    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405     7.221    <hidden>
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_1 rise@10.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.079%)  route 0.711ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 7.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.456    -1.810 f  <hidden>
                         net (fo=15, routed)          0.711    -1.099    <hidden>
    SLICE_X113Y57        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)       10.000    10.000 r  
    N19                  IBUFDS                       0.000    10.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162    11.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.662 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725     5.387    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.478 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685     7.163    <hidden>
    SLICE_X113Y57        FDCE                                         r  <hidden>
                         clock pessimism              0.545     7.708    
                         clock uncertainty           -0.082     7.626    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405     7.221    <hidden>
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.623%)  route 0.133ns (47.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X112Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDPE (Prop_fdpe_C_Q)         0.148    -0.665 f  <hidden>
                         net (fo=3, routed)           0.133    -0.532    <hidden>
    SLICE_X112Y57        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    <hidden>
    SLICE_X112Y57        FDPE                                         r  <hidden>
                         clock pessimism              0.441    -0.798    
    SLICE_X112Y57        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.922    <hidden>
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.623%)  route 0.133ns (47.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X112Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDPE (Prop_fdpe_C_Q)         0.148    -0.665 f  <hidden>
                         net (fo=3, routed)           0.133    -0.532    <hidden>
    SLICE_X112Y57        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    <hidden>
    SLICE_X112Y57        FDPE                                         r  <hidden>
                         clock pessimism              0.441    -0.798    
    SLICE_X112Y57        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.922    <hidden>
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.635    -0.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.128    -0.686 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.522    design_2_i/ZmodScopeController_0/U0/InstDataPath/adRstFIFO
    SLICE_X112Y58        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    design_2_i/ZmodScopeController_0/U0/InstDataPath/CLK
    SLICE_X112Y58        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg/C
                         clock pessimism              0.441    -0.798    
    SLICE_X112Y58        FDCE (Remov_fdce_C_CLR)     -0.121    -0.919    design_2_i/ZmodScopeController_0/U0/InstDataPath/dFIFO_WrEn_reg
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.675%)  route 0.179ns (58.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.128    -0.685 f  <hidden>
                         net (fo=9, routed)           0.179    -0.506    <hidden>
    SLICE_X112Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X112Y56        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.922    <hidden>
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.675%)  route 0.179ns (58.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.128    -0.685 f  <hidden>
                         net (fo=9, routed)           0.179    -0.506    <hidden>
    SLICE_X112Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X112Y56        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.922    <hidden>
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.675%)  route 0.179ns (58.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.128    -0.685 f  <hidden>
                         net (fo=9, routed)           0.179    -0.506    <hidden>
    SLICE_X112Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X112Y56        FDPE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X112Y56        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.922    <hidden>
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.141    -0.672 f  <hidden>
                         net (fo=15, routed)          0.211    -0.461    <hidden>
    SLICE_X113Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X113Y56        FDCE (Remov_fdce_C_CLR)     -0.092    -0.889    <hidden>
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.141    -0.672 f  <hidden>
                         net (fo=15, routed)          0.211    -0.461    <hidden>
    SLICE_X113Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X113Y56        FDCE (Remov_fdce_C_CLR)     -0.092    -0.889    <hidden>
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.141    -0.672 f  <hidden>
                         net (fo=15, routed)          0.211    -0.461    <hidden>
    SLICE_X113Y56        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.908    -1.238    <hidden>
    SLICE_X113Y56        FDCE                                         r  <hidden>
                         clock pessimism              0.441    -0.797    
    SLICE_X113Y56        FDCE (Remov_fdce_C_CLR)     -0.092    -0.889    <hidden>
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.180%)  route 0.260ns (64.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.636    -0.813    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.141    -0.672 f  <hidden>
                         net (fo=15, routed)          0.260    -0.412    <hidden>
    SLICE_X111Y57        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    <hidden>
    SLICE_X111Y57        FDCE                                         r  <hidden>
                         clock pessimism              0.441    -0.798    
    SLICE_X111Y57        FDCE (Remov_fdce_C_CLR)     -0.092    -0.890    <hidden>
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sCounter_reg[4]
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681     8.571    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/C
                         clock pessimism              0.567     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X108Y60        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.779ns (17.344%)  route 3.712ns (82.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.023     3.680    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y62        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.679     8.569    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y62        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/C
                         clock pessimism              0.567     9.137    
                         clock uncertainty           -0.072     9.065    
    SLICE_X109Y62        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sCounter_reg[4]
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681     8.571    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/C
                         clock pessimism              0.567     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X108Y60        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.779ns (17.344%)  route 3.712ns (82.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.023     3.680    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y62        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.679     8.569    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y62        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/C
                         clock pessimism              0.567     9.137    
                         clock uncertainty           -0.072     9.065    
    SLICE_X109Y62        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sCounter_reg[4]
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681     8.571    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/C
                         clock pessimism              0.567     9.139    
                         clock uncertainty           -0.072     9.067    
    SLICE_X108Y60        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.072     8.897    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.492    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.779ns (17.344%)  route 3.712ns (82.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.023     3.680    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y62        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.679     8.569    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y62        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/C
                         clock pessimism              0.567     9.137    
                         clock uncertainty           -0.072     9.065    
    SLICE_X109Y62        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.256    -0.573    
                         clock uncertainty            0.072    -0.502    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.072    -0.483    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sCounter_reg[4]
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.071     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigADC/sConfigError_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.779ns (17.149%)  route 3.763ns (82.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.074     3.731    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680     8.570    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg/C
                         clock pessimism              0.567     9.138    
                         clock uncertainty           -0.071     9.066    
    SLICE_X109Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.661    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRdyDly_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681     8.571    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg/C
                         clock pessimism              0.567     9.139    
                         clock uncertainty           -0.071     9.067    
    SLICE_X108Y60        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.071     8.898    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.493    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[10]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.071     8.898    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.493    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[11]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.071     8.898    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.493    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[2]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.773ns (17.877%)  route 3.551ns (82.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          3.122     3.512    design_2_i/ZmodScopeController_0/U0/InstDataPath/in0
    SLICE_X101Y46        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625     8.516    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X101Y46        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]/C
                         clock pessimism              0.453     8.969    
                         clock uncertainty           -0.071     8.898    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405     8.493    design_2_i/ZmodScopeController_0/U0/InstDataPath/cChannelB_reg[3]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.779ns (17.344%)  route 3.712ns (82.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.023     3.680    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X109Y62        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.679     8.569    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y62        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]/C
                         clock pessimism              0.567     9.137    
                         clock uncertainty           -0.071     9.065    
    SLICE_X109Y62        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/FSM_sequential_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.071     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.779ns (17.376%)  route 3.704ns (82.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.014     3.672    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelayPush_reg_0
    SLICE_X110Y61        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683     8.573    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]/C
                         clock pessimism              0.567     9.141    
                         clock uncertainty           -0.071     9.069    
    SLICE_X110Y61        FDCE (Recov_fdce_C_CLR)     -0.405     8.664    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.584    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.256    -0.573    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.259%)  route 0.193ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.585    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.851    -0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X58Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.839ns (19.000%)  route 3.577ns (81.000%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.861     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.299    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             28.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.839ns (20.289%)  route 3.296ns (79.711%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 36.544 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.580     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    36.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.449    36.994    
                         clock uncertainty           -0.035    36.958    
    SLICE_X84Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.553    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 28.400    

Slack (MET) :             28.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.839ns (20.289%)  route 3.296ns (79.711%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 36.544 - 33.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.419     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.272     6.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.580     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904    34.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    36.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.449    36.994    
                         clock uncertainty           -0.035    36.958    
    SLICE_X84Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.553    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 28.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.526%)  route 0.148ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.377     1.617    
    SLICE_X62Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.526%)  route 0.148ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.377     1.617    
    SLICE_X62Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.526%)  route 0.148ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.377     1.617    
    SLICE_X62Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.526%)  route 0.148ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.377     1.617    
    SLICE_X62Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.807%)  route 0.153ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X65Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X65Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.807%)  route 0.153ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X65Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X65Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.807%)  route 0.153ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.153     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X65Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X65Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.104%)  route 0.157ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.157     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X64Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X64Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X64Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.104%)  route 0.157ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.157     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X64Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X64Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X64Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.104%)  route 0.157ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.157     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X64Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X64Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.358     1.636    
    SLICE_X64Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.381    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  I_1
  To Clock:  I_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.175ns (69.907%)  route 0.075ns (30.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.175    -1.064 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.075    -0.989    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.635    -0.814    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.175ns (72.645%)  route 0.066ns (27.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.907    -1.239    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.175    -1.064 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.066    -0.998    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.440     0.440    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.635    -0.814    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -2.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.367    -2.470 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -2.311    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.268ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.367    -2.471 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -2.303    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  I_1

Max Delay             6 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.685ns  (logic 0.572ns (33.955%)  route 1.113ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.851    -0.805    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X106Y69        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.456    -0.349 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/Q
                         net (fo=4, routed)           0.786     0.436    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneADC
    SLICE_X108Y60        LUT2 (Prop_lut2_I1_O)        0.116     0.552 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/oSyncStages[0]_i_1/O
                         net (fo=1, routed)           0.327     0.879    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/D[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.413%)  route 0.796ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.796     0.459    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.413%)  route 0.796ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.796     0.459    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.047%)  route 0.658ns (55.953%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    <hidden>
    SLICE_X108Y57        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDPE (Prop_fdpe_C_Q)         0.518    -0.276 r  <hidden>
                         net (fo=76, routed)          0.658     0.382    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.865%)  route 0.517ns (53.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.517     0.180    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.865%)  route 0.517ns (53.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.517     0.180    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.365%)  route 0.442ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.442    -0.618    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.365%)  route 0.442ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.442    -0.618    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.337ns (40.907%)  route 0.487ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.337    -1.087 r  <hidden>
                         net (fo=1, routed)           0.487    -0.600    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.028%)  route 0.486ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X111Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.486    -0.571    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.367ns (42.631%)  route 0.494ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.494    -0.563    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.286%)  route 0.522ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.522    -0.535    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.418ns (42.739%)  route 0.560ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    <hidden>
    SLICE_X108Y57        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDPE (Prop_fdpe_C_Q)         0.418    -1.010 r  <hidden>
                         net (fo=76, routed)          0.560    -0.450    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.367ns (35.211%)  route 0.675ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.675    -0.385    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.367ns (35.211%)  route 0.675ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.675    -0.385    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.539ns (41.297%)  route 0.766ns (58.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.268ns
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680    -1.430    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.418    -1.012 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/Q
                         net (fo=2, routed)           0.488    -0.524    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay
    SLICE_X108Y60        LUT2 (Prop_lut2_I0_O)        0.121    -0.403 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/oSyncStages[0]_i_1/O
                         net (fo=1, routed)           0.278    -0.125    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/D[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  I_1

Max Delay             6 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.685ns  (logic 0.572ns (33.955%)  route 1.113ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.851    -0.805    design_2_i/ZmodScopeController_0/U0/InstConfigADC/SysClk100
    SLICE_X106Y69        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.456    -0.349 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/sInitDoneADC_reg/Q
                         net (fo=4, routed)           0.786     0.436    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneADC
    SLICE_X108Y60        LUT2 (Prop_lut2_I1_O)        0.116     0.552 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/oSyncStages[0]_i_1/O
                         net (fo=1, routed)           0.327     0.879    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/D[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.413%)  route 0.796ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.796     0.459    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.413%)  route 0.796ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.796     0.459    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.047%)  route 0.658ns (55.953%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    <hidden>
    SLICE_X108Y57        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDPE (Prop_fdpe_C_Q)         0.518    -0.276 r  <hidden>
                         net (fo=76, routed)          0.658     0.382    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.685    -2.837    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.865%)  route 0.517ns (53.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.517     0.180    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.865%)  route 0.517ns (53.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.863    -0.793    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.456    -0.337 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.517     0.180    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.365%)  route 0.442ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.442    -0.618    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.365%)  route 0.442ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.442    -0.618    <hidden>
    SLICE_X111Y56        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y56        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.337ns (40.907%)  route 0.487ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.337    -1.087 r  <hidden>
                         net (fo=1, routed)           0.487    -0.600    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X111Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.028%)  route 0.486ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X111Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.486    -0.571    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X112Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.367ns (42.631%)  route 0.494ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.494    -0.563    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.286%)  route 0.522ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.266ns
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.686    -1.424    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.367    -1.057 r  <hidden>
                         net (fo=1, routed)           0.522    -0.535    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.865    -2.266    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.418ns (42.739%)  route 0.560ns (57.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    <hidden>
    SLICE_X108Y57        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDPE (Prop_fdpe_C_Q)         0.418    -1.010 r  <hidden>
                         net (fo=76, routed)          0.560    -0.450    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X110Y58        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.367ns (35.211%)  route 0.675ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.675    -0.385    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.367ns (35.211%)  route 0.675ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.267ns
    Source Clock Delay      (SCD):    -1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.683    -1.427    design_2_i/ZmodScopeController_0/U0/InstDataPath/ADC_SamplingClk
    SLICE_X106Y56        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDPE (Prop_fdpe_C_Q)         0.367    -1.060 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/cFIFO_Reset_q_reg[0]/Q
                         net (fo=7, routed)           0.675    -0.385    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[0]_0[0]
    SLICE_X111Y58        FDPE                                         f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/CLK
    SLICE_X111Y58        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstSyncDcoFIFO_Reset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.539ns (41.297%)  route 0.766ns (58.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.268ns
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.680    -1.430    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X108Y61        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.418    -1.012 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay_reg/Q
                         net (fo=2, routed)           0.488    -0.524    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sInitDoneRelay
    SLICE_X108Y60        LUT2 (Prop_lut2_I0_O)        0.121    -0.403 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/oSyncStages[0]_i_1/O
                         net (fo=1, routed)           0.278    -0.125    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/D[0]
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/CLK
    SLICE_X110Y59        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneDco/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  I_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Max Delay            29 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 1.317ns (60.205%)  route 0.871ns (39.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.951 r  <hidden>
                         net (fo=1, routed)           0.871    -0.080    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.336ns (62.138%)  route 0.814ns (37.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -0.932 r  <hidden>
                         net (fo=1, routed)           0.814    -0.118    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 1.343ns (63.232%)  route 0.781ns (36.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    -0.925 r  <hidden>
                         net (fo=1, routed)           0.781    -0.144    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.595ns (59.215%)  route 0.410ns (40.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.646 r  <hidden>
                         net (fo=1, routed)           0.410    -0.236    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.636    -0.536    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 1.344ns (68.001%)  route 0.632ns (31.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.924 r  <hidden>
                         net (fo=1, routed)           0.632    -0.292    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 1.343ns (68.074%)  route 0.630ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    -0.924 r  <hidden>
                         net (fo=1, routed)           0.630    -0.294    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 1.344ns (68.443%)  route 0.620ns (31.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.866    -2.265    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.921 r  <hidden>
                         net (fo=1, routed)           0.620    -0.301    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.951ns  (logic 1.336ns (68.481%)  route 0.615ns (31.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -0.931 r  <hidden>
                         net (fo=1, routed)           0.615    -0.316    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 1.317ns (67.779%)  route 0.626ns (32.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.866    -2.265    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.948 r  <hidden>
                         net (fo=1, routed)           0.626    -0.322    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.940ns  (logic 1.317ns (67.901%)  route 0.623ns (32.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.951 r  <hidden>
                         net (fo=1, routed)           0.623    -0.328    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.367ns (49.559%)  route 0.374ns (50.441%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.367    -2.469 r  <hidden>
                         net (fo=1, routed)           0.374    -2.096    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.896%)  route 0.399ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.367    -2.469 r  <hidden>
                         net (fo=15, routed)          0.399    -2.070    <hidden>
    SLICE_X110Y57        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X110Y57        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.337ns (40.540%)  route 0.494ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.687    -2.835    <hidden>
    SLICE_X110Y52        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.337    -2.498 r  <hidden>
                         net (fo=1, routed)           0.494    -2.004    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.286%)  route 0.522ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.687    -2.835    <hidden>
    SLICE_X110Y52        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.367    -2.468 r  <hidden>
                         net (fo=1, routed)           0.522    -1.946    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.152ns  (logic 0.337ns (29.264%)  route 0.815ns (70.736%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.337    -2.499 r  <hidden>
                         net (fo=1, routed)           0.815    -1.685    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.331ns  (logic 1.056ns (79.324%)  route 0.275ns (20.676%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.782 r  <hidden>
                         net (fo=1, routed)           0.275    -1.507    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.370ns  (logic 1.084ns (79.141%)  route 0.286ns (20.859%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -1.754 r  <hidden>
                         net (fo=1, routed)           0.286    -1.468    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.448ns  (logic 1.059ns (73.140%)  route 0.389ns (26.860%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683    -2.839    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.780 r  <hidden>
                         net (fo=1, routed)           0.389    -1.391    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 1.056ns (72.657%)  route 0.397ns (27.343%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683    -2.839    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.783 r  <hidden>
                         net (fo=1, routed)           0.397    -1.386    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.458ns  (logic 1.062ns (72.843%)  route 0.396ns (27.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.062    -1.776 r  <hidden>
                         net (fo=1, routed)           0.396    -1.380    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 2.353ns (46.872%)  route 2.667ns (53.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.719    -0.937    <hidden>
    SLICE_X66Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     0.681 r  <hidden>
                         net (fo=1, routed)           1.497     2.177    <hidden>
    SLICE_X94Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     2.788 r  <hidden>
                         net (fo=1, routed)           1.170     3.959    <hidden>
    SLICE_X87Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.083 r  <hidden>
                         net (fo=1, routed)           0.000     4.083    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 2.521ns (55.670%)  route 2.007ns (44.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X82Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.687 r  <hidden>
                         net (fo=1, routed)           0.527     1.213    <hidden>
    SLICE_X86Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.967 r  <hidden>
                         net (fo=1, routed)           0.879     2.847    <hidden>
    SLICE_X87Y31         LUT2 (Prop_lut2_I1_O)        0.150     2.997 r  <hidden>
                         net (fo=1, routed)           0.601     3.598    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.117 r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.958    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.802    -0.854    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.337ns (55.685%)  route 0.268ns (44.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.268    -0.947    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.337ns (55.174%)  route 0.274ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.274    -0.941    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.669    -1.441    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDPE (Prop_fdpe_C_Q)         0.367    -1.074 r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.915    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.551    -1.558    <hidden>
    SLICE_X83Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  <hidden>
                         net (fo=1, routed)           0.286    -0.905    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages[0]
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDPE (Prop_fdpe_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDCE (Prop_fdce_C_Q)         0.367    -1.061 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.893    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages[0]
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.549    -1.560    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.223 r  <hidden>
                         net (fo=4, routed)           0.336    -0.887    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.721    -0.935    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.217 r  <hidden>
                         net (fo=2, routed)           0.332    -0.885    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.730    -0.926    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 2.353ns (46.872%)  route 2.667ns (53.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.719    -0.937    <hidden>
    SLICE_X66Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     0.681 r  <hidden>
                         net (fo=1, routed)           1.497     2.177    <hidden>
    SLICE_X94Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     2.788 r  <hidden>
                         net (fo=1, routed)           1.170     3.959    <hidden>
    SLICE_X87Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.083 r  <hidden>
                         net (fo=1, routed)           0.000     4.083    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 2.521ns (55.670%)  route 2.007ns (44.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X82Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.687 r  <hidden>
                         net (fo=1, routed)           0.527     1.213    <hidden>
    SLICE_X86Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.967 r  <hidden>
                         net (fo=1, routed)           0.879     2.847    <hidden>
    SLICE_X87Y31         LUT2 (Prop_lut2_I1_O)        0.150     2.997 r  <hidden>
                         net (fo=1, routed)           0.601     3.598    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.117 r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.958    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.802    -0.854    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.337ns (55.685%)  route 0.268ns (44.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.268    -0.947    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.337ns (55.174%)  route 0.274ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.274    -0.941    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.669    -1.441    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDPE (Prop_fdpe_C_Q)         0.367    -1.074 r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.915    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.551    -1.558    <hidden>
    SLICE_X83Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  <hidden>
                         net (fo=1, routed)           0.286    -0.905    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages[0]
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDPE (Prop_fdpe_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDCE (Prop_fdce_C_Q)         0.367    -1.061 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.893    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages[0]
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.549    -1.560    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.223 r  <hidden>
                         net (fo=4, routed)           0.336    -0.887    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.721    -0.935    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.217 r  <hidden>
                         net (fo=2, routed)           0.332    -0.885    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.730    -0.926    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 1.343ns (67.436%)  route 0.649ns (32.564%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.649     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.986ns  (logic 1.343ns (67.614%)  route 0.643ns (32.386%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.643     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 1.309ns (68.640%)  route 0.598ns (31.360%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.598     5.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.895ns  (logic 1.309ns (69.086%)  route 0.586ns (30.914%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.586     5.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 1.343ns (73.199%)  route 0.492ns (26.801%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.492     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X68Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 1.314ns (71.645%)  route 0.520ns (28.355%))
  Logic Levels:           0  
  Clock Path Skew:        -5.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.520     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 1.344ns (73.470%)  route 0.485ns (26.530%))
  Logic Levels:           0  
  Clock Path Skew:        -5.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.485     5.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 1.309ns (72.418%)  route 0.499ns (27.581%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.499     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 1.344ns (79.647%)  route 0.343ns (20.353%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.343     5.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 1.336ns (79.553%)  route 0.343ns (20.447%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.343     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.517%)  route 0.062ns (30.483%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.062     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.883%)  route 0.116ns (45.117%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.116     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.832%)  route 0.116ns (45.168%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.116     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X76Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y45         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.119     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X77Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.857    -0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X77Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.135     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.621%)  route 0.135ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X75Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.123     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.847%)  route 0.121ns (46.153%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X76Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X75Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.856    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.858    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  I_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Max Delay            29 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 1.317ns (60.205%)  route 0.871ns (39.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.951 r  <hidden>
                         net (fo=1, routed)           0.871    -0.080    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.336ns (62.138%)  route 0.814ns (37.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -0.932 r  <hidden>
                         net (fo=1, routed)           0.814    -0.118    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 1.343ns (63.232%)  route 0.781ns (36.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    -0.925 r  <hidden>
                         net (fo=1, routed)           0.781    -0.144    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.595ns (59.215%)  route 0.410ns (40.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     0.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          0.905    -1.241    <hidden>
    SLICE_X108Y54        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.646 r  <hidden>
                         net (fo=1, routed)           0.410    -0.236    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.636    -0.536    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 1.344ns (68.001%)  route 0.632ns (31.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.924 r  <hidden>
                         net (fo=1, routed)           0.632    -0.292    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 1.343ns (68.074%)  route 0.630ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    -0.924 r  <hidden>
                         net (fo=1, routed)           0.630    -0.294    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 1.344ns (68.443%)  route 0.620ns (31.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.866    -2.265    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    -0.921 r  <hidden>
                         net (fo=1, routed)           0.620    -0.301    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.951ns  (logic 1.336ns (68.481%)  route 0.615ns (31.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.864    -2.267    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -0.931 r  <hidden>
                         net (fo=1, routed)           0.615    -0.316    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 1.317ns (67.779%)  route 0.626ns (32.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.866    -2.265    <hidden>
    SLICE_X112Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.948 r  <hidden>
                         net (fo=1, routed)           0.626    -0.322    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y50        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.940ns  (logic 1.317ns (67.901%)  route 0.623ns (32.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.285     1.285    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -6.121 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -4.232    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.863    -2.268    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -0.951 r  <hidden>
                         net (fo=1, routed)           0.623    -0.328    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.367ns (49.559%)  route 0.374ns (50.441%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.367    -2.469 r  <hidden>
                         net (fo=1, routed)           0.374    -2.096    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.896%)  route 0.399ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y56        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDPE (Prop_fdpe_C_Q)         0.367    -2.469 r  <hidden>
                         net (fo=15, routed)          0.399    -2.070    <hidden>
    SLICE_X110Y57        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X110Y57        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.337ns (40.540%)  route 0.494ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.687    -2.835    <hidden>
    SLICE_X110Y52        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.337    -2.498 r  <hidden>
                         net (fo=1, routed)           0.494    -2.004    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.286%)  route 0.522ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.687    -2.835    <hidden>
    SLICE_X110Y52        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.367    -2.468 r  <hidden>
                         net (fo=1, routed)           0.522    -1.946    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y53        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.152ns  (logic 0.337ns (29.264%)  route 0.815ns (70.736%))
  Logic Levels:           0  
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.686    -2.836    <hidden>
    SLICE_X110Y55        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.337    -2.499 r  <hidden>
                         net (fo=1, routed)           0.815    -1.685    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.865    -0.791    <hidden>
    SLICE_X110Y54        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.331ns  (logic 1.056ns (79.324%)  route 0.275ns (20.676%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.782 r  <hidden>
                         net (fo=1, routed)           0.275    -1.507    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.370ns  (logic 1.084ns (79.141%)  route 0.286ns (20.859%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -1.754 r  <hidden>
                         net (fo=1, routed)           0.286    -1.468    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.448ns  (logic 1.059ns (73.140%)  route 0.389ns (26.860%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683    -2.839    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.780 r  <hidden>
                         net (fo=1, routed)           0.389    -1.391    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 1.056ns (72.657%)  route 0.397ns (27.343%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.683    -2.839    <hidden>
    SLICE_X108Y53        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.783 r  <hidden>
                         net (fo=1, routed)           0.397    -1.386    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X107Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by I_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.458ns  (logic 1.062ns (72.843%)  route 0.396ns (27.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -2.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.164ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstDcoBufg/O
                         net (fo=90, routed)          1.684    -2.838    <hidden>
    SLICE_X108Y52        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.062    -1.776 r  <hidden>
                         net (fo=1, routed)           0.396    -1.380    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.864    -0.792    <hidden>
    SLICE_X106Y50        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 2.353ns (46.872%)  route 2.667ns (53.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.719    -0.937    <hidden>
    SLICE_X66Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     0.681 r  <hidden>
                         net (fo=1, routed)           1.497     2.177    <hidden>
    SLICE_X94Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     2.788 r  <hidden>
                         net (fo=1, routed)           1.170     3.959    <hidden>
    SLICE_X87Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.083 r  <hidden>
                         net (fo=1, routed)           0.000     4.083    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 2.521ns (55.670%)  route 2.007ns (44.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X82Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.687 r  <hidden>
                         net (fo=1, routed)           0.527     1.213    <hidden>
    SLICE_X86Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.967 r  <hidden>
                         net (fo=1, routed)           0.879     2.847    <hidden>
    SLICE_X87Y31         LUT2 (Prop_lut2_I1_O)        0.150     2.997 r  <hidden>
                         net (fo=1, routed)           0.601     3.598    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.117 r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.958    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.802    -0.854    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.337ns (55.685%)  route 0.268ns (44.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.268    -0.947    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.337ns (55.174%)  route 0.274ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.274    -0.941    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.669    -1.441    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDPE (Prop_fdpe_C_Q)         0.367    -1.074 r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.915    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.551    -1.558    <hidden>
    SLICE_X83Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  <hidden>
                         net (fo=1, routed)           0.286    -0.905    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages[0]
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDPE (Prop_fdpe_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDCE (Prop_fdce_C_Q)         0.367    -1.061 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.893    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages[0]
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.549    -1.560    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.223 r  <hidden>
                         net (fo=4, routed)           0.336    -0.887    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.721    -0.935    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.217 r  <hidden>
                         net (fo=2, routed)           0.332    -0.885    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.730    -0.926    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 2.353ns (46.872%)  route 2.667ns (53.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.719    -0.937    <hidden>
    SLICE_X66Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     0.681 r  <hidden>
                         net (fo=1, routed)           1.497     2.177    <hidden>
    SLICE_X94Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611     2.788 r  <hidden>
                         net (fo=1, routed)           1.170     3.959    <hidden>
    SLICE_X87Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.083 r  <hidden>
                         net (fo=1, routed)           0.000     4.083    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X87Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]_0
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushTBack/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iData_int_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPushT_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iPush_q_reg/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.779ns (16.843%)  route 3.846ns (83.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.690     0.356    design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.301     0.657 f  design_2_i/ZmodScopeController_0/U0/InstSysReset/SyncAsyncx/sRstBusy_i_2/O
                         net (fo=180, routed)         3.156     3.814    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/oSyncStages_reg[1]
    SLICE_X108Y60        FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SysClk100
    SLICE_X108Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/iRdy_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 2.521ns (55.670%)  route 2.007ns (44.330%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X82Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.687 r  <hidden>
                         net (fo=1, routed)           0.527     1.213    <hidden>
    SLICE_X86Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.967 r  <hidden>
                         net (fo=1, routed)           0.879     2.847    <hidden>
    SLICE_X87Y31         LUT2 (Prop_lut2_I1_O)        0.150     2.997 r  <hidden>
                         net (fo=1, routed)           0.601     3.598    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    <hidden>
    SLICE_X87Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/ADC_SamplingClk
    SLICE_X108Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.333 r  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.429     0.095    design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X108Y76        LUT1 (Prop_lut1_I0_O)        0.295     0.390 f  design_2_i/ZmodScopeController_0/U0/InstSamplingReset/SyncAsyncx/cDataCalibValid_i_2/O
                         net (fo=89, routed)          2.708     3.098    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X99Y45         FDCE                                         f  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.625    -1.484    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.117 r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.958    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.802    -0.854    design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/ADC_SamplingClk
    SLICE_X99Y45         FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.337ns (55.685%)  route 0.268ns (44.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.268    -0.947    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X84Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.337ns (55.174%)  route 0.274ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.557    -1.552    <hidden>
    SLICE_X83Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.215 r  <hidden>
                         net (fo=2, routed)           0.274    -0.941    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.734    -0.922    <hidden>
    SLICE_X85Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.669    -1.441    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDPE (Prop_fdpe_C_Q)         0.367    -1.074 r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.915    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.845    -0.811    design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/ADC_InClk
    SLICE_X113Y74        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_InClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.551    -1.558    <hidden>
    SLICE_X83Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  <hidden>
                         net (fo=1, routed)           0.286    -0.905    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.726    -0.930    <hidden>
    SLICE_X81Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages[0]
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/ADC_SamplingClk
    SLICE_X107Y60        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncAsyncPushT/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.681    -1.429    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDPE (Prop_fdpe_C_Q)         0.367    -1.062 r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.903    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.861    -0.795    design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/SysClk100
    SLICE_X109Y60        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstHandshakeInitDoneRelay/SyncReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.682    -1.428    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDCE (Prop_fdce_C_Q)         0.367    -1.061 r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.893    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages[0]
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.862    -0.794    design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/ADC_SamplingClk
    SLICE_X106Y57        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstSyncAsyncInitDoneADC/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.549    -1.560    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.223 r  <hidden>
                         net (fo=4, routed)           0.336    -0.887    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.721    -0.935    <hidden>
    SLICE_X79Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.217 r  <hidden>
                         net (fo=2, routed)           0.332    -0.885    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.730    -0.926    <hidden>
    SLICE_X81Y33         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 1.343ns (67.436%)  route 0.649ns (32.564%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.649     6.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.986ns  (logic 1.343ns (67.614%)  route 0.643ns (32.386%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.643     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 1.309ns (68.640%)  route 0.598ns (31.360%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.598     5.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.895ns  (logic 1.309ns (69.086%)  route 0.586ns (30.914%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.586     5.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 1.343ns (73.199%)  route 0.492ns (26.801%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.492     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X68Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.555    -1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 1.314ns (71.645%)  route 0.520ns (28.355%))
  Logic Levels:           0  
  Clock Path Skew:        -5.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.520     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 1.344ns (73.470%)  route 0.485ns (26.530%))
  Logic Levels:           0  
  Clock Path Skew:        -5.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.485     5.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.552    -1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 1.309ns (72.418%)  route 0.499ns (27.581%))
  Logic Levels:           0  
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.499     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 1.344ns (79.647%)  route 0.343ns (20.353%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.343     5.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.553    -1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 1.336ns (79.553%)  route 0.343ns (20.447%))
  Logic Levels:           0  
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.726     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.343     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.517%)  route 0.062ns (30.483%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.062     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.883%)  route 0.116ns (45.117%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.116     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.832%)  route 0.116ns (45.168%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.116     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X76Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y45         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.119     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X77Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.857    -0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X77Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.135     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.621%)  route 0.135ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X75Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.123     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.854    -0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X75Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.847%)  route 0.121ns (46.153%))
  Logic Levels:           0  
  Clock Path Skew:        -2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X76Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X75Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.856    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X75Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -2.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.858    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 0.456ns (19.923%)  route 1.833ns (80.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.833     1.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 0.456ns (19.923%)  route 1.833ns (80.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.833     1.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.561    -1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y45         FDRE (Prop_fdre_C_Q)         0.337    -1.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X78Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.732     4.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X78Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X80Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X82Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y45         FDRE (Prop_fdre_C_Q)         0.385    -1.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X82Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.337ns (47.019%)  route 0.380ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     4.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.623    -1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X90Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.385    -1.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X90Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     4.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X90Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.098%)  route 0.396ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.018ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.367    -1.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.396    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.438    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.735     4.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.561    -1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X79Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.337    -1.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.439    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X79Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.732     4.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X79Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X79Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X79Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X79Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.439    -0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X81Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 0.456ns (19.923%)  route 1.833ns (80.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.833     1.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 0.456ns (19.923%)  route 1.833ns (80.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.833     1.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.456ns (21.278%)  route 1.687ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.739    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.687     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X74Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.561    -1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X78Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y45         FDRE (Prop_fdre_C_Q)         0.337    -1.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X78Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.732     4.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X78Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X80Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X82Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y45         FDRE (Prop_fdre_C_Q)         0.385    -1.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X82Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.337ns (47.019%)  route 0.380ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X59Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     4.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.623    -1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X90Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.385    -1.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X90Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.798     4.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X90Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.098%)  route 0.396ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.018ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.554    -1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.367    -1.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.396    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.438    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.735     4.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.561    -1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X79Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_fdre_C_Q)         0.337    -1.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.439    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X79Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.732     4.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X79Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X79Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X79Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733     4.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X79Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.562    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_fdre_C_Q)         0.337    -1.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.439    -0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X81Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.193     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FboutDcoClk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT
                            (clock source 'FboutDcoClk_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FboutDcoClk_1 fall edge)
                                                      5.000     5.000 f  
    N19                  IBUFDS                       0.000     5.000 f  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          0.480     5.480    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231     2.249 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT
                         net (fo=1, routed)           0.576     2.825    design_2_i/ZmodScopeController_0/U0/InstDataPath/FboutDcoClk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.854 f  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstBufgFeedbackPLL/O
                         net (fo=1, routed)           0.859     3.713    design_2_i/ZmodScopeController_0/U0/InstDataPath/FbinDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT
                            (clock source 'FboutDcoClk_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FboutDcoClk_1 rise edge)
                                                      0.000     0.000 r  
    N19                  IBUFDS                       0.000     0.000 r  design_2_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          1.162     1.162    design_2_i/ZmodScopeController_0/U0/InstDataPath/ZmodDcoClk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -6.338 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -4.613    design_2_i/ZmodScopeController_0/U0/InstDataPath/FboutDcoClk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstBufgFeedbackPLL/O
                         net (fo=1, routed)           1.596    -2.926    design_2_i/ZmodScopeController_0/U0/InstDataPath/FbinDcoClk
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.168ns  (logic 2.167ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     6.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     0.037 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.243    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.344 f  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.869     4.213    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         f  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     4.685 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001     4.686    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_OB)    1.695     6.381 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/OB
                         net (fo=0)                   0.000     6.381    ZmodAdcClkIn_n_0
    M20                                                               r  ZmodAdcClkIn_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 2.166ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     6.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     0.037 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.243    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.344 f  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.869     4.213    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         f  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     4.685 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001     4.686    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_O)     1.694     6.380 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/O
                         net (fo=0)                   0.000     6.380    ZmodAdcClkIn_p_0
    M19                                                               r  ZmodAdcClkIn_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodRelayComH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.490ns (60.343%)  route 2.294ns (39.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419    -0.381 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/Q
                         net (fo=1, routed)           2.294     1.912    sZmodRelayComH_0_OBUF
    J20                  OBUF (Prop_obuf_I_O)         3.071     4.983 r  sZmodRelayComH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.983    sZmodRelayComH_0
    J20                                                               r  sZmodRelayComH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodRelayComL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 3.354ns (59.657%)  route 2.268ns (40.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/Q
                         net (fo=1, routed)           2.268     1.924    sZmodRelayComL_0_OBUF
    K21                  OBUF (Prop_obuf_I_O)         2.898     4.822 r  sZmodRelayComL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.822    sZmodRelayComL_0
    K21                                                               r  sZmodRelayComL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1CouplingL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.512ns  (logic 3.373ns (61.199%)  route 2.139ns (38.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/Q
                         net (fo=1, routed)           2.139     1.794    sZmodCh1CouplingL_0_OBUF
    J22                  OBUF (Prop_obuf_I_O)         2.917     4.711 r  sZmodCh1CouplingL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.711    sZmodCh1CouplingL_0
    J22                                                               r  sZmodCh1CouplingL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2CouplingL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 3.357ns (61.020%)  route 2.144ns (38.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/Q
                         net (fo=1, routed)           2.144     1.800    sZmodCh2CouplingL_0_OBUF
    J21                  OBUF (Prop_obuf_I_O)         2.901     4.701 r  sZmodCh2CouplingL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.701    sZmodCh2CouplingL_0
    J21                                                               r  sZmodCh2CouplingL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2CouplingH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.481ns  (logic 3.342ns (60.973%)  route 2.139ns (39.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.854    -0.802    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.346 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/Q
                         net (fo=1, routed)           2.139     1.793    sZmodCh2CouplingH_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         2.886     4.679 r  sZmodCh2CouplingH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.679    sZmodCh2CouplingH_0
    L21                                                               r  sZmodCh2CouplingH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1CouplingH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.453ns  (logic 3.351ns (61.465%)  route 2.101ns (38.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/Q
                         net (fo=1, routed)           2.101     1.757    sZmodCh1CouplingH_0_OBUF
    L22                  OBUF (Prop_obuf_I_O)         2.895     4.652 r  sZmodCh1CouplingH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.652    sZmodCh1CouplingH_0
    L22                                                               r  sZmodCh1CouplingH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_Sclk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 3.546ns (65.706%)  route 1.851ns (34.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.847    -0.809    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.331 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=6, routed)           1.851     1.520    sZmodADC_Sclk_0_OBUF
    K19                  OBUF (Prop_obuf_I_O)         3.068     4.588 r  sZmodADC_Sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    sZmodADC_Sclk_0
    K19                                                               r  sZmodADC_Sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.235ns  (logic 3.428ns (65.474%)  route 1.807ns (34.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X112Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.518    -0.282 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/Q
                         net (fo=1, routed)           1.807     1.525    sZmodCh2GainL_0_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.910     4.434 r  sZmodCh2GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.434    sZmodCh2GainL_0
    M22                                                               r  sZmodCh2GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.853ns (99.883%)  route 0.001ns (0.117%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001    -0.374    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_O)     0.676     0.302 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/O
                         net (fo=0)                   0.000     0.302    ZmodAdcClkIn_p_0
    M19                                                               r  ZmodAdcClkIn_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.854ns (99.883%)  route 0.001ns (0.117%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001    -0.374    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_OB)    0.677     0.303 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/OB
                         net (fo=0)                   0.000     0.303    ZmodAdcClkIn_n_0
    M20                                                               r  ZmodAdcClkIn_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iZmodSync_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 1.334ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y77         OSERDESE2                                    r  design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/OQ
                         net (fo=1, routed)           0.001    -0.374    iZmodSync_0_OBUF
    K20                  OBUF (Prop_obuf_I_O)         1.157     0.783 r  iZmodSync_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.783    iZmodSync_0
    K20                                                               r  iZmodSync_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.552ns  (logic 0.965ns (62.191%)  route 0.587ns (37.809%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X111Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.587     0.180    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/T
    L18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.004 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.004    sZmodADC_SDIO_0
    L18                                                               r  sZmodADC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.316ns (80.036%)  route 0.328ns (19.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/Q
                         net (fo=1, routed)           0.328    -0.073    sZmodCh1GainL_0_OBUF
    P22                  OBUF (Prop_obuf_I_O)         1.175     1.102 r  sZmodCh1GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.102    sZmodCh1GainL_0
    P22                                                               r  sZmodCh1GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.331ns (79.899%)  route 0.335ns (20.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.384 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.335    -0.049    sZmodADC_CS_0_OBUF
    L19                  OBUF (Prop_obuf_I_O)         1.167     1.117 r  sZmodADC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.117    sZmodADC_CS_0
    L19                                                               r  sZmodADC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1GainH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.315ns (77.627%)  route 0.379ns (22.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/Q
                         net (fo=1, routed)           0.379    -0.022    sZmodCh1GainH_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         1.174     1.152 r  sZmodCh1GainH_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.152    sZmodCh1GainH_0
    N22                                                               r  sZmodCh1GainH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.309ns (76.674%)  route 0.398ns (23.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/Q
                         net (fo=1, routed)           0.398    -0.003    sZmodCh2GainH_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.168     1.165 r  sZmodCh2GainH_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.165    sZmodCh2GainH_0
    M21                                                               r  sZmodCh2GainH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.338ns (77.316%)  route 0.392ns (22.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X112Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/Q
                         net (fo=1, routed)           0.392     0.014    sZmodCh2GainL_0_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.174     1.188 r  sZmodCh2GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.188    sZmodCh2GainL_0
    M22                                                               r  sZmodCh2GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_Sclk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.363ns (75.633%)  route 0.439ns (24.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.148    -0.400 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=6, routed)           0.439     0.039    sZmodADC_Sclk_0_OBUF
    K19                  OBUF (Prop_obuf_I_O)         1.215     1.253 r  sZmodADC_Sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.253    sZmodADC_Sclk_0
    K19                                                               r  sZmodADC_Sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_2_clk_wiz_0_1_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.168ns  (logic 2.167ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     6.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     0.037 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.243    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.344 f  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.869     4.213    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         f  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     4.685 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001     4.686    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_OB)    1.695     6.381 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/OB
                         net (fo=0)                   0.000     6.381    ZmodAdcClkIn_n_0
    M20                                                               r  ZmodAdcClkIn_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 2.166ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 fall edge)
                                                      5.000     5.000 f  
    D18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     6.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     0.037 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.243    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.344 f  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.869     4.213    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         f  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.472     4.685 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001     4.686    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_O)     1.694     6.380 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/O
                         net (fo=0)                   0.000     6.380    ZmodAdcClkIn_p_0
    M19                                                               r  ZmodAdcClkIn_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodRelayComH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.490ns (60.343%)  route 2.294ns (39.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419    -0.381 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComH_reg/Q
                         net (fo=1, routed)           2.294     1.912    sZmodRelayComH_0_OBUF
    J20                  OBUF (Prop_obuf_I_O)         3.071     4.983 r  sZmodRelayComH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.983    sZmodRelayComH_0
    J20                                                               r  sZmodRelayComH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodRelayComL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 3.354ns (59.657%)  route 2.268ns (40.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sRelayComL_reg/Q
                         net (fo=1, routed)           2.268     1.924    sZmodRelayComL_0_OBUF
    K21                  OBUF (Prop_obuf_I_O)         2.898     4.822 r  sZmodRelayComL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.822    sZmodRelayComL_0
    K21                                                               r  sZmodRelayComL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1CouplingL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.512ns  (logic 3.373ns (61.199%)  route 2.139ns (38.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingL_reg/Q
                         net (fo=1, routed)           2.139     1.794    sZmodCh1CouplingL_0_OBUF
    J22                  OBUF (Prop_obuf_I_O)         2.917     4.711 r  sZmodCh1CouplingL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.711    sZmodCh1CouplingL_0
    J22                                                               r  sZmodCh1CouplingL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2CouplingL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 3.357ns (61.020%)  route 2.144ns (38.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingL_reg/Q
                         net (fo=1, routed)           2.144     1.800    sZmodCh2CouplingL_0_OBUF
    J21                  OBUF (Prop_obuf_I_O)         2.901     4.701 r  sZmodCh2CouplingL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.701    sZmodCh2CouplingL_0
    J21                                                               r  sZmodCh2CouplingL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2CouplingH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.481ns  (logic 3.342ns (60.973%)  route 2.139ns (39.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.854    -0.802    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X109Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.346 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2CouplingH_reg/Q
                         net (fo=1, routed)           2.139     1.793    sZmodCh2CouplingH_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         2.886     4.679 r  sZmodCh2CouplingH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.679    sZmodCh2CouplingH_0
    L21                                                               r  sZmodCh2CouplingH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1CouplingH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.453ns  (logic 3.351ns (61.465%)  route 2.101ns (38.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1CouplingH_reg/Q
                         net (fo=1, routed)           2.101     1.757    sZmodCh1CouplingH_0_OBUF
    L22                  OBUF (Prop_obuf_I_O)         2.895     4.652 r  sZmodCh1CouplingH_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.652    sZmodCh1CouplingH_0
    L22                                                               r  sZmodCh1CouplingH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_Sclk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 3.546ns (65.706%)  route 1.851ns (34.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.847    -0.809    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478    -0.331 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=6, routed)           1.851     1.520    sZmodADC_Sclk_0_OBUF
    K19                  OBUF (Prop_obuf_I_O)         3.068     4.588 r  sZmodADC_Sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    sZmodADC_Sclk_0
    K19                                                               r  sZmodADC_Sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.235ns  (logic 3.428ns (65.474%)  route 1.807ns (34.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.856    -0.800    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X112Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.518    -0.282 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/Q
                         net (fo=1, routed)           1.807     1.525    sZmodCh2GainL_0_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.910     4.434 r  sZmodCh2GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.434    sZmodCh2GainL_0
    M22                                                               r  sZmodCh2GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.853ns (99.883%)  route 0.001ns (0.117%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001    -0.374    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_O)     0.676     0.302 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/O
                         net (fo=0)                   0.000     0.302    ZmodAdcClkIn_p_0
    M19                                                               r  ZmodAdcClkIn_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodAdcClkIn_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.854ns (99.883%)  route 0.001ns (0.117%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y74         ODDR                                         r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkODDR/Q
                         net (fo=1, routed)           0.001    -0.374    design_2_i/ZmodScopeController_0/U0/OddrClk
    M19                  OBUFDS (Prop_obufds_I_OB)    0.677     0.303 r  design_2_i/ZmodScopeController_0/U0/InstADC_ClkOBUFDS/OB
                         net (fo=0)                   0.000     0.303    ZmodAdcClkIn_n_0
    M20                                                               r  ZmodAdcClkIn_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iZmodSync_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 1.334ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.620    -0.552    design_2_i/ZmodScopeController_0/U0/ADC_InClk
    OLOGIC_X1Y77         OSERDESE2                                    r  design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.375 r  design_2_i/ZmodScopeController_0/U0/OserdesGenerate.InstSyncOserdes/OQ
                         net (fo=1, routed)           0.001    -0.374    iZmodSync_0_OBUF
    K20                  OBUF (Prop_obuf_I_O)         1.157     0.783 r  iZmodSync_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.783    iZmodSync_0
    K20                                                               r  iZmodSync_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.552ns  (logic 0.965ns (62.191%)  route 0.587ns (37.809%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X111Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.587     0.180    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/T
    L18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.004 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.004    sZmodADC_SDIO_0
    L18                                                               r  sZmodADC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.316ns (80.036%)  route 0.328ns (19.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainL_reg/Q
                         net (fo=1, routed)           0.328    -0.073    sZmodCh1GainL_0_OBUF
    P22                  OBUF (Prop_obuf_I_O)         1.175     1.102 r  sZmodCh1GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.102    sZmodCh1GainL_0
    P22                                                               r  sZmodCh1GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.331ns (79.899%)  route 0.335ns (20.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDPE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.384 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.335    -0.049    sZmodADC_CS_0_OBUF
    L19                  OBUF (Prop_obuf_I_O)         1.167     1.117 r  sZmodADC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.117    sZmodADC_CS_0
    L19                                                               r  sZmodADC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh1GainH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.315ns (77.627%)  route 0.379ns (22.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X110Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh1GainH_reg/Q
                         net (fo=1, routed)           0.379    -0.022    sZmodCh1GainH_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         1.174     1.152 r  sZmodCh1GainH_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.152    sZmodCh1GainH_0
    N22                                                               r  sZmodCh1GainH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainH_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.309ns (76.674%)  route 0.398ns (23.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X111Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainH_reg/Q
                         net (fo=1, routed)           0.398    -0.003    sZmodCh2GainH_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.168     1.165 r  sZmodCh2GainH_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.165    sZmodCh2GainH_0
    M21                                                               r  sZmodCh2GainH_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodCh2GainL_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.338ns (77.316%)  route 0.392ns (22.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.630    -0.542    design_2_i/ZmodScopeController_0/U0/InstConfigRelay/SysClk100
    SLICE_X112Y67        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  design_2_i/ZmodScopeController_0/U0/InstConfigRelay/sCh2GainL_reg/Q
                         net (fo=1, routed)           0.392     0.014    sZmodCh2GainL_0_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.174     1.188 r  sZmodCh2GainL_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.188    sZmodCh2GainL_0
    M22                                                               r  sZmodCh2GainL_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodADC_Sclk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.363ns (75.633%)  route 0.439ns (24.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.624    -0.548    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y76        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.148    -0.400 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=6, routed)           0.439     0.039    sZmodADC_Sclk_0_OBUF
    K19                  OBUF (Prop_obuf_I_O)         1.215     1.253 r  sZmodADC_Sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.253    sZmodADC_Sclk_0
    K19                                                               r  sZmodADC_Sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_2_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_2_clk_wiz_0_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_1_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_1_1 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_1_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodADC_SDIO_0
                            (input port)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 1.431ns (57.423%)  route 1.061ns (42.577%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  sZmodADC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IO
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.061     2.368    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRxData
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.492    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/p_1_in[0]
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.674    -1.436    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.000ns (0.000%)  route 1.050ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                         net (fo=1, routed)           1.050     1.050    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/D[0]
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/ADC_SamplingClk
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.000ns (0.000%)  route 0.423ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/D[0]
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.906    -0.774    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/ADC_SamplingClk
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 sZmodADC_SDIO_0
                            (input port)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.429ns (49.599%)  route 0.436ns (50.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  sZmodADC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IO
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.436     0.820    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRxData
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.865 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/p_1_in[0]
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.896    -0.784    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_2_clk_wiz_0_1_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodADC_SDIO_0
                            (input port)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 1.431ns (57.423%)  route 1.061ns (42.577%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  sZmodADC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IO
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.061     2.368    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRxData
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.492    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/p_1_in[0]
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.674    -1.436    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.000ns (0.000%)  route 1.050ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                         net (fo=1, routed)           1.050     1.050    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/D[0]
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        1.684    -1.426    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/ADC_SamplingClk
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.000ns (0.000%)  route 0.423ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  design_2_i/ZmodScopeController_0/U0/InstDataPath/MMCME2_ADV_inst/LOCKED
                         net (fo=1, routed)           0.423     0.423    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/D[0]
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.906    -0.774    design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/ADC_SamplingClk
    SLICE_X106Y52        FDRE                                         r  design_2_i/ZmodScopeController_0/U0/InstDataPath/InstMMCM_LockSampingClkSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 sZmodADC_SDIO_0
                            (input port)
  Destination:            design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.429ns (49.599%)  route 0.436ns (50.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  sZmodADC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IO
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.436     0.820    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRxData
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.865 r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/p_1_in[0]
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2342, routed)        0.896    -0.784    design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/SysClk100
    SLICE_X112Y71        FDCE                                         r  design_2_i/ZmodScopeController_0/U0/InstConfigADC/ADC_SPI_inst/sRdDataR_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.372ns (8.098%)  route 4.222ns (91.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.263     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y51         LUT5 (Prop_lut5_I4_O)        0.124     2.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.723     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X82Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.575     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.660     4.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 0.124ns (2.855%)  route 4.219ns (97.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.777     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X81Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.442     4.343    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 0.124ns (2.949%)  route 4.081ns (97.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.777     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X81Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.304     4.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X86Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 0.124ns (2.949%)  route 4.081ns (97.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.777     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X81Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.304     4.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X86Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.182ns  (logic 0.124ns (2.965%)  route 4.058ns (97.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.777     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X81Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.281     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X82Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.904     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.000ns (0.000%)  route 0.418ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.418     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.000ns (0.000%)  route 0.418ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.418     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.000ns (0.000%)  route 0.418ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.418     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.000ns (0.000%)  route 0.418ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.418     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y59         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y59         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.000ns (0.000%)  route 0.422ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.422     0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.000ns (0.000%)  route 0.422ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.422     0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.000ns (0.000%)  route 0.422ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.422     0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y59         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y59         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.000ns (0.000%)  route 0.422ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.422     0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.489     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.489     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C





