<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>libsimdpp: Operations: bitwise</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libsimdpp
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Operations: bitwise</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga310d69a78c782f5f565d3600314a2245"><td class="memItemLeft" align="right" valign="top">int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga310d69a78c782f5f565d3600314a2245">simdpp::bit_and</a> (int128 a, int128 b)</td></tr>
<tr class="memdesc:ga310d69a78c782f5f565d3600314a2245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#ga310d69a78c782f5f565d3600314a2245">More...</a><br/></td></tr>
<tr class="separator:ga310d69a78c782f5f565d3600314a2245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b484b523cd17b1bfa92cfafcc5ef715"><td class="memItemLeft" align="right" valign="top">int256&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga4b484b523cd17b1bfa92cfafcc5ef715">simdpp::bit_and</a> (int256 a, int256 b)</td></tr>
<tr class="separator:ga4b484b523cd17b1bfa92cfafcc5ef715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c80ed0acc7824f1c76b42750a571343"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga2c80ed0acc7824f1c76b42750a571343">simdpp::bit_and</a> (float32x4 a, float32x4 b)</td></tr>
<tr class="memdesc:ga2c80ed0acc7824f1c76b42750a571343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#ga2c80ed0acc7824f1c76b42750a571343">More...</a><br/></td></tr>
<tr class="separator:ga2c80ed0acc7824f1c76b42750a571343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea919967acc78208ce9bf31433bf4f4"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaaea919967acc78208ce9bf31433bf4f4">simdpp::bit_and</a> (float32x8 a, float32x8 b)</td></tr>
<tr class="memdesc:gaaea919967acc78208ce9bf31433bf4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#gaaea919967acc78208ce9bf31433bf4f4">More...</a><br/></td></tr>
<tr class="separator:gaaea919967acc78208ce9bf31433bf4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44241edb6e43d94074805a5488aebf2"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaa44241edb6e43d94074805a5488aebf2">simdpp::bit_and</a> (float32x4 a, int128 b)</td></tr>
<tr class="memdesc:gaa44241edb6e43d94074805a5488aebf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#gaa44241edb6e43d94074805a5488aebf2">More...</a><br/></td></tr>
<tr class="separator:gaa44241edb6e43d94074805a5488aebf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c59608632e597d7dbe9721c8fdce14e"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga3c59608632e597d7dbe9721c8fdce14e">simdpp::bit_and</a> (float32x8 a, int256 b)</td></tr>
<tr class="memdesc:ga3c59608632e597d7dbe9721c8fdce14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#ga3c59608632e597d7dbe9721c8fdce14e">More...</a><br/></td></tr>
<tr class="separator:ga3c59608632e597d7dbe9721c8fdce14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7502addcadb5aa83597d8f788ea1a77"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gab7502addcadb5aa83597d8f788ea1a77">simdpp::bit_and</a> (float64x2 a, float64x2 b)</td></tr>
<tr class="memdesc:gab7502addcadb5aa83597d8f788ea1a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#gab7502addcadb5aa83597d8f788ea1a77">More...</a><br/></td></tr>
<tr class="separator:gab7502addcadb5aa83597d8f788ea1a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70f49acc4cddb15ec941dcc6d7c05fd"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaf70f49acc4cddb15ec941dcc6d7c05fd">simdpp::bit_and</a> (float64x4 a, float64x4 b)</td></tr>
<tr class="memdesc:gaf70f49acc4cddb15ec941dcc6d7c05fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#gaf70f49acc4cddb15ec941dcc6d7c05fd">More...</a><br/></td></tr>
<tr class="separator:gaf70f49acc4cddb15ec941dcc6d7c05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d5a105d788d9a2ba7120cdd014fcd8"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga30d5a105d788d9a2ba7120cdd014fcd8">simdpp::bit_and</a> (float64x2 a, int128 b)</td></tr>
<tr class="memdesc:ga30d5a105d788d9a2ba7120cdd014fcd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#ga30d5a105d788d9a2ba7120cdd014fcd8">More...</a><br/></td></tr>
<tr class="separator:ga30d5a105d788d9a2ba7120cdd014fcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3f1e5ff54eb931bacce8daba98b528"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga2f3f1e5ff54eb931bacce8daba98b528">simdpp::bit_and</a> (float64x4 a, int256 b)</td></tr>
<tr class="memdesc:ga2f3f1e5ff54eb931bacce8daba98b528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND.  <a href="#ga2f3f1e5ff54eb931bacce8daba98b528">More...</a><br/></td></tr>
<tr class="separator:ga2f3f1e5ff54eb931bacce8daba98b528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd576c100aab3f56304fde0e8abe551"><td class="memItemLeft" align="right" valign="top">int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gafbd576c100aab3f56304fde0e8abe551">simdpp::bit_andnot</a> (int128 a, int128 b)</td></tr>
<tr class="memdesc:gafbd576c100aab3f56304fde0e8abe551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#gafbd576c100aab3f56304fde0e8abe551">More...</a><br/></td></tr>
<tr class="separator:gafbd576c100aab3f56304fde0e8abe551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36819a421e738d68493ee7dd756ecddf"><td class="memItemLeft" align="right" valign="top">int256&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga36819a421e738d68493ee7dd756ecddf">simdpp::bit_andnot</a> (int256 a, int256 b)</td></tr>
<tr class="memdesc:ga36819a421e738d68493ee7dd756ecddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#ga36819a421e738d68493ee7dd756ecddf">More...</a><br/></td></tr>
<tr class="separator:ga36819a421e738d68493ee7dd756ecddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8461c07bae5722ab871bdf84b0c997b0"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga8461c07bae5722ab871bdf84b0c997b0">simdpp::bit_andnot</a> (float32x4 a, float32x4 b)</td></tr>
<tr class="memdesc:ga8461c07bae5722ab871bdf84b0c997b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#ga8461c07bae5722ab871bdf84b0c997b0">More...</a><br/></td></tr>
<tr class="separator:ga8461c07bae5722ab871bdf84b0c997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39839d14a8f5aed751cf6055305582be"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga39839d14a8f5aed751cf6055305582be">simdpp::bit_andnot</a> (float32x8 a, float32x8 b)</td></tr>
<tr class="memdesc:ga39839d14a8f5aed751cf6055305582be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#ga39839d14a8f5aed751cf6055305582be">More...</a><br/></td></tr>
<tr class="separator:ga39839d14a8f5aed751cf6055305582be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ec5e88179efc48ddb268b705abd366"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaa7ec5e88179efc48ddb268b705abd366">simdpp::bit_andnot</a> (float32x4 a, int128 b)</td></tr>
<tr class="memdesc:gaa7ec5e88179efc48ddb268b705abd366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#gaa7ec5e88179efc48ddb268b705abd366">More...</a><br/></td></tr>
<tr class="separator:gaa7ec5e88179efc48ddb268b705abd366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea3561376503dfd21dc027176da9358"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaaea3561376503dfd21dc027176da9358">simdpp::bit_andnot</a> (float32x8 a, int256 b)</td></tr>
<tr class="memdesc:gaaea3561376503dfd21dc027176da9358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#gaaea3561376503dfd21dc027176da9358">More...</a><br/></td></tr>
<tr class="separator:gaaea3561376503dfd21dc027176da9358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c520d14c813692296450d2b846606e"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga39c520d14c813692296450d2b846606e">simdpp::bit_andnot</a> (float64x2 a, float64x2 b)</td></tr>
<tr class="memdesc:ga39c520d14c813692296450d2b846606e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#ga39c520d14c813692296450d2b846606e">More...</a><br/></td></tr>
<tr class="separator:ga39c520d14c813692296450d2b846606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee1d48b2607e29ab97b0dab0125b685"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gadee1d48b2607e29ab97b0dab0125b685">simdpp::bit_andnot</a> (float64x4 a, float64x4 b)</td></tr>
<tr class="memdesc:gadee1d48b2607e29ab97b0dab0125b685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#gadee1d48b2607e29ab97b0dab0125b685">More...</a><br/></td></tr>
<tr class="separator:gadee1d48b2607e29ab97b0dab0125b685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12968608c7c7a375169ab2d7b34e00f"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaf12968608c7c7a375169ab2d7b34e00f">simdpp::bit_andnot</a> (float64x2 a, int128 b)</td></tr>
<tr class="memdesc:gaf12968608c7c7a375169ab2d7b34e00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#gaf12968608c7c7a375169ab2d7b34e00f">More...</a><br/></td></tr>
<tr class="separator:gaf12968608c7c7a375169ab2d7b34e00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d05d7cd31f47af7003c25407a39566f"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga2d05d7cd31f47af7003c25407a39566f">simdpp::bit_andnot</a> (float64x4 a, int256 b)</td></tr>
<tr class="memdesc:ga2d05d7cd31f47af7003c25407a39566f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise AND NOT.  <a href="#ga2d05d7cd31f47af7003c25407a39566f">More...</a><br/></td></tr>
<tr class="separator:ga2d05d7cd31f47af7003c25407a39566f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61923b45085229e3e53477ec7c609180"><td class="memItemLeft" align="right" valign="top">int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga61923b45085229e3e53477ec7c609180">simdpp::bit_or</a> (int128 a, int128 b)</td></tr>
<tr class="memdesc:ga61923b45085229e3e53477ec7c609180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#ga61923b45085229e3e53477ec7c609180">More...</a><br/></td></tr>
<tr class="separator:ga61923b45085229e3e53477ec7c609180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228ed5178952065ecc76f4a630579d68"><td class="memItemLeft" align="right" valign="top">int256&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga228ed5178952065ecc76f4a630579d68">simdpp::bit_or</a> (int256 a, int256 b)</td></tr>
<tr class="memdesc:ga228ed5178952065ecc76f4a630579d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#ga228ed5178952065ecc76f4a630579d68">More...</a><br/></td></tr>
<tr class="separator:ga228ed5178952065ecc76f4a630579d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb06909c2b8306d7d9b01af24aa0276b"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gabb06909c2b8306d7d9b01af24aa0276b">simdpp::bit_or</a> (float32x4 a, float32x4 b)</td></tr>
<tr class="memdesc:gabb06909c2b8306d7d9b01af24aa0276b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#gabb06909c2b8306d7d9b01af24aa0276b">More...</a><br/></td></tr>
<tr class="separator:gabb06909c2b8306d7d9b01af24aa0276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55e53d6035ef9bf31aba0ebf7468deb"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gad55e53d6035ef9bf31aba0ebf7468deb">simdpp::bit_or</a> (float32x8 a, float32x8 b)</td></tr>
<tr class="memdesc:gad55e53d6035ef9bf31aba0ebf7468deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#gad55e53d6035ef9bf31aba0ebf7468deb">More...</a><br/></td></tr>
<tr class="separator:gad55e53d6035ef9bf31aba0ebf7468deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78aba2dae1d820c8ebbeeb8ec7a4dc5"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gac78aba2dae1d820c8ebbeeb8ec7a4dc5">simdpp::bit_or</a> (float32x4 a, int128 b)</td></tr>
<tr class="memdesc:gac78aba2dae1d820c8ebbeeb8ec7a4dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#gac78aba2dae1d820c8ebbeeb8ec7a4dc5">More...</a><br/></td></tr>
<tr class="separator:gac78aba2dae1d820c8ebbeeb8ec7a4dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a912490552ee8919aad4de46ea043c"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gab3a912490552ee8919aad4de46ea043c">simdpp::bit_or</a> (float32x8 a, int256 b)</td></tr>
<tr class="memdesc:gab3a912490552ee8919aad4de46ea043c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#gab3a912490552ee8919aad4de46ea043c">More...</a><br/></td></tr>
<tr class="separator:gab3a912490552ee8919aad4de46ea043c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd99747ebc1f3401c729c5f03f34a735"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gafd99747ebc1f3401c729c5f03f34a735">simdpp::bit_or</a> (float64x2 a, float64x2 b)</td></tr>
<tr class="memdesc:gafd99747ebc1f3401c729c5f03f34a735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#gafd99747ebc1f3401c729c5f03f34a735">More...</a><br/></td></tr>
<tr class="separator:gafd99747ebc1f3401c729c5f03f34a735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827adc4d9970cd6062533b691490584f"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga827adc4d9970cd6062533b691490584f">simdpp::bit_or</a> (float64x4 a, float64x4 b)</td></tr>
<tr class="memdesc:ga827adc4d9970cd6062533b691490584f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#ga827adc4d9970cd6062533b691490584f">More...</a><br/></td></tr>
<tr class="separator:ga827adc4d9970cd6062533b691490584f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e63689904d74befc189dc032513e7f9"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga2e63689904d74befc189dc032513e7f9">simdpp::bit_or</a> (float64x2 a, int128 b)</td></tr>
<tr class="memdesc:ga2e63689904d74befc189dc032513e7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#ga2e63689904d74befc189dc032513e7f9">More...</a><br/></td></tr>
<tr class="separator:ga2e63689904d74befc189dc032513e7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99982dc8d31e449820cc84be902d2fc4"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga99982dc8d31e449820cc84be902d2fc4">simdpp::bit_or</a> (float64x4 a, int256 b)</td></tr>
<tr class="memdesc:ga99982dc8d31e449820cc84be902d2fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise OR.  <a href="#ga99982dc8d31e449820cc84be902d2fc4">More...</a><br/></td></tr>
<tr class="separator:ga99982dc8d31e449820cc84be902d2fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d4e6853e55e4b07c9d04035ff0018"><td class="memItemLeft" align="right" valign="top">int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaa33d4e6853e55e4b07c9d04035ff0018">simdpp::bit_xor</a> (int128 a, int128 b)</td></tr>
<tr class="memdesc:gaa33d4e6853e55e4b07c9d04035ff0018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#gaa33d4e6853e55e4b07c9d04035ff0018">More...</a><br/></td></tr>
<tr class="separator:gaa33d4e6853e55e4b07c9d04035ff0018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223dd508762d9fb9539aaf93801e9890"><td class="memItemLeft" align="right" valign="top">int256&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga223dd508762d9fb9539aaf93801e9890">simdpp::bit_xor</a> (int256 a, int256 b)</td></tr>
<tr class="memdesc:ga223dd508762d9fb9539aaf93801e9890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga223dd508762d9fb9539aaf93801e9890">More...</a><br/></td></tr>
<tr class="separator:ga223dd508762d9fb9539aaf93801e9890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419ddb312581a1ce0f4e88d4fa19e942"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga419ddb312581a1ce0f4e88d4fa19e942">simdpp::bit_xor</a> (float32x4 a, float32x4 b)</td></tr>
<tr class="memdesc:ga419ddb312581a1ce0f4e88d4fa19e942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga419ddb312581a1ce0f4e88d4fa19e942">More...</a><br/></td></tr>
<tr class="separator:ga419ddb312581a1ce0f4e88d4fa19e942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3aea71e672c9a4bf4b7c1ad5a7161f"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga1b3aea71e672c9a4bf4b7c1ad5a7161f">simdpp::bit_xor</a> (float32x8 a, float32x8 b)</td></tr>
<tr class="memdesc:ga1b3aea71e672c9a4bf4b7c1ad5a7161f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga1b3aea71e672c9a4bf4b7c1ad5a7161f">More...</a><br/></td></tr>
<tr class="separator:ga1b3aea71e672c9a4bf4b7c1ad5a7161f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20a79b519ef2d0d6635c575dd3312d3"><td class="memItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gae20a79b519ef2d0d6635c575dd3312d3">simdpp::bit_xor</a> (float32x4 a, int128 b)</td></tr>
<tr class="memdesc:gae20a79b519ef2d0d6635c575dd3312d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#gae20a79b519ef2d0d6635c575dd3312d3">More...</a><br/></td></tr>
<tr class="separator:gae20a79b519ef2d0d6635c575dd3312d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d80a83b15a99c162908cb1bebe0caa"><td class="memItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga40d80a83b15a99c162908cb1bebe0caa">simdpp::bit_xor</a> (float32x8 a, int256 b)</td></tr>
<tr class="memdesc:ga40d80a83b15a99c162908cb1bebe0caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga40d80a83b15a99c162908cb1bebe0caa">More...</a><br/></td></tr>
<tr class="separator:ga40d80a83b15a99c162908cb1bebe0caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7716e5ea80431ee536f4ddb76efdcd5b"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga7716e5ea80431ee536f4ddb76efdcd5b">simdpp::bit_xor</a> (float64x2 a, float64x2 b)</td></tr>
<tr class="memdesc:ga7716e5ea80431ee536f4ddb76efdcd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga7716e5ea80431ee536f4ddb76efdcd5b">More...</a><br/></td></tr>
<tr class="separator:ga7716e5ea80431ee536f4ddb76efdcd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0afde8c400e117bfcc8f7e028907e6"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga9c0afde8c400e117bfcc8f7e028907e6">simdpp::bit_xor</a> (float64x4 a, float64x4 b)</td></tr>
<tr class="memdesc:ga9c0afde8c400e117bfcc8f7e028907e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#ga9c0afde8c400e117bfcc8f7e028907e6">More...</a><br/></td></tr>
<tr class="separator:ga9c0afde8c400e117bfcc8f7e028907e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6b66ba24a63186aa81c15dedd15a23"><td class="memItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gaae6b66ba24a63186aa81c15dedd15a23">simdpp::bit_xor</a> (float64x2 a, int128 b)</td></tr>
<tr class="memdesc:gaae6b66ba24a63186aa81c15dedd15a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#gaae6b66ba24a63186aa81c15dedd15a23">More...</a><br/></td></tr>
<tr class="separator:gaae6b66ba24a63186aa81c15dedd15a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb64a752dace42356ecc5746c82b0e34"><td class="memItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#gafb64a752dace42356ecc5746c82b0e34">simdpp::bit_xor</a> (float64x4 a, int256 b)</td></tr>
<tr class="memdesc:gafb64a752dace42356ecc5746c82b0e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise XOR.  <a href="#gafb64a752dace42356ecc5746c82b0e34">More...</a><br/></td></tr>
<tr class="separator:gafb64a752dace42356ecc5746c82b0e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c7abeb0bf41f86b84a479105282a26"><td class="memItemLeft" align="right" valign="top">int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga58c7abeb0bf41f86b84a479105282a26">simdpp::bit_not</a> (int128 a)</td></tr>
<tr class="memdesc:ga58c7abeb0bf41f86b84a479105282a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise NOT of a 128-bit integer vector.  <a href="#ga58c7abeb0bf41f86b84a479105282a26">More...</a><br/></td></tr>
<tr class="separator:ga58c7abeb0bf41f86b84a479105282a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f268e52fd29e4e040825a4a9eca96ce"><td class="memItemLeft" align="right" valign="top">int256&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00126.html#ga4f268e52fd29e4e040825a4a9eca96ce">simdpp::bit_not</a> (int256 a)</td></tr>
<tr class="memdesc:ga4f268e52fd29e4e040825a4a9eca96ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes bitwise NOT of a 128-bit integer vector.  <a href="#ga4f268e52fd29e4e040825a4a9eca96ce">More...</a><br/></td></tr>
<tr class="separator:ga4f268e52fd29e4e040825a4a9eca96ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga310d69a78c782f5f565d3600314a2245"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int128 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r = a &amp; b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga4b484b523cd17b1bfa92cfafcc5ef715"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int256 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga2c80ed0acc7824f1c76b42750a571343"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaaea919967acc78208ce9bf31433bf4f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaa44241edb6e43d94074805a5488aebf2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga3c59608632e597d7dbe9721c8fdce14e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gab7502addcadb5aa83597d8f788ea1a77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaf70f49acc4cddb15ec941dcc6d7c05fd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga30d5a105d788d9a2ba7120cdd014fcd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga2f3f1e5ff54eb931bacce8daba98b528"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_and </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gafbd576c100aab3f56304fde0e8abe551"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int128 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r = a &amp; ~b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga36819a421e738d68493ee7dd756ecddf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int256 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r = a &amp; ~b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga8461c07bae5722ab871bdf84b0c997b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga39839d14a8f5aed751cf6055305582be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaa7ec5e88179efc48ddb268b705abd366"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaaea3561376503dfd21dc027176da9358"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga39c520d14c813692296450d2b846606e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gadee1d48b2607e29ab97b0dab0125b685"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaf12968608c7c7a375169ab2d7b34e00f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga2d05d7cd31f47af7003c25407a39566f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_andnot </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise AND NOT. </p>
<div class="fragment"><div class="line">r0 = a0 &amp; ~b0</div>
<div class="line">...</div>
<div class="line">rN = aN &amp; ~bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga58c7abeb0bf41f86b84a479105282a26"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int128 simdpp::bit_not </td>
          <td>(</td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise NOT of a 128-bit integer vector. </p>
<div class="fragment"><div class="line">r = ~a</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga4f268e52fd29e4e040825a4a9eca96ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int256 simdpp::bit_not </td>
          <td>(</td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise NOT of a 128-bit integer vector. </p>
<div class="fragment"><div class="line">r = ~a</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga61923b45085229e3e53477ec7c609180"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int128 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r = a | b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga228ed5178952065ecc76f4a630579d68"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int256 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r = a | b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gabb06909c2b8306d7d9b01af24aa0276b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad55e53d6035ef9bf31aba0ebf7468deb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gac78aba2dae1d820c8ebbeeb8ec7a4dc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gab3a912490552ee8919aad4de46ea043c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gafd99747ebc1f3401c729c5f03f34a735"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga827adc4d9970cd6062533b691490584f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga2e63689904d74befc189dc032513e7f9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga99982dc8d31e449820cc84be902d2fc4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_or </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise OR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaa33d4e6853e55e4b07c9d04035ff0018"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int128 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r = a ^ b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga223dd508762d9fb9539aaf93801e9890"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int256 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r = a ^ b</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga419ddb312581a1ce0f4e88d4fa19e942"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga1b3aea71e672c9a4bf4b7c1ad5a7161f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gae20a79b519ef2d0d6635c575dd3312d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga40d80a83b15a99c162908cb1bebe0caa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float32x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX and NEON this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga7716e5ea80431ee536f4ddb76efdcd5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga9c0afde8c400e117bfcc8f7e028907e6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaae6b66ba24a63186aa81c15dedd15a23"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int128&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gafb64a752dace42356ecc5746c82b0e34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::bit_xor </td>
          <td>(</td>
          <td class="paramtype">float64x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int256&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Computes bitwise XOR. </p>
<div class="fragment"><div class="line">r0 = a0 | b0</div>
<div class="line">...</div>
<div class="line">rN = aN | bN</div>
</div><!-- fragment --><dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 2 instructions. </li>
</ul>
</dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 15 2013 21:06:32 for libsimdpp by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
