<stg><name>KeyExpansion</name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_3), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_2), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_1), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_0), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_3), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_2), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_1), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_0), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln164 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln164, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln167 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Key_0_addr = getelementptr [4 x i8]* %Key_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="Key_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
:2  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Key_1_addr = getelementptr [4 x i8]* %Key_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="Key_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="2">
<![CDATA[
:6  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Key_2_addr = getelementptr [4 x i8]* %Key_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="Key_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="2">
<![CDATA[
:10  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %Key_3_addr = getelementptr [4 x i8]* %Key_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="Key_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="2">
<![CDATA[
:14  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
:2  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %RoundKey_0_addr = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:4  store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="2">
<![CDATA[
:6  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %RoundKey_1_addr = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:8  store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="2">
<![CDATA[
:10  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %RoundKey_2_addr = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:12  store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="2">
<![CDATA[
:14  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %RoundKey_3_addr = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:16  store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_2, %_ifconv ], [ 4, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln177 = icmp eq i6 %i_1, -20

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln177, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:0  %j = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %add_ln181 = add i8 -4, %j

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln181, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:3  %zext_ln181 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %RoundKey_0_addr_1 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:5  %tempa_0_3 = load i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %RoundKey_1_addr_1 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:7  %tempa_1 = load i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %RoundKey_2_addr_1 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:9  %tempa_2 = load i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %RoundKey_3_addr_1 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:11  %tempa_3 = load i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:119  %add_ln227 = add i8 -16, %j

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:120  %lshr_ln6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln227, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln235"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:5  %tempa_0_3 = load i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:7  %tempa_1 = load i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:9  %tempa_2 = load i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:11  %tempa_3 = load i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_1, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:15  %zext_ln207 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:17  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:18  %empty_17 = trunc i8 %tempa_1 to i2

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:38  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_2, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:39  %zext_ln208 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:41  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:42  %empty_19 = trunc i8 %tempa_2 to i2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:63  %zext_ln209 = zext i6 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:65  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:66  %empty_21 = trunc i8 %tempa_3 to i2

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:86  %lshr_ln4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %tempa_0_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:87  %zext_ln210 = zext i6 %lshr_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:88  %sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:89  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:90  %empty_23 = trunc i8 %tempa_0_3 to i2

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:110  %lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:111  %zext_ln212 = zext i4 %lshr_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:112  %Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:113  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:121  %zext_ln227 = zext i6 %lshr_ln6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:122  %RoundKey_0_addr_2 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:123  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:128  %RoundKey_1_addr_2 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:129  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:133  %RoundKey_2_addr_2 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:134  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:138  %RoundKey_3_addr_2 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:139  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="6">
<![CDATA[
_ifconv:12  %trunc_ln177 = trunc i6 %i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:13  %icmp_ln188 = icmp eq i2 %trunc_ln177, 0

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:17  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:19  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_17, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:20  %empty_18 = or i5 %tmp_2, 7

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:21  %icmp_ln207 = icmp ugt i5 %tmp_2, %empty_18

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:22  %zext_ln207_1 = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:23  %zext_ln207_2 = zext i5 %empty_18 to i6

]]></Node>
<StgValue><ssdm name="zext_ln207_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:24  %tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:25  %sub_ln207 = sub i6 %zext_ln207_1, %zext_ln207_2

]]></Node>
<StgValue><ssdm name="sub_ln207"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:26  %xor_ln207 = xor i6 %zext_ln207_1, 31

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:27  %sub_ln207_1 = sub i6 %zext_ln207_2, %zext_ln207_1

]]></Node>
<StgValue><ssdm name="sub_ln207_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:28  %select_ln207 = select i1 %icmp_ln207, i6 %sub_ln207, i6 %sub_ln207_1

]]></Node>
<StgValue><ssdm name="select_ln207"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %select_ln207_1 = select i1 %icmp_ln207, i32 %tmp, i32 %sbox_load

]]></Node>
<StgValue><ssdm name="select_ln207_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:30  %select_ln207_2 = select i1 %icmp_ln207, i6 %xor_ln207, i6 %zext_ln207_1

]]></Node>
<StgValue><ssdm name="select_ln207_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:31  %sub_ln207_2 = sub i6 31, %select_ln207

]]></Node>
<StgValue><ssdm name="sub_ln207_2"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:32  %zext_ln207_3 = zext i6 %select_ln207_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:33  %zext_ln207_4 = zext i6 %sub_ln207_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln207_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %lshr_ln207 = lshr i32 %select_ln207_1, %zext_ln207_3

]]></Node>
<StgValue><ssdm name="lshr_ln207"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %lshr_ln207_1 = lshr i32 -1, %zext_ln207_4

]]></Node>
<StgValue><ssdm name="lshr_ln207_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %and_ln207 = and i32 %lshr_ln207, %lshr_ln207_1

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:37  %trunc_ln207 = trunc i32 %and_ln207 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:41  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:43  %tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_19, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:44  %empty_20 = or i5 %tmp_4, 7

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:45  %icmp_ln208 = icmp ugt i5 %tmp_4, %empty_20

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:46  %zext_ln208_1 = zext i5 %tmp_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:47  %zext_ln208_2 = zext i5 %empty_20 to i6

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %tmp_1 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:49  %sub_ln208 = sub i6 %zext_ln208_1, %zext_ln208_2

]]></Node>
<StgValue><ssdm name="sub_ln208"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:50  %xor_ln208 = xor i6 %zext_ln208_1, 31

]]></Node>
<StgValue><ssdm name="xor_ln208"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:51  %sub_ln208_1 = sub i6 %zext_ln208_2, %zext_ln208_1

]]></Node>
<StgValue><ssdm name="sub_ln208_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:52  %select_ln208 = select i1 %icmp_ln208, i6 %sub_ln208, i6 %sub_ln208_1

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:53  %select_ln208_1 = select i1 %icmp_ln208, i32 %tmp_1, i32 %sbox_load_1

]]></Node>
<StgValue><ssdm name="select_ln208_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:54  %select_ln208_2 = select i1 %icmp_ln208, i6 %xor_ln208, i6 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="select_ln208_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:55  %sub_ln208_2 = sub i6 31, %select_ln208

]]></Node>
<StgValue><ssdm name="sub_ln208_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:56  %zext_ln208_3 = zext i6 %select_ln208_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_3"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:57  %zext_ln208_4 = zext i6 %sub_ln208_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln208_4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %lshr_ln208 = lshr i32 %select_ln208_1, %zext_ln208_3

]]></Node>
<StgValue><ssdm name="lshr_ln208"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %lshr_ln208_1 = lshr i32 -1, %zext_ln208_4

]]></Node>
<StgValue><ssdm name="lshr_ln208_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %and_ln208 = and i32 %lshr_ln208, %lshr_ln208_1

]]></Node>
<StgValue><ssdm name="and_ln208"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:61  %tempa_1_1 = trunc i32 %and_ln208 to i8

]]></Node>
<StgValue><ssdm name="tempa_1_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:65  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:67  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_21, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:68  %empty_22 = or i5 %tmp_6, 7

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:69  %icmp_ln209 = icmp ugt i5 %tmp_6, %empty_22

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:70  %zext_ln209_1 = zext i5 %tmp_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:71  %zext_ln209_2 = zext i5 %empty_22 to i6

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:72  %tmp_3 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:73  %sub_ln209 = sub i6 %zext_ln209_1, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="sub_ln209"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:74  %xor_ln209 = xor i6 %zext_ln209_1, 31

]]></Node>
<StgValue><ssdm name="xor_ln209"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:75  %sub_ln209_1 = sub i6 %zext_ln209_2, %zext_ln209_1

]]></Node>
<StgValue><ssdm name="sub_ln209_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:76  %select_ln209 = select i1 %icmp_ln209, i6 %sub_ln209, i6 %sub_ln209_1

]]></Node>
<StgValue><ssdm name="select_ln209"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:77  %select_ln209_1 = select i1 %icmp_ln209, i32 %tmp_3, i32 %sbox_load_2

]]></Node>
<StgValue><ssdm name="select_ln209_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:78  %select_ln209_2 = select i1 %icmp_ln209, i6 %xor_ln209, i6 %zext_ln209_1

]]></Node>
<StgValue><ssdm name="select_ln209_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:79  %sub_ln209_2 = sub i6 31, %select_ln209

]]></Node>
<StgValue><ssdm name="sub_ln209_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:80  %zext_ln209_3 = zext i6 %select_ln209_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:81  %zext_ln209_4 = zext i6 %sub_ln209_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln209_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %lshr_ln209 = lshr i32 %select_ln209_1, %zext_ln209_3

]]></Node>
<StgValue><ssdm name="lshr_ln209"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %lshr_ln209_1 = lshr i32 -1, %zext_ln209_4

]]></Node>
<StgValue><ssdm name="lshr_ln209_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %and_ln209 = and i32 %lshr_ln209, %lshr_ln209_1

]]></Node>
<StgValue><ssdm name="and_ln209"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:85  %tempa_2_1 = trunc i32 %and_ln209 to i8

]]></Node>
<StgValue><ssdm name="tempa_2_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:89  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:91  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_23, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:92  %empty_24 = or i5 %tmp_8, 7

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:93  %icmp_ln210 = icmp ugt i5 %tmp_8, %empty_24

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:94  %zext_ln210_1 = zext i5 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:95  %zext_ln210_2 = zext i5 %empty_24 to i6

]]></Node>
<StgValue><ssdm name="zext_ln210_2"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:96  %tmp_5 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:97  %sub_ln210 = sub i6 %zext_ln210_1, %zext_ln210_2

]]></Node>
<StgValue><ssdm name="sub_ln210"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:98  %xor_ln210 = xor i6 %zext_ln210_1, 31

]]></Node>
<StgValue><ssdm name="xor_ln210"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:99  %sub_ln210_1 = sub i6 %zext_ln210_2, %zext_ln210_1

]]></Node>
<StgValue><ssdm name="sub_ln210_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:100  %select_ln210 = select i1 %icmp_ln210, i6 %sub_ln210, i6 %sub_ln210_1

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:101  %select_ln210_1 = select i1 %icmp_ln210, i32 %tmp_5, i32 %sbox_load_3

]]></Node>
<StgValue><ssdm name="select_ln210_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:102  %select_ln210_2 = select i1 %icmp_ln210, i6 %xor_ln210, i6 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="select_ln210_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:103  %sub_ln210_2 = sub i6 31, %select_ln210

]]></Node>
<StgValue><ssdm name="sub_ln210_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:104  %zext_ln210_3 = zext i6 %select_ln210_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln210_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:105  %zext_ln210_4 = zext i6 %sub_ln210_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln210_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:106  %lshr_ln210 = lshr i32 %select_ln210_1, %zext_ln210_3

]]></Node>
<StgValue><ssdm name="lshr_ln210"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:107  %lshr_ln210_1 = lshr i32 -1, %zext_ln210_4

]]></Node>
<StgValue><ssdm name="lshr_ln210_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:108  %and_ln210 = and i32 %lshr_ln210, %lshr_ln210_1

]]></Node>
<StgValue><ssdm name="and_ln210"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:109  %tempa_3_1 = trunc i32 %and_ln210 to i8

]]></Node>
<StgValue><ssdm name="tempa_3_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:113  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:114  %tempa_0 = xor i8 %Rcon_load, %trunc_ln207

]]></Node>
<StgValue><ssdm name="tempa_0"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:115  %tempa_3_2 = select i1 %icmp_ln188, i8 %tempa_3_1, i8 %tempa_3

]]></Node>
<StgValue><ssdm name="tempa_3_2"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:116  %tempa_2_2 = select i1 %icmp_ln188, i8 %tempa_2_1, i8 %tempa_2

]]></Node>
<StgValue><ssdm name="tempa_2_2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:117  %tempa_1_2 = select i1 %icmp_ln188, i8 %tempa_1_1, i8 %tempa_1

]]></Node>
<StgValue><ssdm name="tempa_1_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:118  %tempa_0_2 = select i1 %icmp_ln188, i8 %tempa_0, i8 %tempa_0_3

]]></Node>
<StgValue><ssdm name="tempa_0_2"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:123  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:124  %xor_ln227 = xor i8 %RoundKey_0_load, %tempa_0_2

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:125  %zext_ln227_1 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:126  %RoundKey_0_addr_3 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:127  store i8 %xor_ln227, i8* %RoundKey_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:129  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:130  %xor_ln228 = xor i8 %RoundKey_1_load, %tempa_1_2

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:131  %RoundKey_1_addr_3 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_3"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:132  store i8 %xor_ln228, i8* %RoundKey_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:134  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:135  %xor_ln229 = xor i8 %RoundKey_2_load, %tempa_2_2

]]></Node>
<StgValue><ssdm name="xor_ln229"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:136  %RoundKey_2_addr_3 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:137  store i8 %xor_ln229, i8* %RoundKey_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:139  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:140  %xor_ln230 = xor i8 %RoundKey_3_load, %tempa_3_2

]]></Node>
<StgValue><ssdm name="xor_ln230"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:141  %RoundKey_3_addr_3 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:142  store i8 %xor_ln230, i8* %RoundKey_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:143  %i_2 = add i6 1, %i_1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:144  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
