

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Wed Nov  1 04:14:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342|  3.420 us|  3.420 us|  342|  342|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      340|      340|        21|          4|          4|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     235|    218|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     431|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     666|    667|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U25  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mux_4_2_32_1_1_U26       |mux_4_2_32_1_1       |        0|   0|    0|   20|    0|
    |mux_8_3_32_1_1_U27       |mux_8_3_32_1_1       |        0|   0|    0|   43|    0|
    |urem_9ns_7ns_9_13_1_U24  |urem_9ns_7ns_9_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   1|  235|  218|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_4_fu_476_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln38_5_fu_358_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln38_fu_436_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln39_fu_417_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln42_4_fu_453_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln42_5_fu_470_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln42_6_fu_492_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln42_7_fu_510_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln42_fu_385_p2       |         +|   0|  0|  16|           9|           9|
    |icmp_ln38_fu_352_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln39_fu_367_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln38_1_fu_442_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln38_fu_373_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 169|          74|          66|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kc_load              |   9|          2|    4|          8|
    |empty_fu_100                          |   9|          2|   32|         64|
    |indvar_flatten_fu_112                 |   9|          2|    7|         14|
    |kc_fu_104                             |   9|          2|    4|          8|
    |kr_fu_108                             |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 152|         33|   67|        137|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_fu_100                      |  32|   0|   32|          0|
    |icmp_ln38_reg_624                 |   1|   0|    1|          0|
    |icmp_ln39_reg_628                 |   1|   0|    1|          0|
    |indvar_flatten_fu_112             |   7|   0|    7|          0|
    |kc_fu_104                         |   4|   0|    4|          0|
    |kr_fu_108                         |   4|   0|    4|          0|
    |mul_reg_718                       |  32|   0|   32|          0|
    |select_ln38_reg_633               |   4|   0|    4|          0|
    |select_ln42_cast_reg_619          |   4|   0|    5|          1|
    |tmp_reg_708                       |  32|   0|   32|          0|
    |tmp_s_reg_713                     |  32|   0|   32|          0|
    |trunc_ln_reg_643                  |   3|   0|    3|          0|
    |zext_ln34_1_cast_reg_614          |   4|   0|    5|          1|
    |icmp_ln38_reg_624                 |  64|  32|    1|          0|
    |icmp_ln39_reg_628                 |  64|  32|    1|          0|
    |select_ln38_reg_633               |  64|  32|    4|          0|
    |trunc_ln_reg_643                  |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 431| 128|  186|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1632_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1632_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1632_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1632_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1632_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1636_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1636_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1636_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|grp_fu_1636_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                       conv1_Pipeline_KR_KC|  return value|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20          |   in|   32|     ap_none|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20|        scalar|
|select_ln42                                                        |   in|    4|     ap_none|                                                select_ln42|        scalar|
|zext_ln34_1                                                        |   in|    4|     ap_none|                                                zext_ln34_1|        scalar|
|trunc_ln31_mid2                                                    |   in|    2|     ap_none|                                            trunc_ln31_mid2|        scalar|
|c                                                                  |   in|    8|     ap_none|                                                          c|        scalar|
|p_out                                                              |  out|   32|      ap_vld|                                                      p_out|       pointer|
|p_out_ap_vld                                                       |  out|    1|      ap_vld|                                                      p_out|       pointer|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |  out|    8|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |  out|    1|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0          |   in|   32|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |  out|   10|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  out|   10|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |  out|    1|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0          |   in|   32|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 24 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 25 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 26 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%c_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %c"   --->   Operation 28 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln31_mid2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln31_mid2"   --->   Operation 29 'read' 'trunc_ln31_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln34_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln34_1"   --->   Operation 30 'read' 'zext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln42_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln42"   --->   Operation 31 'read' 'select_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"   --->   Operation 32 'read' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_cast = zext i8 %c_read"   --->   Operation 33 'zext' 'c_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i4 %zext_ln34_1_read"   --->   Operation 34 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i4 %select_ln42_read"   --->   Operation 35 'zext' 'select_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i32 %empty"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/conv1.cpp:38]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln38 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/conv1.cpp:38]   --->   Operation 42 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln38_5 = add i7 %indvar_flatten_load, i7 1" [src/conv1.cpp:38]   --->   Operation 43 'add' 'add_ln38_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc53.0, void %for.inc56.0.exitStub" [src/conv1.cpp:38]   --->   Operation 44 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kc_load = load i4 %kc" [src/conv1.cpp:39]   --->   Operation 45 'load' 'kc_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %kc_load, i4 9" [src/conv1.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i4 0, i4 %kc_load" [src/conv1.cpp:38]   --->   Operation 47 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln38" [src/conv1.cpp:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln42 = add i9 %zext_ln39, i9 %c_cast" [src/conv1.cpp:42]   --->   Operation 49 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [13/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 50 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i9 %add_ln42" [src/conv1.cpp:42]   --->   Operation 51 'zext' 'zext_ln42_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.14ns)   --->   "%mul_ln42 = mul i19 %zext_ln42_24, i19 993" [src/conv1.cpp:42]   --->   Operation 52 'mul' 'mul_ln42' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %mul_ln42, i32 15, i32 17" [src/conv1.cpp:42]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %select_ln38, i4 1" [src/conv1.cpp:39]   --->   Operation 54 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln39 = store i7 %add_ln38_5, i7 %indvar_flatten" [src/conv1.cpp:39]   --->   Operation 55 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %kc" [src/conv1.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 57 [12/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 57 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 58 [11/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 58 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 59 [10/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 59 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 60 [9/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 60 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 61 [8/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 61 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 62 [7/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 62 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 63 [6/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 63 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 64 [5/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 64 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 65 [4/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 65 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 66 [3/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 66 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 67 [2/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 67 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.27>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%kr_load = load i4 %kr" [src/conv1.cpp:38]   --->   Operation 68 'load' 'kr_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %kr_load, i4 1" [src/conv1.cpp:38]   --->   Operation 69 'add' 'add_ln38' <Predicate = (icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i4 %add_ln38, i4 %kr_load" [src/conv1.cpp:38]   --->   Operation 70 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %select_ln38_1" [src/conv1.cpp:42]   --->   Operation 71 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln42_4 = add i5 %select_ln42_cast, i5 %zext_ln42" [src/conv1.cpp:42]   --->   Operation 72 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i5 %add_ln42_4" [src/conv1.cpp:42]   --->   Operation 73 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln42_4, i3 0" [src/conv1.cpp:42]   --->   Operation 74 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_5 = add i8 %p_shl1, i8 %zext_ln42_19" [src/conv1.cpp:42]   --->   Operation 75 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln38_4 = add i5 %zext_ln42, i5 %zext_ln34_1_cast" [src/conv1.cpp:38]   --->   Operation 76 'add' 'add_ln38_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln38_4, i5 %add_ln38_4" [src/conv1.cpp:42]   --->   Operation 77 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i4 %select_ln38" [src/conv1.cpp:42]   --->   Operation 78 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln42_6 = add i8 %add_ln42_5, i8 %zext_ln42_20" [src/conv1.cpp:42]   --->   Operation 79 'add' 'add_ln42_6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i8 %add_ln42_6" [src/conv1.cpp:42]   --->   Operation 80 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 81 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 82 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 83 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 84 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_32 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_28" [src/conv1.cpp:42]   --->   Operation 85 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 86 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_33 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_30" [src/conv1.cpp:42]   --->   Operation 86 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 87 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_34 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_31" [src/conv1.cpp:42]   --->   Operation 87 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 88 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_35 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_29" [src/conv1.cpp:42]   --->   Operation 88 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 89 [1/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42, i9 33" [src/conv1.cpp:42]   --->   Operation 89 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i9 %urem_ln42" [src/conv1.cpp:42]   --->   Operation 90 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln42_7 = add i10 %or_ln, i10 %zext_ln42_22" [src/conv1.cpp:42]   --->   Operation 91 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i10 %add_ln42_7" [src/conv1.cpp:42]   --->   Operation 92 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 93 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 94 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 95 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 96 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 97 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 98 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 99 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 100 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:42]   --->   Operation 101 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 102 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:42]   --->   Operation 102 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 103 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:42]   --->   Operation 103 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 104 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:42]   --->   Operation 104 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 105 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:42]   --->   Operation 105 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 106 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:42]   --->   Operation 106 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 107 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:42]   --->   Operation 107 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 108 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:42]   --->   Operation 108 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_13 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %select_ln38_1, i4 %kr" [src/conv1.cpp:39]   --->   Operation 109 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 110 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_32 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_28" [src/conv1.cpp:42]   --->   Operation 110 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 111 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_33 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_30" [src/conv1.cpp:42]   --->   Operation 111 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 112 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_34 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_31" [src/conv1.cpp:42]   --->   Operation 112 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 113 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_35 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_29" [src/conv1.cpp:42]   --->   Operation 113 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 114 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_32, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_33, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_34, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_35, i2 %trunc_ln31_mid2_read" [src/conv1.cpp:42]   --->   Operation 114 'mux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:42]   --->   Operation 115 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 116 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:42]   --->   Operation 116 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 117 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:42]   --->   Operation 117 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 118 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:42]   --->   Operation 118 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 119 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:42]   --->   Operation 119 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 120 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:42]   --->   Operation 120 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 121 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:42]   --->   Operation 121 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 122 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:42]   --->   Operation 122 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 759> <RAM>
ST_14 : Operation 123 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87, i3 %trunc_ln" [src/conv1.cpp:42]   --->   Operation 123 'mux' 'tmp_s' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : [1/1] (0.73ns)   --->   Input mux for Operation 124 '%mul = fmul i32 %tmp, i32 %tmp_s'
ST_15 : Operation 124 [3/3] (6.27ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_s" [src/conv1.cpp:42]   --->   Operation 124 'fmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 125 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_s" [src/conv1.cpp:42]   --->   Operation 125 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 126 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_s" [src/conv1.cpp:42]   --->   Operation 126 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty"   --->   Operation 138 'load' 'p_load25' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load25"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/conv1.cpp:42]   --->   Operation 127 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.96ns)   --->   Input mux for Operation 128 '%add = fadd i32 %p_load, i32 %mul'
ST_18 : Operation 128 [4/4] (5.47ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:42]   --->   Operation 128 'fadd' 'add' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 129 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:42]   --->   Operation 129 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 130 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:42]   --->   Operation 130 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_19" [src/conv1.cpp:40]   --->   Operation 133 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv1.cpp:39]   --->   Operation 134 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:42]   --->   Operation 135 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %add, i32 %empty" [src/conv1.cpp:39]   --->   Operation 136 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.0" [src/conv1.cpp:39]   --->   Operation 137 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln34_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln31_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                     (alloca           ) [ 0111111111111111111111]
kc                                                        (alloca           ) [ 0100000000000000000000]
kr                                                        (alloca           ) [ 0111111111111100000000]
indvar_flatten                                            (alloca           ) [ 0100000000000000000000]
c_read                                                    (read             ) [ 0000000000000000000000]
trunc_ln31_mid2_read                                      (read             ) [ 0111111111111110000000]
zext_ln34_1_read                                          (read             ) [ 0000000000000000000000]
select_ln42_read                                          (read             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 (read             ) [ 0000000000000000000000]
c_cast                                                    (zext             ) [ 0000000000000000000000]
zext_ln34_1_cast                                          (zext             ) [ 0111111111111100000000]
select_ln42_cast                                          (zext             ) [ 0111111111111100000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
br_ln0                                                    (br               ) [ 0000000000000000000000]
indvar_flatten_load                                       (load             ) [ 0000000000000000000000]
icmp_ln38                                                 (icmp             ) [ 0111111111111111110000]
add_ln38_5                                                (add              ) [ 0000000000000000000000]
br_ln38                                                   (br               ) [ 0000000000000000000000]
kc_load                                                   (load             ) [ 0000000000000000000000]
icmp_ln39                                                 (icmp             ) [ 0111111111111100000000]
select_ln38                                               (select           ) [ 0111111111111100000000]
zext_ln39                                                 (zext             ) [ 0000000000000000000000]
add_ln42                                                  (add              ) [ 0111111111111100000000]
zext_ln42_24                                              (zext             ) [ 0000000000000000000000]
mul_ln42                                                  (mul              ) [ 0000000000000000000000]
trunc_ln                                                  (partselect       ) [ 0111111111111110000000]
add_ln39                                                  (add              ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
kr_load                                                   (load             ) [ 0000000000000000000000]
add_ln38                                                  (add              ) [ 0000000000000000000000]
select_ln38_1                                             (select           ) [ 0000000000000000000000]
zext_ln42                                                 (zext             ) [ 0000000000000000000000]
add_ln42_4                                                (add              ) [ 0000000000000000000000]
zext_ln42_19                                              (zext             ) [ 0000000000000000000000]
p_shl1                                                    (bitconcatenate   ) [ 0000000000000000000000]
add_ln42_5                                                (add              ) [ 0000000000000000000000]
add_ln38_4                                                (add              ) [ 0000000000000000000000]
or_ln                                                     (bitconcatenate   ) [ 0000000000000000000000]
zext_ln42_20                                              (zext             ) [ 0000000000000000000000]
add_ln42_6                                                (add              ) [ 0000000000000000000000]
zext_ln42_21                                              (zext             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 (getelementptr    ) [ 0010000000000010000000]
urem_ln42                                                 (urem             ) [ 0000000000000000000000]
zext_ln42_22                                              (zext             ) [ 0000000000000000000000]
add_ln42_7                                                (add              ) [ 0000000000000000000000]
zext_ln42_23                                              (zext             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 (getelementptr    ) [ 0010000000000010000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_32 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_33 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_34 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_35 (load             ) [ 0000000000000000000000]
tmp                                                       (mux              ) [ 0101100000000001110000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 (load             ) [ 0000000000000000000000]
tmp_s                                                     (mux              ) [ 0101100000000001110000]
mul                                                       (fmul             ) [ 0111100000000000001111]
p_load                                                    (load             ) [ 0101100000000000000111]
specloopname_ln0                                          (specloopname     ) [ 0000000000000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln40                                         (specpipeline     ) [ 0000000000000000000000]
specloopname_ln39                                         (specloopname     ) [ 0000000000000000000000]
add                                                       (fadd             ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
br_ln39                                                   (br               ) [ 0000000000000000000000]
p_load25                                                  (load             ) [ 0000000000000000000000]
write_ln0                                                 (write            ) [ 0000000000000000000000]
ret_ln0                                                   (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln34_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln31_mid2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln31_mid2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln31_mid2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln31_mid2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln34_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln34_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln42_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln42_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_28_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_28/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_29_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_29/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_30_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_30/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_31_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_31/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_32/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_33/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_34/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_35/13 "/>
</bind>
</comp>

<comp id="205" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72/13 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73/13 "/>
</bind>
</comp>

<comp id="219" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74/13 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_76_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_76/13 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_77_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_77/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_78_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_78/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_79_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_79/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_80/13 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_81/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_82/13 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_83/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_84/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_85/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_86/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_87/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/18 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="c_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln34_1_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1_cast/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln42_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln0_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln0_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln0_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln0_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvar_flatten_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln38_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln38_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_5/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kc_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln39_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln38_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln39_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln42_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln42/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln42_24_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_24/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln42_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="19" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln39_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln39_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln39_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="kr_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="12"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_load/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln38_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln38_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="12"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln42_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln42_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="12"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln42_19_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_19/13 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln42_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln38_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="12"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_4/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/13 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln42_20_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="12"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_20/13 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln42_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln42_21_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_21/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln42_22_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_22/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln42_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="7" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_7/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln42_23_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_23/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln39_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="12"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="0" index="3" bw="32" slack="0"/>
<pin id="538" dir="0" index="4" bw="32" slack="0"/>
<pin id="539" dir="0" index="5" bw="2" slack="13"/>
<pin id="540" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="0" index="3" bw="32" slack="0"/>
<pin id="551" dir="0" index="4" bw="32" slack="0"/>
<pin id="552" dir="0" index="5" bw="32" slack="0"/>
<pin id="553" dir="0" index="6" bw="32" slack="0"/>
<pin id="554" dir="0" index="7" bw="32" slack="0"/>
<pin id="555" dir="0" index="8" bw="32" slack="0"/>
<pin id="556" dir="0" index="9" bw="3" slack="13"/>
<pin id="557" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="17"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/18 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln39_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="20"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/21 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_load25_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="16"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load25/17 "/>
</bind>
</comp>

<comp id="580" class="1005" name="empty_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="588" class="1005" name="kc_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="595" class="1005" name="kr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="602" class="1005" name="indvar_flatten_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln31_mid2_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="13"/>
<pin id="611" dir="1" index="1" bw="2" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln31_mid2_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln34_1_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="12"/>
<pin id="616" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln34_1_cast "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln42_cast_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="12"/>
<pin id="621" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opset="select_ln42_cast "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln38_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln39_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="12"/>
<pin id="630" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="633" class="1005" name="select_ln38_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="12"/>
<pin id="635" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln42_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="1"/>
<pin id="640" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="13"/>
<pin id="645" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="648" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_28_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 "/>
</bind>
</comp>

<comp id="653" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_29_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 "/>
</bind>
</comp>

<comp id="658" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_30_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 "/>
</bind>
</comp>

<comp id="663" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_31_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 "/>
</bind>
</comp>

<comp id="668" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="1"/>
<pin id="670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 "/>
</bind>
</comp>

<comp id="673" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 "/>
</bind>
</comp>

<comp id="678" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 "/>
</bind>
</comp>

<comp id="683" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 "/>
</bind>
</comp>

<comp id="688" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_76_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 "/>
</bind>
</comp>

<comp id="693" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_77_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="1"/>
<pin id="695" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 "/>
</bind>
</comp>

<comp id="698" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_78_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="1"/>
<pin id="700" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 "/>
</bind>
</comp>

<comp id="703" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_79_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_s_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="718" class="1005" name="mul_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="723" class="1005" name="p_load_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="98" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="74" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="153" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="167" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="174" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="160" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="74" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="205" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="212" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="219" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="226" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="233" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="240" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="247" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="254" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="320"><net_src comp="116" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="128" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="134" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="140" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="349" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="364" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="317" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="373" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="358" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="417" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="433" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="453" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="449" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="496"><net_src comp="470" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="509"><net_src comp="391" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="481" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="527"><net_src comp="516" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="532"><net_src comp="442" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="541"><net_src comp="76" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="181" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="187" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="193" pin="3"/><net_sink comp="533" pin=3"/></net>

<net id="545"><net_src comp="199" pin="3"/><net_sink comp="533" pin=4"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="559"><net_src comp="261" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="560"><net_src comp="267" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="561"><net_src comp="273" pin="3"/><net_sink comp="546" pin=3"/></net>

<net id="562"><net_src comp="279" pin="3"/><net_sink comp="546" pin=4"/></net>

<net id="563"><net_src comp="285" pin="3"/><net_sink comp="546" pin=5"/></net>

<net id="564"><net_src comp="291" pin="3"/><net_sink comp="546" pin=6"/></net>

<net id="565"><net_src comp="297" pin="3"/><net_sink comp="546" pin=7"/></net>

<net id="566"><net_src comp="303" pin="3"/><net_sink comp="546" pin=8"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="575"><net_src comp="309" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="583"><net_src comp="100" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="591"><net_src comp="104" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="598"><net_src comp="108" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="605"><net_src comp="112" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="612"><net_src comp="122" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="533" pin=5"/></net>

<net id="617"><net_src comp="321" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="622"><net_src comp="325" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="627"><net_src comp="352" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="367" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="636"><net_src comp="373" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="641"><net_src comp="385" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="646"><net_src comp="407" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="546" pin=9"/></net>

<net id="651"><net_src comp="153" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="656"><net_src comp="160" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="661"><net_src comp="167" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="666"><net_src comp="174" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="671"><net_src comp="205" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="676"><net_src comp="212" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="681"><net_src comp="219" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="686"><net_src comp="226" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="691"><net_src comp="233" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="696"><net_src comp="240" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="701"><net_src comp="247" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="706"><net_src comp="254" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="711"><net_src comp="533" pin="6"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="716"><net_src comp="546" pin="10"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="721"><net_src comp="313" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="726"><net_src comp="567" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {17 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {}
 - Input state : 
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 | {1 }
	Port: conv1_Pipeline_KR_KC : select_ln42 | {1 }
	Port: conv1_Pipeline_KR_KC : zext_ln34_1 | {1 }
	Port: conv1_Pipeline_KR_KC : trunc_ln31_mid2 | {1 }
	Port: conv1_Pipeline_KR_KC : c | {1 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {13 14 }
	Port: conv1_Pipeline_KR_KC : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln38 : 2
		add_ln38_5 : 2
		br_ln38 : 3
		kc_load : 1
		icmp_ln39 : 2
		select_ln38 : 3
		zext_ln39 : 4
		add_ln42 : 5
		urem_ln42 : 6
		zext_ln42_24 : 6
		mul_ln42 : 7
		trunc_ln : 8
		add_ln39 : 4
		store_ln39 : 3
		store_ln39 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln38 : 1
		select_ln38_1 : 2
		zext_ln42 : 3
		add_ln42_4 : 4
		zext_ln42_19 : 5
		p_shl1 : 5
		add_ln42_5 : 6
		add_ln38_4 : 4
		or_ln : 5
		add_ln42_6 : 7
		zext_ln42_21 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_32 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_33 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_34 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_35 : 10
		zext_ln42_22 : 1
		add_ln42_7 : 6
		zext_ln42_23 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 : 9
		store_ln39 : 3
	State 14
		tmp : 1
		tmp_s : 1
	State 15
	State 16
	State 17
		write_ln0 : 1
	State 18
		add : 1
	State 19
	State 20
	State 21
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|
| Operation|                            Functional Unit                            |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   fadd   |                               grp_fu_309                              |    2    |   227   |   214   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   urem   |                               grp_fu_391                              |    0    |   235   |   150   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   fmul   |                               grp_fu_313                              |    3    |   128   |   135   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                           add_ln38_5_fu_358                           |    0    |    0    |    14   |
|          |                            add_ln42_fu_385                            |    0    |    0    |    15   |
|          |                            add_ln39_fu_417                            |    0    |    0    |    12   |
|          |                            add_ln38_fu_436                            |    0    |    0    |    12   |
|    add   |                           add_ln42_4_fu_453                           |    0    |    0    |    12   |
|          |                           add_ln42_5_fu_470                           |    0    |    0    |    19   |
|          |                           add_ln38_4_fu_476                           |    0    |    0    |    12   |
|          |                           add_ln42_6_fu_492                           |    0    |    0    |    19   |
|          |                           add_ln42_7_fu_510                           |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|    mux   |                               tmp_fu_533                              |    0    |    0    |    20   |
|          |                              tmp_s_fu_546                             |    0    |    0    |    43   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                            icmp_ln38_fu_352                           |    0    |    0    |    14   |
|          |                            icmp_ln39_fu_367                           |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|  select  |                           select_ln38_fu_373                          |    0    |    0    |    4    |
|          |                          select_ln38_1_fu_442                         |    0    |    0    |    4    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|    mul   |                            mul_ln42_fu_401                            |    1    |    0    |    5    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                           c_read_read_fu_116                          |    0    |    0    |    0    |
|          |                    trunc_ln31_mid2_read_read_fu_122                   |    0    |    0    |    0    |
|   read   |                      zext_ln34_1_read_read_fu_128                     |    0    |    0    |    0    |
|          |                      select_ln42_read_read_fu_134                     |    0    |    0    |    0    |
|          | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21_read_fu_140 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   write  |                         write_ln0_write_fu_146                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                             c_cast_fu_317                             |    0    |    0    |    0    |
|          |                        zext_ln34_1_cast_fu_321                        |    0    |    0    |    0    |
|          |                        select_ln42_cast_fu_325                        |    0    |    0    |    0    |
|          |                            zext_ln39_fu_381                           |    0    |    0    |    0    |
|          |                          zext_ln42_24_fu_397                          |    0    |    0    |    0    |
|   zext   |                            zext_ln42_fu_449                           |    0    |    0    |    0    |
|          |                          zext_ln42_19_fu_458                          |    0    |    0    |    0    |
|          |                          zext_ln42_20_fu_489                          |    0    |    0    |    0    |
|          |                          zext_ln42_21_fu_498                          |    0    |    0    |    0    |
|          |                          zext_ln42_22_fu_506                          |    0    |    0    |    0    |
|          |                          zext_ln42_23_fu_516                          |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|partselect|                            trunc_ln_fu_407                            |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                             p_shl1_fu_462                             |    0    |    0    |    0    |
|          |                              or_ln_fu_481                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                       |    6    |   590   |   733   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                         add_ln42_reg_638                        |    9   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_72_reg_668|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_73_reg_673|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_74_reg_678|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_75_reg_683|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_76_reg_688|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_77_reg_693|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_78_reg_698|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_79_reg_703|   10   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_28_reg_648|    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_29_reg_653|    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_30_reg_658|    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_31_reg_663|    8   |
|                          empty_reg_580                          |   32   |
|                        icmp_ln38_reg_624                        |    1   |
|                        icmp_ln39_reg_628                        |    1   |
|                      indvar_flatten_reg_602                     |    7   |
|                            kc_reg_588                           |    4   |
|                            kr_reg_595                           |    4   |
|                           mul_reg_718                           |   32   |
|                          p_load_reg_723                         |   32   |
|                       select_ln38_reg_633                       |    4   |
|                     select_ln42_cast_reg_619                    |    5   |
|                           tmp_reg_708                           |   32   |
|                          tmp_s_reg_713                          |   32   |
|                   trunc_ln31_mid2_read_reg_609                  |    2   |
|                         trunc_ln_reg_643                        |    3   |
|                     zext_ln34_1_cast_reg_614                    |    5   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   317  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_261 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_267 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_273 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_279 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_285 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_291 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_297 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_303 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_309    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_391    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   306  ||  5.978  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   590  |   733  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   126  |
|  Register |    -   |    -   |   317  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   907  |   859  |
+-----------+--------+--------+--------+--------+
