#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000180e595ba30 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v00000180e59d2300_0 .var "clk", 0 0;
v00000180e59d2e40_0 .var "cnd", 0 0;
v00000180e59d2da0_0 .var "icode", 3 0;
v00000180e59d2580_0 .var/i "j", 31 0;
v00000180e59d24e0_0 .var "rA", 3 0;
v00000180e59d2260_0 .var "rB", 3 0;
v00000180e59d2f80_0 .net "valA", 63 0, v00000180e5af6bd0_0;  1 drivers
v00000180e59d2c60_0 .net "valB", 63 0, v00000180e5af6c70_0;  1 drivers
v00000180e59d2620_0 .var "valE", 63 0;
v00000180e59d2760_0 .var "valM", 63 0;
S_00000180e597a310 .scope module, "DUT" "Register" 2 16, 3 1 0, S_00000180e595ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 1 "cnd";
    .port_info 2 /INPUT 4 "rA";
    .port_info 3 /INPUT 4 "rB";
    .port_info 4 /OUTPUT 64 "valA";
    .port_info 5 /OUTPUT 64 "valB";
    .port_info 6 /INPUT 64 "valE";
    .port_info 7 /INPUT 64 "valM";
    .port_info 8 /INPUT 1 "clk";
v00000180e597a4a0_0 .net "clk", 0 0, v00000180e59d2300_0;  1 drivers
v00000180e597a540_0 .net "cnd", 0 0, v00000180e59d2e40_0;  1 drivers
v00000180e597a5e0_0 .net "icode", 3 0, v00000180e59d2da0_0;  1 drivers
v00000180e597a680_0 .net "rA", 3 0, v00000180e59d24e0_0;  1 drivers
v00000180e597a720_0 .net "rB", 3 0, v00000180e59d2260_0;  1 drivers
v00000180e5af6970_0 .var "readA", 3 0;
v00000180e5af6a10_0 .var "readB", 3 0;
v00000180e5af6ab0 .array "reg_store", 0 14, 0 63;
v00000180e5af6bd0_0 .var "valA", 63 0;
v00000180e5af6c70_0 .var "valB", 63 0;
v00000180e5af6d10_0 .net "valE", 63 0, v00000180e59d2620_0;  1 drivers
v00000180e5af6db0_0 .net "valM", 63 0, v00000180e59d2760_0;  1 drivers
v00000180e5963be0_0 .var "writeE", 3 0;
v00000180e59d2bc0_0 .var "writeM", 3 0;
E_00000180e5959170 .event negedge, v00000180e597a4a0_0;
E_00000180e5958c70/0 .event anyedge, v00000180e597a5e0_0, v00000180e597a680_0, v00000180e597a720_0, v00000180e5af6970_0;
v00000180e5af6ab0_0 .array/port v00000180e5af6ab0, 0;
v00000180e5af6ab0_1 .array/port v00000180e5af6ab0, 1;
v00000180e5af6ab0_2 .array/port v00000180e5af6ab0, 2;
v00000180e5af6ab0_3 .array/port v00000180e5af6ab0, 3;
E_00000180e5958c70/1 .event anyedge, v00000180e5af6ab0_0, v00000180e5af6ab0_1, v00000180e5af6ab0_2, v00000180e5af6ab0_3;
v00000180e5af6ab0_4 .array/port v00000180e5af6ab0, 4;
v00000180e5af6ab0_5 .array/port v00000180e5af6ab0, 5;
v00000180e5af6ab0_6 .array/port v00000180e5af6ab0, 6;
v00000180e5af6ab0_7 .array/port v00000180e5af6ab0, 7;
E_00000180e5958c70/2 .event anyedge, v00000180e5af6ab0_4, v00000180e5af6ab0_5, v00000180e5af6ab0_6, v00000180e5af6ab0_7;
v00000180e5af6ab0_8 .array/port v00000180e5af6ab0, 8;
v00000180e5af6ab0_9 .array/port v00000180e5af6ab0, 9;
v00000180e5af6ab0_10 .array/port v00000180e5af6ab0, 10;
v00000180e5af6ab0_11 .array/port v00000180e5af6ab0, 11;
E_00000180e5958c70/3 .event anyedge, v00000180e5af6ab0_8, v00000180e5af6ab0_9, v00000180e5af6ab0_10, v00000180e5af6ab0_11;
v00000180e5af6ab0_12 .array/port v00000180e5af6ab0, 12;
v00000180e5af6ab0_13 .array/port v00000180e5af6ab0, 13;
v00000180e5af6ab0_14 .array/port v00000180e5af6ab0, 14;
E_00000180e5958c70/4 .event anyedge, v00000180e5af6ab0_12, v00000180e5af6ab0_13, v00000180e5af6ab0_14, v00000180e5af6a10_0;
E_00000180e5958c70 .event/or E_00000180e5958c70/0, E_00000180e5958c70/1, E_00000180e5958c70/2, E_00000180e5958c70/3, E_00000180e5958c70/4;
    .scope S_00000180e597a310;
T_0 ;
    %vpi_call 3 18 "$readmemh", "REG_MEM.txt", v00000180e5af6ab0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000180e597a310;
T_1 ;
    %wait E_00000180e5958c70;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e5af6970_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e5af6970_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6970_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5af6a10_0, 0;
T_1.22 ;
T_1.21 ;
T_1.19 ;
T_1.17 ;
T_1.15 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v00000180e5af6970_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v00000180e5af6970_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180e5af6ab0, 4;
    %assign/vec4 v00000180e5af6bd0_0, 0;
T_1.24 ;
    %load/vec4 v00000180e5af6a10_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v00000180e5af6a10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180e5af6ab0, 4;
    %assign/vec4 v00000180e5af6c70_0, 0;
T_1.26 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000180e597a310;
T_2 ;
    %wait E_00000180e5959170;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %load/vec4 v00000180e597a720_0;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v00000180e597a5e0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v00000180e597a680_0;
    %assign/vec4 v00000180e59d2bc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000180e5963be0_0, 0;
T_2.22 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %load/vec4 v00000180e59d2bc0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v00000180e5af6db0_0;
    %load/vec4 v00000180e59d2bc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180e5af6ab0, 0, 4;
    %vpi_call 3 157 "$writememh", "REG_MEM.txt", v00000180e5af6ab0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
T_2.24 ;
    %load/vec4 v00000180e5963be0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v00000180e5af6d10_0;
    %load/vec4 v00000180e5963be0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180e5af6ab0, 0, 4;
    %vpi_call 3 162 "$writememh", "REG_MEM.txt", v00000180e5af6ab0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
T_2.26 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000180e595ba30;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "Register.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, v00000180e59d2300_0, v00000180e59d2da0_0, v00000180e59d2e40_0, v00000180e59d24e0_0, v00000180e59d2260_0, v00000180e59d2620_0, v00000180e59d2760_0, v00000180e59d2f80_0, v00000180e59d2c60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180e59d2300_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000180e59d2da0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000180e59d24e0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000180e59d2260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180e59d2e40_0, 0, 1;
    %pushi/vec4 708323346, 0, 64;
    %store/vec4 v00000180e59d2620_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180e59d2580_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000180e59d2580_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000180e59d2580_0;
    %pad/u 64;
    %pushi/vec4 3500284395, 0, 58;
    %concati/vec4 44, 0, 6;
    %add;
    %store/vec4 v00000180e59d2620_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180e59d2300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180e59d2300_0, 0, 1;
    %delay 10, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000180e59d2580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000180e59d2580_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_tb.v";
    "./Register.v";
