C:\Users\James\Documents\50G11\hc11g.lst - generated by MGTEK Assembler ASM12 V1.26 Build 144 for WIN32 (x86) - Thu Aug 30 20:44:16 2012

    1:                                 ;*******************************************************************************
    2:                                 ;*          MC68HC11G FRAMEWORK INCLUDE FILE FOR ASM11 ASSEMBLER             *
    3:                                 ;*******************************************************************************
    4:                                 
    5:                                 ;                    #Message  ÚÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ¿
    6:                                 ;                    #Message  ³ Target: 68HC11G ³
    7:                                 ;                    #Message  ÀÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÙ
    8:                                 
    9:                                 
   10:          =00001000              REGS                equ       $1000               ;Register Base Address
   11:                                 ;RAM                 equ       $0000               ;Start of USER RAM
   12:          =000000FF              RAM_END             equ       $00FF               ;End of RAM
   13:          =000000FF              STACKTOP            equ       $00FF               ;Top of Stack
   14:          =0000F800              EEPROM              equ       $F800               ;Start of EEPROM
   15:          =0000FFFF              EEPROM_END          equ       $FFFF               ;End of EEPROM
   16:          =0000F800              ROM                 equ       $F800               ;Start of ROM
   17:          =0000FFBF              ROM_END             equ       $FFBF               ;End of ROM
   18:          =0000FFD6              VECTORS             equ       $FFD6               ;Start of Vectors
   19:          =0000FFF8              ILLOP_VECTOR        equ       $FFF8               ;Illegal opcode trap
   20:          =0000FFC0              RESERVED_VECTORS    equ       $FFC0               ;Reserved vectors (22 bytes)
   21:                                 
   22:                                 ;                   * REGISTER BLOCK ABSOLUTES *
   23:                                 
   24:          =00001000              PORTA              equ       REGS+$00            ;Port A Data
   25:          =00001001              DDRA               equ       REGS+$01            ;Data Direction Register A 
   26:          =00001002              PORTG              equ       REGS+$02            ;Parallel IO Control
   27:          =00001003              DDRG               equ       REGS+$03            ;Port A Data   
   28:          =00001004              PORTB              equ       REGS+$04            ;Port B Data
   29:          =00001005              PORTF              equ       REGS+$05            ;Port F Latched Data
   30:          =00001003              PORTC              equ       REGS+$03            ;Port C Data
   31:          =00001007              DDRC               equ       REGS+$07            ;Data Direction Register C
   32:          =00001008              PORTD              equ       REGS+$08            ;Port D Data
   33:          =00001009              DDRD               equ       REGS+$09            ;Data Direction Register D
   34:          =0000100A              PORTE              equ       REGS+$0A            ;Port E Data
   35:          =0000100B              CFORC              equ       REGS+$0B            ;Timer Compare Force
   36:          =0000100C              OC1M               equ       REGS+$0C            ;Output Compare 1 Mask
   37:          =0000100D              OC1D               equ       REGS+$0D            ;Output Compare 1 Data
   38:          =0000100E              TCNT1              equ       REGS+$0E            ;Timer Count
   39:          =0000100E              TCNT1H             equ       REGS+$0E            ;Timer Count 1 (alt)
   40:          =00001010              TIC1               equ       REGS+$10            ;Timer Input Capture 1
   41:          =00001012              TIC2               equ       REGS+$12            ;Timer Input Capture 2
   42:          =00001012              TIC2H              equ       REGS+$12            ;Timer Input Capture 2 (alt)
   43:          =00001014              TIC3               equ       REGS+$14            ;Timer Input Capture 3
   44:          =00001016              TOC1               equ       REGS+$16            ;Timer Output Compare 1
   45:          =00001016              TOC1H              equ       REGS+$16            ;Timer Output Compare 1 (alt)
   46:          =00001018              TOC2               equ       REGS+$18            ;Timer Output Compare 2
   47:          =00001018              TOC2H              equ       REGS+$18            ;Timer Output Compare 2 (alt)
   48:          =0000101A              TOC3               equ       REGS+$1A            ;Timer Output Compare 3
   49:          =0000101C              TOC4               equ       REGS+$1C            ;Timer Output Compare 4
   50:          =0000101E              TIC4               equ       REGS+$1E            ;Timer Input Capture 4
   51:          =0000101E              TO5I4H             equ       REGS+$1E            ;Timer Output Compare 5/Input Capture 6
   52:          =0000101E              TOC5               equ       REGS+$1E            ;Timer Output Compare 5
   53:          =00001020              TCTL1              equ       REGS+$20            ;Timer Control 1
   54:          =00001021              TCTL2              equ       REGS+$21            ;Timer Control 2
   55:          =00001022              TMSK1              equ       REGS+$22            ;Timer Interrupt Mask 1
   56:          =00001023              TFLG1              equ       REGS+$23            ;Timer Interrupt Flag 1
   57:          =00001024              TMSK2              equ       REGS+$24            ;Timer Interrupt Mask 2
   58:          =00001025              TFLG2              equ       REGS+$25            ;Timer Interrupt Flag 2
   59:          =00001026              PACTL              equ       REGS+$26            ;Pulse Accumulator Control
   60:          =00001027              PACNT              equ       REGS+$27            ;Pulse Accumulator Counter
   61:          =00001028              SPCR               equ       REGS+$28            ;SPI Control Register
   62:          =00001029              SPSR               equ       REGS+$29            ;SPI Status Register
   63:          =0000102A              SPDR               equ       REGS+$2A            ;SPI Data Register
   64:          =0000102A              SPDAT              equ       REGS+$2A            ;SPI Data Register (alt)
   65:          =0000102B              BAUD               equ       REGS+$2B            ;Baud Rate Control Register
   66:          =0000102C              SCCR1              equ       REGS+$2C            ;SCI Control 1
   67:          =0000102D              SCCR2              equ       REGS+$2D            ;SCI Control 2
   68:          =0000102E              SCSR               equ       REGS+$2E            ;SCI Status Register
   69:          =0000102F              SCDR               equ       REGS+$2F            ;SCI Data Register
   70:          =0000102F              SCDAT              equ       REGS+$2F            ;SCI Data Register (alt)
   71:          =00001030              ADCTL              equ       REGS+$30            ;AD Control Status Register
   72:          =00001031              PORTJ              equ       REGS+$31            ;Port J Data
   73:          =00001032              DDRJ               equ       REGS+$32            ;Data Direction Register J
   74:          =00001033              PORTH              equ       REGS+$33            ;Port H Data
   75:          =00001034              DDRH               equ       REGS+$34            ;Data Direction Register H
   76:                                 ; some reserved regs
   77:          =00001038              OPT2                equ       REGS+$38            ;System Configuration Options 2 
   78:          =00001039              OPTION              equ       REGS+$39            ;System Configuration Options
   79:          =0000103A              COPRST              equ       REGS+$3A            ;COP Reset
   80:                                 ; reserved
   81:          =0000103C              HPRIO               equ       REGS+$3C            ;Highest Interrupt Priority
   82:          =0000103D              INIT                equ       REGS+$3D            ;INIT
   83:                                 ; TEST1
   84:          =0000103F              CONFIG              equ       REGS+$3F            ;Configuration Register
   85:          =00001040              ADR1                equ       REGS+$40            ;AD Result 1
   86:          =00001040              ADR1H               equ       REGS+$40            ;AD Result 1 (alt)
   87:          =00001042              ADR2                equ       REGS+$42            ;AD Result 2
   88:          =00001042              ADR2H               equ       REGS+$42            ;AD Result 2 (alt)
   89:          =00001044              ADR3                equ       REGS+$44            ;AD Result 3
   90:          =00001044              ADR3H               equ       REGS+$44            ;AD Result 3 (alt)
   91:          =00001046              ADR4                equ       REGS+$46            ;AD Result 4
   92:          =00001046              ADR4H               equ       REGS+$46            ;AD Result 4 (alt)
   93:          =00001048              ADR5                equ       REGS+$48            ;AD Result 5
   94:          =00001048              ADR5H               equ       REGS+$48            ;AD Result 5 (alt)
   95:          =0000104A              ADR6                equ       REGS+$4A            ;AD Result 6
   96:          =0000104A              ADR6H               equ       REGS+$4A            ;AD Result 6 (alt)
   97:          =0000104C              ADR7                equ       REGS+$4C            ;AD Result 7
   98:          =0000104C              ADR7H               equ       REGS+$4C            ;AD Result 7 (alt)
   99:          =0000104E              ADR8                equ       REGS+$4E            ;AD Result 8
  100:          =0000104E              ADR8H               equ       REGS+$4E            ;AD Result 8 (alt)
  101:                                 ;
  102:          =00001050              TCTL3               equ       REGS+$50            ;Timer Control Register 3
  103:          =00001051              TCTL4               equ       REGS+$51            ;Timer Control Register 4
  104:          =00001052              TCNT2               equ       REGS+$52            ;Timer Counter Register 2
  105:          =00001052              TCNT2H              equ       REGS+$52            ;Timer Counter Register 2 (alt)
  106:          =00001054              TOC6                equ       REGS+$54            ;Timer Ouput Compare 6 Register
  107:          =00001054              TIC5                equ       REGS+$54            ;Timer Input Capture 5 Register
  108:          =00001056              TOC7                equ       REGS+$56            ;Timer Ouput Compare 7 Register
  109:          =00001056              TIC6                equ       REGS+$56            ;Timer Input Capture 6 Register
  110:          =00001056              TO7I6H              equ       REGS+$56            ;Timer Ouput Compare 7/Input capture 6 Register
  111:          =00001058              TPRE                equ       REGS+$58            ;Timer Input Capture 6 Register
  112:                                 ;
  113:          =00001060              PWCLK                equ       REGS+$60            ;PWM Timer Clock Select
  114:          =00001061              PWPOL               equ       REGS+$61            ;PWM Timer Polarity
  115:          =00001062              PWSCAL              equ       REGS+$62            ;PWM Timer Prescalar
  116:                                 ;
  117:          =00001063              PWEN                equ       REGS+$63            ;PWM Timer Clock Select
  118:          =00001064              PWCNT1              equ       REGS+$64            ;PWM Timer Counter 1
  119:          =00001065              PWCNT2              equ       REGS+$65            ;PWM Timer Counter 2
  120:          =00001066              PWCNT3              equ       REGS+$66            ;PWM Timer Counter 3
  121:          =00001067              PWCNT4              equ       REGS+$67            ;PWM Timer Counter 4
  122:                                 
  123:          =00001068              PWPER1              equ       REGS+$68            ;PWM Timer Period 1
  124:          =00001069              PWPER2              equ       REGS+$69            ;PWM Timer Period 2
  125:          =0000106A              PWPER3              equ       REGS+$6A            ;PWM Timer Period 3
  126:          =0000106B              PWPER4              equ       REGS+$6B            ;PWM Timer Period 4
  127:                                 ;
  128:          =0000106C              PWDTY1              equ       REGS+$6C            ;PWM Timer Duty 1
  129:          =0000106D              PWDTY2              equ       REGS+$6D            ;PWM Timer Duty 2
  130:          =0000106E              PWDTY3              equ       REGS+$6E            ;PWM Timer Duty 3
  131:          =0000106F              PWDTY4              equ       REGS+$6F            ;PWM Timer Duty 4
  132:                                 ;
  133:          =00001070              EVCLK               equ       REGS+$70            ;Event Counter Clock Select
  134:          =00001071              EVCTL               equ       REGS+$71            ;Event Counter Control Register
  135:          =00001072              EVMSK               equ       REGS+$72            ;Event Counter Interrupt Mask Register
  136:          =00001073              EVFLG               equ       REGS+$73            ;Event Counter Interrupt Flag Register
  137:          =00001074              EVCNT1              equ       REGS+$74            ;Event Counter Count Register 1
  138:          =00001075              EVCNT2              equ       REGS+$75            ;Event Counter Count Register 2
  139:          =00001076              ECMP1A              equ       REGS+$76            ;Event Counter Compare Register 1A
  140:          =00001077              ECMP2A              equ       REGS+$77            ;Event Counter Compare Register 2A
  141:          =00001078              ECMP1B              equ       REGS+$78            ;Event Counter Compare Register 1B
  142:          =00001079              ECMP2B              equ       REGS+$79            ;Event Counter Compare Register 2B
  143:                                 
  144:                                 
  145:                                 

Symbols:
regs                            *00001000

