module ID_EX_reg (
    input         clk,
    input         rst,
    input         flush,
    input         reg_write_in,
    input         mem_read_in,
    input         mem_write_in,
    input         mem_to_reg_in,
    input         alu_src_in,
    input         branch_in,
    input         jump_in,
    input  [1:0]  alu_op_in,
    input  [31:0] pc_in,
    input  [31:0] rd1_in,
    input  [31:0] rd2_in,
    input  [31:0] imm_in,
    input  [4:0]  rs1_in,
    input  [4:0]  rs2_in,
    input  [4:0]  rd_in,
    input  [2:0]  funct3_in,
    input         funct7_5_in,
    output reg        reg_write_out,
    output reg        mem_read_out,
    output reg        mem_write_out,
    output reg        mem_to_reg_out,
    output reg        alu_src_out,
    output reg        branch_out,
    output reg        jump_out,
    output reg [1:0]  alu_op_out,
    output reg [31:0] pc_out,
    output reg [31:0] rd1_out,
    output reg [31:0] rd2_out,
    output reg [31:0] imm_out,
    output reg [4:0]  rs1_out,
    output reg [4:0]  rs2_out,
    output reg [4:0]  rd_out,
    output reg [2:0]  funct3_out,
    output reg        funct7_5_out
);
always @(posedge clk) begin
    if (rst || flush) begin
        reg_write_out  <= 0; mem_read_out   <= 0;
        mem_write_out  <= 0; mem_to_reg_out <= 0;
        alu_src_out    <= 0; branch_out     <= 0;
        jump_out       <= 0; alu_op_out     <= 0;
        pc_out         <= 0; rd1_out        <= 0;
        rd2_out        <= 0; imm_out        <= 0;
        rs1_out        <= 0; rs2_out        <= 0;
        rd_out         <= 0; funct3_out     <= 0;
        funct7_5_out   <= 0;
    end else begin
        reg_write_out  <= reg_write_in;
        mem_read_out   <= mem_read_in;
        mem_write_out  <= mem_write_in;
        mem_to_reg_out <= mem_to_reg_in;
        alu_src_out    <= alu_src_in;
        branch_out     <= branch_in;
        jump_out       <= jump_in;
        alu_op_out     <= alu_op_in;
        pc_out         <= pc_in;
        rd1_out        <= rd1_in;
        rd2_out        <= rd2_in;
        imm_out        <= imm_in;
        rs1_out        <= rs1_in;
        rs2_out        <= rs2_in;
        rd_out         <= rd_in;
        funct3_out     <= funct3_in;
        funct7_5_out   <= funct7_5_in;
    end
end
endmodule
