Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx9-3tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : LVDS_test

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" into library work
Parsing module <LVDS_test>.
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/lvds_clockgen.v" into library work
Parsing module <lvds_clockgen>.
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/video_lvds.v" into library work
Parsing module <video_lvds>.
Analyzing Verilog file "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 54: Port CLK180 is not connected to this instance

Elaborating module <LVDS_test>.
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 41: Assignment to clkprueba ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 49: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 50: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <DCM_SP(CLKIN_PERIOD=83,CLKFX_MULTIPLY=6,CLKFX_DIVIDE=1)>.
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 66: Assignment to clk_lckd ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <video_lvds>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_33")>.
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/lvds_clockgen.v" Line 57: Port PRE is not connected to this instance

Elaborating module <lvds_clockgen>.

Elaborating module <DCM_SP(CLKIN_PERIOD="15.625",DESKEW_ADJUST="0",CLKFX_MULTIPLY=7,CLKFX_DIVIDE=2)>.

Elaborating module <FDP>.

Elaborating module <serializer>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE")>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/serializer.v" Line 64: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/serializer.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v" Line 113: Result of 32-bit expression is truncated to fit in 31-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LVDS_test>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/LVDS_test.v".
        ScreenX = 1280
        ScreenY = 800
        BlankingVertical = 12
        BlankingHorizontal = 50
    Found 11-bit register for signal <ContadorY>.
    Found 8-bit register for signal <Blue>.
    Found 8-bit register for signal <Red>.
    Found 8-bit register for signal <Green>.
    Found 31-bit register for signal <Contador>.
    Found 1-bit register for signal <led>.
    Found 11-bit register for signal <ContadorX>.
    Found 12-bit adder for signal <n0092[11:0]> created at line 49.
    Found 12-bit adder for signal <n0094[11:0]> created at line 50.
    Found 31-bit adder for signal <Contador[30]_GND_1_o_add_48_OUT> created at line 113.
    Found 11-bit comparator greater for signal <PWR_1_o_ContadorX[10]_LessThan_1_o> created at line 43
    Found 11-bit comparator greater for signal <ContadorX[10]_PWR_1_o_LessThan_2_o> created at line 43
    Found 11-bit comparator greater for signal <GND_1_o_ContadorY[10]_LessThan_4_o> created at line 44
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_5_o> created at line 44
    Found 11-bit comparator greater for signal <ContadorX[10]_PWR_1_o_LessThan_7_o> created at line 45
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_8_o> created at line 45
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_21_o> created at line 98
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_22_o> created at line 99
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_23_o> created at line 100
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_24_o> created at line 101
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_25_o> created at line 102
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_26_o> created at line 103
    Found 11-bit comparator greater for signal <ContadorX[10]_PWR_1_o_LessThan_27_o> created at line 104
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <LVDS_test> synthesized.

Synthesizing Unit <video_lvds>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/video_lvds.v".
    Summary:
	no macro.
Unit <video_lvds> synthesized.

Synthesizing Unit <lvds_clockgen>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/lvds_clockgen.v".
    Summary:
	no macro.
Unit <lvds_clockgen> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "/home/ferney/FERNEY/ECCI/proyectos_Inves/kit3/LVDS-7-to-1-Serializer/LVDS_test/serializer.v".
    Found 3-bit register for signal <outcount>.
    Found 2-bit register for signal <shiftdata>.
    Found 14-bit register for signal <n0019>.
    Found 1-bit register for signal <datacount>.
    Found 1-bit register for signal <DataInBuffer>.
    Found 1-bit register for signal <SendOK>.
    Found 1-bit adder for signal <datacount_PWR_9_o_add_1_OUT<0>> created at line 64.
    Found 3-bit adder for signal <outcount[2]_GND_9_o_add_8_OUT> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 5
 12-bit adder                                          : 2
 3-bit adder                                           : 5
 31-bit adder                                          : 1
# Registers                                            : 37
 1-bit register                                        : 16
 11-bit register                                       : 2
 14-bit register                                       : 5
 2-bit register                                        : 5
 3-bit register                                        : 5
 31-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 13
 11-bit comparator greater                             : 13
# Multiplexers                                         : 53
 2-bit 2-to-1 multiplexer                              : 30
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LVDS_test>.
The following registers are absorbed into counter <Contador>: 1 register on signal <Contador>.
The following registers are absorbed into counter <ContadorX>: 1 register on signal <ContadorX>.
Unit <LVDS_test> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <outcount>: 1 register on signal <outcount>.
The following registers are absorbed into counter <datacount>: 1 register on signal <datacount>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 12
 1-bit up counter                                      : 5
 11-bit up counter                                     : 1
 3-bit up counter                                      : 5
 31-bit up counter                                     : 1
# Registers                                            : 127
 Flip-Flops                                            : 127
# Comparators                                          : 13
 11-bit comparator greater                             : 13
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 110
 2-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Green_0> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <Green_1> <Green_2> <Green_3> <Green_4> <Green_5> <Green_6> <Green_7> 
INFO:Xst:2261 - The FF/Latch <Blue_0> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <Blue_1> <Blue_2> <Blue_3> <Blue_4> <Blue_5> <Blue_6> <Blue_7> 
INFO:Xst:2261 - The FF/Latch <Red_0> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <Red_1> <Red_2> <Red_3> <Red_4> <Red_5> <Red_6> <Red_7> 

Optimizing unit <LVDS_test> ...

Optimizing unit <video_lvds> ...

Optimizing unit <serializer> ...
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_11> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_10> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_9> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_4> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_3> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_2> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/datacount> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/datacount> <videoencoder/channel3_ser/datacount> <videoencoder/channel2_ser/datacount> <videoencoder/channel1_ser/datacount> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_10> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/channel4_ser/buffer_0_11> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_12> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/channel4_ser/buffer_0_13> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_8> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/clockgenerator/lvdsclkman/buffer_0_13> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_0> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/channel3_ser/buffer_0_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_2> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <videoencoder/channel4_ser/buffer_0_1> <videoencoder/channel3_ser/buffer_0_6> <videoencoder/channel3_ser/buffer_0_5> <videoencoder/channel3_ser/buffer_0_4> <videoencoder/channel3_ser/buffer_0_3> <videoencoder/channel2_ser/buffer_0_1> <videoencoder/channel2_ser/buffer_0_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_4> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <videoencoder/channel4_ser/buffer_0_3> <videoencoder/channel2_ser/buffer_0_6> <videoencoder/channel2_ser/buffer_0_5> <videoencoder/channel2_ser/buffer_0_4> <videoencoder/channel2_ser/buffer_0_3> <videoencoder/channel2_ser/buffer_0_2> <videoencoder/channel1_ser/buffer_0_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_6> in Unit <LVDS_test> is equivalent to the following 7 FFs/Latches, which will be removed : <videoencoder/channel4_ser/buffer_0_5> <videoencoder/channel1_ser/buffer_0_6> <videoencoder/channel1_ser/buffer_0_5> <videoencoder/channel1_ser/buffer_0_4> <videoencoder/channel1_ser/buffer_0_3> <videoencoder/channel1_ser/buffer_0_2> <videoencoder/channel1_ser/buffer_0_1> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_0> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/outcount_0> <videoencoder/channel3_ser/outcount_0> <videoencoder/channel2_ser/outcount_0> <videoencoder/channel1_ser/outcount_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_7> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/channel3_ser/buffer_0_7> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_1> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/outcount_1> <videoencoder/channel3_ser/outcount_1> <videoencoder/channel2_ser/outcount_1> <videoencoder/channel1_ser/outcount_1> 
INFO:Xst:2261 - The FF/Latch <videoencoder/channel4_ser/buffer_0_8> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/channel4_ser/buffer_0_9> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_2> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/outcount_2> <videoencoder/channel3_ser/outcount_2> <videoencoder/channel2_ser/outcount_2> <videoencoder/channel1_ser/outcount_2> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/DataInBuffer> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/DataInBuffer> <videoencoder/channel3_ser/DataInBuffer> <videoencoder/channel2_ser/DataInBuffer> <videoencoder/channel1_ser/DataInBuffer> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/SendOK> in Unit <LVDS_test> is equivalent to the following 4 FFs/Latches, which will be removed : <videoencoder/channel4_ser/SendOK> <videoencoder/channel3_ser/SendOK> <videoencoder/channel2_ser/SendOK> <videoencoder/channel1_ser/SendOK> 
Found area constraint ratio of 100 (+ 0) on block LVDS_test, actual ratio is 3.
FlipFlop led has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 265
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 50
#      LUT2                        : 25
#      LUT3                        : 35
#      LUT4                        : 3
#      LUT5                        : 11
#      LUT6                        : 26
#      MUXCY                       : 50
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 117
#      FD                          : 10
#      FDC                         : 43
#      FDCE                        : 10
#      FDE                         : 11
#      FDR                         : 38
#      ODDR2                       : 5
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 7
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 5
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             116  out of  11440     1%  
 Number of Slice LUTs:                  155  out of   5720     2%  
    Number used as Logic:               155  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      46  out of    162    28%  
   Number with an unused LUT:             7  out of    162     4%  
   Number of fully used LUT-FF pairs:   109  out of    162    67%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | DCM_SP:CLKFX+DCM_SP:CLK0    | 98    |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX   | 19    |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX180| 5     |
-----------------------------------+-----------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 64.319ns (Maximum Frequency: 15.548MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 64.319ns (frequency: 15.548MHz)
  Total number of paths / destination ports: 2426 / 232
-------------------------------------------------------------------------
Delay:               3.063ns (Levels of Logic = 1)
  Source:            videoencoder/clockgenerator/lvdsclkman/outcount_1 (FF)
  Destination:       videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Source Clock:      clk rising 21.0X
  Destination Clock: clk rising 21.0X

  Data Path: videoencoder/clockgenerator/lvdsclkman/outcount_1 to videoencoder/clockgenerator/lvdsclkman/shiftdata_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.233  videoencoder/clockgenerator/lvdsclkman/outcount_1 (videoencoder/clockgenerator/lvdsclkman/outcount_1)
     LUT4:I1->O           10   0.205   0.856  videoencoder/clockgenerator/lvdsclkman/_n0067_inv1 (videoencoder/clockgenerator/lvdsclkman/_n0067_inv)
     FDCE:CE                   0.322          videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    ----------------------------------------
    Total                      3.063ns (0.974ns logic, 2.089ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_1 (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising 6.0X

  Data Path: led_1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led_1 (led_1)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.167|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.91 secs
 
--> 


Total memory usage is 382048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   18 (   0 filtered)

