{"vcs1":{"timestamp_begin":1729242409.457470301, "rt":2.14, "ut":0.30, "st":0.23}}
{"vcselab":{"timestamp_begin":1729242411.670201899, "rt":1.30, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1729242413.037117634, "rt":0.36, "ut":0.24, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729242408.833650364}
{"VCS_COMP_START_TIME": 1729242408.833650364}
{"VCS_COMP_END_TIME": 1729242421.368749569}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329876}}
{"stitch_vcselab": {"peak_mem": 215136}}
