# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../carry_select_adder.srcs/sources_1/new/Carry_Select.v" \
"../../../../../lab_2.srcs/sources_1/new/Full_Adder_Gate.v" \
"../../../../../RippleCarryAdder/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder.v" \
"../../../../carry_select_adder.srcs/sources_1/new/two_to_one_mux.v" \
"../../../../carry_select_adder.srcs/sim_1/new/carry_select_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
