Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 12 10:14:26 2018
| Host         : ZLR-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file top_flyinglogo_methodology_drc_routed.rpt -rpx top_flyinglogo_methodology_drc_routed.rpx
| Design       : top_flyinglogo
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 23         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on down relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on left relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on right relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on speed1 relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on speed2 relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on speed3 relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on speed4 relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on up relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on vga_b[0] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on vga_b[1] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on vga_b[2] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on vga_b[3] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vga_g[0] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on vga_g[1] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on vga_g[2] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on vga_g[3] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on vga_r[0] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on vga_r[1] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on vga_r[2] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on vga_r[3] relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) VIRTUAL_clk_out1_dcm_25m 
Related violations: <none>


