/*
 * Copyright (c) Meta Platforms, Inc. and affiliates.
 *
 * This source code is licensed under the MIT license found in the
 * LICENSE file in the root directory of this source tree.
 */

#include "CopyPropagation.h"

#include <boost/optional.hpp>
#include <mutex>

#include <sparta/MonotonicFixpointIterator.h>

#include "AliasedRegisters.h"
#include "CFGMutation.h"
#include "CanonicalizeLocks.h"
#include "ConstantUses.h"
#include "ControlFlow.h"
#include "Debug.h"
#include "DeterministicContainers.h"
#include "DexOpcode.h"
#include "DexUtil.h"
#include "IRInstruction.h"
#include "IROpcode.h"
#include "IRTypeChecker.h"
#include "Resolver.h"
#include "ScopedCFG.h"
#include "Show.h"
#include "Walkers.h"

using namespace sparta;

// This pass eliminates writes to registers that already hold the written value.
//
// For example,
//   move-object/from16 v0, v33
//   iget-object v2, v0, LX/04b;.a:Landroid/content/Context; // field@05d6
//   move-object/from16 v0, v33
//   iget-object v3, v0, LX/04b;.b:Ljava/lang/String; // field@05d7
//   move-object/from16 v0, v33
//   iget-object v4, v0, LX/04b;.c:LX/04K; // field@05d8
//   move-object/from16 v0, v33
//
// It keeps moving v33 to v0 even though they hold the same object!
//
// This optimization transforms the above code to this:
//   move-object/from16 v0, v33
//   iget-object v2, v0, LX/04b;.a:Landroid/content/Context; // field@05d6
//   iget-object v3, v0, LX/04b;.b:Ljava/lang/String; // field@05d7
//   iget-object v4, v0, LX/04b;.c:LX/04K; // field@05d8
//
// It does so by examinining all the writes to registers in a basic block, if vA
// is moved into vB, then vA and vB are aliases until one of them is written
// with a different value. Any move between registers that are already aliased
// is unneccesary. Eliminate them.
//
// It can also do the same thing with constant loads, if generally enabled by
// the config, or if selectively enabled when deemed safe by our own
// constant-uses analysis.
//
// This optimization can also replace source registers with a representative
// register (a whole alias group has a single representative). The reason is
// that if we use fewer registers, DCE could clean up some more moves after
// us. Another reason is that representatives are likely to be v15 or less,
// leading to more compact move instructions.

using namespace copy_propagation_impl;
using namespace aliased_registers;

namespace {

using BlockRegs = UnorderedMap<cfg::Block*, UnorderedSet<reg_t>>;

// Represents a register that may be wide.
// There are three valid states:
//   {-, -}      =  none
//   {r, -}      =  narrow
//   {r, r + 1}  =  wide
struct RegisterPair {
  Value lower;
  Value upper;
};

class AliasFixpointIterator final
    : public MonotonicFixpointIterator<cfg::GraphInterface, AliasDomain> {
 public:
  cfg::ControlFlowGraph& m_cfg;
  bool m_is_static;
  DexType* m_declaring_type;
  DexType* m_rtype;
  DexTypeList* m_args;
  std::function<std::string()> m_method_describer;
  const Config& m_config;
  const UnorderedSet<const IRInstruction*>& m_range_set;
  Stats& m_stats;
  mutable std::unique_ptr<constant_uses::ConstantUses> m_constant_uses;
  const BlockRegs& m_check_cast_throw_targets_regs;

  AliasFixpointIterator(cfg::ControlFlowGraph& cfg,
                        bool is_static,
                        DexType* declaring_type,
                        DexType* rtype,
                        DexTypeList* args,
                        std::function<std::string()> method_describer,
                        const Config& config,
                        const UnorderedSet<const IRInstruction*>& range_set,
                        Stats& stats,
                        const BlockRegs& check_cast_throw_targets_regs)
      : MonotonicFixpointIterator<cfg::GraphInterface, AliasDomain>(
            cfg, cfg.num_blocks()),
        m_cfg(cfg),
        m_is_static(is_static),
        m_declaring_type(declaring_type),
        m_rtype(rtype),
        m_args(args),
        m_method_describer(std::move(method_describer)),
        m_config(config),
        m_range_set(range_set),
        m_stats(stats),
        m_check_cast_throw_targets_regs(check_cast_throw_targets_regs) {}

  constant_uses::TypeDemand get_constant_type_demand(
      IRInstruction* insn) const {
    if (m_config.eliminate_const_literals) {
      return constant_uses::TypeDemand::None;
    }
    if (m_config.eliminate_const_literals_with_same_type_demands) {
      if (!m_constant_uses) {
        m_constant_uses.reset(new constant_uses::ConstantUses(
            m_cfg, m_is_static, m_declaring_type, m_rtype, m_args,
            m_method_describer));
        if (m_constant_uses->has_type_inference()) {
          m_stats.type_inferences++;
        }
      }
      return m_constant_uses->get_constant_type_demand(insn);
    }
    return constant_uses::TypeDemand::Error;
  }

  // We must not create live-in values that alias with the
  // move-result-pseudo-object destination register of a check-cast instruction
  // that has this block as a throw target. See Interference.cpp /
  // GraphBuilder::build for the long explanation.
  void break_check_cast_aliases(cfg::Block* block,
                                AliasedRegisters& aliases) const {
    auto it = m_check_cast_throw_targets_regs.find(block);
    if (it == m_check_cast_throw_targets_regs.end()) {
      return;
    }
    auto& regs = it->second;
    for (auto reg : UnorderedIterable(regs)) {
      aliases.break_alias(Value::create_register(reg));
    }
  }

  // An instruction can be removed if we know the source and destination are
  // aliases.
  //
  // if `mutation` is not null, this time is for real.
  // fill the `mutation` object with redundant instructions
  // if `mutation` is null, analyze only. Make no changes to the code.
  size_t run_on_block(cfg::Block* block,
                      AliasedRegisters& aliases,
                      cfg::CFGMutation* mutation) const {
    break_check_cast_aliases(block, aliases);

    size_t moves_eliminated = 0;
    const auto& iterable = InstructionIterable(block);
    for (auto it = iterable.begin(); it != iterable.end(); ++it) {
      auto insn = it->insn;
      auto op = insn->opcode();

      if (m_config.replace_with_representative && mutation != nullptr) {
        replace_with_representative(insn, aliases);
      }

      const RegisterPair& src = get_src_value(insn);
      const RegisterPair& dst = get_dest_reg(block, it);

      if (!src.lower.is_none() && !dst.lower.is_none()) {
        if (aliases.are_aliases(dst.lower, src.lower) &&
            (dst.upper == src.upper || // Don't ask `aliases` about Value::none
             aliases.are_aliases(dst.upper, src.upper))) {
          // insn is a no-op. Delete it.
          // TODO BUG T206169001: The `&& !block->is_catch()` is a workaround
          // for this bug and shouldn't be needed.
          if (mutation != nullptr && !block->is_catch()) {
            ++moves_eliminated;
            auto cfg_it = block->to_cfg_instruction_iterator(it);
            if (opcode::is_a_move_result_pseudo(op)) {
              // WARNING: This assumes that the primary instruction of a
              // move-result-pseudo has no side effects.
              const auto& primary =
                  m_cfg.primary_instruction_of_move_result(cfg_it);
              mutation->remove(primary);
            } else {
              mutation->remove(cfg_it);
            }
          }
        } else {
          if (src.upper.is_register() && src.lower.reg() != RESULT_REGISTER) {
            // Be careful about wide copies.
            redex_assert(dst.upper.is_register());
            redex_assert(dst.lower.reg() != RESULT_REGISTER);
            reg_t src_reg = src.lower.reg();
            reg_t dst_reg = dst.lower.reg();
            if (src_reg + 1 == dst_reg) {
              aliases.move(dst.upper, src.upper);
              aliases.move(dst.lower, src.lower);
            } else {
              // Also correct for "if (src_reg == dst_reg + 1)"
              aliases.move(dst.lower, src.lower);
              aliases.move(dst.upper, src.upper);
            }
          } else {
            // move dst into src's alias group
            aliases.move(dst.lower, src.lower);
            if (dst.upper != src.upper) { // Don't ask `aliases` about
                                          // Value::none
              aliases.move(dst.upper, src.upper);
            }
          }
        }
      } else if (!dst.lower.is_none()) {
        // dest is being written to but not by a simple move from another
        // register or a constant load. Break its aliases because we don't
        // know what its value is.
        aliases.break_alias(dst.lower);
        if (!dst.upper.is_none()) {
          aliases.break_alias(dst.upper);
        }
      }

      // Result register can only be used by move-result(-pseudo).
      // Clear it after the move-result(-pseudo) has been processed
      if (opcode::is_move_result_any(op)) {
        aliases.break_alias(Value::create_register(RESULT_REGISTER));
        if (insn->dest_is_wide()) {
          aliases.break_alias(Value::create_register(RESULT_REGISTER + 1));
        }
      }
    }
    return moves_eliminated;
  }

  // Each group of aliases has one representative register.
  // Try to replace source registers with their representative.
  //
  // We can use fewer registers and instructions if we only use one
  // register of an alias group (AKA representative)
  //
  // Example:
  //   const v0, 0
  //   const v1, 0
  //   invoke-static v0 foo
  //   invoke-static v1 bar
  //
  // Can be optimized to
  //   const v0, 0
  //   invoke-static v0 foo
  //   invoke-static v0 bar
  void replace_with_representative(IRInstruction* insn,
                                   AliasedRegisters& aliases) const {
    IROpcode op = insn->opcode();
    if (insn->srcs_size() > 0 &&
        m_range_set.count(insn) == 0 && // range has to stay in order
        // we need to make sure the dest and src of check-cast stay identical,
        // because the dest is simply an alias to the src. See the comments in
        // IRInstruction.h for details.
        op != OPCODE_CHECK_CAST &&
        // The ART verifier checks that monitor-{enter,exit} instructions use
        // the same register:
        // http://androidxref.com/6.0.0_r5/xref/art/runtime/verifier/register_line.h#325
        !opcode::is_a_monitor(op)) {
      reg_t max_addressable = RESULT_REGISTER;
      for (size_t i = 0; i < insn->srcs_size(); ++i) {
        reg_t r = insn->src(i);
        if (m_config.regalloc_has_run) {
          max_addressable = get_max_addressable(insn, i);
        }
        reg_t rep = get_rep(r, aliases, max_addressable);
        if (rep != r) {
          // Make sure the upper half of the wide pair is also aliased.
          if (insn->src_is_wide(i)) {

            // We don't give a `max_addressable` register to get_rep() because
            // the upper half of a register is never addressed in IR
            reg_t upper = get_rep(r + 1, aliases, boost::none);

            if (upper != rep + 1) {
              continue;
            }
          }
          insn->set_src(i, rep);
          m_stats.replaced_sources++;
        }
      }
    }
  }

  reg_t get_rep(reg_t orig,
                AliasedRegisters& aliases,
                const boost::optional<reg_t>& max_addressable) const {
    auto val = Value::create_register(orig);
    reg_t rep = aliases.get_representative(val, max_addressable);
    if (rep < RESULT_REGISTER) {
      return rep;
    }
    return orig;
  }

  // return the highest allowed source register for this instruction.
  // `none` means no limit.
  reg_t get_max_addressable(IRInstruction* insn, size_t src_index) const {
    IROpcode op = insn->opcode();
    bit_width_t src_bit_width;
    if (opcode::is_an_int_lit(op)) {
      src_bit_width =
          (int8_t)insn->get_literal() == insn->get_literal() ? 8 : 4;
    } else {
      src_bit_width =
          dex_opcode::src_bit_width(opcode::to_dex_opcode(op), src_index);
    }
    // 2 ** width - 1
    reg_t max_addressable_reg = (1 << src_bit_width) - 1;
    if (m_config.regalloc_has_run) {
      // We have to be careful not to create an instruction like this
      //
      //   invoke-virtual v15 Lcom;.foo:(J)V
      //
      // because lowering to Dex Instructions would change it to
      //
      //   invoke-virtual v15, v16 Lcom;.foo:(J)V
      //
      // which is a malformed instruction (v16 is too big).
      //
      // Normally, RegAlloc handles this case, but CopyProp can run after
      // RegAlloc
      bool upper_is_addressable =
          opcode::is_an_invoke(op) && insn->src_is_wide(src_index);
      return max_addressable_reg - (upper_is_addressable ? 1 : 0);
    }
    return max_addressable_reg;
  }

  // if insn has a destination register (including RESULT), return it.
  //
  // ALL destinations must be returned by this method (unlike get_src_value) if
  // we miss a destination register, we'll fail to clobber it and think we know
  // that a register holds a stale value.
  RegisterPair get_dest_reg(cfg::Block* block,
                            const ir_list::InstructionIterator& it) const {
    IRInstruction* insn = it->insn;
    RegisterPair dest;

    if (insn->has_move_result_any()) {
      dest.lower = Value::create_register(RESULT_REGISTER);

      // It's easier to check the following move-result for the width of the
      // RESULT_REGISTER
      auto cfg_it = block->to_cfg_instruction_iterator(it);
      auto move_result = m_cfg.move_result_of(cfg_it);
      if (!move_result.is_end() && move_result->insn->dest_is_wide()) {
        dest.upper = Value::create_register(RESULT_REGISTER + 1);
      }
    } else if (insn->has_dest()) {
      dest.lower = Value::create_register(insn->dest());
      if (insn->dest_is_wide()) {
        dest.upper = Value::create_register(insn->dest() + 1);
      }
    }
    return dest;
  }

  // if the source of `insn` should be tracked by CopyProp, return it
  RegisterPair get_src_value(IRInstruction* insn) const {
    RegisterPair source;
    auto op = insn->opcode();

    switch (insn->opcode()) {
    case OPCODE_MOVE:
    case OPCODE_MOVE_OBJECT:
      source.lower = Value::create_register(insn->src(0));
      break;
    case OPCODE_MOVE_WIDE:
      if (m_config.wide_registers) {
        source.lower = Value::create_register(insn->src(0));
        source.upper = Value::create_register(insn->src(0) + 1);
      }
      break;
    case OPCODE_MOVE_RESULT:
    case OPCODE_MOVE_RESULT_OBJECT:
    case IOPCODE_MOVE_RESULT_PSEUDO:
    case IOPCODE_MOVE_RESULT_PSEUDO_OBJECT:
      source.lower = Value::create_register(RESULT_REGISTER);
      break;
    case OPCODE_MOVE_RESULT_WIDE:
    case IOPCODE_MOVE_RESULT_PSEUDO_WIDE:
      if (m_config.wide_registers) {
        source.lower = Value::create_register(RESULT_REGISTER);
        source.upper = Value::create_register(RESULT_REGISTER + 1);
      }
      break;
    case OPCODE_CONST: {
      auto type_demand = get_constant_type_demand(insn);
      if (type_demand != constant_uses::TypeDemand::Error) {
        source.lower = Value::create_literal(insn->get_literal(), type_demand);
      }
      break;
    }
    case OPCODE_CONST_WIDE:
      if (m_config.wide_registers) {
        auto type_demand = get_constant_type_demand(insn);
        if (type_demand != constant_uses::TypeDemand::Error) {
          source.lower =
              Value::create_literal(insn->get_literal(), type_demand);
          source.upper =
              Value::create_literal_upper(insn->get_literal(), type_demand);
        }
      }
      break;
    case OPCODE_CONST_STRING: {
      if (m_config.eliminate_const_strings) {
        auto* str = insn->get_string();
        source.lower = Value{str};
      }
      break;
    }
    case OPCODE_CONST_CLASS: {
      if (m_config.eliminate_const_classes) {
        DexType* type = insn->get_type();
        source.lower = Value{type};
      }
      break;
    }
    case OPCODE_SGET:
    case OPCODE_SGET_WIDE:
    case OPCODE_SGET_OBJECT:
    case OPCODE_SGET_BOOLEAN:
    case OPCODE_SGET_BYTE:
    case OPCODE_SGET_CHAR:
    case OPCODE_SGET_SHORT:
      if (m_config.static_finals) {
        DexField* field = resolve_field(insn->get_field(), FieldSearch::Static);
        // non-final fields could have been written to since we last made an
        // alias. Exclude them.
        if (field != nullptr && is_final(field->get_access())) {
          if (op != OPCODE_SGET_WIDE) {
            source.lower = Value::create_field(field);
          } else if (m_config.wide_registers) {
            source.lower = Value::create_field(field);
            source.upper = Value::create_field_upper(field);
          }
        }
      }
      break;
    default:
      break;
    }

    return source;
  }

  void analyze_node(cfg::Block* const& node,
                    AliasDomain* current_state) const override {
    current_state->update([&](AliasedRegisters& aliases) {
      run_on_block(node, aliases, nullptr);
    });
  }

  AliasDomain analyze_edge(
      const EdgeId& edge,
      const AliasDomain& exit_state_at_source) const override {
    return exit_state_at_source;
  }
};

BlockRegs get_check_cast_throw_targets_regs(cfg::ControlFlowGraph& cfg) {
  BlockRegs check_cast_throw_targets_regs;
  for (auto block : cfg.blocks()) {
    auto ii = InstructionIterable(block);
    for (auto it = ii.begin(); it != ii.end(); it++) {
      if (opcode::is_check_cast(it->insn->opcode())) {
        auto move_result_it =
            cfg.move_result_of(block->to_cfg_instruction_iterator(it));
        auto reg = move_result_it->insn->dest();
        for (auto* e : cfg.get_succ_edges_of_type(block, cfg::EDGE_THROW)) {
          // We need to remember for all catch handlers which check-cast
          // move-result-pseudo-object dest registers should be kept alive to
          // deal with a special quirk of our check-cast instruction lowering.
          check_cast_throw_targets_regs[e->target()].insert(reg);
        }
      }
    }
  }
  return check_cast_throw_targets_regs;
}

} // namespace

namespace copy_propagation_impl {

Stats& Stats::operator+=(const Stats& that) {
  moves_eliminated += that.moves_eliminated;
  replaced_sources += that.replaced_sources;
  type_inferences += that.type_inferences;
  lock_fixups += that.lock_fixups;
  non_singleton_lock_rdefs += that.non_singleton_lock_rdefs;
  return *this;
}

Stats CopyPropagation::run(const Scope& scope) {
  auto handle_method = [&](DexMethod* m, IRCode* code) {
    const std::string& before_code = m_config.debug ? show(m->get_code()) : "";
    const auto& result = run(code, m);

    if (m_config.debug) {
      // Run the IR type checker
      IRTypeChecker checker(m);
      checker.run();
      if (!checker.good()) {
        const std::string& msg = checker.what();
        TRACE(RME, 1, "%s: Inconsistency in Dex code. %s", SHOW(m),
              msg.c_str());
        TRACE(RME, 1, "before code:\n%s", before_code.c_str());
        TRACE(RME, 1, "after  code:\n%s", SHOW(m->get_code()));
        always_assert(checker.good());
      }
    }

    return result;
  };

  auto stats = walk::parallel::methods<Stats>(
      scope,
      [&](DexMethod* m) {
        IRCode* code = m->get_code();
        if (code == nullptr ||
            (m->rstate.no_optimizations() && !m_config.regalloc_has_run)) {
          return Stats();
        }

        return handle_method(m, code);
      },
      m_config.debug ? 1 : redex_parallel::default_num_threads());

  return stats;
}

Stats CopyPropagation::run(IRCode* code, DexMethod* method) {
  return run(code,
             method ? is_static(method) : true,
             method ? method->get_class() : nullptr,
             method ? method->get_proto()->get_rtype() : nullptr,
             method ? method->get_proto()->get_args() : nullptr,
             [method]() { return show(method); });
}

Stats CopyPropagation::run(IRCode* code,
                           bool is_static,
                           DexType* declaring_type,
                           DexType* rtype,
                           DexTypeList* args,
                           std::function<std::string()> method_describer) {
  Stats stats;
  always_assert(code->editable_cfg_built());
  auto& cfg = code->cfg();
  if (m_config.canonicalize_locks && !m_config.regalloc_has_run) {
    auto res = locks::run(cfg);
    stats.lock_fixups = res.fixups;
    stats.non_singleton_lock_rdefs = res.non_singleton_rdefs ? 1 : 0;
  }

  // XXX HACK! Since this pass runs after RegAlloc, we need to avoid remapping
  // registers that belong to /range instructions. The easiest way to find out
  // which instructions are in this category is by temporarily denormalizing
  // the registers.
  UnorderedSet<const IRInstruction*> range_set;
  if (m_config.regalloc_has_run) {
    for (auto& mie : InstructionIterable(cfg)) {
      auto* insn = mie.insn;
      if (opcode::has_range_form(insn->opcode())) {
        insn->denormalize_registers();
        if (needs_range_conversion(insn)) {
          range_set.emplace(insn);
        }
        auto norm_res = insn->normalize_registers();
        redex_assert(norm_res);
      }
    }
  }

  auto check_cast_throw_targets_regs = get_check_cast_throw_targets_regs(cfg);

  AliasFixpointIterator fixpoint(
      cfg, is_static, declaring_type, rtype, args, std::move(method_describer),
      m_config, range_set, stats, check_cast_throw_targets_regs);
  fixpoint.run(AliasDomain());

  cfg::CFGMutation mutation{cfg};
  for (auto block : cfg.blocks()) {
    AliasDomain domain = fixpoint.get_entry_state_at(block);
    domain.update(
        [&fixpoint, block, &mutation, &stats](AliasedRegisters& aliases) {
          stats.moves_eliminated +=
              fixpoint.run_on_block(block, aliases, &mutation);
        });
  }

  mutation.flush();
  return stats;
}

} // namespace copy_propagation_impl
