<?xml version="1.0" ?>
<project name="ghdl-wishbone">
   <property name="ghdl-executable" value="ghdl"/>
   <property name="gtkwave-executable" value="gtkwave"/>

   <target name="ghdl-wishbone-prepare" description="make work folder">
      <mkdir dir="simulation/ghdl-wishbone/work"/>
   </target>

   <target name="ghdl-wishbone-clean" description="delete work folder">
      <delete dir="simulation/ghdl-wishbone/work"/>
   </target>

   <target name="ghdl-wishbone-all"
         description="all from scratch until interactive simulation" depends="
     ghdl-axi4lite-clean,
     ghdl-axi4lite-prepare,
     ghdl-axi4lite-compile,
     ghdl-axi4lite-elaborate,
     ghdl-axi4lite-simulate-suites"/>

   <target name="ghdl-wishbone-compile" depends="
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_wishbone_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_axi4lite_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_avalon_pkg.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd,
     -do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainUserLogic.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd,
     -do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainWishboneHxs.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_tbDutWishbone.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd,
     -do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_tbDutAxi4Lite.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd,
     -do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd,
     -do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainAvalonHxs.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_tbDutAvalon.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_base_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_base_pkg_body.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_instructions_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg_body.vhd,
     -do_compile_ghdl-wishbone-submodules_simstm_src_tb_simstm.vhd,
     -do_compile_ghdl-wishbone-tb_vhdl_tbTop.vhd"
         description="compile all"/>

   <target name="ghdl-wishbone-elaborate" description="elaborate">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work">
         <arg value="-m"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="tbTop"/>
      </exec>
   </target>

   <target name="ghdl-wishbone-simulate" description="run simulation">
      <delete dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <mkdir dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <echo file="simulation/ghdl-wishbone/work/simulation.started" append="false">STARTED</echo>
      <exec executable="simulation/ghdl-wishbone/work/tbTop" dir="simulation/ghdl-wishbone/work">
         <arg value="--stop-time=100ms"/>
         <arg value="-gstimulus_path=${basedir}/tb/simstm/"/>
      </exec>
      <echo file="simulation/ghdl-wishbone/work/simulation.ended" append="false">ENDED</echo>
   </target>

   <target name="ghdl-wishbone-simulate-gui" description="simulate and write trace.vcd">
      <delete dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <mkdir dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <echo file="simulation/ghdl-wishbone/work/simulation.started" append="false">STARTED</echo>
      <exec executable="simulation/ghdl-wishbone/work/tbTop" dir="simulation/ghdl-wishbone/work">
         <arg value="--stop-time=100ms"/>
         <arg value="-gstimulus_path=${basedir}/tb/simstm/"/>
         <arg value="--vcd=trace.vcd"/>
      </exec>
      <exec executable="${gtkwave-executable}" dir="simulation/ghdl-wishbone/work">
         <arg value="trace.vcd"/>
         <arg value="gtk-waves.gtkw"/>
      </exec>
      <echo file="simulation/ghdl-wishbone/work/simulation.ended" append="false">ENDED</echo>
   </target>

   <target name="ghdl-wishbone-simulate-suites" description="simulate all suites parallel">
      <delete dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <mkdir dir="simulation/ghdl-wishbone/../SimulationResults"/>
      <echo file="simulation/ghdl-wishbone/../SimulationResults/testSuitesSimulation.start" append="false">STARTED</echo>
      <parallel threadCount="8">
         <exec executable="simulation/ghdl-wishbone/work/tbTop" dir="simulation/ghdl-wishbone/work">
            <redirector output="simulation/ghdl-wishbone/../SimulationResults/testSuiteAbnormal.out" error="simulation/ghdl-wishbone/../SimulationResults/testSuiteAbnormal.err" alwayslog="true"/>
            <arg value="--stop-time=100ms"/>
            <arg value="-gstimulus_path=${basedir}/tb/simstm/"/>
            <arg value="-gstimulus_file=testMainSuiteAbnormal.stm"/>
            <arg value="-gstimulus_main_entry_label=$testMainSuiteAbnormal"/>
            <arg value="-gtutorial_flavour=0"/>
            <arg value="-gtutorial_bustype=0"/>
         </exec>
         <exec executable="simulation/ghdl-wishbone/work/tbTop" dir="simulation/ghdl-wishbone/work">
            <redirector output="simulation/ghdl-wishbone/../SimulationResults/testSuiteRegular.out" error="simulation/ghdl-wishbone/../SimulationResults/testSuiteRegular.err" alwayslog="true"/>
            <arg value="--stop-time=100ms"/>
            <arg value="-gstimulus_path=${basedir}/tb/simstm/"/>
            <arg value="-gstimulus_file=testMainSuiteRegular.stm"/>
            <arg value="-gstimulus_main_entry_label=$testMainSuiteRegular"/>
            <arg value="-gtutorial_flavour=0"/>
            <arg value="-gtutorial_bustype=0"/>
         </exec>
      </parallel>
      <echo file="simulation/ghdl-wishbone/../SimulationResults/testSuitesSimulation.end" append="false">ENDED</echo>
      <exec executable="${python-executable}">
         <arg value="submodules/collect_fpga_build_results/collect_fpga_build_results/collect-simulation-results.py"/>
         <arg value="--infile"/>
         <arg value="setup.py"/>
         <arg value="--inoutdir_simulation_results_dir_path"/>
         <arg value="simulation/SimulationResults"/>
      </exec>
      <available file="simulation/SimulationResults/testSuitesSimulation.xml" property="testSuitesSimulation.xml.present"/>
      <antcall target="ghdl-wishbone-do-remove-junit-artifacts"/>
      <antcall target="ghdl-wishbone-complain-about-junit-artifacts"/>
   </target>

   <target name="ghdl-wishbone-do-remove-junit-artifacts" if="testSuitesSimulation.xml.present">
      <delete failonerror="false" includeemptydirs="true">
         <fileset dir="simulation/SimulationResults">
            <include name="**/*"/>
            <exclude name="**/testSuitesSimulation.xml"/>
         </fileset>
      </delete>
   </target>

   <target name="ghdl-wishbone-complain-about-junit-artifacts" unless="testSuitesSimulation.xml.present">
      <echo message="testSuitesSimulation.xml couldn't be build from artifacts, keeping artifacts"/>
   </target>

   <target name="ghdl-wishbone-init-skip-properties">
      <mkdir dir="simulation/ghdl-wishbone/work/TimeStamps"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_bus_wishbone_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_wishbone_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_bus_wishbone_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_bus_axi4lite_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_axi4lite_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_bus_axi4lite_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_bus_avalon_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_avalon_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_bus_avalon_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/simstm_src_to_customize/tb_bus_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd" property="ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/vhdl-eccelerators-basic-package/src/eccelerators_basic.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd" property="ghdl-wishbone-submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcUserPackage.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src/vhdl/PulseGeneratorPlainUserLogic.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainUserLogic.vhd" property="ghdl-wishbone-src_vhdl_PulseGeneratorPlainUserLogic.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcWishbonePackage.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcWishbone.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src/vhdl/PulseGeneratorPlainWishboneHxs.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainWishboneHxs.vhd" property="ghdl-wishbone-src_vhdl_PulseGeneratorPlainWishboneHxs.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/tbDutWishbone.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutWishbone.vhd" property="ghdl-wishbone-tb_vhdl_tbDutWishbone.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAxi4LitePackage.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAxi4Lite.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src/vhdl/PulseGeneratorPlainAxi4LiteHxs.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd" property="ghdl-wishbone-src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/tbDutAxi4Lite.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutAxi4Lite.vhd" property="ghdl-wishbone-tb_vhdl_tbDutAxi4Lite.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAvalonPackage.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAvalon.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd" property="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/src/vhdl/PulseGeneratorPlainAvalonHxs.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainAvalonHxs.vhd" property="ghdl-wishbone-src_vhdl_PulseGeneratorPlainAvalonHxs.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/tbDutAvalon.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutAvalon.vhd" property="ghdl-wishbone-tb_vhdl_tbDutAvalon.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/simstm_src_to_customize/tb_signals_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd" property="ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_base_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_base_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_base_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_base_pkg_body.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_base_pkg_body.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_base_pkg_body.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_instructions_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_instructions_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_instructions_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_interpreter_pkg.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_interpreter_pkg.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_interpreter_pkg_body.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_interpreter_pkg_body.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg_body.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/submodules/simstm/src/tb_simstm.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_simstm.vhd" property="ghdl-wishbone-submodules_simstm_src_tb_simstm.vhd.skip" value="true"/>
      <uptodate srcfile="${basedir}/tb/vhdl/tbTop.vhd" targetfile="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbTop.vhd" property="ghdl-wishbone-tb_vhdl_tbTop.vhd.skip" value="true"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_wishbone_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_bus_wishbone_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_bus_wishbone_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_wishbone_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_axi4lite_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_bus_axi4lite_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_bus_axi4lite_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_axi4lite_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_bus_avalon_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_bus_avalon_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_bus_avalon_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_bus_avalon_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/simstm_src_to_customize/tb_bus_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_simstm_src_to_customize_tb_bus_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/submodules/vhdl-eccelerators-basic-package/src/eccelerators_basic.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_vhdl-eccelerators-basic-package_src_eccelerators_basic.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcUserPackage.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcUserPackage.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainUserLogic.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src_vhdl_PulseGeneratorPlainUserLogic.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src/vhdl/PulseGeneratorPlainUserLogic.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainUserLogic.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcWishbonePackage.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcWishbonePackage.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcWishbone.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcWishbone.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainWishboneHxs.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src_vhdl_PulseGeneratorPlainWishboneHxs.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src/vhdl/PulseGeneratorPlainWishboneHxs.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainWishboneHxs.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_tbDutWishbone.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_tbDutWishbone.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/tbDutWishbone.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutWishbone.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAxi4LitePackage.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAxi4LitePackage.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAxi4Lite.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAxi4Lite.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src/vhdl/PulseGeneratorPlainAxi4LiteHxs.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainAxi4LiteHxs.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_tbDutAxi4Lite.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_tbDutAxi4Lite.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/tbDutAxi4Lite.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutAxi4Lite.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAvalonPackage.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAvalonPackage.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src-gen/vhdl/PulseGeneratorPlainIfcAvalon.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src-gen_vhdl_PulseGeneratorPlainIfcAvalon.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-src_vhdl_PulseGeneratorPlainAvalonHxs.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-src_vhdl_PulseGeneratorPlainAvalonHxs.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="${basedir}/src/vhdl/PulseGeneratorPlainAvalonHxs.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/src_vhdl_PulseGeneratorPlainAvalonHxs.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_tbDutAvalon.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_tbDutAvalon.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/tbDutAvalon.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbDutAvalon.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/simstm_src_to_customize/tb_signals_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_simstm_src_to_customize_tb_signals_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_base_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_base_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_base_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_base_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_base_pkg_body.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_base_pkg_body.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_base_pkg_body.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_base_pkg_body.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_instructions_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_instructions_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_instructions_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_instructions_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_interpreter_pkg.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_interpreter_pkg.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg_body.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_interpreter_pkg_body.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_interpreter_pkg_body.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_interpreter_pkg_body.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-submodules_simstm_src_tb_simstm.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-submodules_simstm_src_tb_simstm.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/submodules/simstm/src/tb_simstm.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/submodules_simstm_src_tb_simstm.vhd"/>
   </target>

   <target name="-do_compile_ghdl-wishbone-tb_vhdl_tbTop.vhd" depends="ghdl-wishbone-init-skip-properties" unless="ghdl-wishbone-tb_vhdl_tbTop.vhd.skip">
      <exec executable="${ghdl-executable}" dir="simulation/ghdl-wishbone/work" failonerror="true">
         <arg value="-a"/>
         <arg value="-v"/>
         <arg value="--std=08"/>
         <arg value="-frelaxed"/>
         <arg value="${basedir}/tb/vhdl/tbTop.vhd"/>
      </exec>
      <touch file="${basedir}/simulation/ghdl-wishbone/work/TimeStamps/tb_vhdl_tbTop.vhd"/>
   </target>
</project>
