#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 16 16:14:08 2022
# Process ID: 9088
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13092 C:\Users\smn90\Desktop\Ultrasonic\Vivado Project\UltraSonic_design\UltraSonic_design.xpr
# Log file: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/vivado.log
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 818.598 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.555 ; gain = 1102.957
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2880.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2880.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3034.926 ; gain = 1090.500
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 16:17:11 2022...
