
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e51fd000 	ldr	sp, [pc, #-0]	; 80100008 <_start+0x8>
80100004:	fa000008 	blx	8010002c <main>
80100008:	80100000 	andshi	r0, r0, r0

8010000c <delay>:
8010000c:	b480      	push	{r7}
8010000e:	b083      	sub	sp, #12
80100010:	af00      	add	r7, sp, #0
80100012:	6078      	str	r0, [r7, #4]
80100014:	bf00      	nop
80100016:	687b      	ldr	r3, [r7, #4]
80100018:	1e5a      	subs	r2, r3, #1
8010001a:	607a      	str	r2, [r7, #4]
8010001c:	2b00      	cmp	r3, #0
8010001e:	d1fa      	bne.n	80100016 <delay+0xa>
80100020:	bf00      	nop
80100022:	370c      	adds	r7, #12
80100024:	46bd      	mov	sp, r7
80100026:	f85d 7b04 	ldr.w	r7, [sp], #4
8010002a:	4770      	bx	lr

8010002c <main>:
8010002c:	b580      	push	{r7, lr}
8010002e:	b082      	sub	sp, #8
80100030:	af00      	add	r7, sp, #0
80100032:	2314      	movs	r3, #20
80100034:	f2c0 2329 	movt	r3, #553	; 0x229
80100038:	607b      	str	r3, [r7, #4]
8010003a:	687b      	ldr	r3, [r7, #4]
8010003c:	681b      	ldr	r3, [r3, #0]
8010003e:	f043 0205 	orr.w	r2, r3, #5
80100042:	687b      	ldr	r3, [r7, #4]
80100044:	601a      	str	r2, [r3, #0]
80100046:	f24c 0304 	movw	r3, #49156	; 0xc004
8010004a:	f2c0 230a 	movt	r3, #522	; 0x20a
8010004e:	607b      	str	r3, [r7, #4]
80100050:	687b      	ldr	r3, [r7, #4]
80100052:	681b      	ldr	r3, [r3, #0]
80100054:	f043 0208 	orr.w	r2, r3, #8
80100058:	687b      	ldr	r3, [r7, #4]
8010005a:	601a      	str	r2, [r3, #0]
8010005c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
80100060:	f2c0 230a 	movt	r3, #522	; 0x20a
80100064:	607b      	str	r3, [r7, #4]
80100066:	687b      	ldr	r3, [r7, #4]
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	f043 0208 	orr.w	r2, r3, #8
8010006e:	687b      	ldr	r3, [r7, #4]
80100070:	601a      	str	r2, [r3, #0]
80100072:	f244 2040 	movw	r0, #16960	; 0x4240
80100076:	f2c0 000f 	movt	r0, #15
8010007a:	f7ff ffc7 	bl	8010000c <delay>
8010007e:	687b      	ldr	r3, [r7, #4]
80100080:	681b      	ldr	r3, [r3, #0]
80100082:	f023 0208 	bic.w	r2, r3, #8
80100086:	687b      	ldr	r3, [r7, #4]
80100088:	601a      	str	r2, [r3, #0]
8010008a:	f244 2040 	movw	r0, #16960	; 0x4240
8010008e:	f2c0 000f 	movt	r0, #15
80100092:	f7ff ffbb 	bl	8010000c <delay>
80100096:	e7e6      	b.n	80100066 <main+0x3a>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000033 	andeq	r0, r0, r3, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	17801000 	strne	r1, [r0, r0]
  30:	02022d2f 	andeq	r2, r2, #3008	; 0xbc0
  34:	58010100 	stmdapl	r1, {r8}
  38:	02000000 	andeq	r0, r0, #0
  3c:	00001d00 	andeq	r1, r0, r0, lsl #26
  40:	fb010200 	blx	4084a <_start-0x800bf7b6>
  44:	01000d0e 	tsteq	r0, lr, lsl #26
  48:	00010101 	andeq	r0, r1, r1, lsl #2
  4c:	00010000 	andeq	r0, r1, r0
  50:	6d000100 	stfvss	f0, [r0, #-0]
  54:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	10000c02 	andne	r0, r0, r2, lsl #24
  64:	004b1480 	subeq	r1, fp, r0, lsl #9
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	69590620 	ldmdbvs	r9, {r5, r9, sl}^
  70:	59694b41 	stmdbpl	r9!, {r0, r6, r8, r9, fp, lr}^
  74:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
  78:	02005c01 	andeq	r5, r0, #256	; 0x100
  7c:	00670104 	rsbeq	r0, r7, r4, lsl #2
  80:	68010402 	stmdavs	r1, {r1, sl}
  84:	01040200 	mrseq	r0, R12_usr
  88:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
  8c:	01026201 	tsteq	r2, r1, lsl #4
  90:	Address 0x00000090 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000053 	andeq	r0, r0, r3, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010000c 	andshi	r0, r0, ip
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	675c3a44 	ldrbvs	r3, [ip, -r4, asr #20]
  24:	315c7469 	cmpcc	ip, r9, ror #8
  28:	73613030 	cmnvc	r1, #48	; 0x30
  2c:	6d695f6b 	stclvs	15, cr5, [r9, #-428]!	; 0xfffffe54
  30:	6c753678 	ldclvs	6, cr3, [r5], #-480	; 0xfffffe20
  34:	636d5c6c 	cmnvs	sp, #108, 24	; 0x6c00
  38:	706d5f75 	rsbvc	r5, sp, r5, ror pc
  3c:	31305c75 	teqcc	r0, r5, ror ip
  40:	64656c5f 	strbtvs	r6, [r5], #-3167	; 0xfffff3a1
  44:	4700635f 	smlsdmi	r0, pc, r3, r6	; <UNPREDICTABLE>
  48:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  4c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  50:	302e3732 	eorcc	r3, lr, r2, lsr r7
  54:	86800100 	strhi	r0, [r0], r0, lsl #2
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00001400 	andeq	r1, r0, r0, lsl #8
  60:	4b010400 	blmi	41068 <_start-0x800bef98>
  64:	0c000000 	stceq	0, cr0, [r0], {-0}
  68:	00000012 	andeq	r0, r0, r2, lsl r0
  6c:	00000019 	andeq	r0, r0, r9, lsl r0
  70:	8010000c 	andshi	r0, r0, ip
  74:	0000008c 	andeq	r0, r0, ip, lsl #1
  78:	00000037 	andeq	r0, r0, r7, lsr r0
  7c:	00004602 	andeq	r4, r0, r2, lsl #12
  80:	4d070100 	stfmis	f0, [r7, #-0]
  84:	2c000000 	stccs	0, cr0, [r0], {-0}
  88:	6c801000 	stcvs	0, cr1, [r0], {0}
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	00004d9c 	muleq	r0, ip, sp
  94:	000d0300 	andeq	r0, sp, r0, lsl #6
  98:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
  9c:	00000059 	andeq	r0, r0, r9, asr r0
  a0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  a4:	69050404 	stmdbvs	r5, {r2, sl}
  a8:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
  ac:	0000004d 	andeq	r0, r0, sp, asr #32
  b0:	00660406 	rsbeq	r0, r6, r6, lsl #8
  b4:	04070000 	streq	r0, [r7], #-0
  b8:	00000007 	andeq	r0, r0, r7
  bc:	005f0500 	subseq	r0, pc, r0, lsl #10
  c0:	40080000 	andmi	r0, r8, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	10000c02 	andne	r0, r0, r2, lsl #24
  cc:	00002080 	andeq	r2, r0, r0, lsl #1
  d0:	099c0100 	ldmibeq	ip, {r8}
  d4:	02010064 	andeq	r0, r1, #100	; 0x64
  d8:	00000054 	andeq	r0, r0, r4, asr r0
  dc:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_start-0x7f27c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194296 			; <UNDEFINED> instruction: 0x01194296
  40:	03000013 	movweq	r0, #19
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	24040000 	strcs	r0, [r4], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	00350500 	eorseq	r0, r5, r0, lsl #10
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	0b000f06 	bleq	3c84 <_start-0x800fc37c>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00240700 	eoreq	r0, r4, r0, lsl #14
  70:	0b3e0b0b 	bleq	f82ca4 <_start-0x7f17d35c>
  74:	00000e03 	andeq	r0, r0, r3, lsl #28
  78:	3f012e08 	svccc	0x00012e08
  7c:	3a0e0319 	bcc	380ce8 <_start-0x7fd7f318>
  80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	00001942 	andeq	r1, r0, r2, asr #18
  90:	03000509 	movweq	r0, #1289	; 0x509
  94:	3b0b3a08 	blcc	2ce8bc <_start-0x7fe31744>
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000000c 	andeq	r0, r0, ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00570002 	subseq	r0, r7, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010000c 	andshi	r0, r0, ip
  34:	0000008c 	andeq	r0, r0, ip, lsl #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	65527000 	ldrbvs	r7, [r2, #-0]
  10:	616d0067 	cmnvs	sp, r7, rrx
  14:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  18:	5c3a4400 	cfldrspl	mvf4, [sl], #-0
  1c:	5c746967 			; <UNDEFINED> instruction: 0x5c746967
  20:	61303031 	teqvs	r0, r1, lsr r0
  24:	695f6b73 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
  28:	7536786d 	ldrvc	r7, [r6, #-2157]!	; 0xfffff793
  2c:	6d5c6c6c 	ldclvs	12, cr6, [ip, #-432]	; 0xfffffe50
  30:	6d5f7563 	cfldr64vs	mvdx7, [pc, #-396]	; fffffeac <__bss_end+0x7feffe14>
  34:	305c7570 	subscc	r7, ip, r0, ror r5
  38:	656c5f31 	strbvs	r5, [ip, #-3889]!	; 0xfffff0cf
  3c:	00635f64 	rsbeq	r5, r3, r4, ror #30
  40:	616c6564 	cmnvs	ip, r4, ror #10
  44:	616d0079 	smcvs	53257	; 0xd009
  48:	47006e69 	strmi	r6, [r0, -r9, ror #28]
  4c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  50:	36203131 			; <UNDEFINED> instruction: 0x36203131
  54:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  58:	31303220 	teqcc	r0, r0, lsr #4
  5c:	31303136 	teqcc	r0, r6, lsr r1
  60:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  64:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  68:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  6c:	612d3776 			; <UNDEFINED> instruction: 0x612d3776
  70:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  74:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  7c:	612d7865 			; <UNDEFINED> instruction: 0x612d7865
  80:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
  84:	616f6c66 	cmnvs	pc, r6, ror #24
  88:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  8c:	61683d69 	cmnvs	r8, r9, ror #26
  90:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  94:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  98:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  9c:	642d3376 	strtvs	r3, [sp], #-886	; 0xfffffc8a
  a0:	2d203631 	stccs	6, cr3, [r0, #-196]!	; 0xffffff3c
  a4:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  a8:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  ac:	736c746d 	cmnvc	ip, #1828716544	; 0x6d000000
  b0:	6169642d 	cmnvs	r9, sp, lsr #8
  b4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
  b8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  bc:	00672d20 	rsbeq	r2, r7, r0, lsr #26

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	8010000c 	andshi	r0, r0, ip
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  34:	00000000 	andeq	r0, r0, r0
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	8010002c 	andshi	r0, r0, ip, lsr #32
  44:	0000006c 	andeq	r0, r0, ip, rrx
  48:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  4c:	41018e02 	tstmi	r1, r2, lsl #28
  50:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  54:	00000007 	andeq	r0, r0, r7
