[{"DBLP title": "Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins.", "DBLP authors": ["David E. Shaw"], "year": 2008, "MAG papers": [{"PaperId": 2096035200, "PaperTitle": "architectures and algorithms for millisecond scale molecular dynamics simulations of proteins", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"d e shaw research": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal instruction fetch streaming.", "DBLP authors": ["Michael Ferdman", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2008, "MAG papers": [{"PaperId": 2120974992, "PaperTitle": "temporal instruction fetch streaming", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 95, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of michigan": 1.0, "carnegie mellon university": 2.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "A distributed processor state management architecture for large-window processors.", "DBLP authors": ["Isidro Gonzalez", "Marco Galluzzi", "Alexander V. Veidenbaum", "Marco Antonio Ram\u00edrez", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 2146655423, "PaperTitle": "a distributed processor state management architecture for large window processors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of catalonia": 3.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Strategies for mapping dataflow blocks to distributed hardware.", "DBLP authors": ["Behnam Robatmili", "Katherine E. Coons", "Doug Burger", "Kathryn S. McKinley"], "year": 2008, "MAG papers": [{"PaperId": 2156403869, "PaperTitle": "strategies for mapping dataflow blocks to distributed hardware", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of texas at austin": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence.", "DBLP authors": ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "year": 2008, "MAG papers": [{"PaperId": 2146330566, "PaperTitle": "virtual tree coherence leveraging regions and in network multicast trees for scalable cache coherence", "Year": 2008, "CitationCount": 86, "EstimatedCitation": 109, "Affiliations": {"university of wisconsin madison": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Token tenure: PATCHing token counting using directory-based cache coherence.", "DBLP authors": ["Arun Raghavan", "Colin Blundell", "Milo M. K. Martin"], "year": 2008, "MAG papers": [{"PaperId": 2134022882, "PaperTitle": "token tenure patching token counting using directory based cache coherence", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 61, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2008, "MAG papers": [{"PaperId": 2149003795, "PaperTitle": "hybrid analytical modeling of pending cache hits data prefetching and mshrs", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Implementing high availability memory with a duplication cache.", "DBLP authors": ["Nidhi Aggarwal", "James E. Smith", "Kewal K. Saluja", "Norman P. Jouppi", "Parthasarathy Ranganathan"], "year": 2008, "MAG papers": [{"PaperId": 2121563828, "PaperTitle": "implementing high availability memory with a duplication cache", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of wisconsin madison": 3.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "A novel cache architecture with enhanced performance and security.", "DBLP authors": ["Zhenghong Wang", "Ruby B. Lee"], "year": 2008, "MAG papers": [{"PaperId": 2106728965, "PaperTitle": "a novel cache architecture with enhanced performance and security", "Year": 2008, "CitationCount": 235, "EstimatedCitation": 306, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags.", "DBLP authors": ["Mohit Tiwari", "Banit Agrawal", "Shashidhar Mysore", "Jonathan Valamehr", "Timothy Sherwood"], "year": 2008, "MAG papers": [{"PaperId": 2167617421, "PaperTitle": "a small cache of large ranges hardware methods for efficiently searching storing and updating big dataflow tags", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california santa barbara": 5.0}}], "source": "ES"}, {"DBLP title": "SHARK: Architectural support for autonomic protection against stealth by rootkit exploits.", "DBLP authors": ["Vikas R. Vasisht", "Hsien-Hsin S. Lee"], "year": 2008, "MAG papers": [{"PaperId": 2155316442, "PaperTitle": "shark architectural support for autonomic protection against stealth by rootkit exploits", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"georgia institute of technology": 2.0}}, {"PaperId": 3151341281, "PaperTitle": "shark architectural support for autonomic protection against stealth by rootkit exploits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Testudo: Heavyweight security analysis via statistical sampling.", "DBLP authors": ["Joseph L. Greathouse", "Ilya Wagner", "David A. Ramos", "Gautam Bhatnagar", "Todd M. Austin", "Valeria Bertacco", "Seth Pettie"], "year": 2008, "MAG papers": [{"PaperId": 2110792065, "PaperTitle": "testudo heavyweight security analysis via statistical sampling", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "Facelift: Hiding and slowing down aging in multicores.", "DBLP authors": ["Abhishek Tiwari", "Josep Torrellas"], "year": 2008, "MAG papers": [{"PaperId": 2104114347, "PaperTitle": "facelift hiding and slowing down aging in multicores", "Year": 2008, "CitationCount": 221, "EstimatedCitation": 289, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "The StageNet fabric for constructing resilient multicore systems.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason A. Blome", "Scott A. Mahlke"], "year": 2008, "MAG papers": [{"PaperId": 2114626867, "PaperTitle": "the stagenet fabric for constructing resilient multicore systems", "Year": 2008, "CitationCount": 75, "EstimatedCitation": 104, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "From SODA to scotch: The evolution of a wireless baseband processor.", "DBLP authors": ["Mark Woh", "Yuan Lin", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Richard Bruce", "Danny Kershaw", "Alastair Reid", "Mladen Wilder", "Kriszti\u00e1n Flautner"], "year": 2008, "MAG papers": [{"PaperId": 2131783928, "PaperTitle": "from soda to scotch the evolution of a wireless baseband processor", "Year": 2008, "CitationCount": 91, "EstimatedCitation": 127, "Affiliations": {"university of michigan": 5.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Tradeoffs in designing accelerator architectures for visual computing.", "DBLP authors": ["Aqeel Mahesri", "Daniel R. Johnson", "Neal Clayton Crago", "Sanjay J. Patel"], "year": 2008, "MAG papers": [{"PaperId": 2099135670, "PaperTitle": "tradeoffs in designing accelerator architectures for visual computing", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 57, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Toward a multicore architecture for real-time ray-tracing.", "DBLP authors": ["Venkatraman Govindaraju", "Peter Djeu", "Karthikeyan Sankaralingam", "Mary K. Vernon", "William R. Mark"], "year": 2008, "MAG papers": [{"PaperId": 2157300467, "PaperTitle": "toward a multicore architecture for real time ray tracing", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 68, "Affiliations": {"university of wisconsin madison": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Power to the people: Leveraging human physiological traits to control microprocessor frequency.", "DBLP authors": ["Alex Shye", "Yan Pan", "Benjamin Scholbrock", "J. Scott Miller", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"], "year": 2008, "MAG papers": [{"PaperId": 2128052959, "PaperTitle": "power to the people leveraging human physiological traits to control microprocessor frequency", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 74, "Affiliations": {"northwestern university": 7.0}}, {"PaperId": 3150228538, "PaperTitle": "power to the people leveraging human physiological traits to control microprocessor frequency", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Prefetch-Aware DRAM Controllers.", "DBLP authors": ["Chang Joo Lee", "Onur Mutlu", "Veynu Narasiman", "Yale N. Patt"], "year": 2008, "MAG papers": [{"PaperId": 2165284728, "PaperTitle": "prefetch aware dram controllers", "Year": 2008, "CitationCount": 156, "EstimatedCitation": 235, "Affiliations": {"university of texas at austin": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Mini-rank: Adaptive DRAM architecture for improving memory power efficiency.", "DBLP authors": ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Eugene Gorbatov", "Howard David", "Zhichun Zhu"], "year": 2008, "MAG papers": [{"PaperId": 2129513794, "PaperTitle": "mini rank adaptive dram architecture for improving memory power efficiency", "Year": 2008, "CitationCount": 215, "EstimatedCitation": 306, "Affiliations": {"intel": 2.0, "university of illinois at chicago": 2.0, "iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency.", "DBLP authors": ["Haiming Liu", "Michael Ferdman", "Jaehyuk Huh", "Doug Burger"], "year": 2008, "MAG papers": [{"PaperId": 2122108187, "PaperTitle": "cache bursts a new approach for eliminating dead blocks and increasing cache efficiency", "Year": 2008, "CitationCount": 161, "EstimatedCitation": 238, "Affiliations": {"microsoft": 1.0, "advanced micro devices": 1.0, "university of texas at austin": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Notary: Hardware techniques to enhance signatures.", "DBLP authors": ["Luke Yen", "Stark C. Draper", "Mark D. Hill"], "year": 2008, "MAG papers": [{"PaperId": 2157363595, "PaperTitle": "notary hardware techniques to enhance signatures", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 76, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Dependence-aware transactional memory for increased concurrency.", "DBLP authors": ["Hany E. Ramadan", "Christopher J. Rossbach", "Emmett Witchel"], "year": 2008, "MAG papers": [{"PaperId": 3147996988, "PaperTitle": "dependence aware transactional memory for increased concurrency", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 80, "Affiliations": {}}, {"PaperId": 2118329536, "PaperTitle": "dependence aware transactional memory for increased concurrency", "Year": 2008, "CitationCount": 94, "EstimatedCitation": 138, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer.", "DBLP authors": ["Livio Soares", "David K. Tam", "Michael Stumm"], "year": 2008, "MAG papers": [{"PaperId": 2145035826, "PaperTitle": "reducing the harmful effects of last level cache polluters with an os level software only pollute buffer", "Year": 2008, "CitationCount": 110, "EstimatedCitation": 158, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "CPR: Composable performance regression for scalable multiprocessor models.", "DBLP authors": ["Benjamin C. Lee", "Jamison D. Collins", "Hong Wang", "David M. Brooks"], "year": 2008, "MAG papers": [{"PaperId": 2107773544, "PaperTitle": "cpr composable performance regression for scalable multiprocessor models", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 106, "Affiliations": {"harvard university": 1.0, "microsoft": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Online design bug detection: RTL analysis, flexible mechanisms, and evaluation.", "DBLP authors": ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin"], "year": 2008, "MAG papers": [{"PaperId": 2130433275, "PaperTitle": "online design bug detection rtl analysis flexible mechanisms and evaluation", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 83, "Affiliations": {"carnegie mellon university": 1.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Verification of chip multiprocessor memory systems using a relaxed scoreboard.", "DBLP authors": ["Ofer Shacham", "Megan Wachs", "Alex Solomatnikov", "Amin Firoozshahian", "Stephen Richardson", "Mark Horowitz"], "year": 2008, "MAG papers": [{"PaperId": 2141618784, "PaperTitle": "verification of chip multiprocessor memory systems using a relaxed scoreboard", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "A performance-correctness explicitly-decoupled architecture.", "DBLP authors": ["Alok Garg", "Michael C. Huang"], "year": 2008, "MAG papers": [{"PaperId": 2157274115, "PaperTitle": "a performance correctness explicitly decoupled architecture", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach.", "DBLP authors": ["Ramazan Bitirgen", "Engin Ipek", "Jos\u00e9 F. Mart\u00ednez"], "year": 2008, "MAG papers": [{"PaperId": 2157189715, "PaperTitle": "coordinated management of multiple interacting resources in chip multiprocessors a machine learning approach", "Year": 2008, "CitationCount": 235, "EstimatedCitation": 339, "Affiliations": {"cornell university": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Copy or Discard execution model for speculative parallelization on multicores.", "DBLP authors": ["Chen Tian", "Min Feng", "Vijay Nagarajan", "Rajiv Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2116170858, "PaperTitle": "copy or discard execution model for speculative parallelization on multicores", "Year": 2008, "CitationCount": 130, "EstimatedCitation": 173, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Token flow control.", "DBLP authors": ["Amit Kumar", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2008, "MAG papers": [{"PaperId": 3142226320, "PaperTitle": "token flow control", "Year": 2008, "CitationCount": 82, "EstimatedCitation": 123, "Affiliations": {}}, {"PaperId": 2128514319, "PaperTitle": "token flow control", "Year": 2008, "CitationCount": 95, "EstimatedCitation": 158, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive data compression for high-performance low-power on-chip networks.", "DBLP authors": ["Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2008, "MAG papers": [{"PaperId": 2155637174, "PaperTitle": "adaptive data compression for high performance low power on chip networks", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 63, "Affiliations": {"texas a m university": 2.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient unicast and multicast support for CMPs.", "DBLP authors": ["Samuel Rodrigo", "Jose Flich", "Jos\u00e9 Duato", "Mark Hummel"], "year": 2008, "MAG papers": [{"PaperId": 2104151023, "PaperTitle": "efficient unicast and multicast support for cmps", "Year": 2008, "CitationCount": 90, "EstimatedCitation": 121, "Affiliations": {"polytechnic university of valencia": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Power reduction of CMP communication networks via RF-interconnects.", "DBLP authors": ["M.-C. Frank Chang", "Jason Cong", "Adam Kaplan", "Chunyue Liu", "Mishali Naik", "Jagannath Premkumar", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "year": 2008, "MAG papers": [{"PaperId": 2157569907, "PaperTitle": "power reduction of cmp communication networks via rf interconnects", "Year": 2008, "CitationCount": 57, "EstimatedCitation": 88, "Affiliations": {"university of california los angeles": 9.0}}], "source": "ES"}, {"DBLP title": "Evaluating the effects of cache redundancy on profit.", "DBLP authors": ["Abhishek Das", "Berkin \u00d6zisikyilmaz", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2146280492, "PaperTitle": "evaluating the effects of cache redundancy on profit", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"northwestern university": 5.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "NBTI tolerant microarchitecture design in the presence of process variation.", "DBLP authors": ["Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2008, "MAG papers": [{"PaperId": 2106119416, "PaperTitle": "nbti tolerant microarchitecture design in the presence of process variation", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 60, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Shapeshifter: Dynamically changing pipeline width and speed to address process variations.", "DBLP authors": ["Eric Chun", "Zeshan Chishti", "T. N. Vijaykumar"], "year": 2008, "MAG papers": [{"PaperId": 2150401140, "PaperTitle": "shapeshifter dynamically changing pipeline width and speed to address process variations", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"intel": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "EVAL: Utilizing processors with variation-induced timing errors.", "DBLP authors": ["Smruti R. Sarangi", "Brian Greskamp", "Abhishek Tiwari", "Josep Torrellas"], "year": 2008, "MAG papers": [{"PaperId": 2100995829, "PaperTitle": "eval utilizing processors with variation induced timing errors", "Year": 2008, "CitationCount": 84, "EstimatedCitation": 116, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2008, "MAG papers": [{"PaperId": 2136233929, "PaperTitle": "microarchitecture soft error vulnerability characterization and mitigation under 3d integration technology", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power, high-performance analog neural branch prediction.", "DBLP authors": ["Ren\u00e9e St. Amant", "Daniel A. Jim\u00e9nez", "Doug Burger"], "year": 2008, "MAG papers": [{"PaperId": 2167074630, "PaperTitle": "low power high performance analog neural branch prediction", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"university of texas at austin": 1.0, "microsoft": 1.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable energy efficient near threshold cache architectures.", "DBLP authors": ["Ronald G. Dreslinski", "Gregory K. Chen", "Trevor N. Mudge", "David T. Blaauw", "Dennis Sylvester", "Kriszti\u00e1n Flautner"], "year": 2008, "MAG papers": [{"PaperId": 2145191373, "PaperTitle": "reconfigurable energy efficient near threshold cache architectures", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 74, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}]