// Seed: 671343763
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  assign id_1 = 1 ^ 1 ? 1 : id_1 ? 1 : 1;
endmodule
