HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||exemploISP.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CL169||@W:Pruning unused register ring_counter[1:0]. Make sure that there are no unused intermediate registers.||exemploISP.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/69||led_blink.v(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||exemploISP.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/82||OSC_C1_OSC_C1_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||exemploISP.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/83||OSC_C1_OSC_C1_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||exemploISP.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/84||OSC_C1_OSC_C1_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||exemploISP.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/85||OSC_C1_OSC_C1_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||exemploISP.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/86||OSC_C1_OSC_C1_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||exemploISP.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/99||OSC_C1_OSC_C1_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/14
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/245||osc_c1_osc_c1_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/246||osc_c1_osc_c1_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/247||osc_c1_osc_c1_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/248||osc_c1_osc_c1_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/249||osc_c1_osc_c1_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist exemploISP ||exemploISP.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/256||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C1_OSC_C1_0_OSC|N_RCOSC_1MHZ_CLKOUT_inferred_clock which controls 21 sequential elements including led_blink_0.reg_counter[20:0]. This clock has no specified timing constraint which may adversely impact design performance. ||exemploISP.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/286||led_blink.v(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock led_blink|reg_counter_inferred_clock[20] which controls 2 sequential elements including led_blink_0.john_counter[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||exemploISP.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/287||led_blink.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/66
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||exemploISP.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/289||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/352||osc_c1_osc_c1_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/353||osc_c1_osc_c1_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/354||osc_c1_osc_c1_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/355||osc_c1_osc_c1_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C1_OSC_C1_0_OSC(verilog)) has its enable tied to GND.||exemploISP.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/356||osc_c1_osc_c1_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.v'/linenumber/15
Implementation;Synthesis||FP130||@N: Promoting Net led_blink_0.reg_counter[20] on CLKINT  I_45 ||exemploISP.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/392||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||exemploISP.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/420||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||exemploISP.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/421||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C1_OSC_C1_0_OSC|N_RCOSC_1MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C1_0.OSC_C1_0.N_RCOSC_1MHZ_CLKOUT.||exemploISP.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/431||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock led_blink|reg_counter_inferred_clock[20] with period 10.00ns. Please declare a user-defined clock on net led_blink_0.reg_counter_0[20].||exemploISP.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\exemploISP.srr'/linenumber/432||null;null
Implementation;Place and Route;RootName:exemploISP
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||exemploISP_layout_log.log;liberoaction://open_report/file/exemploISP_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||exemploISP_generateBitstream.log;liberoaction://open_report/file/exemploISP_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:exemploISP
