{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473646047948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473646047951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 21:07:27 2016 " "Processing started: Sun Sep 11 21:07:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473646047951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473646047951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adders -c Adders " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adders -c Adders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473646047951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473646048495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048812 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1473646048818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.sv 3 3 " "Found 3 design units, including 3 entities, in source file FullAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "FullAdder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048849 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAAdder " "Found entity 2: LAAdder" {  } { { "FullAdder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/FullAdder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048849 ""} { "Info" "ISGN_ENTITY_NAME" "3 Carry_Lookahead " "Found entity 3: Carry_Lookahead" {  } { { "FullAdder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/FullAdder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473646048849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048849 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "full_adder standard_modules.sv(11) " "Verilog HDL error at standard_modules.sv(11): module \"full_adder\" cannot be declared more than once" {  } { { "standard_modules.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/standard_modules.sv" 11 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1473646048854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "full_adder FullAdder.sv(1) " "HDL info at FullAdder.sv(1): see declaration for object \"full_adder\"" {  } { { "FullAdder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/FullAdder.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473646048855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file standard_modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048855 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "LAAdder adder_modules.sv(1) " "Verilog HDL error at adder_modules.sv(1): module \"LAAdder\" cannot be declared more than once" {  } { { "adder_modules.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/adder_modules.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1473646048860 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LAAdder FullAdder.sv(11) " "HDL info at FullAdder.sv(11): see declaration for object \"LAAdder\"" {  } { { "FullAdder.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/FullAdder.sv" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473646048860 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Carry_Lookahead adder_modules.sv(16) " "Ignored design unit \"Carry_Lookahead\" at adder_modules.sv(16) due to previous errors" {  } { { "adder_modules.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/adder_modules.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1473646048861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "C_S_Adder adder_modules.sv(46) " "Ignored design unit \"C_S_Adder\" at adder_modules.sv(46) due to previous errors" {  } { { "adder_modules.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/adder_modules.sv" 46 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1473646048861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "four_cs_adder adder_modules.sv(64) " "Ignored design unit \"four_cs_adder\" at adder_modules.sv(64) due to previous errors" {  } { { "adder_modules.sv" "" { Text "/home/atsmith3/ece385/ECE_385/Lab04/adders/adder_modules.sv" 64 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1473646048861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file adder_modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473646048861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473646049129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 11 21:07:29 2016 " "Processing ended: Sun Sep 11 21:07:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473646049129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473646049129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473646049129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473646049129 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473646049789 ""}
