Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:30:52 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.651        0.000                      0                31258        0.030        0.000                      0                31258        3.225        0.000                       0                 14027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.651        0.000                      0                31258        0.030        0.000                      0                31258        3.225        0.000                       0                 14027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.438ns (38.509%)  route 3.893ns (61.491%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.126     6.366    R0_0/D[29]
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[6][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[6][8][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y135        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[6][8][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 2.438ns (38.729%)  route 3.857ns (61.271%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.090     6.330    R0_0/D[29]
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[7][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[7][8][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[7][8][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.438ns (38.958%)  route 3.820ns (61.042%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.053     6.293    R0_0/D[29]
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[3][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.024     7.024    R0_0/clk
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[3][8][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y135        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[3][8][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.438ns (39.171%)  route 3.786ns (60.829%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.019     6.259    R0_0/D[29]
    SLICE_X35Y134        FDRE                                         r  R0_0/mem_reg[2][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X35Y134        FDRE                                         r  R0_0/mem_reg[2][8][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y134        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[2][8][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.438ns (39.266%)  route 3.771ns (60.734%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.004     6.244    R0_0/D[29]
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[0][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.024     7.024    R0_0/clk
    SLICE_X35Y135        FDRE                                         r  R0_0/mem_reg[0][8][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y135        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[0][8][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.438ns (39.266%)  route 3.771ns (60.734%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         1.004     6.244    R0_0/D[29]
    SLICE_X33Y135        FDRE                                         r  R0_0/mem_reg[4][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X33Y135        FDRE                                         r  R0_0/mem_reg[4][8][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y135        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[4][8][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][9][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 2.340ns (37.803%)  route 3.850ns (62.197%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.948 r  add14/mem_reg[11][11][31]_i_10/O[4]
                         net (fo=1, routed)           0.142     5.090    fsm/out[12]
    SLICE_X28Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     5.128 r  fsm/mem[11][11][28]_i_1/O
                         net (fo=144, routed)         1.097     6.225    R0_0/D[28]
    SLICE_X34Y135        FDRE                                         r  R0_0/mem_reg[4][9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y135        FDRE                                         r  R0_0/mem_reg[4][9][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][9][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][8][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.438ns (39.495%)  route 3.735ns (60.505%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         0.968     6.208    R0_0/D[29]
    SLICE_X33Y135        FDRE                                         r  R0_0/mem_reg[5][8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X33Y135        FDRE                                         r  R0_0/mem_reg[5][8][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[5][8][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[11][9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.438ns (39.507%)  route 3.733ns (60.493%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.984 r  add14/mem_reg[11][11][31]_i_10/O[5]
                         net (fo=1, routed)           0.156     5.140    fsm/out[13]
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.240 r  fsm/mem[11][11][29]_i_1/O
                         net (fo=144, routed)         0.966     6.206    R0_0/D[29]
    SLICE_X33Y124        FDRE                                         r  R0_0/mem_reg[11][9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.025     7.025    R0_0/clk
    SLICE_X33Y124        FDRE                                         r  R0_0/mem_reg[11][9][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y124        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[11][9][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 fsm22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][8][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.340ns (37.938%)  route 3.828ns (62.062%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.035     0.035    fsm22/clk
    SLICE_X30Y110        FDRE                                         r  fsm22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm22/out_reg[0]/Q
                         net (fo=20, routed)          0.339     0.471    fsm22/out_reg_n_0_[0]
    SLICE_X29Y111        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     0.618 f  fsm22/done_i_4__8/O
                         net (fo=4, routed)           0.241     0.859    fsm22/done_i_4__8_n_0
    SLICE_X30Y108        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.036 f  fsm22/out[0]_i_2__9/O
                         net (fo=8, routed)           0.058     1.094    fsm16/out_reg[0]_6
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.157 f  fsm16/out[1]_i_3__3/O
                         net (fo=4, routed)           0.262     1.419    R0_0/mem_reg[1][0][15]_0
    SLICE_X32Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.458 r  R0_0/mem[11][11][31]_i_9/O
                         net (fo=279, routed)         0.590     2.048    add11/mem_reg[11][11][7]_i_36
    SLICE_X32Y82         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.196 r  add11/mem[11][11][7]_i_67/O
                         net (fo=1, routed)           0.011     2.207    add11/mem[11][11][7]_i_67_n_0
    SLICE_X32Y82         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.452 r  add11/mem_reg[11][11][7]_i_53/O[5]
                         net (fo=2, routed)           0.170     2.622    add12/mem_reg[11][11][31]_i_48_0[5]
    SLICE_X31Y82         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.799 r  add12/mem[11][11][7]_i_47/O
                         net (fo=1, routed)           0.024     2.823    add12/mem[11][11][7]_i_47_n_0
    SLICE_X31Y82         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.025 r  add12/mem_reg[11][11][7]_i_36/CO[7]
                         net (fo=1, routed)           0.028     3.053    add12/mem_reg[11][11][7]_i_36_n_0
    SLICE_X31Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.150 r  add12/mem_reg[11][11][15]_i_37/O[1]
                         net (fo=2, routed)           0.308     3.458    add13/mem_reg[11][11][31]_i_32_0[9]
    SLICE_X31Y87         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     3.608 r  add13/mem[11][11][15]_i_35/O
                         net (fo=1, routed)           0.018     3.626    add13/mem[11][11][15]_i_35_n_0
    SLICE_X31Y87         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.864 r  add13/mem_reg[11][11][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     3.892    add13/mem_reg[11][11][15]_i_20_n_0
    SLICE_X31Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.038 r  add13/mem_reg[11][11][23]_i_19/O[7]
                         net (fo=1, routed)           0.489     4.527    add14/mem_reg[11][11][31]_i_10_1[23]
    SLICE_X28Y99         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     4.644 r  add14/mem[11][11][23]_i_11/O
                         net (fo=1, routed)           0.017     4.661    add14/mem[11][11][23]_i_11_n_0
    SLICE_X28Y99         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.811 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.839    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X28Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.948 r  add14/mem_reg[11][11][31]_i_10/O[4]
                         net (fo=1, routed)           0.142     5.090    fsm/out[12]
    SLICE_X28Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     5.128 r  fsm/mem[11][11][28]_i_1/O
                         net (fo=144, routed)         1.075     6.203    R0_0/D[28]
    SLICE_X34Y135        FDRE                                         r  R0_0/mem_reg[5][8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14218, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y135        FDRE                                         r  R0_0/mem_reg[5][8][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y135        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[5][8][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sqrt0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.783%)  route 0.045ns (54.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.013     0.013    sqrt0/clk
    SLICE_X28Y94         FDRE                                         r  sqrt0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  sqrt0/q_reg[0]/Q
                         net (fo=3, routed)           0.045     0.096    sqrt0/q_reg_n_0_[0]
    SLICE_X28Y94         FDRE                                         r  sqrt0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.019     0.019    sqrt0/clk
    SLICE_X28Y94         FDRE                                         r  sqrt0/q_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y94         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    sqrt0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X41Y48         FDRE                                         r  div_pipe1/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[12]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[12]
    SLICE_X41Y48         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[12]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[12]_i_1__0_n_0
    SLICE_X41Y48         FDRE                                         r  div_pipe1/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X41Y48         FDRE                                         r  div_pipe1/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y48         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X41Y49         FDRE                                         r  div_pipe1/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[16]
    SLICE_X41Y49         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[16]_i_1__0/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[16]_i_1__0_n_0
    SLICE_X41Y49         FDRE                                         r  div_pipe1/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X41Y49         FDRE                                         r  div_pipe1/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[1]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[1]
    SLICE_X41Y45         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe1/quotient[1]_i_1__0/O
                         net (fo=1, routed)           0.016     0.106    div_pipe1/quotient[1]_i_1__0_n_0
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[25]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[25]
    SLICE_X41Y45         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[25]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[25]_i_1__0_n_0
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X41Y45         FDRE                                         r  div_pipe1/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y45         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X41Y46         FDRE                                         r  div_pipe1/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[7]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[7]
    SLICE_X41Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[7]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[7]_i_1__0_n_0
    SLICE_X41Y46         FDRE                                         r  div_pipe1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X41Y46         FDRE                                         r  div_pipe1/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y46         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X21Y73         FDRE                                         r  div_pipe2/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[16]
    SLICE_X21Y73         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe2/quotient[16]_i_1__1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe2/quotient[16]_i_1__1_n_0
    SLICE_X21Y73         FDRE                                         r  div_pipe2/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X21Y73         FDRE                                         r  div_pipe2/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y73         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X21Y74         FDRE                                         r  div_pipe2/quotient_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe2/quotient_reg[30]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe2/quotient[30]
    SLICE_X21Y74         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe2/quotient[30]_i_1__1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe2/quotient[30]_i_1__1_n_0
    SLICE_X21Y74         FDRE                                         r  div_pipe2/quotient_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X21Y74         FDRE                                         r  div_pipe2/quotient_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y74         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe2/quotient_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe3/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe3/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe3/clk
    SLICE_X38Y55         FDRE                                         r  div_pipe3/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe3/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe3/quotient[27]
    SLICE_X38Y55         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe3/quotient[27]_i_1__2/O
                         net (fo=1, routed)           0.015     0.106    div_pipe3/quotient[27]_i_1__2_n_0
    SLICE_X38Y55         FDRE                                         r  div_pipe3/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe3/clk
    SLICE_X38Y55         FDRE                                         r  div_pipe3/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y55         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe3/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe3/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe3/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.012     0.012    div_pipe3/clk
    SLICE_X38Y52         FDRE                                         r  div_pipe3/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe3/quotient_reg[6]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe3/quotient[6]
    SLICE_X38Y52         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe3/quotient[6]_i_1__2/O
                         net (fo=1, routed)           0.015     0.106    div_pipe3/quotient[6]_i_1__2_n_0
    SLICE_X38Y52         FDRE                                         r  div_pipe3/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14218, unset)        0.018     0.018    div_pipe3/clk
    SLICE_X38Y52         FDRE                                         r  div_pipe3/quotient_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y52         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe3/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y33  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y23  mult_pipe11/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe2/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe3/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe4/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y23  mult_pipe5/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe6/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y18  mult_pipe7/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y56   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y46   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y48   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y49   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y49   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y53   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y56   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y56   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y46   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y46   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y45   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y48   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y48   A0_0/mem_reg[0][0][12]/C



