#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 17 10:43:16 2023
# Process ID: 17040
# Current directory: C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23256 C:\Users\marco\Desktop\Progetti_Vivado\SIPO_Register\SIPO_Register.xpr
# Log file: C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register/vivado.log
# Journal file: C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register/SIPO_Register.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation
source SIPO.tcl
add_force {/SIPO/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source SIPO.tcl
current_wave_config {Untitled 2}
add_wave {{/SIPO/input}} 
launch_simulation -mode post-synthesis -type timing
source SIPO.tcl
launch_simulation -mode post-synthesis -type functional
source SIPO.tcl
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
source SIPO.tcl
current_sim simulation_2
close_sim
launch_simulation
source SIPO.tcl
close_sim
current_sim simulation_5
close_sim
current_sim simulation_4
close_sim
close_sim
launch_simulation
source SIPO.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
close_sim
launch_simulation
source SIPO.tcl
close_sim
