// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _jedi_HH_
#define _jedi_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "jedi_dnn1_float_float_dense1_config_s.h"
#include "jedi_dnn2_float_float_dense2_config_s.h"
#include "jedi_dnn3_float_float_dense3_config_s.h"
#include "jedi_multiply_float_float_mult_1_struct_s.h"
#include "jedi_multiply_float_float_mult_2_struct_s.h"
#include "jedi_multiply_float_float_mult_3_struct_s.h"
#include "jedi_concat_float_float_concat_1_struct_s.h"
#include "jedi_concat_float_float_concat_2_struct_s.h"
#include "jedi_E_bar.h"
#include "jedi_B_top.h"
#include "jedi_B.h"
#include "jedi_E.h"
#include "jedi_C.h"

namespace ap_rtl {

struct jedi : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > I_address0;
    sc_out< sc_logic > I_ce0;
    sc_in< sc_lv<32> > I_q0;
    sc_out< sc_lv<22> > Rr_address0;
    sc_out< sc_logic > Rr_ce0;
    sc_in< sc_lv<32> > Rr_q0;
    sc_out< sc_lv<22> > Rr_T_address0;
    sc_out< sc_logic > Rr_T_ce0;
    sc_in< sc_lv<32> > Rr_T_q0;
    sc_out< sc_lv<22> > Rs_address0;
    sc_out< sc_logic > Rs_ce0;
    sc_in< sc_lv<32> > Rs_q0;
    sc_out< sc_lv<3> > result_address0;
    sc_out< sc_logic > result_ce0;
    sc_out< sc_logic > result_we0;
    sc_out< sc_lv<32> > result_d0;
    sc_out< sc_lv<3> > result_address1;
    sc_out< sc_logic > result_ce1;
    sc_out< sc_logic > result_we1;
    sc_out< sc_lv<32> > result_d1;


    // Module declarations
    jedi(sc_module_name name);
    SC_HAS_PROCESS(jedi);

    ~jedi();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    jedi_E_bar* E_bar_U;
    jedi_B_top* B_top_U;
    jedi_B_top* B_bot_U;
    jedi_B* B_U;
    jedi_E* E_U;
    jedi_C* C_U;
    jedi_E_bar* O_U;
    jedi_dnn1_float_float_dense1_config_s* grp_jedi_dnn1_float_float_dense1_config_s_fu_80;
    jedi_dnn2_float_float_dense2_config_s* grp_jedi_dnn2_float_float_dense2_config_s_fu_92;
    jedi_dnn3_float_float_dense3_config_s* grp_jedi_dnn3_float_float_dense3_config_s_fu_104;
    jedi_multiply_float_float_mult_1_struct_s* grp_jedi_multiply_float_float_mult_1_struct_s_fu_117;
    jedi_multiply_float_float_mult_2_struct_s* grp_jedi_multiply_float_float_mult_2_struct_s_fu_127;
    jedi_multiply_float_float_mult_3_struct_s* grp_jedi_multiply_float_float_mult_3_struct_s_fu_136;
    jedi_concat_float_float_concat_1_struct_s* grp_jedi_concat_float_float_concat_1_struct_s_fu_144;
    jedi_concat_float_float_concat_2_struct_s* grp_jedi_concat_float_float_concat_2_struct_s_fu_151;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > E_bar_address0;
    sc_signal< sc_logic > E_bar_ce0;
    sc_signal< sc_logic > E_bar_we0;
    sc_signal< sc_lv<32> > E_bar_q0;
    sc_signal< sc_lv<19> > B_top_address0;
    sc_signal< sc_logic > B_top_ce0;
    sc_signal< sc_logic > B_top_we0;
    sc_signal< sc_lv<32> > B_top_q0;
    sc_signal< sc_lv<19> > B_bot_address0;
    sc_signal< sc_logic > B_bot_ce0;
    sc_signal< sc_logic > B_bot_we0;
    sc_signal< sc_lv<32> > B_bot_q0;
    sc_signal< sc_lv<20> > B_address0;
    sc_signal< sc_logic > B_ce0;
    sc_signal< sc_logic > B_we0;
    sc_signal< sc_lv<32> > B_q0;
    sc_signal< sc_lv<18> > E_address0;
    sc_signal< sc_logic > E_ce0;
    sc_signal< sc_logic > E_we0;
    sc_signal< sc_lv<32> > E_q0;
    sc_signal< sc_lv<12> > C_address0;
    sc_signal< sc_logic > C_ce0;
    sc_signal< sc_logic > C_we0;
    sc_signal< sc_lv<32> > C_q0;
    sc_signal< sc_lv<11> > O_address0;
    sc_signal< sc_logic > O_ce0;
    sc_signal< sc_logic > O_we0;
    sc_signal< sc_lv<32> > O_q0;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_start;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_done;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_idle;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_ready;
    sc_signal< sc_lv<20> > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_B_address0;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_B_ce0;
    sc_signal< sc_lv<18> > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_E_address0;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_E_ce0;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_E_we0;
    sc_signal< sc_lv<32> > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_E_d0;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_start;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_done;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_idle;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_ready;
    sc_signal< sc_lv<12> > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_C_address0;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_C_ce0;
    sc_signal< sc_lv<11> > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_O_address0;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_O_ce0;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_O_we0;
    sc_signal< sc_lv<32> > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_O_d0;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_start;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_done;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_idle;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_ready;
    sc_signal< sc_lv<11> > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_O_address0;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_O_ce0;
    sc_signal< sc_lv<3> > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_address0;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_ce0;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_d0;
    sc_signal< sc_lv<3> > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_address1;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_ce1;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_we1;
    sc_signal< sc_lv<32> > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_res_d1;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_start;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_done;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_idle;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_ready;
    sc_signal< sc_lv<15> > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_data1_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_data1_ce0;
    sc_signal< sc_lv<22> > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_data2_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_data2_ce0;
    sc_signal< sc_lv<19> > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_res_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_res_ce0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_res_d0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_start;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_done;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_idle;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_ready;
    sc_signal< sc_lv<15> > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_data1_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_data1_ce0;
    sc_signal< sc_lv<22> > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_data2_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_data2_ce0;
    sc_signal< sc_lv<19> > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_res_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_res_ce0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_res_d0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_start;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_done;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_idle;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_ready;
    sc_signal< sc_lv<18> > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_data1_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_data1_ce0;
    sc_signal< sc_lv<22> > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_data2_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_data2_ce0;
    sc_signal< sc_lv<11> > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_res_address0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_res_ce0;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_res_d0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_start;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_done;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_idle;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_ready;
    sc_signal< sc_lv<19> > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_data1_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_data1_ce0;
    sc_signal< sc_lv<19> > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_data2_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_data2_ce0;
    sc_signal< sc_lv<20> > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_res_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_res_ce0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_res_d0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_start;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_done;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_idle;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_ready;
    sc_signal< sc_lv<15> > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_data1_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_data1_ce0;
    sc_signal< sc_lv<11> > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_data2_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_data2_ce0;
    sc_signal< sc_lv<12> > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_res_address0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_res_ce0;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_res_we0;
    sc_signal< sc_lv<32> > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_res_d0;
    sc_signal< sc_logic > grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_B_address0();
    void thread_B_bot_address0();
    void thread_B_bot_ce0();
    void thread_B_bot_we0();
    void thread_B_ce0();
    void thread_B_top_address0();
    void thread_B_top_ce0();
    void thread_B_top_we0();
    void thread_B_we0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_we0();
    void thread_E_address0();
    void thread_E_bar_address0();
    void thread_E_bar_ce0();
    void thread_E_bar_we0();
    void thread_E_ce0();
    void thread_E_we0();
    void thread_I_address0();
    void thread_I_ce0();
    void thread_O_address0();
    void thread_O_ce0();
    void thread_O_we0();
    void thread_Rr_T_address0();
    void thread_Rr_T_ce0();
    void thread_Rr_address0();
    void thread_Rr_ce0();
    void thread_Rs_address0();
    void thread_Rs_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_jedi_concat_float_float_concat_1_struct_s_fu_144_ap_start();
    void thread_grp_jedi_concat_float_float_concat_2_struct_s_fu_151_ap_start();
    void thread_grp_jedi_dnn1_float_float_dense1_config_s_fu_80_ap_start();
    void thread_grp_jedi_dnn2_float_float_dense2_config_s_fu_92_ap_start();
    void thread_grp_jedi_dnn3_float_float_dense3_config_s_fu_104_ap_start();
    void thread_grp_jedi_multiply_float_float_mult_1_struct_s_fu_117_ap_start();
    void thread_grp_jedi_multiply_float_float_mult_2_struct_s_fu_127_ap_start();
    void thread_grp_jedi_multiply_float_float_mult_3_struct_s_fu_136_ap_start();
    void thread_result_address0();
    void thread_result_address1();
    void thread_result_ce0();
    void thread_result_ce1();
    void thread_result_d0();
    void thread_result_d1();
    void thread_result_we0();
    void thread_result_we1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
