<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_i_w_d_g___type_def" xml:lang="en-US">
<title>IWDG_TypeDef Struct Reference</title>
<indexterm><primary>IWDG_TypeDef</primary></indexterm>
<para>

<para>Independent WATCHDOG. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f103xb.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i_w_d_g___type_def_1a2f692354bde770f2a5e3e1b294ec064b">KR</link></para>
</listitem>
            <listitem><para><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i_w_d_g___type_def_1af8d25514079514d38c104402f46470af">PR</link></para>
</listitem>
            <listitem><para><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i_w_d_g___type_def_1a7015e1046dbd3ea8783b33dc11a69e52">RLR</link></para>
</listitem>
            <listitem><para><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i_w_d_g___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Independent WATCHDOG. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_i_w_d_g___type_def_1a2f692354bde770f2a5e3e1b294ec064b"/>    <section>
    <title>KR</title>
<indexterm><primary>KR</primary><secondary>IWDG_TypeDef</secondary></indexterm>
<indexterm><primary>IWDG_TypeDef</primary><secondary>KR</secondary></indexterm>
<para><computeroutput><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t KR</computeroutput></para>
<para>Key register, Address offset: 0x00 </para>
    </section><anchor xml:id="_struct_i_w_d_g___type_def_1af8d25514079514d38c104402f46470af"/>    <section>
    <title>PR</title>
<indexterm><primary>PR</primary><secondary>IWDG_TypeDef</secondary></indexterm>
<indexterm><primary>IWDG_TypeDef</primary><secondary>PR</secondary></indexterm>
<para><computeroutput><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PR</computeroutput></para>
<para>Prescaler register, Address offset: 0x04 </para>
    </section><anchor xml:id="_struct_i_w_d_g___type_def_1a7015e1046dbd3ea8783b33dc11a69e52"/>    <section>
    <title>RLR</title>
<indexterm><primary>RLR</primary><secondary>IWDG_TypeDef</secondary></indexterm>
<indexterm><primary>IWDG_TypeDef</primary><secondary>RLR</secondary></indexterm>
<para><computeroutput><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RLR</computeroutput></para>
<para>Reload register, Address offset: 0x08 </para>
    </section><anchor xml:id="_struct_i_w_d_g___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/>    <section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>IWDG_TypeDef</secondary></indexterm>
<indexterm><primary>IWDG_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>Status register, Address offset: 0x0C </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Drivers/CMSIS/Device/ST/STM32F1xx/Include/<link linkend="_stm32f103xb_8h">stm32f103xb.h</link></section>
</section>
