#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe878b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe87a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe7a2d0 .functor NOT 1, L_0xed67a0, C4<0>, C4<0>, C4<0>;
L_0xed6580 .functor XOR 2, L_0xed6420, L_0xed64e0, C4<00>, C4<00>;
L_0xed6690 .functor XOR 2, L_0xed6580, L_0xed65f0, C4<00>, C4<00>;
v0xed1c10_0 .net *"_ivl_10", 1 0, L_0xed65f0;  1 drivers
v0xed1d10_0 .net *"_ivl_12", 1 0, L_0xed6690;  1 drivers
v0xed1df0_0 .net *"_ivl_2", 1 0, L_0xed4fd0;  1 drivers
v0xed1eb0_0 .net *"_ivl_4", 1 0, L_0xed6420;  1 drivers
v0xed1f90_0 .net *"_ivl_6", 1 0, L_0xed64e0;  1 drivers
v0xed20c0_0 .net *"_ivl_8", 1 0, L_0xed6580;  1 drivers
v0xed21a0_0 .net "a", 0 0, v0xeceaa0_0;  1 drivers
v0xed2240_0 .net "b", 0 0, v0xeceb40_0;  1 drivers
v0xed22e0_0 .net "c", 0 0, v0xecebe0_0;  1 drivers
v0xed2380_0 .var "clk", 0 0;
v0xed2420_0 .net "d", 0 0, v0xeced20_0;  1 drivers
v0xed24c0_0 .net "out_pos_dut", 0 0, L_0xed6180;  1 drivers
v0xed2560_0 .net "out_pos_ref", 0 0, L_0xed3a90;  1 drivers
v0xed2600_0 .net "out_sop_dut", 0 0, L_0xed49f0;  1 drivers
v0xed26a0_0 .net "out_sop_ref", 0 0, L_0xea9250;  1 drivers
v0xed2740_0 .var/2u "stats1", 223 0;
v0xed27e0_0 .var/2u "strobe", 0 0;
v0xed2880_0 .net "tb_match", 0 0, L_0xed67a0;  1 drivers
v0xed2950_0 .net "tb_mismatch", 0 0, L_0xe7a2d0;  1 drivers
v0xed29f0_0 .net "wavedrom_enable", 0 0, v0xeceff0_0;  1 drivers
v0xed2ac0_0 .net "wavedrom_title", 511 0, v0xecf090_0;  1 drivers
L_0xed4fd0 .concat [ 1 1 0 0], L_0xed3a90, L_0xea9250;
L_0xed6420 .concat [ 1 1 0 0], L_0xed3a90, L_0xea9250;
L_0xed64e0 .concat [ 1 1 0 0], L_0xed6180, L_0xed49f0;
L_0xed65f0 .concat [ 1 1 0 0], L_0xed3a90, L_0xea9250;
L_0xed67a0 .cmp/eeq 2, L_0xed4fd0, L_0xed6690;
S_0xe87bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe87a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7a6b0 .functor AND 1, v0xecebe0_0, v0xeced20_0, C4<1>, C4<1>;
L_0xe7aa90 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xe7ae70 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xe7b0f0 .functor AND 1, L_0xe7aa90, L_0xe7ae70, C4<1>, C4<1>;
L_0xe92440 .functor AND 1, L_0xe7b0f0, v0xecebe0_0, C4<1>, C4<1>;
L_0xea9250 .functor OR 1, L_0xe7a6b0, L_0xe92440, C4<0>, C4<0>;
L_0xed2f10 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xed2f80 .functor OR 1, L_0xed2f10, v0xeced20_0, C4<0>, C4<0>;
L_0xed3090 .functor AND 1, v0xecebe0_0, L_0xed2f80, C4<1>, C4<1>;
L_0xed3150 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xed3220 .functor OR 1, L_0xed3150, v0xeceb40_0, C4<0>, C4<0>;
L_0xed3290 .functor AND 1, L_0xed3090, L_0xed3220, C4<1>, C4<1>;
L_0xed3410 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xed3480 .functor OR 1, L_0xed3410, v0xeced20_0, C4<0>, C4<0>;
L_0xed33a0 .functor AND 1, v0xecebe0_0, L_0xed3480, C4<1>, C4<1>;
L_0xed3610 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xed3710 .functor OR 1, L_0xed3610, v0xeced20_0, C4<0>, C4<0>;
L_0xed37d0 .functor AND 1, L_0xed33a0, L_0xed3710, C4<1>, C4<1>;
L_0xed3980 .functor XNOR 1, L_0xed3290, L_0xed37d0, C4<0>, C4<0>;
v0xe79c00_0 .net *"_ivl_0", 0 0, L_0xe7a6b0;  1 drivers
v0xe7a000_0 .net *"_ivl_12", 0 0, L_0xed2f10;  1 drivers
v0xe7a3e0_0 .net *"_ivl_14", 0 0, L_0xed2f80;  1 drivers
v0xe7a7c0_0 .net *"_ivl_16", 0 0, L_0xed3090;  1 drivers
v0xe7aba0_0 .net *"_ivl_18", 0 0, L_0xed3150;  1 drivers
v0xe7af80_0 .net *"_ivl_2", 0 0, L_0xe7aa90;  1 drivers
v0xe7b200_0 .net *"_ivl_20", 0 0, L_0xed3220;  1 drivers
v0xecd010_0 .net *"_ivl_24", 0 0, L_0xed3410;  1 drivers
v0xecd0f0_0 .net *"_ivl_26", 0 0, L_0xed3480;  1 drivers
v0xecd1d0_0 .net *"_ivl_28", 0 0, L_0xed33a0;  1 drivers
v0xecd2b0_0 .net *"_ivl_30", 0 0, L_0xed3610;  1 drivers
v0xecd390_0 .net *"_ivl_32", 0 0, L_0xed3710;  1 drivers
v0xecd470_0 .net *"_ivl_36", 0 0, L_0xed3980;  1 drivers
L_0x7f584b54b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xecd530_0 .net *"_ivl_38", 0 0, L_0x7f584b54b018;  1 drivers
v0xecd610_0 .net *"_ivl_4", 0 0, L_0xe7ae70;  1 drivers
v0xecd6f0_0 .net *"_ivl_6", 0 0, L_0xe7b0f0;  1 drivers
v0xecd7d0_0 .net *"_ivl_8", 0 0, L_0xe92440;  1 drivers
v0xecd8b0_0 .net "a", 0 0, v0xeceaa0_0;  alias, 1 drivers
v0xecd970_0 .net "b", 0 0, v0xeceb40_0;  alias, 1 drivers
v0xecda30_0 .net "c", 0 0, v0xecebe0_0;  alias, 1 drivers
v0xecdaf0_0 .net "d", 0 0, v0xeced20_0;  alias, 1 drivers
v0xecdbb0_0 .net "out_pos", 0 0, L_0xed3a90;  alias, 1 drivers
v0xecdc70_0 .net "out_sop", 0 0, L_0xea9250;  alias, 1 drivers
v0xecdd30_0 .net "pos0", 0 0, L_0xed3290;  1 drivers
v0xecddf0_0 .net "pos1", 0 0, L_0xed37d0;  1 drivers
L_0xed3a90 .functor MUXZ 1, L_0x7f584b54b018, L_0xed3290, L_0xed3980, C4<>;
S_0xecdf70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe87a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xeceaa0_0 .var "a", 0 0;
v0xeceb40_0 .var "b", 0 0;
v0xecebe0_0 .var "c", 0 0;
v0xecec80_0 .net "clk", 0 0, v0xed2380_0;  1 drivers
v0xeced20_0 .var "d", 0 0;
v0xecee10_0 .var/2u "fail", 0 0;
v0xeceeb0_0 .var/2u "fail1", 0 0;
v0xecef50_0 .net "tb_match", 0 0, L_0xed67a0;  alias, 1 drivers
v0xeceff0_0 .var "wavedrom_enable", 0 0;
v0xecf090_0 .var "wavedrom_title", 511 0;
E_0xe86220/0 .event negedge, v0xecec80_0;
E_0xe86220/1 .event posedge, v0xecec80_0;
E_0xe86220 .event/or E_0xe86220/0, E_0xe86220/1;
S_0xece2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xecdf70;
 .timescale -12 -12;
v0xece4e0_0 .var/2s "i", 31 0;
E_0xe860c0 .event posedge, v0xecec80_0;
S_0xece5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xecdf70;
 .timescale -12 -12;
v0xece7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xece8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xecdf70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xecf270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xed3c40 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xed3cd0 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xed3e70 .functor AND 1, L_0xed3c40, L_0xed3cd0, C4<1>, C4<1>;
L_0xed3f80 .functor AND 1, L_0xed3e70, v0xecebe0_0, C4<1>, C4<1>;
L_0xed4180 .functor NOT 1, v0xeced20_0, C4<0>, C4<0>, C4<0>;
L_0xed4300 .functor AND 1, L_0xed3f80, L_0xed4180, C4<1>, C4<1>;
L_0xed4450 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xed45d0 .functor AND 1, L_0xed4450, v0xeceb40_0, C4<1>, C4<1>;
L_0xed46e0 .functor AND 1, L_0xed45d0, v0xecebe0_0, C4<1>, C4<1>;
L_0xed47a0 .functor AND 1, L_0xed46e0, v0xeced20_0, C4<1>, C4<1>;
L_0xed48c0 .functor OR 1, L_0xed4300, L_0xed47a0, C4<0>, C4<0>;
L_0xed4980 .functor AND 1, v0xeceaa0_0, v0xeceb40_0, C4<1>, C4<1>;
L_0xed4a60 .functor AND 1, L_0xed4980, v0xecebe0_0, C4<1>, C4<1>;
L_0xed4b20 .functor AND 1, L_0xed4a60, v0xeced20_0, C4<1>, C4<1>;
L_0xed49f0 .functor OR 1, L_0xed48c0, L_0xed4b20, C4<0>, C4<0>;
L_0xed4d50 .functor OR 1, v0xeceaa0_0, v0xeceb40_0, C4<0>, C4<0>;
L_0xed4e50 .functor NOT 1, v0xecebe0_0, C4<0>, C4<0>, C4<0>;
L_0xed4ec0 .functor OR 1, L_0xed4d50, L_0xed4e50, C4<0>, C4<0>;
L_0xed5070 .functor OR 1, L_0xed4ec0, v0xeced20_0, C4<0>, C4<0>;
L_0xed5130 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xed5250 .functor OR 1, v0xeceaa0_0, L_0xed5130, C4<0>, C4<0>;
L_0xed5310 .functor NOT 1, v0xecebe0_0, C4<0>, C4<0>, C4<0>;
L_0xed5440 .functor OR 1, L_0xed5250, L_0xed5310, C4<0>, C4<0>;
L_0xed5550 .functor NOT 1, v0xeced20_0, C4<0>, C4<0>, C4<0>;
L_0xed5690 .functor OR 1, L_0xed5440, L_0xed5550, C4<0>, C4<0>;
L_0xed57a0 .functor AND 1, L_0xed5070, L_0xed5690, C4<1>, C4<1>;
L_0xed5990 .functor NOT 1, v0xeceaa0_0, C4<0>, C4<0>, C4<0>;
L_0xed5a00 .functor NOT 1, v0xeceb40_0, C4<0>, C4<0>, C4<0>;
L_0xed5b60 .functor OR 1, L_0xed5990, L_0xed5a00, C4<0>, C4<0>;
L_0xed5c70 .functor NOT 1, v0xecebe0_0, C4<0>, C4<0>, C4<0>;
L_0xed5de0 .functor OR 1, L_0xed5b60, L_0xed5c70, C4<0>, C4<0>;
L_0xed5ef0 .functor NOT 1, v0xeced20_0, C4<0>, C4<0>, C4<0>;
L_0xed6070 .functor OR 1, L_0xed5de0, L_0xed5ef0, C4<0>, C4<0>;
L_0xed6180 .functor AND 1, L_0xed57a0, L_0xed6070, C4<1>, C4<1>;
v0xecf430_0 .net *"_ivl_0", 0 0, L_0xed3c40;  1 drivers
v0xecf510_0 .net *"_ivl_10", 0 0, L_0xed4300;  1 drivers
v0xecf5f0_0 .net *"_ivl_12", 0 0, L_0xed4450;  1 drivers
v0xecf6e0_0 .net *"_ivl_14", 0 0, L_0xed45d0;  1 drivers
v0xecf7c0_0 .net *"_ivl_16", 0 0, L_0xed46e0;  1 drivers
v0xecf8f0_0 .net *"_ivl_18", 0 0, L_0xed47a0;  1 drivers
v0xecf9d0_0 .net *"_ivl_2", 0 0, L_0xed3cd0;  1 drivers
v0xecfab0_0 .net *"_ivl_20", 0 0, L_0xed48c0;  1 drivers
v0xecfb90_0 .net *"_ivl_22", 0 0, L_0xed4980;  1 drivers
v0xecfd00_0 .net *"_ivl_24", 0 0, L_0xed4a60;  1 drivers
v0xecfde0_0 .net *"_ivl_26", 0 0, L_0xed4b20;  1 drivers
v0xecfec0_0 .net *"_ivl_30", 0 0, L_0xed4d50;  1 drivers
v0xecffa0_0 .net *"_ivl_32", 0 0, L_0xed4e50;  1 drivers
v0xed0080_0 .net *"_ivl_34", 0 0, L_0xed4ec0;  1 drivers
v0xed0160_0 .net *"_ivl_36", 0 0, L_0xed5070;  1 drivers
v0xed0240_0 .net *"_ivl_38", 0 0, L_0xed5130;  1 drivers
v0xed0320_0 .net *"_ivl_4", 0 0, L_0xed3e70;  1 drivers
v0xed0510_0 .net *"_ivl_40", 0 0, L_0xed5250;  1 drivers
v0xed05f0_0 .net *"_ivl_42", 0 0, L_0xed5310;  1 drivers
v0xed06d0_0 .net *"_ivl_44", 0 0, L_0xed5440;  1 drivers
v0xed07b0_0 .net *"_ivl_46", 0 0, L_0xed5550;  1 drivers
v0xed0890_0 .net *"_ivl_48", 0 0, L_0xed5690;  1 drivers
v0xed0970_0 .net *"_ivl_50", 0 0, L_0xed57a0;  1 drivers
v0xed0a50_0 .net *"_ivl_52", 0 0, L_0xed5990;  1 drivers
v0xed0b30_0 .net *"_ivl_54", 0 0, L_0xed5a00;  1 drivers
v0xed0c10_0 .net *"_ivl_56", 0 0, L_0xed5b60;  1 drivers
v0xed0cf0_0 .net *"_ivl_58", 0 0, L_0xed5c70;  1 drivers
v0xed0dd0_0 .net *"_ivl_6", 0 0, L_0xed3f80;  1 drivers
v0xed0eb0_0 .net *"_ivl_60", 0 0, L_0xed5de0;  1 drivers
v0xed0f90_0 .net *"_ivl_62", 0 0, L_0xed5ef0;  1 drivers
v0xed1070_0 .net *"_ivl_64", 0 0, L_0xed6070;  1 drivers
v0xed1150_0 .net *"_ivl_8", 0 0, L_0xed4180;  1 drivers
v0xed1230_0 .net "a", 0 0, v0xeceaa0_0;  alias, 1 drivers
v0xed14e0_0 .net "b", 0 0, v0xeceb40_0;  alias, 1 drivers
v0xed15d0_0 .net "c", 0 0, v0xecebe0_0;  alias, 1 drivers
v0xed16c0_0 .net "d", 0 0, v0xeced20_0;  alias, 1 drivers
v0xed17b0_0 .net "out_pos", 0 0, L_0xed6180;  alias, 1 drivers
v0xed1870_0 .net "out_sop", 0 0, L_0xed49f0;  alias, 1 drivers
S_0xed19f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe87a40;
 .timescale -12 -12;
E_0xe6f9f0 .event anyedge, v0xed27e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed27e0_0;
    %nor/r;
    %assign/vec4 v0xed27e0_0, 0;
    %wait E_0xe6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xecdf70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecee10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeceeb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xecdf70;
T_4 ;
    %wait E_0xe86220;
    %load/vec4 v0xecef50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xecee10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xecdf70;
T_5 ;
    %wait E_0xe860c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %wait E_0xe860c0;
    %load/vec4 v0xecee10_0;
    %store/vec4 v0xeceeb0_0, 0, 1;
    %fork t_1, S_0xece2a0;
    %jmp t_0;
    .scope S_0xece2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xece4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xece4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe860c0;
    %load/vec4 v0xece4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xece4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xece4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xecdf70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe86220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeced20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecebe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb40_0, 0;
    %assign/vec4 v0xeceaa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xecee10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xeceeb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe87a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed27e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe87a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xed2380_0;
    %inv;
    %store/vec4 v0xed2380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe87a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xecec80_0, v0xed2950_0, v0xed21a0_0, v0xed2240_0, v0xed22e0_0, v0xed2420_0, v0xed26a0_0, v0xed2600_0, v0xed2560_0, v0xed24c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe87a40;
T_9 ;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed2740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe87a40;
T_10 ;
    %wait E_0xe86220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed2740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
    %load/vec4 v0xed2880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed2740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xed26a0_0;
    %load/vec4 v0xed26a0_0;
    %load/vec4 v0xed2600_0;
    %xor;
    %load/vec4 v0xed26a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xed2560_0;
    %load/vec4 v0xed2560_0;
    %load/vec4 v0xed24c0_0;
    %xor;
    %load/vec4 v0xed2560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xed2740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
