|Lab3_DFF
clk => clk.IN2
rst => rst.IN1
in1 => in1.IN1
in2 => in2.IN1
out1 << DFlipFlop:dff1.q
out2 << DFlipFlopWithAclr:dff2.q


|Lab3_DFF|DFlipFlop:dff1
clock => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3_DFF|DFlipFlopWithAclr:dff2
clock => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


