#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Sep 07 15:11:08 2021
# Process ID: 10324
# Log file: F:/bram_attempt_4/planAhead_run_1/planAhead.log
# Journal file: F:/bram_attempt_4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -219 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/bram_attempt_4/pa.fromNetlist.tcl
# create_project -name bram_attempt_4 -dir "F:/bram_attempt_4/planAhead_run_2" -part xc6slx4tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/bram_attempt_4/MEMORY_V.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/bram_attempt_4} {ipcore_dir} }
# add_files [list {ipcore_dir/mem.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "bramucf.ucf" [current_fileset -constrset]
Adding file 'F:/bram_attempt_4/bramucf.ucf' to fileset 'constrs_1'
# add_files [list {bramucf.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx4tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MEMORY_V.ngc ...
WARNING:NetListWriters:298 - No output is written to MEMORY_V.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file MEMORY_V.edif ...
ngc2edif: Total memory usage is 4313472 kilobytes

Parsing EDIF File [./planAhead_run_2/bram_attempt_4.data/cache/MEMORY_V_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/bram_attempt_4.data/cache/MEMORY_V_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mem.ngc ...
WARNING:NetListWriters:298 - No output is written to mem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mem.edif ...
ngc2edif: Total memory usage is 4313472 kilobytes

Reading core file 'F:/bram_attempt_4/ipcore_dir/mem.ngc' for (cell view 'mem', library 'MEMORY_V_lib', file 'MEMORY_V.ngc')
Parsing EDIF File [./planAhead_run_2/bram_attempt_4.data/cache/mem_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/bram_attempt_4.data/cache/mem_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/bram_attempt_4/ipcore_dir/mem.ncf]
Finished Parsing UCF File [F:/bram_attempt_4/ipcore_dir/mem.ncf]
Parsing UCF File [F:/bram_attempt_4/bramucf.ucf]
Finished Parsing UCF File [F:/bram_attempt_4/bramucf.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

Phase 0 | Netlist Checksum: 7232217c
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 677.078 ; gain = 253.227
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See F:/bram_attempt_4\planAhead_pid10324.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep 07 15:17:19 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
