- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.206000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.006000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: 4a
    Time: '2018-05-05 15:09:10.006000'
  Time: '2018-05-05 15:09:10.005000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.406000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.306000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 15:09:10.306000'
  Time: '2018-05-05 15:09:10.306000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.606000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.506000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 15:09:10.506000'
  Time: '2018-05-05 15:09:10.506000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.806000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.706000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: []
    Time: '2018-05-05 15:09:10.706000'
  Time: '2018-05-05 15:09:10.706000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:11.006000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:10.906000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: INFO
    Time: '2018-05-05 15:09:10.906000'
  Time: '2018-05-05 15:09:10.906000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:12.206000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:11.106000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: PASS
    Time: '2018-05-05 15:09:11.106000'
  Time: '2018-05-05 15:09:11.106000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:12.406000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:12.306000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: PASS
    Time: '2018-05-05 15:09:12.306000'
  Time: '2018-05-05 15:09:12.306000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:13.706000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:12.513000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: []
    Time: '2018-05-05 15:09:12.513000'
  Time: '2018-05-05 15:09:12.506000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:17.406000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:13.806000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: []
    Time: '2018-05-05 15:09:13.806000'
  Time: '2018-05-05 15:09:13.806000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:20.607000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:17.506000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: PASS
    Time: '2018-05-05 15:09:17.506000'
  Time: '2018-05-05 15:09:17.506000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:23.807000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:20.707000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: PASS
    Time: '2018-05-05 15:09:20.707000'
  Time: '2018-05-05 15:09:20.707000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:27.007000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:23.907000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: []
    Time: '2018-05-05 15:09:23.907000'
  Time: '2018-05-05 15:09:23.907000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 15:09:27.207000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:09:27.107000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 15:09:27.107000'
  Time: '2018-05-05 15:09:27.107000'
