$date
	Sun Jul 13 01:39:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pwd_unlock_tb $end
$var wire 1 ! unlock $end
$var reg 1 " clk $end
$var reg 2 # key [1:0] $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 2 % key [1:0] $end
$var wire 1 $ rst $end
$var wire 1 ! unlock $end
$var parameter 2 & K1 $end
$var parameter 2 ' K2 $end
$var parameter 2 ( K3 $end
$var parameter 2 ) K4 $end
$var reg 3 * counter [2:0] $end
$upscope $end
$upscope $end
$scope module pwd_unlock_tb $end
$scope module DUT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b10 &
$end
#0
$dumpvars
b0 *
b0 %
0$
b0 #
0"
0!
$end
#2
1$
#5
1"
#10
0"
#12
b10 #
b10 %
#15
b1 *
1"
#20
0"
#22
b1 #
b1 %
#25
b10 *
1"
#30
0"
#32
b10 #
b10 %
#35
b11 *
1"
#40
0"
#42
b11 #
b11 %
#45
1!
b100 *
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
