Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu May  8 19:36:13 2025
| Host         : Pekarnya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | clock_counter_inst/min_count[5]_i_1_n_0 | dbg_btnc/btnc_db                         |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | clock_counter_inst/sec_count[5]_i_1_n_0 | dbg_btnc/btnc_db                         |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | clock_counter_inst/hr_count[5]_i_1_n_0  | dbg_btnc/btnc_db                         |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                         |                                          |               10 |             17 |         1.70 |
|  CLK100MHZ_IBUF_BUFG |                                         | clk_en_1khz_inst/sig_count[0]_i_1__4_n_0 |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                                         | dbg_btnu/sig_count[0]_i_1__0_n_0         |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG |                                         | dbg_btnc/sig_count[0]_i_1_n_0            |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG |                                         | dbg_btnd/sig_count[0]_i_1__2_n_0         |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG |                                         | dbg_btnl/sig_count[0]_i_1__1_n_0         |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG |                                         | clk_en_1hz_inst/clear                    |                7 |             27 |         3.86 |
+----------------------+-----------------------------------------+------------------------------------------+------------------+----------------+--------------+


