
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.491180                       # Number of seconds simulated
sim_ticks                                2491180039040                       # Number of ticks simulated
final_tick                               2491180039040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207246                       # Simulator instruction rate (inst/s)
host_op_rate                                   207246                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5835189865                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458480                       # Number of bytes of host memory used
host_seconds                                   426.92                       # Real time elapsed on the host
sim_insts                                    88478111                       # Number of instructions simulated
sim_ops                                      88478111                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        90928832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       182306560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          273240832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     90928832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      90928832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31253888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34086272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1420763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2848540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4269388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        488342                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532598                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           36500305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           73180805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109683294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      36500305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36500305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12545817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1136965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13682781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12545817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          36500305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          73180805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1139148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123366075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4269388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532598                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4269388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532598                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              271022784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2218048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33734784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               273240832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34086272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  34657                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5475                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          232                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            345238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            263036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            170055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            227449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            317491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            181675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            282673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            292373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           327126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           326101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           296016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           270442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           291722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31119                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2491179981312                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4269388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532598                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3033160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  972665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  188240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   38278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     78                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1057625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.152281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.506384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.083664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       426638     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       274319     25.94%     66.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84522      7.99%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54925      5.19%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38739      3.66%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23464      2.22%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19367      1.83%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15243      1.44%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       120408     11.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1057625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.617030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5776.689379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31931    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.362519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.061996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31618     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           128      0.40%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.07%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            61      0.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            14      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            44      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31932                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  41125565487                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            120526771737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21173655000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9711.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28461.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       108.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3337071                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  367139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     518781.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2167393247966                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     83185960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    240600666402                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3073737240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4921907760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1677138375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2685564750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14762677800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18268192800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1440659520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1974961440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        162711737760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        162711737760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        189539436105                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        196262358390                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1328445253500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1322547953250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1701650640300                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1709372676150                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.070166                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           686.169916                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3950207                       # Transaction distribution
system.membus.trans_dist::ReadResp            3949893                       # Transaction distribution
system.membus.trans_dist::WriteReq              10506                       # Transaction distribution
system.membus.trans_dist::WriteResp             10506                       # Transaction distribution
system.membus.trans_dist::Writeback            488342                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              212                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             232                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327451                       # Transaction distribution
system.membus.trans_dist::ReadExResp           327451                       # Transaction distribution
system.membus.trans_dist::BadAddressError          314                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2841830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2841830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6185886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6222580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9153217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2837824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2837824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     90928832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     90928832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        47007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    213560448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    213607455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               307374111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              429                       # Total snoops (count)
system.membus.snoop_fanout::samples           4802991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4802991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4802991                       # Request fanout histogram
system.membus.reqLayer0.occupancy            36968432                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11281062019                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              467104                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46388952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13476353720                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26669826021                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.282661                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2447170242000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.282661                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.017666                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.017666                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400194                       # Number of tag accesses
system.iocache.tags.data_accesses              400194                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32582386                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32582386                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32582386                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32582386                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32582386                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32582386                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 155154.219048                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 155154.219048                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 155154.219048                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 155154.219048                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 155154.219048                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 155154.219048                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           446                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.911111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21523652                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21523652                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2997173147                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2997173147                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21523652                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21523652                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21523652                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21523652                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 102493.580952                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102493.580952                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67723.543633                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67723.543633                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 102493.580952                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 102493.580952                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 102493.580952                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 102493.580952                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                26958881                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22815975                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            605671                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18211357                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10202857                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.024694                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1702632                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              38570                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17615655                       # DTB read hits
system.cpu.dtb.read_misses                      80564                       # DTB read misses
system.cpu.dtb.read_acv                           210                       # DTB read access violations
system.cpu.dtb.read_accesses                  1199694                       # DTB read accesses
system.cpu.dtb.write_hits                     8682918                       # DTB write hits
system.cpu.dtb.write_misses                     12746                       # DTB write misses
system.cpu.dtb.write_acv                          524                       # DTB write access violations
system.cpu.dtb.write_accesses                  418419                       # DTB write accesses
system.cpu.dtb.data_hits                     26298573                       # DTB hits
system.cpu.dtb.data_misses                      93310                       # DTB misses
system.cpu.dtb.data_acv                           734                       # DTB access violations
system.cpu.dtb.data_accesses                  1618113                       # DTB accesses
system.cpu.itb.fetch_hits                     2149354                       # ITB hits
system.cpu.itb.fetch_misses                     27501                       # ITB misses
system.cpu.itb.fetch_acv                          657                       # ITB acv
system.cpu.itb.fetch_accesses                 2176855                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        170040969                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           47681808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      119929961                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26958881                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11905489                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     101539705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1780784                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       1271                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                48453                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        958276                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       423706                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          198                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15658947                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                430498                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      12                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          151543822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.791388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.065708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                126716633     83.62%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2773046      1.83%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3503800      2.31%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2045098      1.35%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4967366      3.28%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1182202      0.78%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1879570      1.24%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   852729      0.56%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7623378      5.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            151543822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158543                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.705300                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 37986320                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              94309167                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14583362                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3850446                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 814526                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               920311                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 76561                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              107405080                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                202504                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 814526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 39683288                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                54273293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       27067316                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16524219                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13181178                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104248731                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                248772                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7785364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 998854                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2020739                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75152965                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             133914365                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        133713152                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            187014                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              66003783                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9149174                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1965220                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         315194                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25638628                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18093120                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9099603                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2359872                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1576332                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   97755818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2671353                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  95574479                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             82151                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11407021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5697967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1689831                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     151543822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.630672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.334020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           109856713     72.49%     72.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19719596     13.01%     85.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7719312      5.09%     90.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4947666      3.26%     93.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4627462      3.05%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2292939      1.51%     98.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1391539      0.92%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              659276      0.44%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              329319      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151543822                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  404150     23.53%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      7      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 791284     46.07%     69.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                521976     30.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8371      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67093726     70.20%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               159341      0.17%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86026      0.09%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18287837     19.13%     89.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8857013      9.27%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1077982      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               95574479                       # Type of FU issued
system.cpu.iq.rate                           0.562067                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1717417                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017969                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          343622956                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111451651                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     93444619                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              869391                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             415871                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       405124                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               96820221                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  463304                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           834355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2195849                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3330                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        33893                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       867583                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20300                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        436505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 814526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                46415081                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1180712                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           102367554                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            200366                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18093120                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9099603                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2165396                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 260182                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                340956                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          33893                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         257750                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       564295                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               822045                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94778517                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17726754                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            795961                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1940383                       # number of nop insts executed
system.cpu.iew.exec_refs                     26439297                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15716829                       # Number of branches executed
system.cpu.iew.exec_stores                    8712543                       # Number of stores executed
system.cpu.iew.exec_rate                     0.557386                       # Inst execution rate
system.cpu.iew.wb_sent                       94072628                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93849743                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50211622                       # num instructions producing a value
system.cpu.iew.wb_consumers                  68700387                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.551924                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.730878                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12185670                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          981522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            765953                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    149451857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.602664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.612371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    117542910     78.65%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14523240      9.72%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6075364      4.07%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2620165      1.75%     94.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2136011      1.43%     95.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1201562      0.80%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       598777      0.40%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       640327      0.43%     97.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4113501      2.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    149451857                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             90069276                       # Number of instructions committed
system.cpu.commit.committedOps               90069276                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24129291                       # Number of memory references committed
system.cpu.commit.loads                      15897271                       # Number of loads committed
system.cpu.commit.membars                      389012                       # Number of memory barriers committed
system.cpu.commit.branches                   14802648                       # Number of branches committed
system.cpu.commit.fp_insts                     392984                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  87093203                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1397124                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1599532      1.78%      1.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62557791     69.46%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          152457      0.17%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84939      0.09%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4183      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16286283     18.08%     89.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8306111      9.22%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1077980      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          90069276                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4113501                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    247293838                       # The number of ROB reads
system.cpu.rob.rob_writes                   206601161                       # The number of ROB writes
system.cpu.timesIdled                         1053741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        18497147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   1599263037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    88478111                       # Number of Instructions Simulated
system.cpu.committedOps                      88478111                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.921842                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.921842                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.520334                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.520334                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                125752394                       # number of integer regfile reads
system.cpu.int_regfile_writes                70035170                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    184946                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   184078                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2409613                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1135276                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7737                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7737                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54762                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54762                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  124998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47007                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2884655                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5493000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15775000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398771751                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25560000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45210048                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1420165                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.565520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14104823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1420165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.931820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       72348647190                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.565520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32738961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32738961                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14145676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14145676                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14145676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14145676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14145676                       # number of overall hits
system.cpu.icache.overall_hits::total        14145676                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1513271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1513271                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1513271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1513271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1513271                       # number of overall misses
system.cpu.icache.overall_misses::total       1513271                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  84885536737                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  84885536737                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  84885536737                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  84885536737                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  84885536737                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  84885536737                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15658947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15658947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15658947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15658947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15658947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15658947                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.096639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096639                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.096639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096639                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.096639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096639                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56094.074846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56094.074846                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56094.074846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56094.074846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56094.074846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56094.074846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.964789                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        92204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        92204                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        92204                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        92204                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        92204                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        92204                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1421067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1421067                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1421067                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1421067                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1421067                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1421067                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  72889856799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  72889856799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  72889856799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  72889856799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  72889856799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  72889856799                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.090751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.090751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.090751                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.090751                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.090751                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.090751                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51292.343569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51292.343569                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51292.343569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51292.343569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51292.343569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51292.343569                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2847384                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.968721                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18753927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2847384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.586371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          37181790                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.968721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52097946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52097946                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12382165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12382165                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5880871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5880871                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       229275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       229275                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       280681                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       280681                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18263036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18263036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18263036                       # number of overall hits
system.cpu.dcache.overall_hits::total        18263036                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3769421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3769421                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2053846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2053846                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        28424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        28424                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           20                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5823267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5823267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5823267                       # number of overall misses
system.cpu.dcache.overall_misses::total       5823267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 213660636013                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 213660636013                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 124602744879                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124602744879                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1793110016                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1793110016                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       191636                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       191636                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 338263380892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 338263380892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 338263380892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 338263380892                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16151586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16151586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7934717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7934717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       257699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       257699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       280701                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       280701                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24086303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24086303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24086303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24086303                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.233378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.233378                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.258843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.258843                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.110299                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.110299                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.241767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.241767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.241767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.241767                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56682.614124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56682.614124                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60668.007669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60668.007669                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63084.365888                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63084.365888                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data  9581.800000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total  9581.800000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58088.248554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58088.248554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58088.248554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58088.248554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1890623                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            133612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.150099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       488342                       # number of writebacks
system.cpu.dcache.writebacks::total            488342                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1261331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1261331                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1734992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1734992                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         6302                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6302                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2996323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2996323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2996323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2996323                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2508090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2508090                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       318854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318854                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        22122                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        22122                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2826944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2826944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2826944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2826944                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 128284901351                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 128284901351                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18425419509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18425419509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1250222452                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1250222452                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        56340                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        56340                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 146710320860                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 146710320860                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 146710320860                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 146710320860                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1410810368                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1410810368                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2023619886                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2023619886                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3434430254                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3434430254                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.155284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.155284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.040185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.085844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.117367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.117367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117367                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51148.444175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51148.444175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57786.383451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57786.383451                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56514.892505                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56514.892505                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51897.144358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51897.144358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51897.144358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51897.144358                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7254                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     236148                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82220     40.17%     40.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     40.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2482      1.21%     41.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  119841     58.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               204663                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80683     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2482      1.51%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80683     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                163968                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2368843649920     95.09%     95.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               140805632      0.01%     95.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1399484416      0.06%     95.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            120793191552      4.85%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2491177131520                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981306                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.673250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.801161                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4494      2.11%      2.11% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.14% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.14% # number of callpals executed
system.cpu.kern.callpal::swpipl                195964     91.87%     94.01% # number of callpals executed
system.cpu.kern.callpal::rdps                    5863      2.75%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rti                     6096      2.86%     99.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 213316                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6727                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1979                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2369                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2042                      
system.cpu.kern.mode_good::user                  1979                      
system.cpu.kern.mode_good::idle                    63                      
system.cpu.kern.mode_switch_good::kernel     0.303553                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026593                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.368758                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       172547068672      6.93%      6.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           8958967424      0.36%      7.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2309671072896     92.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4495                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045702                       # Number of seconds simulated
sim_ticks                                 45702281856                       # Number of ticks simulated
final_tick                               2536882320896                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 787075                       # Simulator instruction rate (inst/s)
host_op_rate                                   787075                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              241938796                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                   188.90                       # Real time elapsed on the host
sim_insts                                   148678671                       # Number of instructions simulated
sim_ops                                     148678671                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5446272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         9668352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15114880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5446272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5446272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4428288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5861888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            85098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           151068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         69192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          119168492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          211550750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330724843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     119168492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119168492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        96894243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       31368237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128262480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        96894243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         119168492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         211550750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       31373838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            458987323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      236170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91592                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14832576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  282304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5834304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15114880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5861888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4411                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   428                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8809                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   45702260736                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.087422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.987474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.270925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28967     37.44%     37.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21455     27.73%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8932     11.54%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4569      5.91%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3075      3.97%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1999      2.58%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1349      1.74%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1080      1.40%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5946      7.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77372                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.794090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.473996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5327     98.37%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           62      1.14%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           21      0.39%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5415                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.834903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.705245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.306820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          5294     97.77%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            61      1.13%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            19      0.35%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.26%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            10      0.18%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5415                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3103448790                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7448930040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1158795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13390.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32140.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       324.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   171346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     139437.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    13243850292                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1525940000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     30927652840                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3319240680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5261140080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1811093625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2870661750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15554409000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19283643600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1697552640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2308590720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        165696476400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        165696476400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        206733086820                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        215093408490                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1340781569250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1333447953750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1735593428415                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1743961874790                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.145593                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           687.444313                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              200628                       # Transaction distribution
system.membus.trans_dist::ReadResp             200626                       # Transaction distribution
system.membus.trans_dist::WriteReq                982                       # Transaction distribution
system.membus.trans_dist::WriteResp               982                       # Transaction distribution
system.membus.trans_dist::Writeback             69192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36583                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36583                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       170211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       170211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       371410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       375302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5446272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5446272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14096640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14100331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20980459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               77                       # Total snoops (count)
system.membus.snoop_fanout::samples            327895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  327895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              327895                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3885424                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1193239704                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3064                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23132386                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          806238404                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1420118357                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.iocache.tags.replacements                22465                       # number of replacements
system.iocache.tags.tagsinuse               15.998347                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22465                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998347                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999897                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999897                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202234                       # Number of tag accesses
system.iocache.tags.data_accesses              202234                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            5                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            5                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7290447                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7290447                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7290447                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7290447                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7290447                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7290447                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22405                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22405                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000223                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000223                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110461.318182                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110461.318182                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110461.318182                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110461.318182                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110461.318182                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110461.318182                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           66                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           66                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3795471                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3795471                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1566098313                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1566098313                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3795471                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3795471                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3795471                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3795471                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999777                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999777                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 57507.136364                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57507.136364                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69915.103259                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69915.103259                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 57507.136364                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57507.136364                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 57507.136364                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57507.136364                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9723798                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8079756                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            405021                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7511537                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7039917                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.721392                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  329780                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3100                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13371902                       # DTB read hits
system.cpu.dtb.read_misses                       9255                       # DTB read misses
system.cpu.dtb.read_acv                            73                       # DTB read access violations
system.cpu.dtb.read_accesses                 12760075                       # DTB read accesses
system.cpu.dtb.write_hits                     4476389                       # DTB write hits
system.cpu.dtb.write_misses                      3003                       # DTB write misses
system.cpu.dtb.write_acv                          220                       # DTB write access violations
system.cpu.dtb.write_accesses                 4007060                       # DTB write accesses
system.cpu.dtb.data_hits                     17848291                       # DTB hits
system.cpu.dtb.data_misses                      12258                       # DTB misses
system.cpu.dtb.data_acv                           293                       # DTB access violations
system.cpu.dtb.data_accesses                 16767135                       # DTB accesses
system.cpu.itb.fetch_hits                     9788772                       # ITB hits
system.cpu.itb.fetch_misses                     12556                       # ITB misses
system.cpu.itb.fetch_acv                          398                       # ITB acv
system.cpu.itb.fetch_accesses                 9801328                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         32389143                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12295485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76739015                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9723798                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7369697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17874989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  858798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         10                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        662613                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         8593                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10315342                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                171629                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31274499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.453725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.088381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16608213     53.10%     53.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   910104      2.91%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1356250      4.34%     60.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2578821      8.25%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1416031      4.53%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   959422      3.07%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1792652      5.73%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1061246      3.39%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4591760     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31274499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.300218                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.369282                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10708434                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6643007                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12394346                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1106142                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 422570                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1150538                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6976                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74753940                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20965                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 422570                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11234144                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2551217                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1938481                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12904933                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2223154                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73414701                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                165210                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 939970                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 523843                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 298236                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59340588                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104863524                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104763367                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91036                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49019877                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10320711                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             166024                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          16139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4876654                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13981702                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4865213                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1821952                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           952030                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70844424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              137123                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66538270                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             25117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10580338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8085286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          90512                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31274499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.127557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.003656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9892507     31.63%     31.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3639309     11.64%     43.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5783671     18.49%     61.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4297503     13.74%     75.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3036506      9.71%     85.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2500340      7.99%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1342991      4.29%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              519936      1.66%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              261736      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31274499                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  468278     47.92%     47.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11809      1.21%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 384379     39.34%     88.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                112720     11.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16732      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47653327     71.62%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               612770      0.92%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42622      0.06%     72.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8360      0.01%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13594196     20.43%     93.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4530352      6.81%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              79911      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66538270                       # Type of FU issued
system.cpu.iq.rate                           2.054339                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      977186                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014686                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          165076971                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81432145                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65233827                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              276371                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             136793                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       133972                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67356501                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  142223                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1828468                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2208066                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8969                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7376                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       681214                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1365                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        163722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 422570                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1794557                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                168869                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            71088558                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            111718                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13981702                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4865213                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             109116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10378                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                152325                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7376                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         234023                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       205239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               439262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65977701                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13385014                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            560569                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        107011                       # number of nop insts executed
system.cpu.iew.exec_refs                     17865835                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7950085                       # Number of branches executed
system.cpu.iew.exec_stores                    4480821                       # Number of stores executed
system.cpu.iew.exec_rate                     2.037031                       # Inst execution rate
system.cpu.iew.wb_sent                       65531517                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65367799                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43899625                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55590844                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.018201                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.789692                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10781403                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           46611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            411903                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     29679107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.031215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.703431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11478703     38.68%     38.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8459238     28.50%     67.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1942280      6.54%     73.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1192130      4.02%     77.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       927310      3.12%     80.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       688973      2.32%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       827144      2.79%     85.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1059135      3.57%     89.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3104194     10.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29679107                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60284654                       # Number of instructions committed
system.cpu.commit.committedOps               60284654                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       15957635                       # Number of memory references committed
system.cpu.commit.loads                      11773636                       # Number of loads committed
system.cpu.commit.membars                       22135                       # Number of memory barriers committed
system.cpu.commit.branches                    7156110                       # Number of branches committed
system.cpu.commit.fp_insts                     128937                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59504765                       # Number of committed integer instructions.
system.cpu.commit.function_calls               234725                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100826      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43581934     72.29%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          489707      0.81%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42533      0.07%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11795771     19.57%     92.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4185612      6.94%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         79911      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60284654                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3104194                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     97583795                       # The number of ROB reads
system.cpu.rob.rob_writes                   143734355                       # The number of ROB writes
system.cpu.timesIdled                           59752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1114644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        69864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60200560                       # Number of Instructions Simulated
system.cpu.committedOps                      60200560                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.538021                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.538021                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.858665                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.858665                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93542570                       # number of integer regfile reads
system.cpu.int_regfile_writes                53216716                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90246                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84817                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  322907                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  74207                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1028                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1028                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23377                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23382                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1437819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               309000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201748170                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2906000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22571614                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             85094                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.982632                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10222886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.136390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.982632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20715797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20715797                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10222118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10222118                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10222118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10222118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10222118                       # number of overall hits
system.cpu.icache.overall_hits::total        10222118                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        93224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         93224                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        93224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          93224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        93224                       # number of overall misses
system.cpu.icache.overall_misses::total         93224                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5357483476                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5357483476                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5357483476                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5357483476                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5357483476                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5357483476                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10315342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10315342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10315342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10315342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10315342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10315342                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57468.929417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57468.929417                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57468.929417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57468.929417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57468.929417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57468.929417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          425                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.486486                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8111                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8111                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        85113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        85113                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        85113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        85113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        85113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        85113                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4535508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4535508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4535508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4535508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4535508500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4535508500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008251                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008251                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008251                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008251                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53288.081727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53288.081727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53288.081727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53288.081727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53288.081727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53288.081727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            151033                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.501156                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15086594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            151033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.889388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.501156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31296458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31296458                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11149761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11149761                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3912614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3912614                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11732                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11732                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        11832                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11832                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15062375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15062375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15062375                       # number of overall hits
system.cpu.dcache.overall_hits::total        15062375                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       227423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        227423                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       257843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       257843                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1488                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1488                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       485266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         485266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       485266                       # number of overall misses
system.cpu.dcache.overall_misses::total        485266                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12911457476                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12911457476                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16734743199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16734743199                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    103528678                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    103528678                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        18422                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        18422                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29646200675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29646200675                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29646200675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29646200675                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11377184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11377184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4170457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4170457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        11834                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11834                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15547641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15547641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15547641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15547641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.019989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.061826                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061826                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.112557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.112557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000169                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000169                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031212                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031212                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031212                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56772.874670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56772.874670                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64902.840872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64902.840872                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69575.724462                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69575.724462                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         9211                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9211                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61092.680458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61092.680458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61092.680458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61092.680458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       353050                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.516462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.642857                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        69192                       # number of writebacks
system.cpu.dcache.writebacks::total             69192                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       113877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       113877                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       221227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       221227                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          541                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          541                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       335104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       335104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       335104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       335104                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       113546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       113546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        36616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36616                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          947                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          947                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       150162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       150162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       150162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       150162                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6130820380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6130820380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2318187932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2318187932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     63246468                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63246468                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         5634                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         5634                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8449008312                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8449008312                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8449008312                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8449008312                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    169755536                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    169755536                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    156607192                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    156607192                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    326362728                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    326362728                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000169                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009658                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53994.155496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53994.155496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63310.791239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63310.791239                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66786.133052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66786.133052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56265.954849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56265.954849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56265.954849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56265.954849                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13711                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3377     39.65%     39.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.60%     40.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      47      0.55%     40.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5041     59.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8516                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3368     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.75%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       47      0.69%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3368     49.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6834                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              42953025280     93.98%     93.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                58157440      0.13%     94.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                40472960      0.09%     94.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2650969728      5.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          45702625408                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997335                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.668121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.802489                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   359      3.85%      3.85% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.31%      4.16% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7692     82.44%     86.60% # number of callpals executed
system.cpu.kern.callpal::rdps                     327      3.50%     90.11% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     90.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     90.17% # number of callpals executed
system.cpu.kern.callpal::rti                      726      7.78%     97.95% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.95%     99.90% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.10%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9330                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1085                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 659                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 659                      
system.cpu.kern.mode_good::user                   659                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.607373                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.755734                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7331637632     16.04%     16.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          38370987776     83.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      359                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.263836                       # Number of seconds simulated
sim_ticks                                263836193280                       # Number of ticks simulated
final_tick                               2800718514176                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 316416                       # Simulator instruction rate (inst/s)
host_op_rate                                   316416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              276891685                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463600                       # Number of bytes of host memory used
host_seconds                                   952.85                       # Real time elapsed on the host
sim_insts                                   301497119                       # Number of instructions simulated
sim_ops                                     301497119                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5360256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       192819392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          198179648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5360256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5360256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     83222912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84062592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            83754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3012803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3096557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1300358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1313478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           20316606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          730829950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             751146556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      20316606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20316606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       315434024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3182581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318616604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       315434024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          20316606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         730829950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3182581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1069763161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3096557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1313478                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3096557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1313478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              195092800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3086848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82950720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               198179648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84062592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  48232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17365                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           33                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            183933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            206893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            185771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           192490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           190450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           196614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             79394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88135                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  263836193280                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3096557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1313478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1529354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1053671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  365026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   98707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  75259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  84189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  84376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  84684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  86838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  84086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       964038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.415585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.345098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.402351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       485732     50.39%     50.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       172928     17.94%     68.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71763      7.44%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27732      2.88%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21302      2.21%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18131      1.88%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12092      1.25%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12567      1.30%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141791     14.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       964038                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.763311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.337852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         78222     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          349      0.44%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           40      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78639                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.453125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.105635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         62407     79.36%     79.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         15289     19.44%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           888      1.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            30      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78639                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  43052246696                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            100208340446                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15241625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14123.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32873.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       739.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    751.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    318.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2358873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1021517                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59826.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3106874110                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8810100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    251920107140                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6861425760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9007195680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3743833500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4914640500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27259674000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31355422800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5827865760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6577161120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        182929032000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        182929032000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        368840513115                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        378368051715                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1356884321250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1348526831250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1952346665385                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1961678335065                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.088813                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           700.420702                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2393873                       # Transaction distribution
system.membus.trans_dist::ReadResp            2393873                       # Transaction distribution
system.membus.trans_dist::WriteReq               1977                       # Transaction distribution
system.membus.trans_dist::WriteResp              1977                       # Transaction distribution
system.membus.trans_dist::Writeback           1300358                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               33                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              33                       # Transaction distribution
system.membus.trans_dist::ReadExReq            706453                       # Transaction distribution
system.membus.trans_dist::ReadExResp           706453                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       167517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       167517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7326030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7337436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7531227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5360256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5360256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    276042304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    276051165                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               282251101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoop_fanout::samples           4410121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4410121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4410121                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10486944                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16688933700                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13501833                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          794540505                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28091713614                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.6                       # Layer utilization (%)
system.iocache.tags.replacements                13154                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13154                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118386                       # Number of tag accesses
system.iocache.tags.data_accesses              118386                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3639373                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3639373                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3639373                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3639373                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3639373                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3639373                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13120                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13120                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107040.382353                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107040.382353                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107040.382353                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107040.382353                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107040.382353                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107040.382353                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1840589                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1840589                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    920786529                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    920786529                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1840589                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1840589                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1840589                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1840589                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 54134.970588                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 54134.970588                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70181.900076                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70181.900076                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 54134.970588                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 54134.970588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 54134.970588                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 54134.970588                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28368878                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27791912                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            144457                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12821286                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9602304                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.893455                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  158121                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2609                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     49050487                       # DTB read hits
system.cpu.dtb.read_misses                    8650269                       # DTB read misses
system.cpu.dtb.read_acv                            49                       # DTB read access violations
system.cpu.dtb.read_accesses                 56566655                       # DTB read accesses
system.cpu.dtb.write_hits                     8387813                       # DTB write hits
system.cpu.dtb.write_misses                    698025                       # DTB write misses
system.cpu.dtb.write_acv                          116                       # DTB write access violations
system.cpu.dtb.write_accesses                 7388653                       # DTB write accesses
system.cpu.dtb.data_hits                     57438300                       # DTB hits
system.cpu.dtb.data_misses                    9348294                       # DTB misses
system.cpu.dtb.data_acv                           165                       # DTB access violations
system.cpu.dtb.data_accesses                 63955308                       # DTB accesses
system.cpu.itb.fetch_hits                    26872040                       # ITB hits
system.cpu.itb.fetch_misses                     25816                       # ITB misses
system.cpu.itb.fetch_acv                          308                       # ITB acv
system.cpu.itb.fetch_accesses                26897856                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        187351285                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           31328610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      308388199                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28368878                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9760425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151438363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3304352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       4397                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                12003                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1921836                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         4086                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  27955625                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                362257                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          186361517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.654785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.031521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                137918791     74.01%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1007690      0.54%     74.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4866962      2.61%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1165318      0.63%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7479425      4.01%     81.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   814360      0.44%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1846720      0.99%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1017197      0.55%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30245054     16.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            186361517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151421                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.646043                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22102704                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             123700672                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30928549                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7982372                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1647220                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               118605                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5049                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              263609974                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15954                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1647220                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26326942                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                23769620                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       61526705                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34501887                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              38589143                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              251481529                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 79246                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6507531                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               21111368                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2323924                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           211847453                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             343888861                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        191220348                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152665584                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             133730466                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78116987                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9187216                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          36789                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  51410270                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56174331                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11394128                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1197287                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1742269                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234464631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6608973                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 218506202                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             51655                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        88211857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46606158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6498433                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     186361517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.172486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.052717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           116880932     62.72%     62.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24821451     13.32%     76.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10825165      5.81%     81.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7671082      4.12%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7244196      3.89%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6641522      3.56%     93.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3659904      1.96%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4060763      2.18%     97.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4556502      2.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       186361517                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   89545      1.02%      1.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1445120     16.53%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    26      0.00%     17.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1027      0.01%     17.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1850414     21.17%     38.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               3952166     45.21%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1096751     12.55%     96.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                306376      3.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88433813     40.47%     40.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12728      0.01%     40.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39557987     18.10%     58.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826176      0.84%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310370      0.14%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           11985549      5.49%     65.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821637      0.83%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57975434     26.53%     92.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9103345      4.17%     96.58% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7478591      3.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              218506202                       # Type of FU issued
system.cpu.iq.rate                           1.166291                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8741425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040005                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          398949479                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         151818175                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    104919983                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           233217522                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177477936                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100603111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106534251                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120712806                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            86608                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21796443                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          339                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10887                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3081904                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4739                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2248930                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1647220                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11874619                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9720858                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243130015                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             99978                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56174331                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11394128                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6549143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 264316                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9441311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10887                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         116155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       854151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               970306                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             217499502                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              57773248                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1006700                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2056411                       # number of nop insts executed
system.cpu.iew.exec_refs                     66860294                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10036212                       # Number of branches executed
system.cpu.iew.exec_stores                    9087046                       # Number of stores executed
system.cpu.iew.exec_rate                     1.160918                       # Inst execution rate
system.cpu.iew.wb_sent                      215143180                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     205523094                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 119586321                       # num instructions producing a value
system.cpu.iew.wb_consumers                 137445402                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.096993                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.870064                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        70273982                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          110540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            900601                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    176474780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.877114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.132587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    134083712     75.98%     75.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17606347      9.98%     85.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5722318      3.24%     89.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2588809      1.47%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1292170      0.73%     91.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1459878      0.83%     92.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1627946      0.92%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1013435      0.57%     93.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11080165      6.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    176474780                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            154788521                       # Number of instructions committed
system.cpu.commit.committedOps              154788521                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42690112                       # Number of memory references committed
system.cpu.commit.loads                      34377888                       # Number of loads committed
system.cpu.commit.membars                       49222                       # Number of memory barriers committed
system.cpu.commit.branches                    7095263                       # Number of branches committed
system.cpu.commit.fp_insts                   79047315                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 107032264                       # Number of committed integer instructions.
system.cpu.commit.function_calls               124320                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1970643      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57388103     37.08%     38.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12015      0.01%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870275     20.59%     58.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.18%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.06%     66.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.18%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34427110     22.24%     89.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8314695      5.37%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7478591      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154788521                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11080165                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    380878153                       # The number of ROB reads
system.cpu.rob.rob_writes                   460013125                       # The number of ROB writes
system.cpu.timesIdled                           53122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          989768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        32376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   152818448                       # Number of Instructions Simulated
system.cpu.committedOps                     152818448                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.225973                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.225973                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.815679                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.815679                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                186393320                       # number of integer regfile reads
system.cpu.int_regfile_writes                89398633                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118504074                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94293571                       # number of floating regfile writes
system.cpu.misc_regfile_reads               155764753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3112585                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3760                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3760                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15097                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15097                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8861                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   848813                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               685000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118150951                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9429000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13209167                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             83738                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.178900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27867627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            332.795469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.178900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55995011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55995011                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27866752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27866752                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27866752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27866752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27866752                       # number of overall hits
system.cpu.icache.overall_hits::total        27866752                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        88872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88872                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        88872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        88872                       # number of overall misses
system.cpu.icache.overall_misses::total         88872                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5340782861                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5340782861                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5340782861                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5340782861                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5340782861                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5340782861                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     27955624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27955624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     27955624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27955624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     27955624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27955624                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003179                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003179                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60095.225279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60095.225279                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60095.225279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60095.225279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60095.225279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60095.225279                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          338                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5109                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5109                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        83763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83763                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        83763                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83763                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        83763                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83763                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4639454155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4639454155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4639454155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4639454155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4639454155                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4639454155                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002996                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55387.870002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55387.870002                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55387.870002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55387.870002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55387.870002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55387.870002                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3012794                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.986652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42982402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3012794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.266625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.986652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          887                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113710087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113710087                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     38034711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38034711                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4891903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4891903                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        27145                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        27145                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        29171                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        29171                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      42926614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42926614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42926614                       # number of overall hits
system.cpu.dcache.overall_hits::total        42926614                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      8974810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8974810                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3386536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3386536                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         4366                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4366                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     12361346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12361346                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12361346                       # number of overall misses
system.cpu.dcache.overall_misses::total      12361346                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 437928059285                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 437928059285                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 202085708383                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 202085708383                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    307884642                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    307884642                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 640013767668                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 640013767668                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 640013767668                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 640013767668                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47009521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47009521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8278439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8278439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        31511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        31511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        29171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        29171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55287960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55287960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55287960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55287960                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.190915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.190915                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.409079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.409079                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.138555                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.138555                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.223581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.223581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.223581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.223581                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48795.245725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48795.245725                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59673.279240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59673.279240                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 70518.699496                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70518.699496                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51775.410839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51775.410839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51775.410839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51775.410839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7516300                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            537732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.977781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1300358                       # number of writebacks
system.cpu.dcache.writebacks::total           1300358                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      6671873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6671873                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2680051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2680051                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          952                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          952                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      9351924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9351924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      9351924                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9351924                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2302937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2302937                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       706485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       706485                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         3414                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3414                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3009422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3009422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3009422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3009422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 131286128029                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 131286128029                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41095636344                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41095636344                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    230102082                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    230102082                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 172381764373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 172381764373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 172381764373                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 172381764373                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    745564528                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    745564528                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    381982064                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    381982064                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1127546592                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1127546592                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.048989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.085340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.108343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.108343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054432                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57008.128329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57008.128329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58169.156237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58169.156237                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67399.555360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67399.555360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57280.688575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57280.688575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57280.688575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57280.688575                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     761100                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     9280     41.73%     41.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.31%     42.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     270      1.21%     43.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12620     56.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22239                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9277     49.10%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.37%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      270      1.43%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9277     49.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18893                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             258136313600     97.84%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70440832      0.03%     97.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               222459776      0.08%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5406821376      2.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         263836035584                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999677                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.735103                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.849544                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   260      1.07%      1.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.05%      1.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19263     79.31%     80.44% # number of callpals executed
system.cpu.kern.callpal::rdps                     684      2.82%     83.25% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     83.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     83.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2637     10.86%     94.13% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      4.33%     98.46% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     98.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  24287                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2897                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2550                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2550                      
system.cpu.kern.mode_good::user                  2550                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.880221                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.936295                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14141514112      5.36%      5.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         249694521472     94.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      260                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054326                       # Number of seconds simulated
sim_ticks                                 54325988992                       # Number of ticks simulated
final_tick                               2855044503168                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1370265                       # Simulator instruction rate (inst/s)
host_op_rate                                  1370265                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              201379303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463600                       # Number of bytes of host memory used
host_seconds                                   269.77                       # Real time elapsed on the host
sim_insts                                   369655574                       # Number of instructions simulated
sim_ops                                     369655574                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6086464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13461760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19548224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6086464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6086464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7222016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8602368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            95101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           210340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              305441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        112844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          112035954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          247795949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             359831903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     112035954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112035954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       132938509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       25408686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158347196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       132938509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         112035954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         247795949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       25408686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            518179098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      305441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    305441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19417984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  130240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8589632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19548224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8602368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2035                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9293                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54325988992                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                305441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  203496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     67                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        89144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.183254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.971032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.202175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31965     35.86%     35.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23229     26.06%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8685      9.74%     71.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4331      4.86%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3882      4.35%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1933      2.17%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1865      2.09%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1451      1.63%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11803     13.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        89144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.555886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.436975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.551905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7982     98.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           68      0.84%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           22      0.27%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.612576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.563498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.467961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5994     74.19%     74.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      2.05%     76.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1623     20.09%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.19%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.48%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.16%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.06%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.10%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.07%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.11%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.06%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.09%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8079                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4326769252                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10015631752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1517030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14260.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33010.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       357.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    359.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   233931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123509.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    11375427814                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1814020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     41135251360                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7129692360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9412759440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3890209125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5135930250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28312954800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32668521600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6232600080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7042023360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        186477255120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        186477255120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        391255712955                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        402353381250                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1369816685250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1360081888500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1993115109690                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2003171759520                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.104317                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.626738                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              228444                       # Transaction distribution
system.membus.trans_dist::ReadResp             228443                       # Transaction distribution
system.membus.trans_dist::WriteReq               2027                       # Transaction distribution
system.membus.trans_dist::WriteResp              2027                       # Transaction distribution
system.membus.trans_dist::Writeback            112844                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80553                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       190210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       190210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       533584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       544606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 778016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6086464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6086464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     20683776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     20691800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28158616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               72                       # Total snoops (count)
system.membus.snoop_fanout::samples            439977                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  439977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              439977                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10246152                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1691737210                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1416                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22283196                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          901386197                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1979987808                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.6                       # Layer utilization (%)
system.iocache.tags.replacements                21632                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21632                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194736                       # Number of tag accesses
system.iocache.tags.data_accesses              194736                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            6                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            6                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6865008                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6865008                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6865008                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6865008                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6865008                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6865008                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21574                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21574                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000278                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000278                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107265.750000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107265.750000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107265.750000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107265.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107265.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107265.750000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3474912                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3474912                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1515902606                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1515902606                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3474912                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3474912                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3474912                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3474912                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999722                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999722                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 54295.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 54295.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70284.801836                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70284.801836                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 54295.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 54295.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 54295.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 54295.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13466297                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11965666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            426128                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8118694                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7044074                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.763635                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  442867                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3322                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11718081                       # DTB read hits
system.cpu.dtb.read_misses                      11160                       # DTB read misses
system.cpu.dtb.read_acv                            70                       # DTB read access violations
system.cpu.dtb.read_accesses                 10893926                       # DTB read accesses
system.cpu.dtb.write_hits                     3462061                       # DTB write hits
system.cpu.dtb.write_misses                      5668                       # DTB write misses
system.cpu.dtb.write_acv                          196                       # DTB write access violations
system.cpu.dtb.write_accesses                 2678403                       # DTB write accesses
system.cpu.dtb.data_hits                     15180142                       # DTB hits
system.cpu.dtb.data_misses                      16828                       # DTB misses
system.cpu.dtb.data_acv                           266                       # DTB access violations
system.cpu.dtb.data_accesses                 13572329                       # DTB accesses
system.cpu.itb.fetch_hits                     8142709                       # ITB hits
system.cpu.itb.fetch_misses                     17924                       # ITB misses
system.cpu.itb.fetch_acv                          560                       # ITB acv
system.cpu.itb.fetch_accesses                 8160633                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         38515639                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11096592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       95578810                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13466297                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7486941                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24513042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  917042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         40                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 4709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1189465                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         8530                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8909209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                107049                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           37270939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.564433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.295975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20599165     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   385127      1.03%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2940174      7.89%     64.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   966526      2.59%     66.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1586935      4.26%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   456305      1.22%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2220722      5.96%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   467720      1.25%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7648265     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             37270939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.481558                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9577611                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11917043                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14123868                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1200532                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 451885                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               600802                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6760                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               93006032                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19633                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 451885                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10199267                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3425648                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5685398                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14591624                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2917117                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               91129589                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 60406                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1401064                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 120428                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 661756                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            65096687                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             116191062                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         98817401                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17307285                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54469285                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10627402                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             438221                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21442                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6155204                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12600625                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3923105                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1408917                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           973415                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78547315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              201731                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74845963                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             65720                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10442697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6752733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         132080                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      37270939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.008159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.159711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13546231     36.35%     36.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5818885     15.61%     51.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4336511     11.64%     63.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5318804     14.27%     77.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2123279      5.70%     83.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3676329      9.86%     93.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              819857      2.20%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              444603      1.19%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1186440      3.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        37270939                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  160240     15.11%     15.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     44      0.00%     15.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 26045      2.46%     17.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 25766      2.43%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                26617      2.51%     22.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                527192     49.70%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 178274     16.81%     89.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                116482     10.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130716      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50897325     68.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               298291      0.40%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4443975      5.94%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              347807      0.46%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677344      3.58%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              276524      0.37%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12166861     16.26%     95.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3497353      4.67%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             109767      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74845963                       # Type of FU issued
system.cpu.iq.rate                           1.943262                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1060660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014171                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          157285255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71353851                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58718312                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30803990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17846532                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14532711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60058740                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15717167                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           850892                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1793659                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2096                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8848                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       586392                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3712                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         69377                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 451885                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2366203                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                264282                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            87984930                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            260961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12600625                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3923105                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             157671                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  24038                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                164304                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8848                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         388039                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       158314                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               546353                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73661531                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11733736                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1184432                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9235884                       # number of nop insts executed
system.cpu.iew.exec_refs                     15202924                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11477747                       # Number of branches executed
system.cpu.iew.exec_stores                    3469188                       # Number of stores executed
system.cpu.iew.exec_rate                     1.912510                       # Inst execution rate
system.cpu.iew.wb_sent                       73382590                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73251023                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43104675                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50169840                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.901851                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.859175                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11438571                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           69651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            438944                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     35623254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.147464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.915439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17354973     48.72%     48.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3949804     11.09%     59.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4250435     11.93%     71.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1135204      3.19%     74.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1815968      5.10%     80.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       567339      1.59%     81.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       647290      1.82%     83.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       558869      1.57%     85.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5343372     15.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     35623254                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76499652                       # Number of instructions committed
system.cpu.commit.committedOps               76499652                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14143679                       # Number of memory references committed
system.cpu.commit.loads                      10806966                       # Number of loads committed
system.cpu.commit.membars                       34733                       # Number of memory barriers committed
system.cpu.commit.branches                   10546383                       # Number of branches committed
system.cpu.commit.fp_insts                   14200714                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60094887                       # Number of committed integer instructions.
system.cpu.commit.function_calls               406472                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8471908     11.07%     11.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         45927895     60.04%     71.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          288587      0.38%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320352      5.65%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.50%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10841699     14.17%     95.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3338589      4.36%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        109767      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76499652                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5343372                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    118149825                       # The number of ROB reads
system.cpu.rob.rob_writes                   177530976                       # The number of ROB writes
system.cpu.timesIdled                           66415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1244700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        68160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68158455                       # Number of Instructions Simulated
system.cpu.committedOps                      68158455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.565090                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.565090                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.769631                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.769631                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89711418                       # number of integer regfile reads
system.cpu.int_regfile_writes                45036186                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15000270                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13527840                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21118374                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 157553                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3547                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23589                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23595                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          693                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4019                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1388888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               375000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              441000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5101000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194256714                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8993000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21734804                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             95101                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.827820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8806625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             95101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.602864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.827820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17913527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17913527                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8805898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8805898                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8805898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8805898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8805898                       # number of overall hits
system.cpu.icache.overall_hits::total         8805898                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103311                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103311                       # number of overall misses
system.cpu.icache.overall_misses::total        103311                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5967764201                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5967764201                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5967764201                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5967764201                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5967764201                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5967764201                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8909209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8909209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8909209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8909209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8909209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8909209                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011596                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011596                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011596                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011596                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011596                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011596                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57765.041486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57765.041486                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57765.041486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57765.041486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57765.041486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57765.041486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          580                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8202                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8202                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8202                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8202                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8202                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8202                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        95109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        95109                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        95109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        95109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        95109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        95109                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5073359835                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5073359835                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5073359835                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5073359835                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5073359835                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5073359835                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010675                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010675                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53342.584140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53342.584140                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53342.584140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53342.584140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53342.584140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53342.584140                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            210321                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.842078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13176180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            210321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.647952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.842078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          906                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28501542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28501542                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10355812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10355812                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2796417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2796417                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        16898                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16898                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        16593                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16593                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13152229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13152229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13152229                       # number of overall hits
system.cpu.dcache.overall_hits::total        13152229                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       437242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        437242                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       520678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       520678                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1961                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1961                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       957920                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         957920                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       957920                       # number of overall misses
system.cpu.dcache.overall_misses::total        957920                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  23110080846                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23110080846                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  33855558006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33855558006                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    131949438                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    131949438                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56965638852                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56965638852                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56965638852                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56965638852                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10793054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10793054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3317095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3317095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        18859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        18859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        16593                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16593                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14110149                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14110149                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14110149                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14110149                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040511                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.156968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.156968                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.103982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.103982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067889                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067889                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52854.210817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52854.210817                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65022.063552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65022.063552                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67286.811831                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67286.811831                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59468.054589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59468.054589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59468.054589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59468.054589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       467242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.866396                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       112844                       # number of writebacks
system.cpu.dcache.writebacks::total            112844                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       308760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       308760                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       440102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       440102                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          648                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          648                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       748862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       748862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       748862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       748862                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       128482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       128482                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80576                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1313                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1313                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       209058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       209058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       209058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       209058                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7140519062                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7140519062                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5021785791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5021785791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     83595670                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     83595670                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12162304853                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12162304853                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12162304853                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12162304853                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    682925280                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    682925280                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    370100032                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    370100032                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1053025312                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1053025312                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.069622                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069622                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014816                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55576.026696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55576.026696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62323.592521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62323.592521                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63667.684692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63667.684692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58176.701456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58176.701456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58176.701456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58176.701456                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      19452                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5551     41.54%     41.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     104      0.78%     42.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      56      0.42%     42.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7652     57.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13363                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5541     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      104      0.93%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       56      0.50%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5542     49.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11243                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              50149908864     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               111585408      0.21%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                44730752      0.08%     92.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4019831552      7.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          54326056576                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998199                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.724255                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.841353                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   371      2.61%      2.61% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.19%      2.80% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12206     85.89%     88.69% # number of callpals executed
system.cpu.kern.callpal::rdps                     402      2.83%     91.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     91.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     91.56% # number of callpals executed
system.cpu.kern.callpal::rti                      998      7.02%     98.58% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.37%     99.95% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.05%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14212                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1369                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 877                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 877                      
system.cpu.kern.mode_good::user                   877                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.640614                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.780944                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        10445146624     19.23%     19.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          43880909952     80.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      371                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014965                       # Number of seconds simulated
sim_ticks                                 14964708352                       # Number of ticks simulated
final_tick                               2870009211520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4111654                       # Simulator instruction rate (inst/s)
host_op_rate                                  4111653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              159508429                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464624                       # Number of bytes of host memory used
host_seconds                                    93.82                       # Real time elapsed on the host
sim_insts                                   385745555                       # Number of instructions simulated
sim_ops                                     385745555                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3010688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5462784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8473856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3010688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3010688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3450176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4187456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            85356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          201185879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          365044468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           25660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             566256007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     201185879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        201185879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       230554176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       49267916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            279822092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       230554176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         201185879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         365044468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       49293577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846078099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      132405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65429                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8388352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4178688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8473920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4187456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           32                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4315                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14964781568                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.030126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.630388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.928192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14259     32.57%     32.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14194     32.42%     64.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4553     10.40%     75.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2364      5.40%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1540      3.52%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          884      2.02%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          685      1.56%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          594      1.36%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4710     10.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43783                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.725094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.726139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3871     96.65%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          103      2.57%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           15      0.37%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4005                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.945128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3684     91.99%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           264      6.59%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            24      0.60%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.35%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4005                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2367690486                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4825215486                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  655340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18064.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36814.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       560.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    566.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    97419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75643.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5566016532                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       499720000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      8899407882                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7285284720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9588196800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3975105750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5231655000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28810376400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33193508400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6445992960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7251826320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        187454707440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        187454707440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        396961354530                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        408039278310                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1373790822750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1364073345750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2004723644550                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2014832518020                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.508951                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.031202                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               94077                       # Transaction distribution
system.membus.trans_dist::ReadResp              94075                       # Transaction distribution
system.membus.trans_dist::WriteReq               1548                       # Transaction distribution
system.membus.trans_dist::WriteResp              1548                       # Transaction distribution
system.membus.trans_dist::Writeback             53909                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               32                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41641                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41641                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        94108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        94108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       224685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       234311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 351496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3010688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3010688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8912960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8919111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12667463                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               48                       # Total snoops (count)
system.membus.snoop_fanout::samples            197922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  197922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              197922                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8689408                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           789262928                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1016                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11881235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          445929659                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          800563938                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.3                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3813281                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3813281                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3813281                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3813281                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3813281                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3813281                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123009.064516                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123009.064516                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123009.064516                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123009.064516                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123009.064516                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123009.064516                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2166685                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2166685                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    800288325                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    800288325                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2166685                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2166685                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2166685                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2166685                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69893.064516                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69893.064516                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69469.472656                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69469.472656                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69893.064516                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69893.064516                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69893.064516                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69893.064516                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2265166                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1641384                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50628                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1602875                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1276108                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.613694                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  238785                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1743                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3206050                       # DTB read hits
system.cpu.dtb.read_misses                       9070                       # DTB read misses
system.cpu.dtb.read_acv                            42                       # DTB read access violations
system.cpu.dtb.read_accesses                  2712970                       # DTB read accesses
system.cpu.dtb.write_hits                     1827388                       # DTB write hits
system.cpu.dtb.write_misses                      5199                       # DTB write misses
system.cpu.dtb.write_acv                          105                       # DTB write access violations
system.cpu.dtb.write_accesses                 1398987                       # DTB write accesses
system.cpu.dtb.data_hits                      5033438                       # DTB hits
system.cpu.dtb.data_misses                      14269                       # DTB misses
system.cpu.dtb.data_acv                           147                       # DTB access violations
system.cpu.dtb.data_accesses                  4111957                       # DTB accesses
system.cpu.itb.fetch_hits                     2171961                       # ITB hits
system.cpu.itb.fetch_misses                     11942                       # ITB misses
system.cpu.itb.fetch_acv                          288                       # ITB acv
system.cpu.itb.fetch_accesses                 2183903                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         10599379                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3696766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20136464                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2265166                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1514893                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5341173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  141338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         47                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1770                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        887441                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3824                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2630194                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28980                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           10001718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.013301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.002441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6337190     63.36%     63.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   189896      1.90%     65.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   240158      2.40%     67.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   431100      4.31%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   688390      6.88%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   190691      1.91%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   331091      3.31%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   266225      2.66%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1326977     13.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10001718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213707                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.899778                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3016599                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3632600                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2902755                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                382993                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  66771                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               312147                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3976                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19482409                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11681                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  66771                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3177642                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  931158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1608518                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3105759                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1111870                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19240250                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 69816                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 374621                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  29563                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 450918                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14767609                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26535111                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18306438                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8226018                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12780984                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1986631                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             115914                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12630                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2074034                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3131409                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1889887                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            385521                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           185531                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18269393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125378                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17846052                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2274157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1190348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          81094                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10001718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.784299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.081462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4269621     42.69%     42.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1383296     13.83%     56.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1042316     10.42%     66.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1300278     13.00%     79.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              730333      7.30%     87.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              609388      6.09%     93.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              343906      3.44%     96.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              135058      1.35%     98.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187522      1.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10001718                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13740      2.73%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19347      3.84%      6.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1815      0.36%      6.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3257      0.65%      7.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               132925     26.42%     34.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3000      0.60%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 246766     49.04%     83.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 82357     16.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4109      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9128880     51.15%     51.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36693      0.21%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1934330     10.84%     62.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110548      0.62%     62.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              180147      1.01%     63.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1227167      6.88%     70.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46852      0.26%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3268536     18.32%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1839643     10.31%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              69147      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17846052                       # Type of FU issued
system.cpu.iq.rate                           1.683688                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      503208                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028197                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33085795                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13074858                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11343519                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13119675                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7598243                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6173719                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11608251                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6736900                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           358162                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       420476                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1519                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4254                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166586                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3463                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        207484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  66771                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  628111                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                136058                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19010935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             26872                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3131409                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1889887                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              95524                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9607                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                122182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4254                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25009                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        36693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                61702                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17760513                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3218011                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             85539                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        616164                       # number of nop insts executed
system.cpu.iew.exec_refs                      5051482                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1901895                       # Number of branches executed
system.cpu.iew.exec_stores                    1833471                       # Number of stores executed
system.cpu.iew.exec_rate                     1.675618                       # Inst execution rate
system.cpu.iew.wb_sent                       17547355                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17517238                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10488834                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14091649                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.652666                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744330                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2342136                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           44284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59002                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9669645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.721245                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.693106                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5378545     55.62%     55.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1313171     13.58%     69.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       612979      6.34%     75.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       556742      5.76%     81.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       285994      2.96%     84.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       183933      1.90%     86.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       105777      1.09%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       123860      1.28%     88.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1108644     11.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9669645                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16643830                       # Number of instructions committed
system.cpu.commit.committedOps               16643830                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4434234                       # Number of memory references committed
system.cpu.commit.loads                       2710933                       # Number of loads committed
system.cpu.commit.membars                       23178                       # Number of memory barriers committed
system.cpu.commit.branches                    1729634                       # Number of branches committed
system.cpu.commit.fp_insts                    5633945                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12889781                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201702                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       557958      3.35%      3.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8323232     50.01%     53.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36416      0.22%     53.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785030     10.72%     64.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.59%     64.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.86%     65.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.84%     72.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2734111     16.43%     89.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1724376     10.36%     99.58% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         69147      0.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16643830                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1108644                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     27502986                       # The number of ROB reads
system.cpu.rob.rob_writes                    38304911                       # The number of ROB writes
system.cpu.timesIdled                           31508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          597661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        28967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16089981                       # Number of Instructions Simulated
system.cpu.committedOps                      16089981                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.658756                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.658756                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.518012                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.518012                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17757705                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8917304                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7467652                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5043234                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9374328                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  59366                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3295                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3295                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13068                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13068                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6151                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743679                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               167000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103740245                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8076000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11596765                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47040                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.985071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2578813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.821705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.985071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5307453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5307453                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2578992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2578992                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2578992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2578992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2578992                       # number of overall hits
system.cpu.icache.overall_hits::total         2578992                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        51202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51202                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        51202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        51202                       # number of overall misses
system.cpu.icache.overall_misses::total         51202                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2960100330                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2960100330                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2960100330                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2960100330                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2960100330                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2960100330                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2630194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2630194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2630194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2630194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2630194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2630194                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019467                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019467                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019467                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57812.201281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57812.201281                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57812.201281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57812.201281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57812.201281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57812.201281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          312                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.352941                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4136                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4136                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47066                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47066                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2517226024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2517226024                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2517226024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2517226024                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2517226024                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2517226024                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017894                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53482.896868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53482.896868                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53482.896868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53482.896868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53482.896868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53482.896868                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             85344                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.746060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3959174                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.390771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.746060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          894                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8844916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8844916                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2465488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2465488                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1469492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1469492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10532                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9791                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9791                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3934980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3934980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3934980                       # number of overall hits
system.cpu.dcache.overall_hits::total         3934980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       181623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        181623                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       241878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241878                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          976                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          976                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       423501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         423501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       423501                       # number of overall misses
system.cpu.dcache.overall_misses::total        423501                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10935202205                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10935202205                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16438669609                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16438669609                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     66354414                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     66354414                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27373871814                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27373871814                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27373871814                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27373871814                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2647111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2647111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1711370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1711370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4358481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4358481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4358481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4358481                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.068612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068612                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.141336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141336                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.084811                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084811                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.097167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.097167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097167                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60208.245679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60208.245679                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67962.648976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67962.648976                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67986.079918                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67986.079918                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64637.088966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64637.088966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64637.088966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64637.088966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       476631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30087                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.841759                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        53909                       # number of writebacks
system.cpu.dcache.writebacks::total             53909                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       138488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138488                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       200206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       200206                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          394                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          394                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       338694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       338694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       338694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       338694                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        43135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43135                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41672                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          582                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          582                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        84807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        84807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84807                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2695995228                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695995228                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2853106023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2853106023                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     37166302                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     37166302                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5549101251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5549101251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5549101251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5549101251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    652881712                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    652881712                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    296838288                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    296838288                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    949720000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    949720000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.050574                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050574                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019458                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62501.338310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62501.338310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68465.780932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68465.780932                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63859.625430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63859.625430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65432.113517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65432.113517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65432.113517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65432.113517                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       52                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12272                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3620     43.43%     43.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.83%     44.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      15      0.18%     44.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4631     55.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8335                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3617     49.43%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.94%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       15      0.20%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3617     49.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7318                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              12348306432     82.52%     82.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69038464      0.46%     82.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                12055296      0.08%     83.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2535371520     16.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          14964771712                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999171                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.781041                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.877984                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   245      2.74%      2.74% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.15%      2.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7659     85.57%     88.45% # number of callpals executed
system.cpu.kern.callpal::rdps                     165      1.84%     90.29% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.31% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.34% # number of callpals executed
system.cpu.kern.callpal::rti                      592      6.61%     96.95% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.46%     98.41% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.07%     98.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.51%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8951                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               837                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 514                      
system.cpu.kern.mode_good::user                   514                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.614098                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.760918                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6032484480     40.31%     40.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           8932287232     59.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      245                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.196993                       # Number of seconds simulated
sim_ticks                                196993118080                       # Number of ticks simulated
final_tick                               3067002329600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 541291                       # Simulator instruction rate (inst/s)
host_op_rate                                   541291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              129203284                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                  1524.68                       # Real time elapsed on the host
sim_insts                                   825294004                       # Number of instructions simulated
sim_ops                                     825294004                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        15820096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5017408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20837504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     15820096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15820096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2411008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2931200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           247189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            78397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              325586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         37672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           80307861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25469966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105777827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      80307861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80307861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12239047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2640661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14879708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12239047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          80307861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25469966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2640661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120657535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      325586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45800                       # Number of write requests accepted
system.mem_ctrls.readBursts                    325586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20673728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2901376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20837504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2931200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2559                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   463                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           64                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4222                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  196993118080                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                325586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  261709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        95136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.788093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.770623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.676228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32409     34.07%     34.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27972     29.40%     63.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14801     15.56%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5975      6.28%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4903      5.15%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1996      2.10%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1326      1.39%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          999      1.05%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4755      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        95136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.527056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.959858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2203     79.47%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          300     10.82%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           74      2.67%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           52      1.88%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           34      1.23%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           22      0.79%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           12      0.43%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           20      0.72%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           10      0.36%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           10      0.36%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           19      0.69%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.808409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2478     89.39%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           259      9.34%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            11      0.40%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             4      0.14%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.25%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.07%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.07%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2772                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3341933024                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9398689274                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1615135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10345.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29095.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       104.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   238186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     530426.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   135682707650                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6578000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     54731412512                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7679304360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9913352400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4190096625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5409071250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30289825800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34233498000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6581088000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7410391920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        200321275440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        200321275440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        435053182860                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        429690229560                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1458572210250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1463276555250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2142686983335                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2150254373820                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.627171                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.094533                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              297497                       # Transaction distribution
system.membus.trans_dist::ReadResp             297496                       # Transaction distribution
system.membus.trans_dist::WriteReq                930                       # Transaction distribution
system.membus.trans_dist::WriteResp               930                       # Transaction distribution
system.membus.trans_dist::Writeback             37672                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               60                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              64                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28851                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28851                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       494438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       494438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       194594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       197786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     15820096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     15820096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7432679                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23772967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               96                       # Total snoops (count)
system.membus.snoop_fanout::samples            371552                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  371552    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              371552                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3322888                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           905367298                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1008                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8596163                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2345530213                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          736580343                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                74068                       # Number of tag accesses
system.iocache.tags.data_accesses               74068                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           74                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           74                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3865007                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3865007                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3865007                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3865007                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3865007                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3865007                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8202                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8202                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.009022                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.009022                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107361.305556                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107361.305556                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107361.305556                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107361.305556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107361.305556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107361.305556                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1962927                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1962927                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    615165529                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    615165529                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1962927                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1962927                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1962927                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1962927                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.990978                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.990978                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 54525.750000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 54525.750000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 75684.735359                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 75684.735359                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 54525.750000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 54525.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 54525.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 54525.750000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20215884                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19191828                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            544278                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14442095                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12500872                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.558578                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  385066                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3756                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64394353                       # DTB read hits
system.cpu.dtb.read_misses                      12291                       # DTB read misses
system.cpu.dtb.read_acv                            88                       # DTB read access violations
system.cpu.dtb.read_accesses                 63593218                       # DTB read accesses
system.cpu.dtb.write_hits                    30744388                       # DTB write hits
system.cpu.dtb.write_misses                      3082                       # DTB write misses
system.cpu.dtb.write_acv                          195                       # DTB write access violations
system.cpu.dtb.write_accesses                30213966                       # DTB write accesses
system.cpu.dtb.data_hits                     95138741                       # DTB hits
system.cpu.dtb.data_misses                      15373                       # DTB misses
system.cpu.dtb.data_acv                           283                       # DTB access violations
system.cpu.dtb.data_accesses                 93807184                       # DTB accesses
system.cpu.itb.fetch_hits                    37533809                       # ITB hits
system.cpu.itb.fetch_misses                     16474                       # ITB misses
system.cpu.itb.fetch_acv                          951                       # ITB acv
system.cpu.itb.fetch_accesses                37550283                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        139853653                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           44071693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      487954787                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20215884                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12885938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91483587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1186246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        361                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 8774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        701684                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6638                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  38280536                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                251348                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          136865893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.565204                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.703739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 64531051     47.15%     47.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1576646      1.15%     48.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5050148      3.69%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1275729      0.93%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7317608      5.35%     58.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1593512      1.16%     59.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3979788      2.91%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   997350      0.73%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50544061     36.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            136865893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144550                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.489039                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38750001                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31799324                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  54951624                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10782397                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 582547                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               323054                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 10755                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              484160387                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 33726                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 582547                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42693553                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3878634                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1888235                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61700646                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              26122278                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              482065088                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 84179                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24067929                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  28354                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 211346                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           408798181                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             677728343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        677714925                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11532                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             391968947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16829234                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             174124                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          19343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52442832                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64718717                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30968835                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8475759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3776643                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455074171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              180005                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 448466558                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            108188                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15607632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11172656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         119781                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     136865893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.276686                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.194503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14123865     10.32%     10.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16829375     12.30%     22.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27789525     20.30%     42.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21795556     15.92%     58.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15354718     11.22%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14068705     10.28%     80.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15032214     10.98%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6259696      4.57%     95.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5612239      4.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136865893                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5406066     47.13%     47.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 914455      7.97%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2947763     25.70%     80.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2201168     19.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             333530776     74.37%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19460049      4.34%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4590      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64594452     14.40%     93.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30764042      6.86%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             110180      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              448466558                       # Type of FU issued
system.cpu.iq.rate                           3.206685                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11469452                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025575                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1045339146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         470869259                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    447351039                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               37503                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              19084                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17567                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              459914644                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19693                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6959643                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1396521                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1594                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        26974                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       349884                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        13315                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         56352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 582547                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1828762                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 97010                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           478068717                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            348173                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64718717                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             30968835                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             144999                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5339                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 90219                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          26974                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         367451                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       250010                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               617461                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             447685318                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64411690                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            781240                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22814541                       # number of nop insts executed
system.cpu.iew.exec_refs                     95161067                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18047847                       # Number of branches executed
system.cpu.iew.exec_stores                   30749377                       # Number of stores executed
system.cpu.iew.exec_rate                     3.201098                       # Inst execution rate
system.cpu.iew.wb_sent                      447505094                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     447368606                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308661349                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372421749                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.198834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828795                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16315119                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           60224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            552393                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    134574487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.430941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.095069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25113315     18.66%     18.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26672098     19.82%     38.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21863506     16.25%     54.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9647193      7.17%     61.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6153022      4.57%     66.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4572367      3.40%     69.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3497868      2.60%     72.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2525672      1.88%     74.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34529446     25.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134574487                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            461717092                       # Number of instructions committed
system.cpu.commit.committedOps              461717092                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       93941147                       # Number of memory references committed
system.cpu.commit.loads                      63322196                       # Number of loads committed
system.cpu.commit.membars                       29077                       # Number of memory barriers committed
system.cpu.commit.branches                   17201473                       # Number of branches committed
system.cpu.commit.fp_insts                      16623                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 439321523                       # Number of committed integer instructions.
system.cpu.commit.function_calls               320490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22170316      4.80%      4.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326095160     70.63%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19364090      4.19%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4552      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63351273     13.72%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30620725      6.63%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        110180      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         461717092                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34529446                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    577994878                       # The number of ROB reads
system.cpu.rob.rob_writes                   958359232                       # The number of ROB writes
system.cpu.timesIdled                          200761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2987760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        56232                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   439548449                       # Number of Instructions Simulated
system.cpu.committedOps                     439548449                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.318176                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.318176                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.142917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.142917                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                660591853                       # number of integer regfile reads
system.cpu.int_regfile_writes               398938279                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11104                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9884                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  162951                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  88449                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  701                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 701                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8984                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9058                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           74                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4263                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   524743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               579000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                69000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73350619                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8223837                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            247170                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.968520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38015927                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            247170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.804778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.968520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          76808321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         76808321                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     38017343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38017343                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      38017343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38017343                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     38017343                       # number of overall hits
system.cpu.icache.overall_hits::total        38017343                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       263193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        263193                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       263193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         263193                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       263193                       # number of overall misses
system.cpu.icache.overall_misses::total        263193                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  14223698010                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14223698010                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  14223698010                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14223698010                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  14223698010                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14223698010                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38280536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38280536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38280536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38280536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38280536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38280536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006875                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006875                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006875                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006875                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006875                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006875                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54042.843123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54042.843123                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54042.843123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54042.843123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54042.843123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54042.843123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          615                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15944                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15944                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15944                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15944                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15944                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15944                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       247249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       247249                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       247249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       247249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       247249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       247249                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  12178169012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12178169012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  12178169012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12178169012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  12178169012                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12178169012                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006459                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006459                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006459                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006459                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49254.674486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49254.674486                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49254.674486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49254.674486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49254.674486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49254.674486                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             78390                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.994171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87633021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             78390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1117.910716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.994171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176066603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176066603                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57202505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57202505                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30392932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30392932                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        14585                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        14585                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        14649                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14649                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      87595437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         87595437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     87595437                       # number of overall hits
system.cpu.dcache.overall_hits::total        87595437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       158263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158263                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       209363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       209363                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1802                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1802                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       367626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       367626                       # number of overall misses
system.cpu.dcache.overall_misses::total        367626                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9259537158                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9259537158                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12747156637                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12747156637                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    117821822                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    117821822                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        37548                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        37548                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  22006693795                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22006693795                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  22006693795                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22006693795                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57360768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57360768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30602295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30602295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        16387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        14653                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14653                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     87963063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     87963063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     87963063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     87963063                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002759                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006841                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.109965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.109965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000273                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000273                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004179                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58507.276862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58507.276862                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60885.431700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60885.431700                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65383.918979                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65383.918979                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         9387                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9387                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59861.635997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59861.635997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59861.635997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59861.635997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       210882                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.230536                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        37672                       # number of writebacks
system.cpu.dcache.writebacks::total             37672                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       109694                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109694                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       180508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       180508                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          768                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          768                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       290202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       290202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       290202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       290202                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        48569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28855                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1034                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1034                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        77424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        77424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        77424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        77424                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2981962698                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2981962698                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1753459116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1753459116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     62558656                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62558656                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        11268                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11268                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4735421814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4735421814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4735421814                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4735421814                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    114411184                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    114411184                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    154445224                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    154445224                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    268856408                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    268856408                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.063099                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063099                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000273                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000880                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61396.419486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61396.419486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60767.947184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60767.947184                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 60501.601547                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60501.601547                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61162.195366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61162.195366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61162.195366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61162.195366                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      18691                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3964     36.00%     36.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.39%     36.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      1.83%     38.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6802     61.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                11011                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3954     48.50%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.53%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      2.48%     51.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3954     48.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8153                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             193397971712     98.17%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49570048      0.03%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               161525760      0.08%     98.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3384057600      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196993125120                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997477                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.581300                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740441                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   471      3.81%      3.81% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.20%      4.01% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9693     78.33%     82.34% # number of callpals executed
system.cpu.kern.callpal::rdps                     723      5.84%     88.18% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     88.20% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     88.23% # number of callpals executed
system.cpu.kern.callpal::rti                     1073      8.67%     96.90% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      2.64%     99.54% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12375                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1544                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1013                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1013                      
system.cpu.kern.mode_good::user                  1013                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.656088                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.792335                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        10104107904      5.13%      5.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         186889017216     94.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      471                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084814                       # Number of seconds simulated
sim_ticks                                 84814032512                       # Number of ticks simulated
final_tick                               3151816362112                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2430524                       # Simulator instruction rate (inst/s)
host_op_rate                                  2430524                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220596537                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                   384.48                       # Real time elapsed on the host
sim_insts                                   934477580                       # Number of instructions simulated
sim_ops                                     934477580                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2987776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13594944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16582976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2987776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2987776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7834624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8539136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            46684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           212421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        122416                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133424                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           35227378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          160291211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195521608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      35227378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35227378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        92374148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8306550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100680698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        92374148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          35227378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         160291211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8309568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296202306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      259108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133424                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16507200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8526528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16582912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8539136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   197                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8437                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   84813980416                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133424                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  202488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.492215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.918912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.732670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44457     38.80%     38.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38862     33.92%     72.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11103      9.69%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5640      4.92%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3664      3.20%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3805      3.32%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2424      2.12%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          714      0.62%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3915      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.029325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.074857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7798     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7809                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.999589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.907009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4288     54.91%     54.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3427     43.89%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            59      0.76%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             4      0.05%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.09%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             8      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7809                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3244919164                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8081012914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1289625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12580.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31330.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       194.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   189022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     216068.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    26289351512                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2832180000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     55694106770                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8089517520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10369522800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4413923250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5657973750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31252400400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35283027000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7012513440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7842484800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        205861019520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        205861019520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        466492483620                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        461076103935                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1481883259500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1486634469750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2205005117250                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2212724601555                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.599191                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.048412                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              234946                       # Transaction distribution
system.membus.trans_dist::ReadResp             234946                       # Transaction distribution
system.membus.trans_dist::WriteReq               1572                       # Transaction distribution
system.membus.trans_dist::WriteResp              1572                       # Transaction distribution
system.membus.trans_dist::Writeback            122416                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27460                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27460                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        93383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        93383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       547286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       556946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 672377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2987776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2987776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21429568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21436104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25128648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               40                       # Total snoops (count)
system.membus.snoop_fanout::samples            392605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  392605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              392605                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8788008                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1628799737                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1912                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11344212                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          442432461                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2011906862                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99412                       # Number of tag accesses
system.iocache.tags.data_accesses               99412                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           11                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           11                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3546012                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3546012                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3546012                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3546012                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3546012                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3546012                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11019                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11019                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000998                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000998                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126643.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126643.285714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126643.285714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126643.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126643.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126643.285714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2065956                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2065956                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    788731406                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    788731406                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2065956                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2065956                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2065956                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2065956                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999002                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999002                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 73784.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73784.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71650.745458                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71650.745458                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73784.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73784.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73784.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73784.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14207603                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13427008                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            595429                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12633440                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12113726                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.886204                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  363530                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1979                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23156485                       # DTB read hits
system.cpu.dtb.read_misses                      33500                       # DTB read misses
system.cpu.dtb.read_acv                            46                       # DTB read access violations
system.cpu.dtb.read_accesses                 22645462                       # DTB read accesses
system.cpu.dtb.write_hits                    10470066                       # DTB write hits
system.cpu.dtb.write_misses                      2119                       # DTB write misses
system.cpu.dtb.write_acv                          112                       # DTB write access violations
system.cpu.dtb.write_accesses                10028520                       # DTB write accesses
system.cpu.dtb.data_hits                     33626551                       # DTB hits
system.cpu.dtb.data_misses                      35619                       # DTB misses
system.cpu.dtb.data_acv                           158                       # DTB access violations
system.cpu.dtb.data_accesses                 32673982                       # DTB accesses
system.cpu.itb.fetch_hits                    22091738                       # ITB hits
system.cpu.itb.fetch_misses                     13641                       # ITB misses
system.cpu.itb.fetch_acv                          285                       # ITB acv
system.cpu.itb.fetch_accesses                22105379                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         60209975                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23688544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      129900666                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14207603                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12477256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34241623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1269094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        100                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 8310                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1038116                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3393                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  22568176                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                110283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           59614656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.179006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.695763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 33758063     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   449853      0.75%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1171928      1.97%     59.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   766486      1.29%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10149142     17.02%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   839187      1.41%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9767619     16.38%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   289742      0.49%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2422636      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             59614656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.235968                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.157461                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17313301                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              19795865                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17908804                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3966039                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 630647                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               341680                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3961                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              125429264                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11659                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 630647                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19125196                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2652818                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2675878                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19913330                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14616787                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122551881                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                233391                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 345501                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               12594440                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 294088                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            96706006                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170080966                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118103058                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          51974037                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87047513                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9658487                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             236839                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12952                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22381540                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24273228                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11082120                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10184779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9661372                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117330824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              212066                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114232261                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6002                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8331913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5962963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         164629                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      59614656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.916177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.621654                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13907930     23.33%     23.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13332556     22.36%     45.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12361380     20.74%     66.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9980922     16.74%     83.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6433253     10.79%     93.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2055088      3.45%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              898828      1.51%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              324833      0.54%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              319866      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        59614656                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16334      4.68%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               228829     65.56%     70.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3451      0.99%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  51478     14.75%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48969     14.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6162      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60814753     53.24%     53.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               279502      0.24%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9749039      8.53%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98790      0.09%     62.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9128690      7.99%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138146      0.12%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23376809     20.46%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10478721      9.17%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             161626      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114232261                       # Type of FU issued
system.cpu.iq.rate                           1.897231                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      349061                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003056                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          191999318                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71514311                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65463848                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96434923                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54365891                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47173832                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66241324                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48333836                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           663225                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2189173                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          301                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5624                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       639867                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3460                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         38323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 630647                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1107169                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1325620                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118635319                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             58955                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24273228                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11082120                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             181309                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6973                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1315567                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5624                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         764264                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        41605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               805869                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113427473                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23193874                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            804788                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1092429                       # number of nop insts executed
system.cpu.iew.exec_refs                     33667026                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12311805                       # Number of branches executed
system.cpu.iew.exec_stores                   10473152                       # Number of stores executed
system.cpu.iew.exec_rate                     1.883865                       # Inst execution rate
system.cpu.iew.wb_sent                      112866033                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112637680                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60763412                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65798346                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.870748                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.923479                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8301453                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           47437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            613982                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     58249602                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.892587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.552130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     30233086     51.90%     51.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8498828     14.59%     66.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       412344      0.71%     67.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       358945      0.62%     67.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6768098     11.62%     79.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7571661     13.00%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        92704      0.16%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       156308      0.27%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4157628      7.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     58249602                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110242452                       # Number of instructions committed
system.cpu.commit.committedOps              110242452                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32526308                       # Number of memory references committed
system.cpu.commit.loads                      22084055                       # Number of loads committed
system.cpu.commit.membars                       23897                       # Number of memory barriers committed
system.cpu.commit.branches                   11929070                       # Number of branches committed
system.cpu.commit.fp_insts                   46868658                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90254175                       # Number of committed integer instructions.
system.cpu.commit.function_calls               342643                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1065038      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57249748     51.93%     52.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          277378      0.25%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745337      8.84%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.12%     70.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.13%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22107952     20.05%     90.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10443443      9.47%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        161625      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110242452                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4157628                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    172482276                       # The number of ROB reads
system.cpu.rob.rob_writes                   238453552                       # The number of ROB writes
system.cpu.timesIdled                           31607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          595319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        27264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109183576                       # Number of Instructions Simulated
system.cpu.committedOps                     109183576                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551456                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551456                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.813380                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.813380                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111489270                       # number of integer regfile reads
system.cpu.int_regfile_writes                52134213                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46866731                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38149326                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67161207                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 100129                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3285                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3285                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12569                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12580                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           11                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               298000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99146574                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8086000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11083788                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             46688                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.466748                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22519476                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             46688                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            482.339702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.466748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45183052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45183052                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22517549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22517549                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22517549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22517549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22517549                       # number of overall hits
system.cpu.icache.overall_hits::total        22517549                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        50627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50627                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        50627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        50627                       # number of overall misses
system.cpu.icache.overall_misses::total         50627                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2942397022                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2942397022                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2942397022                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2942397022                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2942397022                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2942397022                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22568176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22568176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22568176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22568176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22568176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22568176                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002243                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002243                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002243                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002243                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002243                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58119.126593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58119.126593                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58119.126593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58119.126593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58119.126593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58119.126593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          336                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3928                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3928                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3928                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3928                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3928                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3928                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        46699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        46699                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        46699                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        46699                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        46699                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        46699                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2510118443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2510118443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2510118443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2510118443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2510118443                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2510118443                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002069                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53751.010578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53751.010578                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53751.010578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53751.010578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53751.010578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53751.010578                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            212394                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.979356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32397120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            212394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.533122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.979356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          902                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66012293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66012293                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22149754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22149754                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10225036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10225036                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10509                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10509                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10048                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10048                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32374790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32374790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32374790                       # number of overall hits
system.cpu.dcache.overall_hits::total        32374790                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       298550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        298550                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       204818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204818                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1220                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       503368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         503368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       503368                       # number of overall misses
system.cpu.dcache.overall_misses::total        503368                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16401142994                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16401142994                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13744286789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13744286789                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     81996774                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     81996774                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         9519                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         9519                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  30145429783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30145429783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  30145429783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30145429783                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22448304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22448304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10429854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10429854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10049                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10049                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32878158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32878158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32878158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32878158                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013299                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019638                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.104016                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.104016                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000100                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000100                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015310                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54936.000650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54936.000650                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67104.877447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67104.877447                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67210.470492                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67210.470492                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         9519                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9519                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59887.457651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59887.457651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59887.457651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59887.457651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       233833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.241126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       122416                       # number of writebacks
system.cpu.dcache.writebacks::total            122416                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       114441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114441                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       177348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177348                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          364                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          364                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       291789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       291789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       291789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       291789                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       184109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       184109                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27470                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          856                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          856                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       211579                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       211579                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       211579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       211579                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9806327900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9806327900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1832727279                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1832727279                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     53961352                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     53961352                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2817                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2817                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11639055179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11639055179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11639055179                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11639055179                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    652114816                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    652114816                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    302790656                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    302790656                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    954905472                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    954905472                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.072981                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.072981                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000100                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006435                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53263.707369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53263.707369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66717.410957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66717.410957                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63038.962617                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63038.962617                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55010.446117                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55010.446117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55010.446117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55010.446117                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      22453                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4037     41.14%     41.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.61%     41.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      87      0.89%     42.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5629     57.36%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9813                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4034     49.11%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.73%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       87      1.06%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4034     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8215                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              81818609664     96.47%     96.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                59366912      0.07%     96.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                71016704      0.08%     96.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2865009664      3.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          84814002944                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999257                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.716646                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.837155                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   244      2.29%      2.29% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.12%      2.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8889     83.47%     85.89% # number of callpals executed
system.cpu.kern.callpal::rdps                     297      2.79%     88.67% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     88.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     88.71% # number of callpals executed
system.cpu.kern.callpal::rti                      777      7.30%     96.01% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      2.51%     98.52% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.57% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.42%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10649                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1019                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 709                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 710                      
system.cpu.kern.mode_good::user                   709                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.696762                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.820809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6391138688      7.54%      7.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78395480064     92.43%     99.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             27384192      0.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      244                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023396                       # Number of seconds simulated
sim_ticks                                 23396368512                       # Number of ticks simulated
final_tick                               3175212730624                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13226030                       # Simulator instruction rate (inst/s)
host_op_rate                                 13226028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324433095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466672                       # Number of bytes of host memory used
host_seconds                                    72.11                       # Real time elapsed on the host
sim_insts                                   953789747                       # Number of instructions simulated
sim_ops                                     953789747                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7207040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4180992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11388224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7207040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7207040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2219008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3824640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           112610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            65328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         34672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              59760                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          308040968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          178702605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            8206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             486751779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     308040968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        308040968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        94844121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       68627403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163471523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        94844121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         308040968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         178702605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       68635609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650223302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      177942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59760                       # Number of write requests accepted
system.mem_ctrls.readBursts                    177942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11218240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3797440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11388288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3824640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2657                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   440                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           55                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4176                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23396420608                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                177942                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  123403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     63                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.751489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.477651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.815350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25293     41.06%     41.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17307     28.10%     69.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6907     11.21%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2972      4.82%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2272      3.69%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1108      1.80%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          880      1.43%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          719      1.17%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4141      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.206848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.161586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2178     61.13%     61.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           446     12.52%     73.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           322      9.04%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          212      5.95%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          158      4.43%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           82      2.30%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           43      1.21%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           34      0.95%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           21      0.59%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.25%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           12      0.34%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            8      0.22%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            8      0.22%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.20%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.17%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.03%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.06%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            6      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.653101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.373470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3450     96.83%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            44      1.23%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            25      0.70%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            22      0.62%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             8      0.22%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.08%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.11%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3563                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2424391276                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5710985026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  876425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13831.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32581.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       479.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    486.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   124858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98427.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     8973395672                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       781300000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     13642968546                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8278857720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10645908840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4517233875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5808779625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31836776400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36065975400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7186456080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            8052916320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        207389242320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        207389242320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        475705323225                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        470171985525                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1487840419500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1492694224500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2222754309120                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2230829032530                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.033873                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.576925                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              152742                       # Transaction distribution
system.membus.trans_dist::ReadResp             152737                       # Transaction distribution
system.membus.trans_dist::WriteReq               1178                       # Transaction distribution
system.membus.trans_dist::WriteResp              1178                       # Transaction distribution
system.membus.trans_dist::Writeback             34672                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              55                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26414                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       225248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       225248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       165438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       170022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 445525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      7207040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6400000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6404264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15217128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              100                       # Total snoops (count)
system.membus.snoop_fanout::samples            237884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  237884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              237884                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4601760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           808286887                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6504                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25979488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1067458601                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          614402617                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.iocache.tags.replacements                25164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226692                       # Number of tag accesses
system.iocache.tags.data_accesses              226692                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           76                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               76                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           27                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           27                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           76                       # number of demand (read+write) misses
system.iocache.demand_misses::total                76                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           76                       # number of overall misses
system.iocache.overall_misses::total               76                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8297602                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8297602                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8297602                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8297602                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8297602                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8297602                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           76                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             76                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25115                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25115                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           76                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           76                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001075                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001075                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 109178.973684                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109178.973684                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 109178.973684                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109178.973684                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 109178.973684                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109178.973684                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           76                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           76                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           76                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4276294                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4276294                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1778811360                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1778811360                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4276294                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4276294                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4276294                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4276294                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998925                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998925                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 56267.026316                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 56267.026316                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70902.876276                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70902.876276                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 56267.026316                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 56267.026316                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 56267.026316                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 56267.026316                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3594104                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3127377                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404567                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2678903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2334985                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.161984                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  122440                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2835                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2439400                       # DTB read hits
system.cpu.dtb.read_misses                       8512                       # DTB read misses
system.cpu.dtb.read_acv                            78                       # DTB read access violations
system.cpu.dtb.read_accesses                  1486846                       # DTB read accesses
system.cpu.dtb.write_hits                     1019740                       # DTB write hits
system.cpu.dtb.write_misses                      2388                       # DTB write misses
system.cpu.dtb.write_acv                          203                       # DTB write access violations
system.cpu.dtb.write_accesses                  358703                       # DTB write accesses
system.cpu.dtb.data_hits                      3459140                       # DTB hits
system.cpu.dtb.data_misses                      10900                       # DTB misses
system.cpu.dtb.data_acv                           281                       # DTB access violations
system.cpu.dtb.data_accesses                  1845549                       # DTB accesses
system.cpu.itb.fetch_hits                     2992715                       # ITB hits
system.cpu.itb.fetch_misses                     13260                       # ITB misses
system.cpu.itb.fetch_acv                          231                       # ITB acv
system.cpu.itb.fetch_accesses                 3005975                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         16528131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6494678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32707479                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3594104                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2457425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7454986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  860056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         33                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2585                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        705047                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles        10785                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3864351                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                143233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           15098176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.166320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.055886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8810248     58.35%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   540067      3.58%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   697867      4.62%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   959568      6.36%     72.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   704607      4.67%     77.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   106202      0.70%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   728661      4.83%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   236078      1.56%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2314878     15.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15098176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.217454                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.978898                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5631528                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3247018                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5489448                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                307512                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 422670                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               246266                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7467                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31256257                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20374                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 422670                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5918308                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1011671                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1792450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5399741                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                553336                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30260307                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6712                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  43720                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  19379                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 225951                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25699587                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46742508                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46736865                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4182                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16146022                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9553571                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             148431                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          25402                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1350808                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2775063                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1186816                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            267949                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           141642                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27035328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              174044                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24038305                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9720                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7818281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6343278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         100023                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15098176                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.592133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.893424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6940765     45.97%     45.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1935001     12.82%     58.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1609282     10.66%     69.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1805332     11.96%     81.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1540727     10.20%     91.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              606031      4.01%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              430174      2.85%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152275      1.01%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78589      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15098176                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147306     49.13%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  89564     29.87%     79.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 62964     21.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               476      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20369880     84.74%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6337      0.03%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2118      0.01%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2537857     10.56%     95.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1032118      4.29%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              89283      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24038305                       # Type of FU issued
system.cpu.iq.rate                           1.454387                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      299835                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012473                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63468753                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35026333                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23071340                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15588                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8251                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7293                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24329472                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8192                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            88512                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       714235                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6670                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7054                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       201391                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1208                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         42958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 422670                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  924711                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 74970                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27286141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            196389                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2775063                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1186816                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             126574                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4658                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 69360                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7054                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         261555                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       215894                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               477449                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23343664                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2451943                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            694641                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         76769                       # number of nop insts executed
system.cpu.iew.exec_refs                      3475577                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2688947                       # Number of branches executed
system.cpu.iew.exec_stores                    1023634                       # Number of stores executed
system.cpu.iew.exec_rate                     1.412360                       # Inst execution rate
system.cpu.iew.wb_sent                       23202766                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23078633                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15553610                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21798229                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.396324                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.713526                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7903993                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           74021                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            412854                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13874678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.395642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.262604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7346478     52.95%     52.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2829075     20.39%     73.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1130984      8.15%     81.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       710584      5.12%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       337887      2.44%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       307063      2.21%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       156850      1.13%     92.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       132737      0.96%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       923020      6.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13874678                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19364077                       # Number of instructions committed
system.cpu.commit.committedOps               19364077                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3046253                       # Number of memory references committed
system.cpu.commit.loads                       2060828                       # Number of loads committed
system.cpu.commit.membars                       39285                       # Number of memory barriers committed
system.cpu.commit.branches                    2190316                       # Number of branches committed
system.cpu.commit.fp_insts                       6876                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19136516                       # Number of committed integer instructions.
system.cpu.commit.function_calls                85613                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        52386      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16126750     83.28%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6021      0.03%     83.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2058      0.01%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2100113     10.85%     94.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         987230      5.10%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         89283      0.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19364077                       # Class of committed instruction
system.cpu.commit.bw_lim_events                923020                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     40165630                       # The number of ROB reads
system.cpu.rob.rob_writes                    55781096                       # The number of ROB writes
system.cpu.timesIdled                           79484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1429955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        88608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19312167                       # Number of Instructions Simulated
system.cpu.committedOps                      19312167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.855840                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.855840                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.168442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.168442                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35287157                       # number of integer regfile reads
system.cpu.int_regfile_writes                19493140                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4022                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3595                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  166755                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  87787                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1186                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1186                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26239                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26266                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           27                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               322000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                78000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225997142                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3398000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25286512                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements            112618                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.418426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3742725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            112618                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.233808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.418426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7841339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7841339                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3742301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3742301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3742301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3742301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3742301                       # number of overall hits
system.cpu.icache.overall_hits::total         3742301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       122050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        122050                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       122050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         122050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       122050                       # number of overall misses
system.cpu.icache.overall_misses::total        122050                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6923651198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6923651198                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6923651198                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6923651198                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6923651198                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6923651198                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3864351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3864351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3864351                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3864351                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3864351                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3864351                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031584                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031584                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56727.990152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56727.990152                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56727.990152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56727.990152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56727.990152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56727.990152                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          774                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.350000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9412                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9412                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9412                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9412                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9412                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9412                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       112638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       112638                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       112638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       112638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       112638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       112638                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5896011954                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5896011954                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5896011954                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5896011954                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5896011954                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5896011954                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029148                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52344.785543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52344.785543                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52344.785543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52344.785543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52344.785543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52344.785543                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             65264                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.532539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2971707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.533633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.532539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6664820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6664820                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2165218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2165218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       772678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         772678                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19513                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19513                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18745                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18745                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2937896                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2937896                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2937896                       # number of overall hits
system.cpu.dcache.overall_hits::total         2937896                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       130235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        130235                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       191630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       191630                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1721                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1721                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       321865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         321865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       321865                       # number of overall misses
system.cpu.dcache.overall_misses::total        321865                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7451645940                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7451645940                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12060518649                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12060518649                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    112793828                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    112793828                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        57786                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        57786                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19512164589                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19512164589                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19512164589                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19512164589                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2295453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2295453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       964308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       964308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18751                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18751                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3259761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3259761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3259761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3259761                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.056736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056736                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.198723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.198723                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.081049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000320                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000320                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.098739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.098739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.098739                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.098739                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57216.922793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57216.922793                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62936.485148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62936.485148                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65539.702499                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65539.702499                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         9631                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9631                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60622.200578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60622.200578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60622.200578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60622.200578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       188314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.468540                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        92405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        92405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       165181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       165181                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          619                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          619                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       257586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       257586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       257586                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       257586                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        37830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37830                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26449                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        64279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        64279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64279                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2323037236                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2323037236                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1623478010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1623478010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     67749842                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     67749842                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        16902                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        16902                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3946515246                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3946515246                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3946515246                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3946515246                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    192941720                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    192941720                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    184882048                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    184882048                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    377823768                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    377823768                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.051898                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.051898                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000320                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019719                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019719                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61407.275601                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61407.275601                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61381.451473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61381.451473                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61478.985481                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61478.985481                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61396.649699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61396.649699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61396.649699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61396.649699                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      15645                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4055     40.64%     40.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.66%     41.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      24      0.24%     41.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5832     58.45%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9977                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4045     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.81%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       24      0.29%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4045     49.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8180                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              20296246784     86.75%     86.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                77524480      0.33%     87.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                20242816      0.09%     87.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3002399488     12.83%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          23396413568                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997534                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.693587                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.819886                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   371      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.23%      3.46% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8699     75.70%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                     494      4.30%     83.47% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     83.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     83.52% # number of callpals executed
system.cpu.kern.callpal::rti                     1188     10.34%     93.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      6.08%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11491                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1559                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1109                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1109                      
system.cpu.kern.mode_good::user                  1109                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.711353                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.831334                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        10237085056     43.75%     43.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          13159328512     56.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      371                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412919                       # Number of seconds simulated
sim_ticks                                412919186944                       # Number of ticks simulated
final_tick                               3588131917568                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1340092                       # Simulator instruction rate (inst/s)
host_op_rate                                  1340092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              520634195                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467696                       # Number of bytes of host memory used
host_seconds                                   793.11                       # Real time elapsed on the host
sim_insts                                  1062837939                       # Number of instructions simulated
sim_ops                                    1062837939                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4710848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        67526016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           72237120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4710848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4710848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     43916288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44616704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            73607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1055094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1128705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        686192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             697136                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           11408644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          163533248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174942512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      11408644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11408644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       106355649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1696254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108051903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       106355649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          11408644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         163533248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1696874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            282994416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1128705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     697136                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1128705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   697136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               69121600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3115520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44191232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                72237120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44616704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  48680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6633                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             72398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             54933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             56397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             54203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            68284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34064                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  412919186944                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1128705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               697136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  842221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1072589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.645118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.720065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.110358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       900259     83.93%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       108192     10.09%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22878      2.13%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8014      0.75%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4287      0.40%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2459      0.23%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2354      0.22%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1339      0.12%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22807      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1072589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.335114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.590783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39479     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39509                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.476727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.441662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.161220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         12639     31.99%     31.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         26576     67.27%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           257      0.65%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39509                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21393297588                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             41643766338                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5400125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19808.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38558.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       167.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   446138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     226152.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    39.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   155769194646                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     13788320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    243362895354                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12265480080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14768089560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6692474250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8057985375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            35927158800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40399920600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9665742960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10048108320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        234359196240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        234359196240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        640059040575                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        635672850390                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1591422738000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1595270273250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2530391830905                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2538576423735                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.211848                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           707.492867                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              540858                       # Transaction distribution
system.membus.trans_dist::ReadResp             540858                       # Transaction distribution
system.membus.trans_dist::WriteReq               1813                       # Transaction distribution
system.membus.trans_dist::WriteResp              1813                       # Transaction distribution
system.membus.trans_dist::Writeback            686192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq            590746                       # Transaction distribution
system.membus.trans_dist::ReadExResp           590746                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       147236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       147236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2796432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2805762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2974919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4710848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4710848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    111442304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    111451132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116862652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               47                       # Total snoops (count)
system.membus.snoop_fanout::samples           1825923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1825923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1825923                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8766488                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8210539650                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11272127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          698575900                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9953801314                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98773                       # Number of tag accesses
system.iocache.tags.data_accesses               98773                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3475412                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3475412                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3475412                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3475412                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3475412                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3475412                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119841.793103                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119841.793103                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119841.793103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119841.793103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119841.793103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119841.793103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1944052                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1944052                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    762268256                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    762268256                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1944052                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1944052                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1944052                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1944052                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67036.275862                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67036.275862                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69651.704678                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69651.704678                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67036.275862                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67036.275862                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67036.275862                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67036.275862                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33260103                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32842729                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41705                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10571697                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8803643                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.275590                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  140256                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3143                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     45933852                       # DTB read hits
system.cpu.dtb.read_misses                     509504                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                 45346918                       # DTB read accesses
system.cpu.dtb.write_hits                     9347180                       # DTB write hits
system.cpu.dtb.write_misses                   3225982                       # DTB write misses
system.cpu.dtb.write_acv                          107                       # DTB write access violations
system.cpu.dtb.write_accesses                10821662                       # DTB write accesses
system.cpu.dtb.data_hits                     55281032                       # DTB hits
system.cpu.dtb.data_misses                    3735486                       # DTB misses
system.cpu.dtb.data_acv                           155                       # DTB access violations
system.cpu.dtb.data_accesses                 56168580                       # DTB accesses
system.cpu.itb.fetch_hits                    23076995                       # ITB hits
system.cpu.itb.fetch_misses                     29553                       # ITB misses
system.cpu.itb.fetch_acv                          294                       # ITB acv
system.cpu.itb.fetch_accesses                23106548                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        293235796                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27966805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      275019766                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33260103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8943899                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     260292152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4060832                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        748                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                46519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2004515                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3923                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24149060                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31778                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          292345084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.940737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.415197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                248135684     84.88%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1324230      0.45%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2224138      0.76%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7801748      2.67%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1723116      0.59%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2159841      0.74%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1219100      0.42%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1222069      0.42%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26535158      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            292345084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.113424                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.937879                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20895663                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             239288542                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17498809                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12636047                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2026023                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                94857                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4476                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              208880095                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14328                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2026023                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23865933                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                76390908                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       81714087                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23336238                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              85011895                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199497359                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2575                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37633144                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               29486636                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1799046                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           153886672                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             254171741                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        167572808                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86596730                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              94012661                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 59874011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12120594                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          29378                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81920530                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47129870                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13861050                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3739415                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2647770                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  180869815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8609149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 176901444                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19579                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80391923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14832329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8512189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     292345084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.605112                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.280216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           200501235     68.58%     68.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54682695     18.70%     87.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20058074      6.86%     94.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6642773      2.27%     96.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1856656      0.64%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3250658      1.11%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1431930      0.49%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1465716      0.50%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2455347      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       292345084                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20501      1.68%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     2      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1016823     83.11%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                186180     15.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              57968816     32.77%     32.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14930      0.01%     32.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25695410     14.53%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  90      0.00%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24120816     13.64%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 252      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46613691     26.35%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12603754      7.12%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9883152      5.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              176901444                       # Type of FU issued
system.cpu.iq.rate                           0.603274                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1223522                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006916                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          545648103                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         218922058                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121369336                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101742970                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           50958760                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50869770                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              127252629                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50871817                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106471                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29729420                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8354409                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3810                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         88772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2026023                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                26971159                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7633509                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           191971668                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19643                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47129870                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13861050                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8558059                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2775464                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                272541                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          20850                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1022581                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1043431                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             176711613                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46551025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            189831                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2492704                       # number of nop insts executed
system.cpu.iew.exec_refs                     59125475                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8311181                       # Number of branches executed
system.cpu.iew.exec_stores                   12574450                       # Number of stores executed
system.cpu.iew.exec_rate                     0.602626                       # Inst execution rate
system.cpu.iew.wb_sent                      176137033                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     172239106                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 130799219                       # num instructions producing a value
system.cpu.iew.wb_consumers                 157415332                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.587374                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830918                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        67295582                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           96960                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1039191                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    282535226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.394454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.964158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    211950436     75.02%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51136333     18.10%     93.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13271679      4.70%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       953574      0.34%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1096894      0.39%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1044445      0.37%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1634132      0.58%     99.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        89618      0.03%     99.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1358115      0.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    282535226                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            111447252                       # Number of instructions committed
system.cpu.commit.committedOps              111447252                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22907091                       # Number of memory references committed
system.cpu.commit.loads                      17400450                       # Number of loads committed
system.cpu.commit.membars                       41548                       # Number of memory barriers committed
system.cpu.commit.branches                    4619456                       # Number of branches committed
system.cpu.commit.fp_insts                   50861977                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  58125858                       # Number of committed integer instructions.
system.cpu.commit.function_calls               111796                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2399580      2.15%      2.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26389975     23.68%     25.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13690      0.01%     25.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     25.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691802     23.05%     48.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     48.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     48.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.64%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17441998     15.65%     86.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5509458      4.94%     91.13% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9883152      8.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         111447252                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1358115                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    447206835                       # The number of ROB reads
system.cpu.rob.rob_writes                   367296912                       # The number of ROB writes
system.cpu.timesIdled                           47719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          890712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        30672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109048192                       # Number of Instructions Simulated
system.cpu.committedOps                     109048192                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.689048                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.689048                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.371879                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.371879                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                160063389                       # number of integer regfile reads
system.cpu.int_regfile_writes                99494614                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86524618                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50342504                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57402971                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4078245                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2881                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2881                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12755                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12757                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8828                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   709476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               983000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98563435                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7517000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11023873                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             73610                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.289891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24077113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            327.090246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.289891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.988847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48371747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48371747                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24070633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24070633                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24070633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24070633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24070633                       # number of overall hits
system.cpu.icache.overall_hits::total        24070633                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        78426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         78426                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        78426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          78426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        78426                       # number of overall misses
system.cpu.icache.overall_misses::total         78426                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4676427589                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4676427589                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4676427589                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4676427589                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4676427589                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4676427589                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24149059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24149059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24149059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24149059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24149059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24149059                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003248                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003248                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59628.536314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59628.536314                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59628.536314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59628.536314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59628.536314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59628.536314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          354                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.391304                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4797                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4797                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4797                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4797                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4797                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4797                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        73629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73629                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        73629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        73629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73629                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4050917300                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4050917300                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4050917300                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4050917300                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4050917300                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4050917300                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55017.958956                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55017.958956                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55017.958956                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55017.958956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55017.958956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55017.958956                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           1055069                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.992007                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48511809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1055069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.979750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.992007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103823098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103823098                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     44629883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44629883                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3846219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3846219                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        23580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        23580                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        24627                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        24627                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      48476102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48476102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     48476102                       # number of overall hits
system.cpu.dcache.overall_hits::total        48476102                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1224837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1224837                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1632047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1632047                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2809                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2809                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2856884                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2856884                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2856884                       # number of overall misses
system.cpu.dcache.overall_misses::total       2856884                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58492845699                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58492845699                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 113226829784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113226829784                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    191529796                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    191529796                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 171719675483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 171719675483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 171719675483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 171719675483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     45854720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45854720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5478266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5478266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        26389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        26389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        24627                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        24627                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51332986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51332986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51332986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51332986                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026711                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.297913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.297913                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.106446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47755.616216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47755.616216                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69377.186922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69377.186922                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68184.334639                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68184.334639                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60107.332143                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60107.332143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60107.332143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60107.332143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1167269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             53473                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.829129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       686192                       # number of writebacks
system.cpu.dcache.writebacks::total            686192                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       762494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       762494                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1041277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1041277                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          802                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          802                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1803771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1803771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1803771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1803771                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       462343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       462343                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       590770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       590770                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2007                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2007                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1053113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1053113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1053113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1053113                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24951460783                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24951460783                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38573706051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38573706051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    132500636                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    132500636                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  63525166834                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63525166834                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  63525166834                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63525166834                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    568502264                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    568502264                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    349682864                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    349682864                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    918185128                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    918185128                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.107839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.107839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020515                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53967.424148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53967.424148                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65293.948662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65293.948662                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66019.250623                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66019.250623                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60321.320536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60321.320536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60321.320536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60321.320536                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1001879                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8899     38.76%     38.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.28%     39.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     423      1.84%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13573     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22960                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8896     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.36%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      423      2.31%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8896     48.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18280                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             407137153280     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64009088      0.02%     98.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               298277760      0.07%     98.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5419562368      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         412919002496                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.655419                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.796167                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   242      1.01%      1.01% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.05%      1.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20537     85.61%     86.67% # number of callpals executed
system.cpu.kern.callpal::rdps                     981      4.09%     90.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     90.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     90.78% # number of callpals executed
system.cpu.kern.callpal::rti                     1935      8.07%     98.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.56%     99.40% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.03%     99.43% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.57%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  23989                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2175                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1853                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1854                      
system.cpu.kern.mode_good::user                  1853                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.852414                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.920099                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13821808000      3.35%      3.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         399069057024     96.65%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             28137472      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      242                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001621                       # Number of seconds simulated
sim_ticks                                  1621178240                       # Number of ticks simulated
final_tick                               3589753095808                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              293002332                       # Simulator instruction rate (inst/s)
host_op_rate                                293001275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              446608801                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467696                       # Number of bytes of host memory used
host_seconds                                     3.63                       # Real time elapsed on the host
sim_insts                                  1063583286                       # Number of instructions simulated
sim_ops                                    1063583286                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          604480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1091712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1696192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       604480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        604480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       663680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          663680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          372864615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          673406522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1046271137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     372864615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        372864615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       409381266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            409381266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       409381266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         372864615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         673406522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455652403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10370                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1688512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  663488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1696128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               663680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              782                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1621154304                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.682971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.279465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.025953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3690     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2286     26.13%     68.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          784      8.96%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          426      4.87%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          252      2.88%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          179      2.05%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          129      1.47%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          130      1.49%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          874      9.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.239063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.943710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.786410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             11      1.72%      1.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           370     57.81%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            94     14.69%     74.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            57      8.91%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            28      4.38%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      3.12%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      2.50%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      1.72%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      1.25%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            9      1.41%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.78%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.94%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.16%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.187084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              579     90.47%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.62%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49      7.66%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           640                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    444888362                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               939569612                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  131915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16862.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35612.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1041.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       409.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1046.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    409.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19663                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43967.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       11431488                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        54080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1554028512                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12296846520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14802842880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6709588875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8076948000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36028317000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40504370400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9699808320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1           10081221120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        234464976720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        234464976720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        641125427355                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        636729367050                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1591459035000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1595315228250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2531783999790                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2539974954420                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.281505                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           707.563267                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               17477                       # Transaction distribution
system.membus.trans_dist::ReadResp              17478                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback             10370                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9029                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9029                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        18893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       604480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1755392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1755400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2359880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples             36881                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   36881    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               36881                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2824                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           133367280                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           89536544                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          158479711                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.8                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  193667                       # Number of BP lookups
system.cpu.branchPred.condPredicted            158381                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8249                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               126561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   85100                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.240303                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12605                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                327                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1408                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       180765                       # DTB read hits
system.cpu.dtb.read_misses                       2657                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    61046                       # DTB read accesses
system.cpu.dtb.write_hits                      138313                       # DTB write hits
system.cpu.dtb.write_misses                      1316                       # DTB write misses
system.cpu.dtb.write_acv                           61                       # DTB write access violations
system.cpu.dtb.write_accesses                   27116                       # DTB write accesses
system.cpu.dtb.data_hits                       319078                       # DTB hits
system.cpu.dtb.data_misses                       3973                       # DTB misses
system.cpu.dtb.data_acv                            85                       # DTB access violations
system.cpu.dtb.data_accesses                    88162                       # DTB accesses
system.cpu.itb.fetch_hits                       55094                       # ITB hits
system.cpu.itb.fetch_misses                      1903                       # ITB misses
system.cpu.itb.fetch_acv                           13                       # ITB acv
system.cpu.itb.fetch_accesses                   56997                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          1151405                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             365275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1156521                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      193667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              97705                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        585593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         76936                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    152906                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1041075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.110891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.419328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   819166     78.68%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14296      1.37%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28436      2.73%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17918      1.72%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    45499      4.37%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10495      1.01%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18295      1.76%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8402      0.81%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    78568      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1041075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168201                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.004443                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   288321                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                561226                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    146179                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 33145                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12204                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 9963                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   812                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1023221                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2421                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12204                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   305248                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   77293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         329429                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    161636                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                155265                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 979468                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   537                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19621                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3692                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  97994                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              651846                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1263351                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1260131                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2799                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                507023                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   144823                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30454                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3389                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    217590                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               182849                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146959                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18793                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     902624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24730                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    864178                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          175084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       106196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16060                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1041075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.830082                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.495553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              697834     67.03%     67.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              126270     12.13%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               69521      6.68%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60954      5.85%     91.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               44673      4.29%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22631      2.17%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12401      1.19%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4577      0.44%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2214      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1041075                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1378      4.80%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14448     50.30%     55.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12897     44.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                509331     58.94%     58.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  794      0.09%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1221      0.14%     59.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               191856     22.20%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              141374     16.36%     97.81% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              18911      2.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 864178                       # Type of FU issued
system.cpu.iq.rate                           0.750542                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28723                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033237                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2790792                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1098975                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       823875                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8662                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4378                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4104                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 887920                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4520                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7692                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40313                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          945                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14632                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         18279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12204                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   37639                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 29278                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              946923                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3454                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                182849                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146959                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              19556                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1102                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 27860                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            945                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4098                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6930                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11028                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                854655                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                184613                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9523                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19569                       # number of nop insts executed
system.cpu.iew.exec_refs                       324684                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115343                       # Number of branches executed
system.cpu.iew.exec_stores                     140071                       # Number of stores executed
system.cpu.iew.exec_rate                     0.742271                       # Inst execution rate
system.cpu.iew.wb_sent                         834555                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        827979                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    402202                       # num instructions producing a value
system.cpu.iew.wb_consumers                    535153                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.719103                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.751565                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          178108                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10090                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1010475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.752488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.754109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       741945     73.43%     73.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121855     12.06%     85.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        47711      4.72%     90.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21145      2.09%     92.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22146      2.19%     94.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9204      0.91%     95.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10155      1.00%     96.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6388      0.63%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29926      2.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1010475                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               760370                       # Number of instructions committed
system.cpu.commit.committedOps                 760370                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         274863                       # Number of memory references committed
system.cpu.commit.loads                        142536                       # Number of loads committed
system.cpu.commit.membars                        4225                       # Number of memory barriers committed
system.cpu.commit.branches                     100777                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    730957                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8090                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15483      2.04%      2.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           444329     58.44%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             766      0.10%     60.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          146761     19.30%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         132673     17.45%     97.51% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         18911      2.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            760370                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 29926                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1901307                       # The number of ROB reads
system.cpu.rob.rob_writes                     1907916                       # The number of ROB writes
system.cpu.timesIdled                            5868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          110330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      745347                       # Number of Instructions Simulated
system.cpu.committedOps                        745347                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.544791                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.544791                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.647337                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.647337                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1141311                       # number of integer regfile reads
system.cpu.int_regfile_writes                  570061                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2713                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2479                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   24778                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  14944                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements              9444                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.394247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              173606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9955                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.439076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.394247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            315261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           315261                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       142360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          142360                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        142360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           142360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       142360                       # number of overall hits
system.cpu.icache.overall_hits::total          142360                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10546                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10546                       # number of overall misses
system.cpu.icache.overall_misses::total         10546                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    598770533                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    598770533                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    598770533                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    598770533                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    598770533                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    598770533                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       152906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       152906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       152906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       152906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       152906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       152906                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.068970                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068970                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.068970                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068970                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.068970                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068970                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56777.027593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56777.027593                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56777.027593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56777.027593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56777.027593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56777.027593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1098                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1098                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1098                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1098                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1098                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1098                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9448                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9448                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    502586408                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    502586408                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    502586408                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    502586408                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    502586408                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    502586408                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.061790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.061790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.061790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061790                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53195.005080                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53195.005080                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53195.005080                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53195.005080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53195.005080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53195.005080                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17058                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              225535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.472901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          898                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            599518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           599518                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       127716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          127716                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        60772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60772                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2319                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2319                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2450                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2450                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        188488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           188488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       188488                       # number of overall hits
system.cpu.dcache.overall_hits::total          188488                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        28681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28681                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        68915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68915                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          376                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        97596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        97596                       # number of overall misses
system.cpu.dcache.overall_misses::total         97596                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1760341584                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1760341584                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4586573191                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4586573191                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     25504878                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25504878                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         9079                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         9079                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6346914775                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6346914775                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6346914775                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6346914775                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       156397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       129687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       129687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       286084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       286084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286084                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.183386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.183386                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.531395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.531395                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.139518                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.139518                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000408                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000408                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.341145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.341145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.341145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.341145                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61376.576270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61376.576270                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66554.062120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66554.062120                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67832.122340                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67832.122340                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         9079                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         9079                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65032.529766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65032.529766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65032.529766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65032.529766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        77566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4921                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.762243                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10370                       # number of writebacks
system.cpu.dcache.writebacks::total             10370                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20845                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20845                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59882                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          183                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          183                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        80727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        80727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80727                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7836                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9033                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16869                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    478473130                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478473130                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    594429942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    594429942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     12403972                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     12403972                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2817                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2817                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1072903072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1072903072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1072903072                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1072903072                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       203640                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       203640                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       203640                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       203640                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071614                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071614                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000408                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058965                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61060.889484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61060.889484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65806.480903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65806.480903                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64269.284974                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64269.284974                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2817                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63602.055368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63602.055368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63602.055368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63602.055368                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2634                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      540     49.00%     49.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.09%     49.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     561     50.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1102                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       538     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      538     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1077                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1470132224     90.68%     90.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1117952      0.07%     90.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               149999872      9.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1621250048                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996296                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.959002                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.977314                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      9.52%      9.52% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.47%      9.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                   913     71.83%     81.83% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.24%     82.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.08%     82.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.08%     82.22% # number of callpals executed
system.cpu.kern.callpal::rti                      188     14.79%     97.01% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.68%     99.69% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1271                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               309                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 185                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 185                      
system.cpu.kern.mode_good::user                   185                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.598706                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.748988                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1088873984     67.16%     67.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            532376064     32.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
