Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b686ff9cf99b470a925f2820e5d32a18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seq_Rec_tb_behav xil_defaultlib.Seq_Rec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fsm of entity xil_defaultlib.seq [seq_default]
Compiling architecture behavioral of entity xil_defaultlib.seq_rec_tb
Built simulation snapshot Seq_Rec_tb_behav
