{"vcs1":{"timestamp_begin":1747331752.539123733, "rt":9.79, "ut":9.87, "st":0.61}}
{"vcselab":{"timestamp_begin":1747331762.408637978, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747331762.838622630, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747331751.888306896}
{"VCS_COMP_START_TIME": 1747331751.888306896}
{"VCS_COMP_END_TIME": 1747331763.388461091}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486572}}
{"vcselab": {"peak_mem": 183888}}
