{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 15 00:53:00 2018 " "Info: Processing started: Sat Sep 15 00:53:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zcont.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file zcont.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zcontroller-RTL " "Info: Found design unit 1: zcontroller-RTL" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zcontroller " "Info: Found entity 1: zcontroller" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zcontroller " "Info: Elaborating entity \"zcontroller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WRH zcont.vhdl(72) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(72): used explicit default value for signal \"WRH\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IOW zcont.vhdl(73) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(73): used explicit default value for signal \"IOW\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RDH zcont.vhdl(74) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(74): used explicit default value for signal \"RDH\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IOR zcont.vhdl(75) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(75): used explicit default value for signal \"IOR\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "EBL zcont.vhdl(76) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(76): used explicit default value for signal \"EBL\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO0 zcont.vhdl(121) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(121): used explicit default value for signal \"IO0\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO1 zcont.vhdl(122) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(122): used explicit default value for signal \"IO1\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO2 zcont.vhdl(123) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(123): used explicit default value for signal \"IO2\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO3 zcont.vhdl(124) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(124): used explicit default value for signal \"IO3\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO4 zcont.vhdl(125) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(125): used explicit default value for signal \"IO4\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO5 zcont.vhdl(126) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(126): used explicit default value for signal \"IO5\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO6 zcont.vhdl(127) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(127): used explicit default value for signal \"IO6\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 127 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IO7 zcont.vhdl(128) " "Warning (10540): VHDL Signal Declaration warning at zcont.vhdl(128): used explicit default value for signal \"IO7\" because signal was never assigned a value" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D zcont.vhdl(263) " "Warning (10492): VHDL Process Statement warning at zcont.vhdl(263): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "cnt\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"cnt\[0\]~0\"" {  } { { "zcont.vhdl" "cnt\[0\]~0" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "count\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"count\[0\]~0\"" {  } { { "zcont.vhdl" "count\[0\]~0" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:cnt_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\] lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:cnt_rtl_0\|lpm_constant:scdw lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:cnt_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"lpm_counter:cnt_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:count_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:count_rtl_1 " "Info: Instantiated megafunction \"lpm_counter:count_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "5 " "Info: Ignored 5 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "5 " "Info: Ignored 5 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 244 -1 0 } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WRH GND " "Warning (13410): Pin \"WRH\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IOW VCC " "Warning (13410): Pin \"IOW\" is stuck at VCC" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RDH VCC " "Warning (13410): Pin \"RDH\" is stuck at VCC" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IOR GND " "Warning (13410): Pin \"IOR\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EBL VCC " "Warning (13410): Pin \"EBL\" is stuck at VCC" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO0 GND " "Warning (13410): Pin \"IO0\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO1 GND " "Warning (13410): Pin \"IO1\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO2 GND " "Warning (13410): Pin \"IO2\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO3 GND " "Warning (13410): Pin \"IO3\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO4 GND " "Warning (13410): Pin \"IO4\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO5 GND " "Warning (13410): Pin \"IO5\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO6 GND " "Warning (13410): Pin \"IO6\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IO7 GND " "Warning (13410): Pin \"IO7\" is stuck at GND" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "STROBE " "Info: Promoted clock signal driven by pin \"STROBE\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1 " "Warning (15610): No output dependent on input pin \"M1\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[5\] " "Warning (15610): No output dependent on input pin \"PB\[5\]\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[6\] " "Warning (15610): No output dependent on input pin \"PB\[6\]\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB\[7\] " "Warning (15610): No output dependent on input pin \"PB\[7\]\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NMI " "Warning (15610): No output dependent on input pin \"NMI\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO3D " "Warning (15610): No output dependent on input pin \"IO3D\"" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Info: Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Info: Implemented 38 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Info: Implemented 9 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "103 " "Info: Implemented 103 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Info: Implemented 6 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 15 00:53:01 2018 " "Info: Processing ended: Sat Sep 15 00:53:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 15 00:53:02 2018 " "Info: Processing started: Sat Sep 15 00:53:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zcontroller EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"zcontroller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDCS " "Warning: I/O standard setting for individual pin \"SDCS\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDEN " "Warning: I/O standard setting for individual pin \"SDEN\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDDO " "Warning: I/O standard setting for individual pin \"SDDO\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SC " "Warning: I/O standard setting for individual pin \"SC\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDDET " "Warning: I/O standard setting for individual pin \"SDDET\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDRO " "Warning: I/O standard setting for individual pin \"SDRO\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Warning" "WF7K_FIT_IO_STANDARD_SETTING_IGNORED" "SDIN " "Warning: I/O standard setting for individual pin \"SDIN\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" {  } {  } 0 0 "I/O standard setting for individual pin \"%1!s!\" not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 15 00:53:02 2018 " "Info: Processing ended: Sat Sep 15 00:53:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 15 00:53:03 2018 " "Info: Processing started: Sat Sep 15 00:53:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 15 00:53:03 2018 " "Info: Processing ended: Sat Sep 15 00:53:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 15 00:53:03 2018 " "Info: Processing started: Sat Sep 15 00:53:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zcontroller -c zcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SDTAKT " "Info: Assuming node \"SDTAKT\" is an undefined clock" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDTAKT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "STROBE " "Info: Assuming node \"STROBE\" is an undefined clock" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STROBE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SDTAKT register lpm_counter:cnt_rtl_0\|dffs\[3\] register shift_in\[1\] 45.45 MHz 22.0 ns Internal " "Info: Clock \"SDTAKT\" has Internal fmax of 45.45 MHz between source register \"lpm_counter:cnt_rtl_0\|dffs\[3\]\" and destination register \"shift_in\[1\]\" (period= 22.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns + Longest register register " "Info: + Longest register to register delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:cnt_rtl_0\|dffs\[3\] 1 REG LC106 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC106; Fanout = 9; REG Node = 'lpm_counter:cnt_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:cnt_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns shift_out\[7\]~42 2 COMB LC58 28 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC58; Fanout = 28; COMB Node = 'shift_out\[7\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_counter:cnt_rtl_0|dffs[3] shift_out[7]~42 } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 17.000 ns shift_in\[1\] 3 REG LC102 6 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 17.000 ns; Loc. = LC102; Fanout = 6; REG Node = 'shift_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.000 ns ( 76.47 % ) " "Info: Total cell delay = 13.000 ns ( 76.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 23.53 % ) " "Info: Total interconnect delay = 4.000 ns ( 23.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_counter:cnt_rtl_0|dffs[3] shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_counter:cnt_rtl_0|dffs[3] {} shift_out[7]~42 {} shift_in[1] {} } { 0.000ns 2.000ns 2.000ns } { 0.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDTAKT destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"SDTAKT\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns SDTAKT 1 CLK PIN_2 23 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_2; Fanout = 23; CLK Node = 'SDTAKT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDTAKT } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns shift_in\[1\] 2 REG LC102 6 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC102; Fanout = 6; REG Node = 'shift_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDTAKT source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"SDTAKT\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns SDTAKT 1 CLK PIN_2 23 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_2; Fanout = 23; CLK Node = 'SDTAKT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDTAKT } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns lpm_counter:cnt_rtl_0\|dffs\[3\] 2 REG LC106 9 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC106; Fanout = 9; REG Node = 'lpm_counter:cnt_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SDTAKT lpm_counter:cnt_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT lpm_counter:cnt_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} lpm_counter:cnt_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT lpm_counter:cnt_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} lpm_counter:cnt_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_counter:cnt_rtl_0|dffs[3] shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_counter:cnt_rtl_0|dffs[3] {} shift_out[7]~42 {} shift_in[1] {} } { 0.000ns 2.000ns 2.000ns } { 0.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT lpm_counter:cnt_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} lpm_counter:cnt_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STROBE register lpm_counter:count_rtl_1\|dffs\[2\] register portB\[1\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"STROBE\" has Internal fmax of 76.92 MHz between source register \"lpm_counter:count_rtl_1\|dffs\[2\]\" and destination register \"portB\[1\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:count_rtl_1\|dffs\[2\] 1 REG LC29 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC29; Fanout = 42; REG Node = 'lpm_counter:count_rtl_1\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:count_rtl_1|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns portB\[1\] 2 REG LC124 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC124; Fanout = 1; REG Node = 'portB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:count_rtl_1|dffs[2] portB[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:count_rtl_1|dffs[2] portB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter:count_rtl_1|dffs[2] {} portB[1] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"STROBE\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 44 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 44; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns portB\[1\] 2 REG LC124 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC124; Fanout = 1; REG Node = 'portB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { STROBE portB[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE portB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} portB[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 3.000 ns - Longest register " "Info: - Longest clock path from clock \"STROBE\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 44 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 44; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns lpm_counter:count_rtl_1\|dffs\[2\] 2 REG LC29 42 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC29; Fanout = 42; REG Node = 'lpm_counter:count_rtl_1\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { STROBE lpm_counter:count_rtl_1|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE lpm_counter:count_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} lpm_counter:count_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE portB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} portB[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE lpm_counter:count_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} lpm_counter:count_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:count_rtl_1|dffs[2] portB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter:count_rtl_1|dffs[2] {} portB[1] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE portB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} portB[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE lpm_counter:count_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} lpm_counter:count_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shift_in\[1\] A\[0\] SDTAKT 13.000 ns register " "Info: tsu for register \"shift_in\[1\]\" (data pin = \"A\[0\]\", clock pin = \"SDTAKT\") is 13.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns + Longest pin register " "Info: + Longest pin to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns A\[0\] 1 PIN PIN_84 54 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_84; Fanout = 54; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 11.000 ns shift_out\[7\]~42 2 COMB LC58 28 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC58; Fanout = 28; COMB Node = 'shift_out\[7\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { A[0] shift_out[7]~42 } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns shift_in\[1\] 3 REG LC102 6 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC102; Fanout = 6; REG Node = 'shift_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 84.21 % ) " "Info: Total cell delay = 16.000 ns ( 84.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 15.79 % ) " "Info: Total interconnect delay = 3.000 ns ( 15.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { A[0] shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { A[0] {} A[0]~out {} shift_out[7]~42 {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns 2.000ns } { 0.000ns 3.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDTAKT destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"SDTAKT\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns SDTAKT 1 CLK PIN_2 23 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_2; Fanout = 23; CLK Node = 'SDTAKT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDTAKT } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns shift_in\[1\] 2 REG LC102 6 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC102; Fanout = 6; REG Node = 'shift_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { A[0] shift_out[7]~42 shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { A[0] {} A[0]~out {} shift_out[7]~42 {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns 2.000ns } { 0.000ns 3.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT shift_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} shift_in[1] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STROBE D\[4\] portB\[4\] 26.000 ns register " "Info: tco from clock \"STROBE\" to destination pin \"D\[4\]\" through register \"portB\[4\]\" is 26.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STROBE source 3.000 ns + Longest register " "Info: + Longest clock path from clock \"STROBE\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns STROBE 1 CLK PIN_83 44 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 44; CLK Node = 'STROBE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns portB\[4\] 2 REG LC95 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC95; Fanout = 1; REG Node = 'portB\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { STROBE portB[4] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE portB[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} portB[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.000 ns + Longest register pin " "Info: + Longest register to pin delay is 22.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns portB\[4\] 1 REG LC95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC95; Fanout = 1; REG Node = 'portB\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portB[4] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux5~17sexp1bal 2 COMB LC18 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC18; Fanout = 2; COMB Node = 'Mux5~17sexp1bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { portB[4] Mux5~17sexp1bal } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns Mux5~28 3 COMB LC8 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'Mux5~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux5~17sexp1bal Mux5~28 } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 22.000 ns D\[4\] 4 PIN PIN_9 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 22.000 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'D\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux5~28 D[4] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.000 ns ( 81.82 % ) " "Info: Total cell delay = 18.000 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 18.18 % ) " "Info: Total interconnect delay = 4.000 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { portB[4] Mux5~17sexp1bal Mux5~28 D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { portB[4] {} Mux5~17sexp1bal {} Mux5~28 {} D[4] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { STROBE portB[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { STROBE {} STROBE~out {} portB[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { portB[4] Mux5~17sexp1bal Mux5~28 D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { portB[4] {} Mux5~17sexp1bal {} Mux5~28 {} D[4] {} } { 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[9\] D\[4\] 24.000 ns Longest " "Info: Longest tpd from source pin \"A\[9\]\" to destination pin \"D\[4\]\" is 24.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns A\[9\] 1 PIN PIN_27 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_27; Fanout = 5; PIN Node = 'A\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Mux5~17sexp1bal 2 COMB LC18 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC18; Fanout = 2; COMB Node = 'Mux5~17sexp1bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { A[9] Mux5~17sexp1bal } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Mux5~28 3 COMB LC8 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'Mux5~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux5~17sexp1bal Mux5~28 } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 24.000 ns D\[4\] 4 PIN PIN_9 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 24.000 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'D\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux5~28 D[4] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.000 ns ( 83.33 % ) " "Info: Total cell delay = 20.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.000 ns" { A[9] Mux5~17sexp1bal Mux5~28 D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.000 ns" { A[9] {} A[9]~out {} Mux5~17sexp1bal {} Mux5~28 {} D[4] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "enn D\[0\] SDTAKT 4.000 ns register " "Info: th for register \"enn\" (data pin = \"D\[0\]\", clock pin = \"SDTAKT\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDTAKT destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"SDTAKT\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns SDTAKT 1 CLK PIN_2 23 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_2; Fanout = 23; CLK Node = 'SDTAKT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDTAKT } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(6.000 ns) 10.000 ns enn 2 REG LC51 4 " "Info: 2: + IC(1.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC51; Fanout = 4; REG Node = 'enn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SDTAKT enn } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 90.00 % ) " "Info: Total cell delay = 9.000 ns ( 90.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT enn } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} enn {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 171 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[0\] 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns D\[0\]~0 2 COMB IO125 4 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = IO125; Fanout = 4; COMB Node = 'D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { D[0] D[0]~0 } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns enn 3 REG LC51 4 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC51; Fanout = 4; REG Node = 'enn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { D[0]~0 enn } "NODE_NAME" } } { "zcont.vhdl" "" { Text "C:/Users/fomonster/Dropbox/ZX/z-controller/zcontroller/alteraEPM7128SLC84/zcont.vhdl" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { D[0] D[0]~0 enn } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { D[0] {} D[0]~0 {} enn {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { SDTAKT enn } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { SDTAKT {} SDTAKT~out {} enn {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 6.000ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { D[0] D[0]~0 enn } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { D[0] {} D[0]~0 {} enn {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 15 00:53:03 2018 " "Info: Processing ended: Sat Sep 15 00:53:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Info: Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
