
*** Running vivado
    with args -log design_1_pipeline_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pipeline_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_pipeline_0_0.tcl -notrace
Command: synth_design -top design_1_pipeline_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24884 
WARNING: [Synth 8-2841] use of undefined macro FUNCT7_WIDTH [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:17]
WARNING: [Synth 8-2841] use of undefined macro FUNCT3_WIDTH [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.418 ; gain = 113.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pipeline_0_0' [c:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/DRIVE/DRIVE.srcs/sources_1/bd/design_1/ip/design_1_pipeline_0_0_1/synth/design_1_pipeline_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:7]
INFO: [Synth 8-6157] synthesizing module 'pipeline_if' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline_if.v:3]
INFO: [Synth 8-6157] synthesizing module 'select_logic' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline_if.v:87]
INFO: [Synth 8-6155] done synthesizing module 'select_logic' (1#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline_if.v:87]
INFO: [Synth 8-6157] synthesizing module 'btb' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/btb.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_sync_1r1w' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/ram_sync.v:3]
	Parameter BRAM_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_sync_1r1w' (2#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/ram_sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btb' (3#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/btb.v:3]
INFO: [Synth 8-6157] synthesizing module 'gshare_predictor' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:32]
INFO: [Synth 8-6157] synthesizing module 'sel_bhrfix' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sel_bhrfix' (4#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:8]
INFO: [Synth 8-6157] synthesizing module 'pht' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:134]
INFO: [Synth 8-6157] synthesizing module 'true_dualport_ram' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/dualport_ram.v:3]
	Parameter ADDRLEN bound to: 10 - type: integer 
	Parameter DATALEN bound to: 2 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'true_dualport_ram' (5#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/dualport_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pht' (6#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:134]
INFO: [Synth 8-6155] done synthesizing module 'gshare_predictor' (7#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_if' (8#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline_if.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_generator' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/tag_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_generator' (9#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/tag_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/decoder.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/decoder.v:194]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/decoder.v:6]
INFO: [Synth 8-6157] synthesizing module 'sourceoperand_manager' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcopr_manager.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sourceoperand_manager' (11#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcopr_manager.v:3]
INFO: [Synth 8-6157] synthesizing module 'rrf_freelistmanager' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rrf_freelistmanager.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rrf_freelistmanager' (12#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rrf_freelistmanager.v:3]
INFO: [Synth 8-6157] synthesizing module 'arf' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/arf.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_sync_nolatch_4r2w' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/ram_sync_nolatch.v:111]
	Parameter BRAM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ram_sync_nolatch_4r2w' (13#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/ram_sync_nolatch.v:111]
INFO: [Synth 8-6157] synthesizing module 'renaming_table' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/arf.v:154]
INFO: [Synth 8-6155] done synthesizing module 'renaming_table' (14#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/arf.v:154]
INFO: [Synth 8-6155] done synthesizing module 'arf' (15#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/arf.v:3]
INFO: [Synth 8-6157] synthesizing module 'rrf' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rrf.v:8]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'datarr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "datarr_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'rrf' (16#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rrf.v:8]
INFO: [Synth 8-6157] synthesizing module 'src_manager' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/src_manager.v:3]
INFO: [Synth 8-6155] done synthesizing module 'src_manager' (17#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/src_manager.v:3]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/imm_gen.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/imm_gen.v:10]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (18#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/imm_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'brimm_gen' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/brimm_gen.v:4]
INFO: [Synth 8-6155] done synthesizing module 'brimm_gen' (19#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/brimm_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'rs_requestgenerator' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_reqgen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rs_requestgenerator' (20#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_reqgen.v:3]
INFO: [Synth 8-6157] synthesizing module 'allocateunit' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:44]
	Parameter REQ_LEN bound to: 16 - type: integer 
	Parameter GRANT_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prioenc' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:2]
	Parameter REQ_LEN bound to: 16 - type: integer 
	Parameter GRANT_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prioenc' (21#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:2]
INFO: [Synth 8-6157] synthesizing module 'maskunit' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:25]
	Parameter REQ_LEN bound to: 16 - type: integer 
	Parameter GRANT_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maskunit' (22#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:25]
INFO: [Synth 8-6155] done synthesizing module 'allocateunit' (23#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:44]
WARNING: [Synth 8-350] instance 'alloc_alu' of module 'allocateunit' requires 7 connections, but only 5 given [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1228]
INFO: [Synth 8-6157] synthesizing module 'oldest_finder8' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:68]
	Parameter ENTLEN bound to: 3 - type: integer 
	Parameter VALLEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'oldest_finder4' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:25]
	Parameter ENTLEN bound to: 3 - type: integer 
	Parameter VALLEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'oldest_finder2' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:3]
	Parameter ENTLEN bound to: 3 - type: integer 
	Parameter VALLEN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oldest_finder2' (24#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'oldest_finder4' (25#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'oldest_finder8' (26#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/oldest_finder.v:68]
INFO: [Synth 8-6157] synthesizing module 'rs_alu' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_alu.v:179]
INFO: [Synth 8-6157] synthesizing module 'rs_alu_ent' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rs_alu_ent' (27#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rs_alu' (28#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_alu.v:179]
INFO: [Synth 8-6157] synthesizing module 'alloc_issue_ino' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alloc_issue_ino.v:5]
	Parameter ENTSEL bound to: 2 - type: integer 
	Parameter ENTNUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'search_begin' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:2]
	Parameter ENTSEL bound to: 2 - type: integer 
	Parameter ENTNUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'search_begin' (29#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:2]
INFO: [Synth 8-6157] synthesizing module 'search_end' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:26]
	Parameter ENTSEL bound to: 2 - type: integer 
	Parameter ENTNUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'search_end' (30#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:26]
INFO: [Synth 8-6155] done synthesizing module 'alloc_issue_ino' (31#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alloc_issue_ino.v:5]
INFO: [Synth 8-6157] synthesizing module 'rs_ldst' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_ldst.v:162]
INFO: [Synth 8-6157] synthesizing module 'rs_ldst_ent' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_ldst.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rs_ldst_ent' (32#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_ldst.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rs_ldst' (33#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_ldst.v:162]
INFO: [Synth 8-6157] synthesizing module 'alloc_issue_ino__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alloc_issue_ino.v:5]
	Parameter ENTSEL bound to: 2 - type: integer 
	Parameter ENTNUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alloc_issue_ino__parameterized0' (33#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alloc_issue_ino.v:5]
INFO: [Synth 8-6157] synthesizing module 'rs_branch' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_branch.v:185]
INFO: [Synth 8-6157] synthesizing module 'rs_branch_ent' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_branch.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rs_branch_ent' (34#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_branch.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rs_branch' (35#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_branch.v:185]
INFO: [Synth 8-6157] synthesizing module 'allocateunit__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:44]
	Parameter REQ_LEN bound to: 2 - type: integer 
	Parameter GRANT_LEN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prioenc__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:2]
	Parameter REQ_LEN bound to: 2 - type: integer 
	Parameter GRANT_LEN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prioenc__parameterized0' (35#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:2]
INFO: [Synth 8-6157] synthesizing module 'maskunit__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:25]
	Parameter REQ_LEN bound to: 2 - type: integer 
	Parameter GRANT_LEN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maskunit__parameterized0' (35#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:25]
INFO: [Synth 8-6155] done synthesizing module 'allocateunit__parameterized0' (35#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/prioenc.v:44]
WARNING: [Synth 8-350] instance 'alloc_mul' of module 'allocateunit' requires 7 connections, but only 5 given [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1658]
INFO: [Synth 8-6157] synthesizing module 'rs_mul' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_mul.v:167]
INFO: [Synth 8-6157] synthesizing module 'rs_mul_ent' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_mul.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rs_mul_ent' (36#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_mul.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rs_mul' (37#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_mul.v:167]
WARNING: [Synth 8-350] instance 'alloc_C1' of module 'allocateunit' requires 7 connections, but only 5 given [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1753]
INFO: [Synth 8-6157] synthesizing module 'rs_FPGA' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:176]
INFO: [Synth 8-6157] synthesizing module 'rs_FPGA_ent' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rs_FPGA_ent' (38#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:4]
WARNING: [Synth 8-3848] Net imm in module/entity rs_FPGA does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:228]
INFO: [Synth 8-6155] done synthesizing module 'rs_FPGA' (39#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/rs_FPGA.sv:176]
WARNING: [Synth 8-350] instance 'alloc_C2' of module 'allocateunit' requires 7 connections, but only 5 given [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1854]
INFO: [Synth 8-6157] synthesizing module 'exunit_alu' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'src_a_mux' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcsel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'src_a_mux' (40#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcsel.v:4]
INFO: [Synth 8-6157] synthesizing module 'src_b_mux' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcsel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'src_b_mux' (41#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/srcsel.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (42#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exunit_alu' (43#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'storebuf' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/storebuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'search_begin__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:2]
	Parameter ENTSEL bound to: 5 - type: integer 
	Parameter ENTNUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'search_begin__parameterized0' (43#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:2]
INFO: [Synth 8-6157] synthesizing module 'search_end__parameterized0' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:26]
	Parameter ENTSEL bound to: 5 - type: integer 
	Parameter ENTNUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'search_end__parameterized0' (43#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/search_be.v:26]
INFO: [Synth 8-6155] done synthesizing module 'storebuf' (44#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/storebuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'exunit_ldst' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_ldst.v:5]
INFO: [Synth 8-6155] done synthesizing module 'exunit_ldst' (45#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_ldst.v:5]
INFO: [Synth 8-6157] synthesizing module 'exunit_mul' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:32]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (46#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (47#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:32]
INFO: [Synth 8-6155] done synthesizing module 'exunit_mul' (48#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'exunit_branch' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_branch.v:5]
INFO: [Synth 8-6155] done synthesizing module 'exunit_branch' (49#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_branch.v:5]
INFO: [Synth 8-6157] synthesizing module 'exunit_custom' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_custom.v:3]
WARNING: [Synth 8-3848] Net result in module/entity exunit_custom does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_custom.v:19]
INFO: [Synth 8-6155] done synthesizing module 'exunit_custom' (50#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/exunit_custom.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'funct3' does not match port width (3) of module 'exunit_custom' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2280]
WARNING: [Synth 8-689] width (2) of port connection 'funct3' does not match port width (3) of module 'exunit_custom' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2332]
INFO: [Synth 8-6157] synthesizing module 'miss_prediction_fix_table' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/mpft.v:22]
INFO: [Synth 8-6157] synthesizing module 'tag_decoder' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/mpft.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_decoder' (51#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/mpft.v:3]
INFO: [Synth 8-6155] done synthesizing module 'miss_prediction_fix_table' (52#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/mpft.v:22]
INFO: [Synth 8-6157] synthesizing module 'reorderbuf' [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/reorderbuf.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'dst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'bhr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "bhr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'inst_pc_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "inst_pc_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'reorderbuf' (53#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/reorderbuf.v:3]
WARNING: [Synth 8-6014] Unused sequential element illegal_instruction_1_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:728]
WARNING: [Synth 8-6014] Unused sequential element dmem_size_1_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:731]
WARNING: [Synth 8-6014] Unused sequential element dmem_type_1_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:732]
WARNING: [Synth 8-6014] Unused sequential element md_req_op_1_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:733]
WARNING: [Synth 8-6014] Unused sequential element illegal_instruction_2_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:746]
WARNING: [Synth 8-6014] Unused sequential element dmem_size_2_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:749]
WARNING: [Synth 8-6014] Unused sequential element dmem_type_2_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:750]
WARNING: [Synth 8-6014] Unused sequential element md_req_op_2_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:751]
WARNING: [Synth 8-6014] Unused sequential element tagreg_id_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:760]
WARNING: [Synth 8-6014] Unused sequential element buf_pc_mul_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2145]
WARNING: [Synth 8-3848] Net funct7_C1 in module/entity pipeline does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:382]
WARNING: [Synth 8-3848] Net funct3_C1 in module/entity pipeline does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:383]
WARNING: [Synth 8-3848] Net funct7_C2 in module/entity pipeline does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:408]
WARNING: [Synth 8-3848] Net funct3_C2 in module/entity pipeline does not have driver. [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:409]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (54#1) [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pipeline_0_0' (55#1) [c:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/DRIVE/DRIVE.srcs/sources_1/bd/design_1/ip/design_1_pipeline_0_0_1/synth/design_1_pipeline_0_0.v:58]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[31]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[30]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[29]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[28]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[27]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[26]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[25]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[24]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[23]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[22]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[21]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[20]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[19]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[18]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[17]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[16]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[15]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[14]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[13]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[12]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[11]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[10]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[9]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[8]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[7]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[6]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[5]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[4]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[3]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[2]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[1]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port result[0]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[31]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[30]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[29]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[28]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[27]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[26]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[25]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[24]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[23]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[22]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[21]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[20]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[19]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[18]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[17]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[16]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[15]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[14]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[13]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[12]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[11]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[10]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[9]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[8]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[7]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[6]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[5]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[4]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[3]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[2]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[1]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src1[0]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[31]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[30]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[29]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[28]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[27]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[26]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[25]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[24]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[23]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[22]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[21]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[20]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[19]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[18]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[17]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[16]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[15]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[14]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[13]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[12]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[11]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[10]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[9]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[8]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[7]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[6]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[5]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[4]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[3]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[2]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[1]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port ex_src2[0]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port imm[31]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port imm[30]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port imm[29]
WARNING: [Synth 8-3331] design exunit_custom has unconnected port imm[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 618.020 ; gain = 272.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pht0:wdataa[1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:145]
WARNING: [Synth 8-3295] tying undriven pin pht0:wdataa[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:145]
WARNING: [Synth 8-3295] tying undriven pin pht1:wdataa[1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:159]
WARNING: [Synth 8-3295] tying undriven pin pht1:wdataa[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/gshare.v:159]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct7_1[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct7_1[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct3_1[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct3_1[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct7_2[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct7_2[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct3_2[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C1:wfunct3_2[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1769]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct7_1[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct7_1[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct3_1[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct3_1[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct7_2[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct7_2[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct3_2[-1] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
WARNING: [Synth 8-3295] tying undriven pin reserv_C2:wfunct3_2[0] to constant 0 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:1870]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 618.020 ; gain = 272.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 618.020 ; gain = 272.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1158.504 ; gain = 27.090
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bhr00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bhr10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bhr20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bhr30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bhr40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/tag_generator.v:43]
INFO: [Synth 8-5546] ROM "imm_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_a_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "src_b_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wr_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs_ent" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tag0_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req1_alu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_alu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req1_branch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_branch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req1_mul" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_mul" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req1_ldst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_ldst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req1_C1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_C1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req1_C2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req2_C2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/alu.v:18]
INFO: [Synth 8-5546] ROM "addr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "storebit_dp10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "storebit_dp20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |renaming_table |           1|     29127|
|2     |arf__GB1       |           1|     16904|
|3     |rrf__GB0       |           1|     49910|
|4     |rrf__GB1       |           1|     14875|
|5     |rrf__GB2       |           1|     12096|
|6     |rs_alu         |           2|     37810|
|7     |pipeline__GCB0 |           1|     23704|
|8     |pipeline__GCB1 |           1|     20684|
|9     |pipeline__GCB2 |           1|     32332|
|10    |pipeline__GCB3 |           1|     24487|
|11    |pipeline__GCB4 |           1|     38605|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 3     
	   5 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   4 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 19    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 391   
	               10 Bit    Registers := 75    
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 152   
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 78    
	                1 Bit    Registers := 153   
+---Multipliers : 
	                33x33  Multipliers := 1     
	                32x33  Multipliers := 2     
	                32x32  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               2K Bit         RAMs := 3     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 4     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    640 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 29    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1148  
	   4 Input     32 Bit        Muxes := 29    
	   3 Input     32 Bit        Muxes := 7     
	  15 Input     32 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 44    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 35    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 205   
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 71    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 134   
	  10 Input      2 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 488   
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module renaming_table 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 42    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 252   
	   4 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 118   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
Module ram_sync_nolatch_4r2w 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
Module rrf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 470   
Module rs_alu_ent__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu_ent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_alu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 34    
Module brimm_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module brimm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
Module exunit_branch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rs_branch_ent__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_branch_ent__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_branch_ent__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_branch_ent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_branch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
Module search_begin__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module search_end__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_end__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_begin__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module search_end__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_begin__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module alloc_issue_ino__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module prioenc__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prioenc__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module allocateunit__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
Module prioenc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rs_FPGA_ent__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_FPGA_ent__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_FPGA__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 11    
Module prioenc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prioenc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module allocateunit__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
Module prioenc__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rs_FPGA_ent__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_FPGA_ent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_FPGA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 11    
Module exunit_custom__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module exunit_custom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tag_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module miss_prediction_fix_table 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 33    
Module oldest_finder2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module rs_requestgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module imm_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module tag_generator 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      8 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module exunit_ldst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module search_begin__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 1     
Module search_end__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 1     
Module search_begin__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 1     
Module search_end__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 1     
Module storebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 35    
	                5 Bit    Registers := 34    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 36    
Module src_a_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module src_b_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
Module exunit_alu__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs_ldst_ent__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_ldst_ent__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_ldst_ent__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_ldst_ent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_ldst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
Module search_begin__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module search_end__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_end__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_begin__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module search_end 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module search_begin 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module alloc_issue_ino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module sourceoperand_manager__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module sourceoperand_manager__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module sourceoperand_manager__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module mux_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                33x33  Multipliers := 1     
	                32x33  Multipliers := 2     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module exunit_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module src_a_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module src_b_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
Module exunit_alu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs_mul_ent__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_mul_ent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rs_mul 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 20    
Module prioenc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prioenc__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prioenc__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module allocateunit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
Module oldest_finder2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module oldest_finder2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module prioenc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module prioenc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module allocateunit 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
Module select_logic 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module ram_sync_1r1w__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ram_sync_1r1w 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module btb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module true_dualport_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module true_dualport_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module gshare_predictor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
Module pipeline_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module reorderbuf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 64    
	               10 Bit    Registers := 64    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 64    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input    640 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 129   
	   2 Input     10 Bit        Muxes := 129   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 129   
	   2 Input      1 Bit        Muxes := 1     
Module rrf_freelistmanager 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sourceoperand_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_pipeline_0_0 has port dmem_addr_shifted[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_pipeline_0_0 has port dmem_addr_shifted[30] driven by constant 0
INFO: [Synth 8-5546] ROM "tag0_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tag1_21" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag1_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tag1_40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tag0_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reserv_branch/ent0/\imm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reserv_branch/ent1/\imm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reserv_branch/ent2/\imm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reserv_branch/ent3/\imm_reg[0] )
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[20]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[20]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[20]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[20]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[21]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[21]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[21]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[21]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[22]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[22]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[22]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[22]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[23]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[23]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[23]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[23]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[24]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[24]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[24]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[24]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[25]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[25]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[25]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[25]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[26]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[26]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[26]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[26]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[27]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[27]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[27]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[27]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[28]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[28]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[28]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[28]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[29]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[29]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[29]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[29]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent0/imm_reg[30]' (FDRE) to 'reserv_branch/ent0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent1/imm_reg[30]' (FDRE) to 'reserv_branch/ent1/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent2/imm_reg[30]' (FDRE) to 'reserv_branch/ent2/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'reserv_branch/ent3/imm_reg[30]' (FDRE) to 'reserv_branch/ent3/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[1]' (FDRE) to 'bhr_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[2]' (FDRE) to 'bhr_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[3]' (FDRE) to 'bhr_id_reg[4]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[4]' (FDRE) to 'bhr_id_reg[5]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[5]' (FDRE) to 'bhr_id_reg[6]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[6]' (FDRE) to 'bhr_id_reg[7]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[7]' (FDRE) to 'bhr_id_reg[8]'
INFO: [Synth 8-3886] merging instance 'bhr_id_reg[8]' (FDRE) to 'bhr_id_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bhr_id_reg[9] )
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[20]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[21]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[22]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[23]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[24]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[25]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[26]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[27]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[28]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[29]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-3886] merging instance 'buf_imm_branch_reg[30]' (FDRE) to 'buf_imm_branch_reg[31]'
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_eq_00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reserv_C1/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C1/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C2/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C2/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "storebit_dp10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "storebit_dp20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_a_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "src_b_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wr_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs_ent" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_a_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "src_b_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wr_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uses_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs_ent" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buf_src_a_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2249]
WARNING: [Synth 8-6014] Unused sequential element buf_imm_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2246]
WARNING: [Synth 8-6014] Unused sequential element buf_ex_src2_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2245]
WARNING: [Synth 8-6014] Unused sequential element buf_ex_src1_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2244]
WARNING: [Synth 8-6014] Unused sequential element buf_src_b_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2250]
WARNING: [Synth 8-6014] Unused sequential element buf_funct7_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2251]
WARNING: [Synth 8-6014] Unused sequential element buf_funct3_C1_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2252]
WARNING: [Synth 8-6014] Unused sequential element buf_funct3_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2304]
WARNING: [Synth 8-6014] Unused sequential element buf_funct7_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2303]
WARNING: [Synth 8-6014] Unused sequential element buf_src_b_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2302]
WARNING: [Synth 8-6014] Unused sequential element buf_src_a_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2301]
WARNING: [Synth 8-6014] Unused sequential element buf_imm_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2298]
WARNING: [Synth 8-6014] Unused sequential element buf_ex_src2_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2297]
WARNING: [Synth 8-6014] Unused sequential element buf_ex_src1_C2_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/pipeline.v:2296]
INFO: [Synth 8-5545] ROM "reserv_C1/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C1/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C2/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reserv_C2/inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "storebit_dp10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "storebit_dp20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'rd_2_id_reg[0]' (FDRE) to 'inst2_id_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_2_id_reg[1]' (FDRE) to 'inst2_id_reg[8]'
INFO: [Synth 8-3886] merging instance 'rd_2_id_reg[2]' (FDRE) to 'inst2_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'rd_2_id_reg[3]' (FDRE) to 'inst2_id_reg[10]'
INFO: [Synth 8-3886] merging instance 'rd_2_id_reg[4]' (FDRE) to 'inst2_id_reg[11]'
INFO: [Synth 8-3886] merging instance 'rd_1_id_reg[0]' (FDRE) to 'inst1_id_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_1_id_reg[1]' (FDRE) to 'inst1_id_reg[8]'
INFO: [Synth 8-3886] merging instance 'rd_1_id_reg[2]' (FDRE) to 'inst1_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'rd_1_id_reg[3]' (FDRE) to 'inst1_id_reg[10]'
INFO: [Synth 8-3886] merging instance 'rd_1_id_reg[4]' (FDRE) to 'inst1_id_reg[11]'
INFO: [Synth 8-3886] merging instance 'rs2_2_id_reg[4]' (FDRE) to 'inst2_id_reg[24]'
INFO: [Synth 8-3886] merging instance 'rs2_2_id_reg[3]' (FDRE) to 'inst2_id_reg[23]'
INFO: [Synth 8-3886] merging instance 'rs2_2_id_reg[2]' (FDRE) to 'inst2_id_reg[22]'
INFO: [Synth 8-3886] merging instance 'rs2_2_id_reg[0]' (FDRE) to 'inst2_id_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs2_2_id_reg[1]' (FDRE) to 'inst2_id_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs1_2_id_reg[0]' (FDRE) to 'inst2_id_reg[15]'
INFO: [Synth 8-3886] merging instance 'rs1_2_id_reg[1]' (FDRE) to 'inst2_id_reg[16]'
INFO: [Synth 8-3886] merging instance 'rs1_2_id_reg[2]' (FDRE) to 'inst2_id_reg[17]'
INFO: [Synth 8-3886] merging instance 'rs1_2_id_reg[3]' (FDRE) to 'inst2_id_reg[18]'
INFO: [Synth 8-3886] merging instance 'rs1_2_id_reg[4]' (FDRE) to 'inst2_id_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[15]' (FDRE) to 'rs1_1_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[16]' (FDRE) to 'rs1_1_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[17]' (FDRE) to 'rs1_1_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[18]' (FDRE) to 'rs1_1_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[19]' (FDRE) to 'rs1_1_id_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[20]' (FDRE) to 'rs2_1_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[21]' (FDRE) to 'rs2_1_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[22]' (FDRE) to 'rs2_1_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[23]' (FDRE) to 'rs2_1_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst1_id_reg[24]' (FDRE) to 'rs2_1_id_reg[4]'
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'sb/retptr_reg_rep[0]' (FDRE) to 'sb/retptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'sb/retptr_reg_rep[1]' (FDRE) to 'sb/retptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'sb/retptr_reg_rep[2]' (FDRE) to 'sb/retptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'sb/retptr_reg_rep[3]' (FDRE) to 'sb/retptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'sb/retptr_reg_rep[4]' (FDRE) to 'sb/retptr_reg[4]'
WARNING: [Synth 8-3332] Sequential element (pc_reg[31]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[30]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[29]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[28]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[27]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[26]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[25]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[24]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[23]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[22]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[21]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[20]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[19]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[18]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[17]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[16]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[4]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[3]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[2]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[1]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[0]) is unused and will be removed from module rs_ldst_ent__1.
WARNING: [Synth 8-3332] Sequential element (pc_reg[31]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[30]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[29]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[28]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[27]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[26]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[25]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[24]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[23]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[22]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[21]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[20]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[19]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[18]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[17]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[16]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[4]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[3]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[2]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[1]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[0]) is unused and will be removed from module rs_ldst_ent__2.
WARNING: [Synth 8-3332] Sequential element (pc_reg[31]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[30]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[29]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[28]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[27]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[26]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[25]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[24]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[23]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[22]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[21]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[20]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[19]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[18]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[17]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[16]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[4]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[3]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[2]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[1]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[0]) is unused and will be removed from module rs_ldst_ent__3.
WARNING: [Synth 8-3332] Sequential element (pc_reg[31]) is unused and will be removed from module rs_ldst_ent.
WARNING: [Synth 8-3332] Sequential element (pc_reg[30]) is unused and will be removed from module rs_ldst_ent.
WARNING: [Synth 8-3332] Sequential element (pc_reg[29]) is unused and will be removed from module rs_ldst_ent.
WARNING: [Synth 8-3332] Sequential element (pc_reg[28]) is unused and will be removed from module rs_ldst_ent.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:46]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/multiplier.v:47]
DSP Report: Generating DSP bob/res_ss, operation Mode is: A*B.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: Generating DSP bob/res_ss, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: Generating DSP bob/res_ss, operation Mode is: A*B.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: Generating DSP bob/res_ss, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: operator bob/res_ss is absorbed into DSP bob/res_ss.
DSP Report: Generating DSP bob/res_su, operation Mode is: A*B.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: Generating DSP bob/res_su, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: Generating DSP bob/res_su, operation Mode is: A*B.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: Generating DSP bob/res_su, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: operator bob/res_su is absorbed into DSP bob/res_su.
DSP Report: Generating DSP bob/res_us, operation Mode is: A*B.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: Generating DSP bob/res_us, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: Generating DSP bob/res_us, operation Mode is: A*B.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: Generating DSP bob/res_us, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: operator bob/res_us is absorbed into DSP bob/res_us.
DSP Report: Generating DSP bob/res_uu, operation Mode is: A*B.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: Generating DSP bob/res_uu, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: Generating DSP bob/res_uu, operation Mode is: A*B.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: Generating DSP bob/res_uu, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
DSP Report: operator bob/res_uu is absorbed into DSP bob/res_uu.
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inv_vector0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element gsh/prhisttbl/pht0/rdatab_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/dualport_ram.v:32]
WARNING: [Synth 8-6014] Unused sequential element gsh/prhisttbl/pht0/mem_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (pipe_if/gshi_5) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element gsh/prhisttbl/pht1/rdatab_reg was removed.  [C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/src/fpga/dualport_ram.v:32]
WARNING: [Synth 8-6014] Unused sequential element gsh/prhisttbl/pht1/mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:04:52 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_sync_1r1w:     | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sync_1r1w:     | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|true_dualport_ram: | mem_reg    | 1 K x 2(READ_FIRST)    | W | R | 1 K x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|true_dualport_ram: | mem_reg    | 1 K x 2(READ_FIRST)    | W | R | 1 K x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|sb          | data_reg    | Implied   | 32 x 32              | RAM32M x 12   | 
|rob         | jmpaddr_reg | Implied   | 64 x 32              | RAM64M x 11   | 
+------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exunit_mul  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exunit_mul  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance insti_7/pipe_if/i_1/brtbl/bia/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance insti_7/pipe_if/i_2/brtbl/bta/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gsh/prhisttbl/pht0/mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance insti_7/pipe_if/i_4/gsh/prhisttbl/pht0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gsh/prhisttbl/pht1/mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance insti_7/pipe_if/i_5/gsh/prhisttbl/pht1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |renaming_table |           1|     26305|
|2     |arf__GB1       |           1|     12422|
|3     |rrf__GB0       |           1|     57817|
|4     |rrf__GB1       |           1|     18657|
|5     |rrf__GB2       |           1|     12096|
|6     |rs_alu         |           2|     19415|
|7     |pipeline__GCB0 |           1|     12051|
|8     |pipeline__GCB1 |           1|      8376|
|9     |pipeline__GCB2 |           1|     18731|
|10    |pipeline__GCB3 |           1|     13631|
|11    |pipeline__GCB4 |           1|     42914|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:42 ; elapsed = 00:05:17 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:50 ; elapsed = 00:05:25 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_sync_1r1w:     | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sync_1r1w:     | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|true_dualport_ram: | mem_reg    | 1 K x 2(READ_FIRST)    | W | R | 1 K x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|true_dualport_ram: | mem_reg    | 1 K x 2(READ_FIRST)    | W | R | 1 K x 2(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|sb          | data_reg    | Implied   | 32 x 32              | RAM32M x 12   | 
|rob         | jmpaddr_reg | Implied   | 64 x 32              | RAM64M x 11   | 
+------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |renaming_table |           1|     26305|
|2     |arf__GB1       |           1|     12422|
|3     |rrf__GB0       |           1|     53723|
|4     |rrf__GB1       |           1|     18657|
|5     |rrf__GB2       |           1|     12096|
|6     |rs_alu         |           2|     18391|
|7     |pipeline__GCB0 |           1|     11459|
|8     |pipeline__GCB1 |           1|      7315|
|9     |pipeline__GCB2 |           1|     18219|
|10    |pipeline__GCB3 |           1|     13119|
|11    |pipeline__GCB4 |           1|     41753|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance insti_7/inst/pipe_if/brtbl/bia/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance insti_7/inst/pipe_if/brtbl/bta/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance insti_7/inst/pipe_if/gsh/prhisttbl/pht0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance insti_7/inst/pipe_if/gsh/prhisttbl/pht1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:05:54 . Memory (MB): peak = 1158.504 ; gain = 813.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |renaming_table |           1|      9539|
|2     |arf__GB1       |           1|      4349|
|3     |rrf__GB0       |           1|     13216|
|4     |rrf__GB1       |           1|      2175|
|5     |rrf__GB2       |           1|      5568|
|6     |rs_alu         |           2|      8573|
|7     |pipeline__GCB0 |           1|      5543|
|8     |pipeline__GCB1 |           1|      3216|
|9     |pipeline__GCB2 |           1|      7870|
|10    |pipeline__GCB3 |           1|      5808|
|11    |pipeline__GCB4 |           1|     10196|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/pipe_if/brtbl/bia/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pipe_if/brtbl/bta/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pipe_if/gsh/prhisttbl/pht0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pipe_if/gsh/prhisttbl/pht1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:29 ; elapsed = 00:06:12 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:31 ; elapsed = 00:06:14 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:06:21 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:43 ; elapsed = 00:06:26 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:47 ; elapsed = 00:06:30 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:47 ; elapsed = 00:06:30 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1643|
|2     |DSP48E1_1  |    16|
|3     |LUT1       |    13|
|4     |LUT2       |  1546|
|5     |LUT3       |  9761|
|6     |LUT4       |  2156|
|7     |LUT5       | 10361|
|8     |LUT6       | 38048|
|9     |MUXF7      |  5473|
|10    |MUXF8      |  1676|
|11    |RAM32M     |    12|
|12    |RAM64M     |    11|
|13    |RAMB18E1   |     2|
|14    |RAMB18E1_1 |     2|
|15    |FDRE       | 14549|
|16    |FDSE       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+--------------------------------+------+
|      |Instance          |Module                          |Cells |
+------+------------------+--------------------------------+------+
|1     |top               |                                | 85277|
|2     |  inst            |pipeline                        | 85276|
|3     |    isunt_alu1    |oldest_finder8                  |     7|
|4     |      of4_1       |oldest_finder4_100              |     3|
|5     |        of2_1     |oldest_finder2_106              |     1|
|6     |        of2_2     |oldest_finder2_107              |     1|
|7     |        ofmas     |oldest_finder2_108              |     1|
|8     |      of4_2       |oldest_finder4_101              |     3|
|9     |        of2_1     |oldest_finder2_103              |     1|
|10    |        of2_2     |oldest_finder2_104              |     1|
|11    |        ofmas     |oldest_finder2_105              |     1|
|12    |      ofmas       |oldest_finder2_102              |     1|
|13    |    isunt_alu2    |oldest_finder8_1                |     7|
|14    |      of4_1       |oldest_finder4                  |     3|
|15    |        of2_1     |oldest_finder2_97               |     1|
|16    |        of2_2     |oldest_finder2_98               |     1|
|17    |        ofmas     |oldest_finder2_99               |     1|
|18    |      of4_2       |oldest_finder4_93               |     3|
|19    |        of2_1     |oldest_finder2_94               |     1|
|20    |        of2_2     |oldest_finder2_95               |     1|
|21    |        ofmas     |oldest_finder2_96               |     1|
|22    |      ofmas       |oldest_finder2                  |     1|
|23    |    Lee           |exunit_custom                   |    98|
|24    |    Tommy         |exunit_custom_0                 |   194|
|25    |    ai_branch     |alloc_issue_ino__parameterized0 |   608|
|26    |    ai_ldst       |alloc_issue_ino                 |   174|
|27    |    aregfile      |arf                             | 12876|
|28    |      regfile     |ram_sync_nolatch_4r2w           |  3304|
|29    |      rt          |renaming_table                  |  9572|
|30    |    byakko        |exunit_alu                      |   137|
|31    |      alice       |alu_109                         |   119|
|32    |    genbu         |exunit_mul                      |  3036|
|33    |      bob         |multiplier                      |  2778|
|34    |    immgen1       |imm_gen                         |    31|
|35    |    kirin         |exunit_branch                   |   833|
|36    |      comparator  |alu_92                          |    12|
|37    |    mpft          |miss_prediction_fix_table       |  2022|
|38    |    pipe_if       |pipeline_if                     |   942|
|39    |      brtbl       |btb                             |   791|
|40    |        bia       |ram_sync_1r1w                   |    23|
|41    |        bta       |ram_sync_1r1w_91                |    33|
|42    |      gsh         |gshare_predictor                |   151|
|43    |        prhisttbl |pht                             |    14|
|44    |          pht0    |true_dualport_ram               |    13|
|45    |          pht1    |true_dualport_ram_90            |     1|
|46    |        sb        |sel_bhrfix                      |     1|
|47    |    reserv_C1     |rs_FPGA                         |  1023|
|48    |      ent0        |rs_FPGA_ent_84                  |   520|
|49    |        srcmng1   |src_manager_88                  |    21|
|50    |        srcmng2   |src_manager_89                  |    21|
|51    |      ent1        |rs_FPGA_ent_85                  |   496|
|52    |        srcmng1   |src_manager_86                  |    21|
|53    |        srcmng2   |src_manager_87                  |    21|
|54    |    reserv_C2     |rs_FPGA_2                       |  1037|
|55    |      ent0        |rs_FPGA_ent                     |   495|
|56    |        srcmng1   |src_manager_82                  |    21|
|57    |        srcmng2   |src_manager_83                  |    21|
|58    |      ent1        |rs_FPGA_ent_79                  |   535|
|59    |        srcmng1   |src_manager_80                  |    21|
|60    |        srcmng2   |src_manager_81                  |    21|
|61    |    reserv_alu1   |rs_alu                          |  8930|
|62    |      ent0        |rs_alu_ent_55                   |   970|
|63    |        srcmng1   |src_manager_77                  |   370|
|64    |        srcmng2   |src_manager_78                  |   370|
|65    |      ent1        |rs_alu_ent_56                   |   984|
|66    |        srcmng1   |src_manager_75                  |   370|
|67    |        srcmng2   |src_manager_76                  |   370|
|68    |      ent2        |rs_alu_ent_57                   |   961|
|69    |        srcmng1   |src_manager_73                  |   370|
|70    |        srcmng2   |src_manager_74                  |   370|
|71    |      ent3        |rs_alu_ent_58                   |  1049|
|72    |        srcmng1   |src_manager_71                  |   402|
|73    |        srcmng2   |src_manager_72                  |   402|
|74    |      ent4        |rs_alu_ent_59                   |   955|
|75    |        srcmng1   |src_manager_69                  |   370|
|76    |        srcmng2   |src_manager_70                  |   370|
|77    |      ent5        |rs_alu_ent_60                   |  1008|
|78    |        srcmng1   |src_manager_67                  |   370|
|79    |        srcmng2   |src_manager_68                  |   370|
|80    |      ent6        |rs_alu_ent_61                   |   955|
|81    |        srcmng1   |src_manager_65                  |   370|
|82    |        srcmng2   |src_manager_66                  |   370|
|83    |      ent7        |rs_alu_ent_62                   |   977|
|84    |        srcmng1   |src_manager_63                  |   370|
|85    |        srcmng2   |src_manager_64                  |   370|
|86    |    reserv_alu2   |rs_alu_3                        |  8130|
|87    |      ent0        |rs_alu_ent                      |  1062|
|88    |        srcmng1   |src_manager_53                  |   337|
|89    |        srcmng2   |src_manager_54                  |   337|
|90    |      ent1        |rs_alu_ent_32                   |   858|
|91    |        srcmng1   |src_manager_51                  |   337|
|92    |        srcmng2   |src_manager_52                  |   337|
|93    |      ent2        |rs_alu_ent_33                   |   829|
|94    |        srcmng1   |src_manager_49                  |   337|
|95    |        srcmng2   |src_manager_50                  |   337|
|96    |      ent3        |rs_alu_ent_34                   |   921|
|97    |        srcmng1   |src_manager_47                  |   369|
|98    |        srcmng2   |src_manager_48                  |   369|
|99    |      ent4        |rs_alu_ent_35                   |   827|
|100   |        srcmng1   |src_manager_45                  |   337|
|101   |        srcmng2   |src_manager_46                  |   337|
|102   |      ent5        |rs_alu_ent_36                   |   880|
|103   |        srcmng1   |src_manager_43                  |   337|
|104   |        srcmng2   |src_manager_44                  |   337|
|105   |      ent6        |rs_alu_ent_37                   |   827|
|106   |        srcmng1   |src_manager_41                  |   337|
|107   |        srcmng2   |src_manager_42                  |   337|
|108   |      ent7        |rs_alu_ent_38                   |   849|
|109   |        srcmng1   |src_manager_39                  |   337|
|110   |        srcmng2   |src_manager_40                  |   337|
|111   |    reserv_branch |rs_branch                       |  3868|
|112   |      ent0        |rs_branch_ent                   |  1091|
|113   |        srcmng1   |src_manager_30                  |   337|
|114   |        srcmng2   |src_manager_31                  |   337|
|115   |      ent1        |rs_branch_ent_21                |   924|
|116   |        srcmng1   |src_manager_28                  |   369|
|117   |        srcmng2   |src_manager_29                  |   369|
|118   |      ent2        |rs_branch_ent_22                |   914|
|119   |        srcmng1   |src_manager_26                  |   370|
|120   |        srcmng2   |src_manager_27                  |   370|
|121   |      ent3        |rs_branch_ent_23                |   914|
|122   |        srcmng1   |src_manager_24                  |   370|
|123   |        srcmng2   |src_manager_25                  |   370|
|124   |    reserv_ldst   |rs_ldst                         |  2799|
|125   |      ent0        |rs_ldst_ent                     |   666|
|126   |        srcmng1   |src_manager_19                  |    21|
|127   |        srcmng2   |src_manager_20                  |    21|
|128   |      ent1        |rs_ldst_ent_10                  |   772|
|129   |        srcmng1   |src_manager_17                  |    21|
|130   |        srcmng2   |src_manager_18                  |    21|
|131   |      ent2        |rs_ldst_ent_11                  |   677|
|132   |        srcmng1   |src_manager_15                  |    21|
|133   |        srcmng2   |src_manager_16                  |    21|
|134   |      ent3        |rs_ldst_ent_12                  |   666|
|135   |        srcmng1   |src_manager_13                  |    21|
|136   |        srcmng2   |src_manager_14                  |    21|
|137   |    reserv_mul    |rs_mul                          |  1776|
|138   |      ent0        |rs_mul_ent                      |   832|
|139   |        srcmng1   |src_manager_8                   |    21|
|140   |        srcmng2   |src_manager_9                   |    21|
|141   |      ent1        |rs_mul_ent_6                    |   938|
|142   |        srcmng1   |src_manager                     |    21|
|143   |        srcmng2   |src_manager_7                   |    21|
|144   |    rob           |reorderbuf                      |  8459|
|145   |    rregfile      |rrf                             | 13957|
|146   |    rrf_fl        |rrf_freelistmanager             |  3367|
|147   |    sb            |storebuf                        |  3215|
|148   |      snb1        |search_begin__parameterized0    |    30|
|149   |    seiryu        |exunit_ldst                     |  5025|
|150   |    sopm1_1       |sourceoperand_manager           |    33|
|151   |    sopm2_1       |sourceoperand_manager_4         |    33|
|152   |    suzaku        |exunit_alu_5                    |  1153|
|153   |      alice       |alu                             |  1119|
|154   |    taggen        |tag_generator                   |   140|
+------+------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:47 ; elapsed = 00:06:30 . Memory (MB): peak = 1171.996 ; gain = 826.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:10 ; elapsed = 00:05:53 . Memory (MB): peak = 1171.996 ; gain = 286.027
Synthesis Optimization Complete : Time (s): cpu = 00:04:48 ; elapsed = 00:06:31 . Memory (MB): peak = 1171.996 ; gain = 826.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
404 Infos, 268 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:12 ; elapsed = 00:07:11 . Memory (MB): peak = 1212.660 ; gain = 880.109
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/DRIVE/DRIVE.runs/design_1_pipeline_0_0_synth_1/design_1_pipeline_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1212.660 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.660 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1212.660 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 153 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/RISCy Expansion/DRIVE/FPGA_Implementation/DRIVE/DRIVE.runs/design_1_pipeline_0_0_synth_1/design_1_pipeline_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1214.902 ; gain = 2.242
INFO: [runtcl-4] Executing : report_utilization -file design_1_pipeline_0_0_utilization_synth.rpt -pb design_1_pipeline_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1214.902 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.902 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1214.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 00:43:33 2018...
