# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_top_func_synth.v" \
"../../../../../../project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/sim_top.v" \

# Do not sort compile order
nosort
