
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3036
WARNING: [Synth 8-6901] identifier 'ir_out' is used before its declaration [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/pw_latch.v:15]
WARNING: [Synth 8-6901] identifier 'ir_out' is used before its declaration [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/pw_latch.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/Wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_32bit' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/cla_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'and32' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/and32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and32' (3#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/and32.v:1]
INFO: [Synth 8-6157] synthesizing module 'or32' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/or32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or32' (4#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/or32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_8bit' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/cla_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_8bit' (5#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/cla_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_32bit' (6#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/cla_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'fd_latch' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/fd_latch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fd_latch' (7#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/fd_latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'shouldReadRD' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shouldReadRD.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shouldReadRD' (8#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shouldReadRD.v:2]
INFO: [Synth 8-6157] synthesizing module 'shouldStall' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shouldStall.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shouldStall' (9#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shouldStall.v:1]
INFO: [Synth 8-6157] synthesizing module 'fastbranch_bypass' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/fastbranch_bypass.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fastbranch_bypass' (10#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/fastbranch_bypass.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_T' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sx_T.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_T' (11#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sx_T.v:1]
INFO: [Synth 8-6157] synthesizing module 'sx' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sx' (12#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sx.v:1]
INFO: [Synth 8-6157] synthesizing module 'dx_latch' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/dx_latch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dx_latch' (13#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/dx_latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'not32' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/not32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'not32' (14#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/not32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (15#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left16' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift_left16' (16#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left16.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left8' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift_left8' (17#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left8.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left4' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift_left4' (18#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left4.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left2' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2' (19#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left2.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_left1' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left1' (20#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (21#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/shift_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra16' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra16' (22#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra16.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra8' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra8' (23#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra8.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra4' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra4' (24#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra4.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra2' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra2' (25#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra2.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra1' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra1' (26#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra' (27#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/sra.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (28#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (29#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_8.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (30#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'set_xm_inputs' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/set_xm_inputs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'set_xm_inputs' (31#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/set_xm_inputs.v:1]
INFO: [Synth 8-6157] synthesizing module 'bypass' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/bypass.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bypass' (32#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/bypass.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_3' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_3' (33#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mux_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'counter' (34#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/counter.v:30]
INFO: [Synth 8-6157] synthesizing module 'register65' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register65' (35#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register65.v:1]
INFO: [Synth 8-6157] synthesizing module 'booth_ctrl' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/booth_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'booth_ctrl' (36#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/booth_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul' (37#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'twos_complement' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/twos_complement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement' (38#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/twos_complement.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/div.v:2]
INFO: [Synth 8-6157] synthesizing module 'divcounter' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/divcounter.v:46]
INFO: [Synth 8-6155] done synthesizing module 'divcounter' (39#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/divcounter.v:46]
INFO: [Synth 8-6157] synthesizing module 'register64' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register64' (40#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (41#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (42#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'pw_latch' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/pw_latch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pw_latch' (43#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/pw_latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'm_latch' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/m_latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'register5' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register5' (44#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/register5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'm_latch' (45#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/m_latch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (46#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/ROM.v:5]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: ECE350F2020 ToolChain/game_inst.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'ECE350F2020 ToolChain/game_inst.mem' is read successfully [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/ROM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (47#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/ROM.v:5]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder32' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder32' (48#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/decoder32.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_tri' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/my_tri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_tri' (49#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/my_tri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (50#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/processor/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: init_mem.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'init_mem.mem' is read successfully [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:20]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (51#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:2]
	Parameter FILES_PATH bound to: C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/assets/ - type: string 
	Parameter VIDEO_WIDTH bound to: 640 - type: integer 
	Parameter VIDEO_HEIGHT bound to: 480 - type: integer 
	Parameter PIXEL_COUNT bound to: 307200 - type: integer 
	Parameter PIXEL_ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter BITS_PER_COLOR bound to: 12 - type: integer 
	Parameter PALETTE_COLOR_COUNT bound to: 256 - type: integer 
	Parameter PALETTE_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter GROUND bound to: 335 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_SYNC_WIDTH bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_SYNC_START bound to: 656 - type: integer 
	Parameter H_SYNC_END bound to: 752 - type: integer 
	Parameter H_LINE bound to: 800 - type: integer 
	Parameter V_FRONT_PORCH bound to: 11 - type: integer 
	Parameter V_SYNC_WIDTH bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 31 - type: integer 
	Parameter V_SYNC_START bound to: 491 - type: integer 
	Parameter V_SYNC_END bound to: 493 - type: integer 
	Parameter V_LINE bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (52#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 10800 - type: integer 
	Parameter MEMFILE bound to: 568'b0100001100111010001011110101010101110011011001010111001001110011001011110110001101110111011000010110111001100111001011110100001101101111011101010111001001110011011001010111001100101111010001010100001101000101001100110011010100110000001011110110011001101001011011100110000101101100010111110111000001110010011011110110101001100101011000110111010000101111010001010100001101000101001100110011010100110000010111110100010001101001011011100110111100101111011000010111001101110011011001010111010001110011001011110110010001101001011011100110111100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/assets/dino.mem' is read successfully [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:20]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (52#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'SpritesData' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:90]
WARNING: [Synth 8-7023] instance 'SpritesData' of module 'RAM' has 5 connections declared, but only 4 given [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:90]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized1' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 616'b0100001100111010001011110101010101110011011001010111001001110011001011110110001101110111011000010110111001100111001011110100001101101111011101010111001001110011011001010111001100101111010001010100001101000101001100110011010100110000001011110110011001101001011011100110000101101100010111110111000001110010011011110110101001100101011000110111010000101111010001010100001101000101001100110011010100110000010111110100010001101001011011100110111100101111011000010111001101110011011001010111010001110011001011110110001001100001011000110110101101100111011100100110111101110101011011100110010000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/assets/background.mem' is read successfully [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:20]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized1' (52#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/RAM.v:9]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ImageData' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:102]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAM' has 5 connections declared, but only 4 given [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:102]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (53#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/VGAController.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'VGA_B' does not match port width (4) of module 'VGAController' [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/Wrapper.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (54#1) [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/Wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1021.141 ; gain = 8.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1021.141 ; gain = 8.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1021.141 ; gain = 8.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.587 . Memory (MB): peak = 1021.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc:35]
Finished Parsing XDC File [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1081.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1081.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1081.492 ; gain = 68.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1081.492 ; gain = 68.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1081.492 ; gain = 68.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1081.492 ; gain = 68.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 416   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1765  
+---RAMs : 
	             300K Bit	(307200 X 1 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 2     
	               8K Bit	(8192 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 54    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP vga/imgAddress, operation Mode is: C+(A:0x280)*B.
DSP Report: operator vga/imgAddress is absorbed into DSP vga/imgAddress.
DSP Report: operator vga/imgAddress0 is absorbed into DSP vga/imgAddress.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:50 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM:                 | MemoryArray_reg         | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|Wrapper              | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|RAM__parameterized0: | MemoryArray_reg         | 8 K x 1(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAM__parameterized1: | MemoryArray_reg         | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | C+(A:0x280)*B | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:24 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:13 ; elapsed = 00:04:36 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM:                 | MemoryArray_reg         | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|Wrapper              | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|RAM__parameterized0: | MemoryArray_reg         | 8 K x 1(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAM__parameterized1: | MemoryArray_reg         | 300 K x 1(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 10     | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance InstMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/SpritesData/MemoryArray_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga/ImageData/MemoryArray_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:21 ; elapsed = 00:04:44 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:05:00 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:35 ; elapsed = 00:05:00 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:36 ; elapsed = 00:05:01 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:05:02 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:38 ; elapsed = 00:05:03 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:38 ; elapsed = 00:05:03 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | CPU/MULTDIV/MUL/ctr/dff16/q_reg | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Wrapper     | CPU/MULTDIV/DIV/ctr/dff32/q_reg | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    47|
|3     |DSP48E1  |     1|
|4     |LUT1     |    63|
|5     |LUT2     |   481|
|6     |LUT3     |   381|
|7     |LUT4     |   403|
|8     |LUT5     |   650|
|9     |LUT6     |  1910|
|10    |MUXF7    |    16|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |    18|
|22    |SRL16E   |     1|
|23    |SRLC32E  |     1|
|24    |FDCE     |  1483|
|25    |FDRE     |   199|
|26    |IBUF     |     3|
|27    |OBUF     |    10|
|28    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:38 ; elapsed = 00:05:03 . Memory (MB): peak = 1232.344 ; gain = 219.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:53 . Memory (MB): peak = 1232.344 ; gain = 158.945
Synthesis Optimization Complete : Time (s): cpu = 00:04:39 ; elapsed = 00:05:04 . Memory (MB): peak = 1232.344 ; gain = 219.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1232.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1232.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:05:28 . Memory (MB): peak = 1232.344 ; gain = 219.297
INFO: [Common 17-1381] The checkpoint 'C:/Users/cwang/Courses/ECE350/final_project/ECE350_Dino/dino_proj/dino_proj.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 19:39:53 2020...
