<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_55_3_proc2'" level="0">
<item name = "Date">Wed Jan 28 08:24:52 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_8x8_proj</item>
<item name = "Solution">int8_8x8_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75, 75, 0.375 us, 0.375 us, 64, 64, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_55_3">73, 73, 18, 8, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 610, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 188, -</column>
<column name="Register">-, -, 731, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_1_fu_231_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_2_fu_257_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_3_fu_275_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_4_fu_301_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_5_fu_323_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_6_fu_341_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_7_fu_359_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln58_fu_191_p2">+, 0, 0, 71, 64, 64</column>
<column name="j_fu_203_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_424">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln55_fu_209_p2">icmp, 0, 0, 10, 3, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j22_load">9, 2, 3, 6</column>
<column name="b_stream_blk_n">9, 2, 1, 2</column>
<column name="gmem_b_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_b_blk_n_R">9, 2, 1, 2</column>
<column name="j22_fu_66">9, 2, 3, 6</column>
<column name="m_axi_gmem_b_ARADDR">49, 9, 64, 576</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_read_reg_390">64, 0, 64, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="gmem_b_addr_1_read_reg_477">8, 0, 8, 0</column>
<column name="gmem_b_addr_1_reg_425">64, 0, 64, 0</column>
<column name="gmem_b_addr_2_read_reg_482">8, 0, 8, 0</column>
<column name="gmem_b_addr_2_reg_436">64, 0, 64, 0</column>
<column name="gmem_b_addr_3_read_reg_487">8, 0, 8, 0</column>
<column name="gmem_b_addr_3_reg_442">64, 0, 64, 0</column>
<column name="gmem_b_addr_4_read_reg_492">8, 0, 8, 0</column>
<column name="gmem_b_addr_4_reg_448">64, 0, 64, 0</column>
<column name="gmem_b_addr_5_read_reg_497">8, 0, 8, 0</column>
<column name="gmem_b_addr_5_reg_454">64, 0, 64, 0</column>
<column name="gmem_b_addr_6_read_reg_502">8, 0, 8, 0</column>
<column name="gmem_b_addr_6_reg_460">64, 0, 64, 0</column>
<column name="gmem_b_addr_7_read_reg_507">8, 0, 8, 0</column>
<column name="gmem_b_addr_7_reg_466">64, 0, 64, 0</column>
<column name="gmem_b_addr_read_reg_472">8, 0, 8, 0</column>
<column name="gmem_b_addr_reg_409">64, 0, 64, 0</column>
<column name="icmp_ln55_reg_415">1, 0, 1, 0</column>
<column name="j22_fu_66">3, 0, 3, 0</column>
<column name="j22_load_reg_401">3, 0, 3, 0</column>
<column name="zext_ln58_1_cast_reg_431">3, 0, 5, 2</column>
<column name="zext_ln58_cast_reg_419">3, 0, 4, 1</column>
<column name="icmp_ln55_reg_415">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_55_3_proc2, return value</column>
<column name="m_axi_gmem_b_AWVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLEN">out, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WDATA">out, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WSTRB">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WLAST">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLEN">out, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RDATA">in, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RLAST">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RFIFONUM">in, 11, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="B">in, 64, ap_none, B, scalar</column>
<column name="b_stream_din">out, 64, ap_fifo, b_stream, pointer</column>
<column name="b_stream_num_data_valid">in, 3, ap_fifo, b_stream, pointer</column>
<column name="b_stream_fifo_cap">in, 3, ap_fifo, b_stream, pointer</column>
<column name="b_stream_full_n">in, 1, ap_fifo, b_stream, pointer</column>
<column name="b_stream_write">out, 1, ap_fifo, b_stream, pointer</column>
</table>
</item>
</section>
</profile>
