
Teste01-SPI-Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002388  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002448  08002448  00003448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002478  08002478  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  08002478  08002478  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002478  08002478  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002478  08002478  00003478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800247c  0800247c  0000347c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002480  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  08002490  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08002490  00004098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000055b2  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001447  00000000  00000000  000095ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d0  00000000  00000000  0000aa38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000459  00000000  00000000  0000b008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea5  00000000  00000000  0000b461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007972  00000000  00000000  00023306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a08b  00000000  00000000  0002ac78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4d03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001354  00000000  00000000  000b4d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000b609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002430 	.word	0x08002430

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08002430 	.word	0x08002430

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa1f 	bl	8000668 <HAL_Init>
  HAL_StatusTypeDef status;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f85d 	bl	80002e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8dd 	bl	80003ec <MX_GPIO_Init>
  MX_SPI1_Init();
 8000232:	f000 f8a1 	bl	8000378 <MX_SPI1_Init>
  while (1)
  {
	  // MODELO 1

	  // Receber dados via SPI
	         status = HAL_SPI_Receive(&hspi1, spiRxBuffer, sizeof(spiRxBuffer), 1000);
 8000236:	1dfc      	adds	r4, r7, #7
 8000238:	23fa      	movs	r3, #250	@ 0xfa
 800023a:	009b      	lsls	r3, r3, #2
 800023c:	4927      	ldr	r1, [pc, #156]	@ (80002dc <main+0xbc>)
 800023e:	4828      	ldr	r0, [pc, #160]	@ (80002e0 <main+0xc0>)
 8000240:	2202      	movs	r2, #2
 8000242:	f001 fab9 	bl	80017b8 <HAL_SPI_Receive>
 8000246:	0003      	movs	r3, r0
 8000248:	7023      	strb	r3, [r4, #0]

	         // Checar se a recepção foi bem-sucedida
	         if (status == HAL_OK) {
 800024a:	1dfb      	adds	r3, r7, #7
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d114      	bne.n	800027c <main+0x5c>
	             // Sucesso: fazer algo com os dados recebidos
	             // Exemplo: acender um LED se o dado recebido for 0xAB
	             if (spiRxBuffer[0] == 0xAB) {
 8000252:	4b22      	ldr	r3, [pc, #136]	@ (80002dc <main+0xbc>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2bab      	cmp	r3, #171	@ 0xab
 8000258:	d108      	bne.n	800026c <main+0x4c>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);  // Exemplo: Acende um LED
 800025a:	2380      	movs	r3, #128	@ 0x80
 800025c:	0099      	lsls	r1, r3, #2
 800025e:	2390      	movs	r3, #144	@ 0x90
 8000260:	05db      	lsls	r3, r3, #23
 8000262:	2201      	movs	r2, #1
 8000264:	0018      	movs	r0, r3
 8000266:	f000 fcff 	bl	8000c68 <HAL_GPIO_WritePin>
 800026a:	e007      	b.n	800027c <main+0x5c>
	             } else {
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Apaga o LED
 800026c:	2380      	movs	r3, #128	@ 0x80
 800026e:	0099      	lsls	r1, r3, #2
 8000270:	2390      	movs	r3, #144	@ 0x90
 8000272:	05db      	lsls	r3, r3, #23
 8000274:	2200      	movs	r2, #0
 8000276:	0018      	movs	r0, r3
 8000278:	f000 fcf6 	bl	8000c68 <HAL_GPIO_WritePin>
	         } else {
	             // Erro: tomar uma ação (por exemplo, piscar um LED de erro)
	         }

	  //MODELO 2
	  status = HAL_SPI_TransmitReceive(&hspi1, spiTxBuffer, spiRxBuffer, sizeof(spiTxBuffer),1000);
 800027c:	1dfc      	adds	r4, r7, #7
 800027e:	4a17      	ldr	r2, [pc, #92]	@ (80002dc <main+0xbc>)
 8000280:	4918      	ldr	r1, [pc, #96]	@ (80002e4 <main+0xc4>)
 8000282:	4817      	ldr	r0, [pc, #92]	@ (80002e0 <main+0xc0>)
 8000284:	23fa      	movs	r3, #250	@ 0xfa
 8000286:	009b      	lsls	r3, r3, #2
 8000288:	9300      	str	r3, [sp, #0]
 800028a:	2302      	movs	r3, #2
 800028c:	f001 fbe6 	bl	8001a5c <HAL_SPI_TransmitReceive>
 8000290:	0003      	movs	r3, r0
 8000292:	7023      	strb	r3, [r4, #0]
	  if (status == HAL_OK){
 8000294:	1dfb      	adds	r3, r7, #7
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d115      	bne.n	80002c8 <main+0xa8>
		  if (spiRxBuffer[0] == 0xAB) {
 800029c:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <main+0xbc>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2bab      	cmp	r3, #171	@ 0xab
 80002a2:	d108      	bne.n	80002b6 <main+0x96>
		  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);  // Exemplo: Acende um LED
 80002a4:	2380      	movs	r3, #128	@ 0x80
 80002a6:	0099      	lsls	r1, r3, #2
 80002a8:	2390      	movs	r3, #144	@ 0x90
 80002aa:	05db      	lsls	r3, r3, #23
 80002ac:	2201      	movs	r2, #1
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fcda 	bl	8000c68 <HAL_GPIO_WritePin>
 80002b4:	e7bf      	b.n	8000236 <main+0x16>
		  } else {
		  	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Apaga o LED
 80002b6:	2380      	movs	r3, #128	@ 0x80
 80002b8:	0099      	lsls	r1, r3, #2
 80002ba:	2390      	movs	r3, #144	@ 0x90
 80002bc:	05db      	lsls	r3, r3, #23
 80002be:	2200      	movs	r2, #0
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 fcd1 	bl	8000c68 <HAL_GPIO_WritePin>
 80002c6:	e7b6      	b.n	8000236 <main+0x16>
		  }

	  } else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	0099      	lsls	r1, r3, #2
 80002cc:	2390      	movs	r3, #144	@ 0x90
 80002ce:	05db      	lsls	r3, r3, #23
 80002d0:	2200      	movs	r2, #0
 80002d2:	0018      	movs	r0, r3
 80002d4:	f000 fcc8 	bl	8000c68 <HAL_GPIO_WritePin>
	         status = HAL_SPI_Receive(&hspi1, spiRxBuffer, sizeof(spiRxBuffer), 1000);
 80002d8:	e7ad      	b.n	8000236 <main+0x16>
 80002da:	46c0      	nop			@ (mov r8, r8)
 80002dc:	20000090 	.word	0x20000090
 80002e0:	2000002c 	.word	0x2000002c
 80002e4:	20000000 	.word	0x20000000

080002e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b093      	sub	sp, #76	@ 0x4c
 80002ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	2414      	movs	r4, #20
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	0018      	movs	r0, r3
 80002f4:	2334      	movs	r3, #52	@ 0x34
 80002f6:	001a      	movs	r2, r3
 80002f8:	2100      	movs	r1, #0
 80002fa:	f002 f86d 	bl	80023d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	0018      	movs	r0, r3
 8000302:	2310      	movs	r3, #16
 8000304:	001a      	movs	r2, r3
 8000306:	2100      	movs	r1, #0
 8000308:	f002 f866 	bl	80023d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030c:	0021      	movs	r1, r4
 800030e:	187b      	adds	r3, r7, r1
 8000310:	2201      	movs	r2, #1
 8000312:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2201      	movs	r2, #1
 8000318:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2202      	movs	r2, #2
 800031e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2280      	movs	r2, #128	@ 0x80
 8000324:	0252      	lsls	r2, r2, #9
 8000326:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2200      	movs	r2, #0
 800032c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2200      	movs	r2, #0
 8000332:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000334:	187b      	adds	r3, r7, r1
 8000336:	0018      	movs	r0, r3
 8000338:	f000 fcb4 	bl	8000ca4 <HAL_RCC_OscConfig>
 800033c:	1e03      	subs	r3, r0, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000340:	f000 f8bc 	bl	80004bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	1d3b      	adds	r3, r7, #4
 8000346:	2207      	movs	r2, #7
 8000348:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	2202      	movs	r2, #2
 800034e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2200      	movs	r2, #0
 800035a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	2100      	movs	r1, #0
 8000360:	0018      	movs	r0, r3
 8000362:	f001 f825 	bl	80013b0 <HAL_RCC_ClockConfig>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d001      	beq.n	800036e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800036a:	f000 f8a7 	bl	80004bc <Error_Handler>
  }
}
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	46bd      	mov	sp, r7
 8000372:	b013      	add	sp, #76	@ 0x4c
 8000374:	bd90      	pop	{r4, r7, pc}
	...

08000378 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800037c:	4b19      	ldr	r3, [pc, #100]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 800037e:	4a1a      	ldr	r2, [pc, #104]	@ (80003e8 <MX_SPI1_Init+0x70>)
 8000380:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000382:	4b18      	ldr	r3, [pc, #96]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 8000384:	2200      	movs	r2, #0
 8000386:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000388:	4b16      	ldr	r3, [pc, #88]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800038e:	4b15      	ldr	r3, [pc, #84]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 8000390:	22e0      	movs	r2, #224	@ 0xe0
 8000392:	00d2      	lsls	r2, r2, #3
 8000394:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000396:	4b13      	ldr	r3, [pc, #76]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 8000398:	2200      	movs	r2, #0
 800039a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003a2:	4b10      	ldr	r3, [pc, #64]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003a4:	2280      	movs	r2, #128	@ 0x80
 80003a6:	0092      	lsls	r2, r2, #2
 80003a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003bc:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003be:	2207      	movs	r2, #7
 80003c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003ce:	4b05      	ldr	r3, [pc, #20]	@ (80003e4 <MX_SPI1_Init+0x6c>)
 80003d0:	0018      	movs	r0, r3
 80003d2:	f001 f939 	bl	8001648 <HAL_SPI_Init>
 80003d6:	1e03      	subs	r3, r0, #0
 80003d8:	d001      	beq.n	80003de <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 80003da:	f000 f86f 	bl	80004bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003de:	46c0      	nop			@ (mov r8, r8)
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	2000002c 	.word	0x2000002c
 80003e8:	40013000 	.word	0x40013000

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b590      	push	{r4, r7, lr}
 80003ee:	b089      	sub	sp, #36	@ 0x24
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	240c      	movs	r4, #12
 80003f4:	193b      	adds	r3, r7, r4
 80003f6:	0018      	movs	r0, r3
 80003f8:	2314      	movs	r3, #20
 80003fa:	001a      	movs	r2, r3
 80003fc:	2100      	movs	r1, #0
 80003fe:	f001 ffeb 	bl	80023d8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000402:	4b2c      	ldr	r3, [pc, #176]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000404:	695a      	ldr	r2, [r3, #20]
 8000406:	4b2b      	ldr	r3, [pc, #172]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000408:	2180      	movs	r1, #128	@ 0x80
 800040a:	03c9      	lsls	r1, r1, #15
 800040c:	430a      	orrs	r2, r1
 800040e:	615a      	str	r2, [r3, #20]
 8000410:	4b28      	ldr	r3, [pc, #160]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000412:	695a      	ldr	r2, [r3, #20]
 8000414:	2380      	movs	r3, #128	@ 0x80
 8000416:	03db      	lsls	r3, r3, #15
 8000418:	4013      	ands	r3, r2
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4b25      	ldr	r3, [pc, #148]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000420:	695a      	ldr	r2, [r3, #20]
 8000422:	4b24      	ldr	r3, [pc, #144]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000424:	2180      	movs	r1, #128	@ 0x80
 8000426:	0289      	lsls	r1, r1, #10
 8000428:	430a      	orrs	r2, r1
 800042a:	615a      	str	r2, [r3, #20]
 800042c:	4b21      	ldr	r3, [pc, #132]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 800042e:	695a      	ldr	r2, [r3, #20]
 8000430:	2380      	movs	r3, #128	@ 0x80
 8000432:	029b      	lsls	r3, r3, #10
 8000434:	4013      	ands	r3, r2
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800043a:	4b1e      	ldr	r3, [pc, #120]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 800043c:	695a      	ldr	r2, [r3, #20]
 800043e:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 8000440:	2180      	movs	r1, #128	@ 0x80
 8000442:	02c9      	lsls	r1, r1, #11
 8000444:	430a      	orrs	r2, r1
 8000446:	615a      	str	r2, [r3, #20]
 8000448:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <MX_GPIO_Init+0xc8>)
 800044a:	695a      	ldr	r2, [r3, #20]
 800044c:	2380      	movs	r3, #128	@ 0x80
 800044e:	02db      	lsls	r3, r3, #11
 8000450:	4013      	ands	r3, r2
 8000452:	603b      	str	r3, [r7, #0]
 8000454:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000456:	2380      	movs	r3, #128	@ 0x80
 8000458:	0099      	lsls	r1, r3, #2
 800045a:	2390      	movs	r3, #144	@ 0x90
 800045c:	05db      	lsls	r3, r3, #23
 800045e:	2200      	movs	r2, #0
 8000460:	0018      	movs	r0, r3
 8000462:	f000 fc01 	bl	8000c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000466:	193b      	adds	r3, r7, r4
 8000468:	2280      	movs	r2, #128	@ 0x80
 800046a:	0092      	lsls	r2, r2, #2
 800046c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046e:	193b      	adds	r3, r7, r4
 8000470:	2201      	movs	r2, #1
 8000472:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000474:	193b      	adds	r3, r7, r4
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047a:	193b      	adds	r3, r7, r4
 800047c:	2200      	movs	r2, #0
 800047e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000480:	193a      	adds	r2, r7, r4
 8000482:	2390      	movs	r3, #144	@ 0x90
 8000484:	05db      	lsls	r3, r3, #23
 8000486:	0011      	movs	r1, r2
 8000488:	0018      	movs	r0, r3
 800048a:	f000 fa75 	bl	8000978 <HAL_GPIO_Init>

  /*Configure GPIO pin : ChipSelect_Pin */
  GPIO_InitStruct.Pin = ChipSelect_Pin;
 800048e:	193b      	adds	r3, r7, r4
 8000490:	2240      	movs	r2, #64	@ 0x40
 8000492:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000494:	193b      	adds	r3, r7, r4
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049a:	193b      	adds	r3, r7, r4
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ChipSelect_GPIO_Port, &GPIO_InitStruct);
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <MX_GPIO_Init+0xcc>)
 80004a4:	0019      	movs	r1, r3
 80004a6:	0010      	movs	r0, r2
 80004a8:	f000 fa66 	bl	8000978 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004ac:	46c0      	nop			@ (mov r8, r8)
 80004ae:	46bd      	mov	sp, r7
 80004b0:	b009      	add	sp, #36	@ 0x24
 80004b2:	bd90      	pop	{r4, r7, pc}
 80004b4:	40021000 	.word	0x40021000
 80004b8:	48000400 	.word	0x48000400

080004bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c0:	b672      	cpsid	i
}
 80004c2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c4:	46c0      	nop			@ (mov r8, r8)
 80004c6:	e7fd      	b.n	80004c4 <Error_Handler+0x8>

080004c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ce:	4b0f      	ldr	r3, [pc, #60]	@ (800050c <HAL_MspInit+0x44>)
 80004d0:	699a      	ldr	r2, [r3, #24]
 80004d2:	4b0e      	ldr	r3, [pc, #56]	@ (800050c <HAL_MspInit+0x44>)
 80004d4:	2101      	movs	r1, #1
 80004d6:	430a      	orrs	r2, r1
 80004d8:	619a      	str	r2, [r3, #24]
 80004da:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <HAL_MspInit+0x44>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	2201      	movs	r2, #1
 80004e0:	4013      	ands	r3, r2
 80004e2:	607b      	str	r3, [r7, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004e6:	4b09      	ldr	r3, [pc, #36]	@ (800050c <HAL_MspInit+0x44>)
 80004e8:	69da      	ldr	r2, [r3, #28]
 80004ea:	4b08      	ldr	r3, [pc, #32]	@ (800050c <HAL_MspInit+0x44>)
 80004ec:	2180      	movs	r1, #128	@ 0x80
 80004ee:	0549      	lsls	r1, r1, #21
 80004f0:	430a      	orrs	r2, r1
 80004f2:	61da      	str	r2, [r3, #28]
 80004f4:	4b05      	ldr	r3, [pc, #20]	@ (800050c <HAL_MspInit+0x44>)
 80004f6:	69da      	ldr	r2, [r3, #28]
 80004f8:	2380      	movs	r3, #128	@ 0x80
 80004fa:	055b      	lsls	r3, r3, #21
 80004fc:	4013      	ands	r3, r2
 80004fe:	603b      	str	r3, [r7, #0]
 8000500:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	b002      	add	sp, #8
 8000508:	bd80      	pop	{r7, pc}
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	40021000 	.word	0x40021000

08000510 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b08b      	sub	sp, #44	@ 0x2c
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000518:	2414      	movs	r4, #20
 800051a:	193b      	adds	r3, r7, r4
 800051c:	0018      	movs	r0, r3
 800051e:	2314      	movs	r3, #20
 8000520:	001a      	movs	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f001 ff58 	bl	80023d8 <memset>
  if(hspi->Instance==SPI1)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a20      	ldr	r2, [pc, #128]	@ (80005b0 <HAL_SPI_MspInit+0xa0>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d139      	bne.n	80005a6 <HAL_SPI_MspInit+0x96>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000532:	4b20      	ldr	r3, [pc, #128]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 8000534:	699a      	ldr	r2, [r3, #24]
 8000536:	4b1f      	ldr	r3, [pc, #124]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	0149      	lsls	r1, r1, #5
 800053c:	430a      	orrs	r2, r1
 800053e:	619a      	str	r2, [r3, #24]
 8000540:	4b1c      	ldr	r3, [pc, #112]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 8000542:	699a      	ldr	r2, [r3, #24]
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	015b      	lsls	r3, r3, #5
 8000548:	4013      	ands	r3, r2
 800054a:	613b      	str	r3, [r7, #16]
 800054c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800054e:	4b19      	ldr	r3, [pc, #100]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 8000550:	695a      	ldr	r2, [r3, #20]
 8000552:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 8000554:	2180      	movs	r1, #128	@ 0x80
 8000556:	02c9      	lsls	r1, r1, #11
 8000558:	430a      	orrs	r2, r1
 800055a:	615a      	str	r2, [r3, #20]
 800055c:	4b15      	ldr	r3, [pc, #84]	@ (80005b4 <HAL_SPI_MspInit+0xa4>)
 800055e:	695a      	ldr	r2, [r3, #20]
 8000560:	2380      	movs	r3, #128	@ 0x80
 8000562:	02db      	lsls	r3, r3, #11
 8000564:	4013      	ands	r3, r2
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800056a:	0021      	movs	r1, r4
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2238      	movs	r2, #56	@ 0x38
 8000570:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2202      	movs	r2, #2
 8000576:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2203      	movs	r2, #3
 8000582:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058a:	187b      	adds	r3, r7, r1
 800058c:	4a0a      	ldr	r2, [pc, #40]	@ (80005b8 <HAL_SPI_MspInit+0xa8>)
 800058e:	0019      	movs	r1, r3
 8000590:	0010      	movs	r0, r2
 8000592:	f000 f9f1 	bl	8000978 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2100      	movs	r1, #0
 800059a:	2019      	movs	r0, #25
 800059c:	f000 f974 	bl	8000888 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80005a0:	2019      	movs	r0, #25
 80005a2:	f000 f986 	bl	80008b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b00b      	add	sp, #44	@ 0x2c
 80005ac:	bd90      	pop	{r4, r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	40013000 	.word	0x40013000
 80005b4:	40021000 	.word	0x40021000
 80005b8:	48000400 	.word	0x48000400

080005bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005c0:	46c0      	nop			@ (mov r8, r8)
 80005c2:	e7fd      	b.n	80005c0 <NMI_Handler+0x4>

080005c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c8:	46c0      	nop			@ (mov r8, r8)
 80005ca:	e7fd      	b.n	80005c8 <HardFault_Handler+0x4>

080005cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005d0:	46c0      	nop			@ (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005da:	46c0      	nop			@ (mov r8, r8)
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e4:	f000 f888 	bl	80006f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e8:	46c0      	nop			@ (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
	...

080005f0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80005f4:	4b03      	ldr	r3, [pc, #12]	@ (8000604 <SPI1_IRQHandler+0x14>)
 80005f6:	0018      	movs	r0, r3
 80005f8:	f001 fc12 	bl	8001e20 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80005fc:	46c0      	nop			@ (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	2000002c 	.word	0x2000002c

08000608 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800060c:	46c0      	nop			@ (mov r8, r8)
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000614:	480d      	ldr	r0, [pc, #52]	@ (800064c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000616:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000618:	f7ff fff6 	bl	8000608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800061c:	480c      	ldr	r0, [pc, #48]	@ (8000650 <LoopForever+0x6>)
  ldr r1, =_edata
 800061e:	490d      	ldr	r1, [pc, #52]	@ (8000654 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000620:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <LoopForever+0xe>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000624:	e002      	b.n	800062c <LoopCopyDataInit>

08000626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800062a:	3304      	adds	r3, #4

0800062c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800062c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800062e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000630:	d3f9      	bcc.n	8000626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000632:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000634:	4c0a      	ldr	r4, [pc, #40]	@ (8000660 <LoopForever+0x16>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000638:	e001      	b.n	800063e <LoopFillZerobss>

0800063a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800063a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800063c:	3204      	adds	r2, #4

0800063e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800063e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000640:	d3fb      	bcc.n	800063a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000642:	f001 fed1 	bl	80023e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000646:	f7ff fdeb 	bl	8000220 <main>

0800064a <LoopForever>:

LoopForever:
    b LoopForever
 800064a:	e7fe      	b.n	800064a <LoopForever>
  ldr   r0, =_estack
 800064c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000654:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000658:	08002480 	.word	0x08002480
  ldr r2, =_sbss
 800065c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000660:	20000098 	.word	0x20000098

08000664 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000664:	e7fe      	b.n	8000664 <ADC1_COMP_IRQHandler>
	...

08000668 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800066c:	4b07      	ldr	r3, [pc, #28]	@ (800068c <HAL_Init+0x24>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <HAL_Init+0x24>)
 8000672:	2110      	movs	r1, #16
 8000674:	430a      	orrs	r2, r1
 8000676:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000678:	2003      	movs	r0, #3
 800067a:	f000 f809 	bl	8000690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800067e:	f7ff ff23 	bl	80004c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000682:	2300      	movs	r3, #0
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	40022000 	.word	0x40022000

08000690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000698:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <HAL_InitTick+0x5c>)
 800069a:	681c      	ldr	r4, [r3, #0]
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <HAL_InitTick+0x60>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	0019      	movs	r1, r3
 80006a2:	23fa      	movs	r3, #250	@ 0xfa
 80006a4:	0098      	lsls	r0, r3, #2
 80006a6:	f7ff fd2f 	bl	8000108 <__udivsi3>
 80006aa:	0003      	movs	r3, r0
 80006ac:	0019      	movs	r1, r3
 80006ae:	0020      	movs	r0, r4
 80006b0:	f7ff fd2a 	bl	8000108 <__udivsi3>
 80006b4:	0003      	movs	r3, r0
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 f90b 	bl	80008d2 <HAL_SYSTICK_Config>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d001      	beq.n	80006c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80006c0:	2301      	movs	r3, #1
 80006c2:	e00f      	b.n	80006e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b03      	cmp	r3, #3
 80006c8:	d80b      	bhi.n	80006e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	2301      	movs	r3, #1
 80006ce:	425b      	negs	r3, r3
 80006d0:	2200      	movs	r2, #0
 80006d2:	0018      	movs	r0, r3
 80006d4:	f000 f8d8 	bl	8000888 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d8:	4b06      	ldr	r3, [pc, #24]	@ (80006f4 <HAL_InitTick+0x64>)
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006de:	2300      	movs	r3, #0
 80006e0:	e000      	b.n	80006e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
}
 80006e4:	0018      	movs	r0, r3
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b003      	add	sp, #12
 80006ea:	bd90      	pop	{r4, r7, pc}
 80006ec:	20000004 	.word	0x20000004
 80006f0:	2000000c 	.word	0x2000000c
 80006f4:	20000008 	.word	0x20000008

080006f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006fc:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <HAL_IncTick+0x1c>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	001a      	movs	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <HAL_IncTick+0x20>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	18d2      	adds	r2, r2, r3
 8000708:	4b03      	ldr	r3, [pc, #12]	@ (8000718 <HAL_IncTick+0x20>)
 800070a:	601a      	str	r2, [r3, #0]
}
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	2000000c 	.word	0x2000000c
 8000718:	20000094 	.word	0x20000094

0800071c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  return uwTick;
 8000720:	4b02      	ldr	r3, [pc, #8]	@ (800072c <HAL_GetTick+0x10>)
 8000722:	681b      	ldr	r3, [r3, #0]
}
 8000724:	0018      	movs	r0, r3
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			@ (mov r8, r8)
 800072c:	20000094 	.word	0x20000094

08000730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	0002      	movs	r2, r0
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b7f      	cmp	r3, #127	@ 0x7f
 8000742:	d809      	bhi.n	8000758 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000744:	1dfb      	adds	r3, r7, #7
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	001a      	movs	r2, r3
 800074a:	231f      	movs	r3, #31
 800074c:	401a      	ands	r2, r3
 800074e:	4b04      	ldr	r3, [pc, #16]	@ (8000760 <__NVIC_EnableIRQ+0x30>)
 8000750:	2101      	movs	r1, #1
 8000752:	4091      	lsls	r1, r2
 8000754:	000a      	movs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
  }
}
 8000758:	46c0      	nop			@ (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	b002      	add	sp, #8
 800075e:	bd80      	pop	{r7, pc}
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	0002      	movs	r2, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b7f      	cmp	r3, #127	@ 0x7f
 8000778:	d828      	bhi.n	80007cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800077a:	4a2f      	ldr	r2, [pc, #188]	@ (8000838 <__NVIC_SetPriority+0xd4>)
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b25b      	sxtb	r3, r3
 8000782:	089b      	lsrs	r3, r3, #2
 8000784:	33c0      	adds	r3, #192	@ 0xc0
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	589b      	ldr	r3, [r3, r2]
 800078a:	1dfa      	adds	r2, r7, #7
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	0011      	movs	r1, r2
 8000790:	2203      	movs	r2, #3
 8000792:	400a      	ands	r2, r1
 8000794:	00d2      	lsls	r2, r2, #3
 8000796:	21ff      	movs	r1, #255	@ 0xff
 8000798:	4091      	lsls	r1, r2
 800079a:	000a      	movs	r2, r1
 800079c:	43d2      	mvns	r2, r2
 800079e:	401a      	ands	r2, r3
 80007a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	019b      	lsls	r3, r3, #6
 80007a6:	22ff      	movs	r2, #255	@ 0xff
 80007a8:	401a      	ands	r2, r3
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	2303      	movs	r3, #3
 80007b2:	4003      	ands	r3, r0
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007b8:	481f      	ldr	r0, [pc, #124]	@ (8000838 <__NVIC_SetPriority+0xd4>)
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	b25b      	sxtb	r3, r3
 80007c0:	089b      	lsrs	r3, r3, #2
 80007c2:	430a      	orrs	r2, r1
 80007c4:	33c0      	adds	r3, #192	@ 0xc0
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007ca:	e031      	b.n	8000830 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007cc:	4a1b      	ldr	r2, [pc, #108]	@ (800083c <__NVIC_SetPriority+0xd8>)
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	0019      	movs	r1, r3
 80007d4:	230f      	movs	r3, #15
 80007d6:	400b      	ands	r3, r1
 80007d8:	3b08      	subs	r3, #8
 80007da:	089b      	lsrs	r3, r3, #2
 80007dc:	3306      	adds	r3, #6
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	18d3      	adds	r3, r2, r3
 80007e2:	3304      	adds	r3, #4
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	1dfa      	adds	r2, r7, #7
 80007e8:	7812      	ldrb	r2, [r2, #0]
 80007ea:	0011      	movs	r1, r2
 80007ec:	2203      	movs	r2, #3
 80007ee:	400a      	ands	r2, r1
 80007f0:	00d2      	lsls	r2, r2, #3
 80007f2:	21ff      	movs	r1, #255	@ 0xff
 80007f4:	4091      	lsls	r1, r2
 80007f6:	000a      	movs	r2, r1
 80007f8:	43d2      	mvns	r2, r2
 80007fa:	401a      	ands	r2, r3
 80007fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	019b      	lsls	r3, r3, #6
 8000802:	22ff      	movs	r2, #255	@ 0xff
 8000804:	401a      	ands	r2, r3
 8000806:	1dfb      	adds	r3, r7, #7
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	0018      	movs	r0, r3
 800080c:	2303      	movs	r3, #3
 800080e:	4003      	ands	r3, r0
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000814:	4809      	ldr	r0, [pc, #36]	@ (800083c <__NVIC_SetPriority+0xd8>)
 8000816:	1dfb      	adds	r3, r7, #7
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	001c      	movs	r4, r3
 800081c:	230f      	movs	r3, #15
 800081e:	4023      	ands	r3, r4
 8000820:	3b08      	subs	r3, #8
 8000822:	089b      	lsrs	r3, r3, #2
 8000824:	430a      	orrs	r2, r1
 8000826:	3306      	adds	r3, #6
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	18c3      	adds	r3, r0, r3
 800082c:	3304      	adds	r3, #4
 800082e:	601a      	str	r2, [r3, #0]
}
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b003      	add	sp, #12
 8000836:	bd90      	pop	{r4, r7, pc}
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	1e5a      	subs	r2, r3, #1
 800084c:	2380      	movs	r3, #128	@ 0x80
 800084e:	045b      	lsls	r3, r3, #17
 8000850:	429a      	cmp	r2, r3
 8000852:	d301      	bcc.n	8000858 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000854:	2301      	movs	r3, #1
 8000856:	e010      	b.n	800087a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <SysTick_Config+0x44>)
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	3a01      	subs	r2, #1
 800085e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000860:	2301      	movs	r3, #1
 8000862:	425b      	negs	r3, r3
 8000864:	2103      	movs	r1, #3
 8000866:	0018      	movs	r0, r3
 8000868:	f7ff ff7c 	bl	8000764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086c:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <SysTick_Config+0x44>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000872:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <SysTick_Config+0x44>)
 8000874:	2207      	movs	r2, #7
 8000876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000878:	2300      	movs	r3, #0
}
 800087a:	0018      	movs	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	210f      	movs	r1, #15
 8000894:	187b      	adds	r3, r7, r1
 8000896:	1c02      	adds	r2, r0, #0
 8000898:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	187b      	adds	r3, r7, r1
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	0011      	movs	r1, r2
 80008a4:	0018      	movs	r0, r3
 80008a6:	f7ff ff5d 	bl	8000764 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b004      	add	sp, #16
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	0002      	movs	r2, r0
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	b25b      	sxtb	r3, r3
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff ff33 	bl	8000730 <__NVIC_EnableIRQ>
}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b002      	add	sp, #8
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	0018      	movs	r0, r3
 80008de:	f7ff ffaf 	bl	8000840 <SysTick_Config>
 80008e2:	0003      	movs	r3, r0
}
 80008e4:	0018      	movs	r0, r3
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}

080008ec <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008f4:	210f      	movs	r1, #15
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2221      	movs	r2, #33	@ 0x21
 8000900:	5c9b      	ldrb	r3, [r3, r2]
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b02      	cmp	r3, #2
 8000906:	d006      	beq.n	8000916 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2204      	movs	r2, #4
 800090c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2201      	movs	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	e028      	b.n	8000968 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	210e      	movs	r1, #14
 8000922:	438a      	bics	r2, r1
 8000924:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2101      	movs	r1, #1
 8000932:	438a      	bics	r2, r1
 8000934:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800093e:	2101      	movs	r1, #1
 8000940:	4091      	lsls	r1, r2
 8000942:	000a      	movs	r2, r1
 8000944:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2221      	movs	r2, #33	@ 0x21
 800094a:	2101      	movs	r1, #1
 800094c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2220      	movs	r2, #32
 8000952:	2100      	movs	r1, #0
 8000954:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095a:	2b00      	cmp	r3, #0
 800095c:	d004      	beq.n	8000968 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	0010      	movs	r0, r2
 8000966:	4798      	blx	r3
    }
  }
  return status;
 8000968:	230f      	movs	r3, #15
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	781b      	ldrb	r3, [r3, #0]
}
 800096e:	0018      	movs	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	b004      	add	sp, #16
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000986:	e155      	b.n	8000c34 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2101      	movs	r1, #1
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4091      	lsls	r1, r2
 8000992:	000a      	movs	r2, r1
 8000994:	4013      	ands	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d100      	bne.n	80009a0 <HAL_GPIO_Init+0x28>
 800099e:	e146      	b.n	8000c2e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2203      	movs	r2, #3
 80009a6:	4013      	ands	r3, r2
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d005      	beq.n	80009b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	2203      	movs	r2, #3
 80009b2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009b4:	2b02      	cmp	r3, #2
 80009b6:	d130      	bne.n	8000a1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	409a      	lsls	r2, r3
 80009c6:	0013      	movs	r3, r2
 80009c8:	43da      	mvns	r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	68da      	ldr	r2, [r3, #12]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	409a      	lsls	r2, r3
 80009da:	0013      	movs	r3, r2
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ee:	2201      	movs	r2, #1
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
 80009f4:	0013      	movs	r3, r2
 80009f6:	43da      	mvns	r2, r3
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	091b      	lsrs	r3, r3, #4
 8000a04:	2201      	movs	r2, #1
 8000a06:	401a      	ands	r2, r3
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	2203      	movs	r2, #3
 8000a20:	4013      	ands	r3, r2
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d017      	beq.n	8000a56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	2203      	movs	r2, #3
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	43da      	mvns	r2, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	689a      	ldr	r2, [r3, #8]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d123      	bne.n	8000aaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	08da      	lsrs	r2, r3, #3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3208      	adds	r2, #8
 8000a6a:	0092      	lsls	r2, r2, #2
 8000a6c:	58d3      	ldr	r3, [r2, r3]
 8000a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	2207      	movs	r2, #7
 8000a74:	4013      	ands	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	220f      	movs	r2, #15
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	691a      	ldr	r2, [r3, #16]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2107      	movs	r1, #7
 8000a8e:	400b      	ands	r3, r1
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	08da      	lsrs	r2, r3, #3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3208      	adds	r2, #8
 8000aa4:	0092      	lsls	r2, r2, #2
 8000aa6:	6939      	ldr	r1, [r7, #16]
 8000aa8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	2203      	movs	r2, #3
 8000ab6:	409a      	lsls	r2, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	43da      	mvns	r2, r3
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	401a      	ands	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685a      	ldr	r2, [r3, #4]
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	029b      	lsls	r3, r3, #10
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	d100      	bne.n	8000aec <HAL_GPIO_Init+0x174>
 8000aea:	e0a0      	b.n	8000c2e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aec:	4b57      	ldr	r3, [pc, #348]	@ (8000c4c <HAL_GPIO_Init+0x2d4>)
 8000aee:	699a      	ldr	r2, [r3, #24]
 8000af0:	4b56      	ldr	r3, [pc, #344]	@ (8000c4c <HAL_GPIO_Init+0x2d4>)
 8000af2:	2101      	movs	r1, #1
 8000af4:	430a      	orrs	r2, r1
 8000af6:	619a      	str	r2, [r3, #24]
 8000af8:	4b54      	ldr	r3, [pc, #336]	@ (8000c4c <HAL_GPIO_Init+0x2d4>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	2201      	movs	r2, #1
 8000afe:	4013      	ands	r3, r2
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b04:	4a52      	ldr	r2, [pc, #328]	@ (8000c50 <HAL_GPIO_Init+0x2d8>)
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	089b      	lsrs	r3, r3, #2
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	589b      	ldr	r3, [r3, r2]
 8000b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	2203      	movs	r2, #3
 8000b16:	4013      	ands	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	220f      	movs	r2, #15
 8000b1c:	409a      	lsls	r2, r3
 8000b1e:	0013      	movs	r3, r2
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	2390      	movs	r3, #144	@ 0x90
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d019      	beq.n	8000b66 <HAL_GPIO_Init+0x1ee>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a47      	ldr	r2, [pc, #284]	@ (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d013      	beq.n	8000b62 <HAL_GPIO_Init+0x1ea>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a46      	ldr	r2, [pc, #280]	@ (8000c58 <HAL_GPIO_Init+0x2e0>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d00d      	beq.n	8000b5e <HAL_GPIO_Init+0x1e6>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a45      	ldr	r2, [pc, #276]	@ (8000c5c <HAL_GPIO_Init+0x2e4>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d007      	beq.n	8000b5a <HAL_GPIO_Init+0x1e2>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4a44      	ldr	r2, [pc, #272]	@ (8000c60 <HAL_GPIO_Init+0x2e8>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d101      	bne.n	8000b56 <HAL_GPIO_Init+0x1de>
 8000b52:	2304      	movs	r3, #4
 8000b54:	e008      	b.n	8000b68 <HAL_GPIO_Init+0x1f0>
 8000b56:	2305      	movs	r3, #5
 8000b58:	e006      	b.n	8000b68 <HAL_GPIO_Init+0x1f0>
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	e004      	b.n	8000b68 <HAL_GPIO_Init+0x1f0>
 8000b5e:	2302      	movs	r3, #2
 8000b60:	e002      	b.n	8000b68 <HAL_GPIO_Init+0x1f0>
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <HAL_GPIO_Init+0x1f0>
 8000b66:	2300      	movs	r3, #0
 8000b68:	697a      	ldr	r2, [r7, #20]
 8000b6a:	2103      	movs	r1, #3
 8000b6c:	400a      	ands	r2, r1
 8000b6e:	0092      	lsls	r2, r2, #2
 8000b70:	4093      	lsls	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b78:	4935      	ldr	r1, [pc, #212]	@ (8000c50 <HAL_GPIO_Init+0x2d8>)
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	089b      	lsrs	r3, r3, #2
 8000b7e:	3302      	adds	r3, #2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b86:	4b37      	ldr	r3, [pc, #220]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685a      	ldr	r2, [r3, #4]
 8000b9a:	2380      	movs	r3, #128	@ 0x80
 8000b9c:	035b      	lsls	r3, r3, #13
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	d003      	beq.n	8000baa <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000baa:	4b2e      	ldr	r3, [pc, #184]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bb0:	4b2c      	ldr	r3, [pc, #176]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43da      	mvns	r2, r3
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685a      	ldr	r2, [r3, #4]
 8000bc4:	2380      	movs	r3, #128	@ 0x80
 8000bc6:	039b      	lsls	r3, r3, #14
 8000bc8:	4013      	ands	r3, r2
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bd4:	4b23      	ldr	r3, [pc, #140]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000bda:	4b22      	ldr	r3, [pc, #136]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	43da      	mvns	r2, r3
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	4013      	ands	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685a      	ldr	r2, [r3, #4]
 8000bee:	2380      	movs	r3, #128	@ 0x80
 8000bf0:	029b      	lsls	r3, r3, #10
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	d003      	beq.n	8000bfe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bfe:	4b19      	ldr	r3, [pc, #100]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000c04:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	43da      	mvns	r2, r3
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	4013      	ands	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	2380      	movs	r3, #128	@ 0x80
 8000c1a:	025b      	lsls	r3, r3, #9
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c28:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <HAL_GPIO_Init+0x2ec>)
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	3301      	adds	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	40da      	lsrs	r2, r3
 8000c3c:	1e13      	subs	r3, r2, #0
 8000c3e:	d000      	beq.n	8000c42 <HAL_GPIO_Init+0x2ca>
 8000c40:	e6a2      	b.n	8000988 <HAL_GPIO_Init+0x10>
  } 
}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b006      	add	sp, #24
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010000 	.word	0x40010000
 8000c54:	48000400 	.word	0x48000400
 8000c58:	48000800 	.word	0x48000800
 8000c5c:	48000c00 	.word	0x48000c00
 8000c60:	48001000 	.word	0x48001000
 8000c64:	40010400 	.word	0x40010400

08000c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	0008      	movs	r0, r1
 8000c72:	0011      	movs	r1, r2
 8000c74:	1cbb      	adds	r3, r7, #2
 8000c76:	1c02      	adds	r2, r0, #0
 8000c78:	801a      	strh	r2, [r3, #0]
 8000c7a:	1c7b      	adds	r3, r7, #1
 8000c7c:	1c0a      	adds	r2, r1, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c80:	1c7b      	adds	r3, r7, #1
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d004      	beq.n	8000c92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c88:	1cbb      	adds	r3, r7, #2
 8000c8a:	881a      	ldrh	r2, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c90:	e003      	b.n	8000c9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c92:	1cbb      	adds	r3, r7, #2
 8000c94:	881a      	ldrh	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b002      	add	sp, #8
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b088      	sub	sp, #32
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d102      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	f000 fb76 	bl	80013a4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	d100      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x20>
 8000cc2:	e08e      	b.n	8000de2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cc4:	4bc5      	ldr	r3, [pc, #788]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	220c      	movs	r2, #12
 8000cca:	4013      	ands	r3, r2
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d00e      	beq.n	8000cee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd0:	4bc2      	ldr	r3, [pc, #776]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	220c      	movs	r2, #12
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	d117      	bne.n	8000d0c <HAL_RCC_OscConfig+0x68>
 8000cdc:	4bbf      	ldr	r3, [pc, #764]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	23c0      	movs	r3, #192	@ 0xc0
 8000ce2:	025b      	lsls	r3, r3, #9
 8000ce4:	401a      	ands	r2, r3
 8000ce6:	2380      	movs	r3, #128	@ 0x80
 8000ce8:	025b      	lsls	r3, r3, #9
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d10e      	bne.n	8000d0c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cee:	4bbb      	ldr	r3, [pc, #748]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	029b      	lsls	r3, r3, #10
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	d100      	bne.n	8000cfc <HAL_RCC_OscConfig+0x58>
 8000cfa:	e071      	b.n	8000de0 <HAL_RCC_OscConfig+0x13c>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d000      	beq.n	8000d06 <HAL_RCC_OscConfig+0x62>
 8000d04:	e06c      	b.n	8000de0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	f000 fb4c 	bl	80013a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d107      	bne.n	8000d24 <HAL_RCC_OscConfig+0x80>
 8000d14:	4bb1      	ldr	r3, [pc, #708]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4bb0      	ldr	r3, [pc, #704]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d1a:	2180      	movs	r1, #128	@ 0x80
 8000d1c:	0249      	lsls	r1, r1, #9
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	e02f      	b.n	8000d84 <HAL_RCC_OscConfig+0xe0>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d10c      	bne.n	8000d46 <HAL_RCC_OscConfig+0xa2>
 8000d2c:	4bab      	ldr	r3, [pc, #684]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4baa      	ldr	r3, [pc, #680]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d32:	49ab      	ldr	r1, [pc, #684]	@ (8000fe0 <HAL_RCC_OscConfig+0x33c>)
 8000d34:	400a      	ands	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	4ba8      	ldr	r3, [pc, #672]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4ba7      	ldr	r3, [pc, #668]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d3e:	49a9      	ldr	r1, [pc, #676]	@ (8000fe4 <HAL_RCC_OscConfig+0x340>)
 8000d40:	400a      	ands	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	e01e      	b.n	8000d84 <HAL_RCC_OscConfig+0xe0>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2b05      	cmp	r3, #5
 8000d4c:	d10e      	bne.n	8000d6c <HAL_RCC_OscConfig+0xc8>
 8000d4e:	4ba3      	ldr	r3, [pc, #652]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4ba2      	ldr	r3, [pc, #648]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d54:	2180      	movs	r1, #128	@ 0x80
 8000d56:	02c9      	lsls	r1, r1, #11
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	4b9f      	ldr	r3, [pc, #636]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b9e      	ldr	r3, [pc, #632]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d62:	2180      	movs	r1, #128	@ 0x80
 8000d64:	0249      	lsls	r1, r1, #9
 8000d66:	430a      	orrs	r2, r1
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	e00b      	b.n	8000d84 <HAL_RCC_OscConfig+0xe0>
 8000d6c:	4b9b      	ldr	r3, [pc, #620]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b9a      	ldr	r3, [pc, #616]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d72:	499b      	ldr	r1, [pc, #620]	@ (8000fe0 <HAL_RCC_OscConfig+0x33c>)
 8000d74:	400a      	ands	r2, r1
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	4b98      	ldr	r3, [pc, #608]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b97      	ldr	r3, [pc, #604]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000d7e:	4999      	ldr	r1, [pc, #612]	@ (8000fe4 <HAL_RCC_OscConfig+0x340>)
 8000d80:	400a      	ands	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d014      	beq.n	8000db6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fcc6 	bl	800071c <HAL_GetTick>
 8000d90:	0003      	movs	r3, r0
 8000d92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d96:	f7ff fcc1 	bl	800071c <HAL_GetTick>
 8000d9a:	0002      	movs	r2, r0
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b64      	cmp	r3, #100	@ 0x64
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e2fd      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da8:	4b8c      	ldr	r3, [pc, #560]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2380      	movs	r3, #128	@ 0x80
 8000dae:	029b      	lsls	r3, r3, #10
 8000db0:	4013      	ands	r3, r2
 8000db2:	d0f0      	beq.n	8000d96 <HAL_RCC_OscConfig+0xf2>
 8000db4:	e015      	b.n	8000de2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db6:	f7ff fcb1 	bl	800071c <HAL_GetTick>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc0:	f7ff fcac 	bl	800071c <HAL_GetTick>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b64      	cmp	r3, #100	@ 0x64
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e2e8      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd2:	4b82      	ldr	r3, [pc, #520]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	029b      	lsls	r3, r3, #10
 8000dda:	4013      	ands	r3, r2
 8000ddc:	d1f0      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x11c>
 8000dde:	e000      	b.n	8000de2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2202      	movs	r2, #2
 8000de8:	4013      	ands	r3, r2
 8000dea:	d100      	bne.n	8000dee <HAL_RCC_OscConfig+0x14a>
 8000dec:	e06c      	b.n	8000ec8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dee:	4b7b      	ldr	r3, [pc, #492]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	220c      	movs	r2, #12
 8000df4:	4013      	ands	r3, r2
 8000df6:	d00e      	beq.n	8000e16 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000df8:	4b78      	ldr	r3, [pc, #480]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	220c      	movs	r2, #12
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b08      	cmp	r3, #8
 8000e02:	d11f      	bne.n	8000e44 <HAL_RCC_OscConfig+0x1a0>
 8000e04:	4b75      	ldr	r3, [pc, #468]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	23c0      	movs	r3, #192	@ 0xc0
 8000e0a:	025b      	lsls	r3, r3, #9
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	2380      	movs	r3, #128	@ 0x80
 8000e10:	021b      	lsls	r3, r3, #8
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d116      	bne.n	8000e44 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e16:	4b71      	ldr	r3, [pc, #452]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d005      	beq.n	8000e2c <HAL_RCC_OscConfig+0x188>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d001      	beq.n	8000e2c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e2bb      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e2c:	4b6b      	ldr	r3, [pc, #428]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	22f8      	movs	r2, #248	@ 0xf8
 8000e32:	4393      	bics	r3, r2
 8000e34:	0019      	movs	r1, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	00da      	lsls	r2, r3, #3
 8000e3c:	4b67      	ldr	r3, [pc, #412]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e42:	e041      	b.n	8000ec8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d024      	beq.n	8000e96 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e4c:	4b63      	ldr	r3, [pc, #396]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b62      	ldr	r3, [pc, #392]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e52:	2101      	movs	r1, #1
 8000e54:	430a      	orrs	r2, r1
 8000e56:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e58:	f7ff fc60 	bl	800071c <HAL_GetTick>
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e60:	e008      	b.n	8000e74 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e62:	f7ff fc5b 	bl	800071c <HAL_GetTick>
 8000e66:	0002      	movs	r2, r0
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d901      	bls.n	8000e74 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000e70:	2303      	movs	r3, #3
 8000e72:	e297      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e74:	4b59      	ldr	r3, [pc, #356]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2202      	movs	r2, #2
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	d0f1      	beq.n	8000e62 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e7e:	4b57      	ldr	r3, [pc, #348]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	22f8      	movs	r2, #248	@ 0xf8
 8000e84:	4393      	bics	r3, r2
 8000e86:	0019      	movs	r1, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	691b      	ldr	r3, [r3, #16]
 8000e8c:	00da      	lsls	r2, r3, #3
 8000e8e:	4b53      	ldr	r3, [pc, #332]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e90:	430a      	orrs	r2, r1
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	e018      	b.n	8000ec8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e96:	4b51      	ldr	r3, [pc, #324]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	4b50      	ldr	r3, [pc, #320]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	438a      	bics	r2, r1
 8000ea0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea2:	f7ff fc3b 	bl	800071c <HAL_GetTick>
 8000ea6:	0003      	movs	r3, r0
 8000ea8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eac:	f7ff fc36 	bl	800071c <HAL_GetTick>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e272      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ebe:	4b47      	ldr	r3, [pc, #284]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d1f1      	bne.n	8000eac <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2208      	movs	r2, #8
 8000ece:	4013      	ands	r3, r2
 8000ed0:	d036      	beq.n	8000f40 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d019      	beq.n	8000f0e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eda:	4b40      	ldr	r3, [pc, #256]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000edc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ede:	4b3f      	ldr	r3, [pc, #252]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee6:	f7ff fc19 	bl	800071c <HAL_GetTick>
 8000eea:	0003      	movs	r3, r0
 8000eec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ef0:	f7ff fc14 	bl	800071c <HAL_GetTick>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e250      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f02:	4b36      	ldr	r3, [pc, #216]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f06:	2202      	movs	r2, #2
 8000f08:	4013      	ands	r3, r2
 8000f0a:	d0f1      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x24c>
 8000f0c:	e018      	b.n	8000f40 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f0e:	4b33      	ldr	r3, [pc, #204]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f12:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f14:	2101      	movs	r1, #1
 8000f16:	438a      	bics	r2, r1
 8000f18:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1a:	f7ff fbff 	bl	800071c <HAL_GetTick>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f24:	f7ff fbfa 	bl	800071c <HAL_GetTick>
 8000f28:	0002      	movs	r2, r0
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e236      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f36:	4b29      	ldr	r3, [pc, #164]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f3a:	2202      	movs	r2, #2
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d1f1      	bne.n	8000f24 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2204      	movs	r2, #4
 8000f46:	4013      	ands	r3, r2
 8000f48:	d100      	bne.n	8000f4c <HAL_RCC_OscConfig+0x2a8>
 8000f4a:	e0b5      	b.n	80010b8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f4c:	201f      	movs	r0, #31
 8000f4e:	183b      	adds	r3, r7, r0
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f54:	4b21      	ldr	r3, [pc, #132]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f56:	69da      	ldr	r2, [r3, #28]
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	055b      	lsls	r3, r3, #21
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d110      	bne.n	8000f82 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f60:	4b1e      	ldr	r3, [pc, #120]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f62:	69da      	ldr	r2, [r3, #28]
 8000f64:	4b1d      	ldr	r3, [pc, #116]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f66:	2180      	movs	r1, #128	@ 0x80
 8000f68:	0549      	lsls	r1, r1, #21
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	61da      	str	r2, [r3, #28]
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000f70:	69da      	ldr	r2, [r3, #28]
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	055b      	lsls	r3, r3, #21
 8000f76:	4013      	ands	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f7c:	183b      	adds	r3, r7, r0
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f82:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <HAL_RCC_OscConfig+0x344>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	2380      	movs	r3, #128	@ 0x80
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d11a      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <HAL_RCC_OscConfig+0x344>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_RCC_OscConfig+0x344>)
 8000f94:	2180      	movs	r1, #128	@ 0x80
 8000f96:	0049      	lsls	r1, r1, #1
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f9c:	f7ff fbbe 	bl	800071c <HAL_GetTick>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fa6:	f7ff fbb9 	bl	800071c <HAL_GetTick>
 8000faa:	0002      	movs	r2, r0
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b64      	cmp	r3, #100	@ 0x64
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e1f5      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <HAL_RCC_OscConfig+0x344>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d10f      	bne.n	8000fec <HAL_RCC_OscConfig+0x348>
 8000fcc:	4b03      	ldr	r3, [pc, #12]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000fce:	6a1a      	ldr	r2, [r3, #32]
 8000fd0:	4b02      	ldr	r3, [pc, #8]	@ (8000fdc <HAL_RCC_OscConfig+0x338>)
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	621a      	str	r2, [r3, #32]
 8000fd8:	e036      	b.n	8001048 <HAL_RCC_OscConfig+0x3a4>
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	fffeffff 	.word	0xfffeffff
 8000fe4:	fffbffff 	.word	0xfffbffff
 8000fe8:	40007000 	.word	0x40007000
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d10c      	bne.n	800100e <HAL_RCC_OscConfig+0x36a>
 8000ff4:	4bca      	ldr	r3, [pc, #808]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8000ff6:	6a1a      	ldr	r2, [r3, #32]
 8000ff8:	4bc9      	ldr	r3, [pc, #804]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	438a      	bics	r2, r1
 8000ffe:	621a      	str	r2, [r3, #32]
 8001000:	4bc7      	ldr	r3, [pc, #796]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001002:	6a1a      	ldr	r2, [r3, #32]
 8001004:	4bc6      	ldr	r3, [pc, #792]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001006:	2104      	movs	r1, #4
 8001008:	438a      	bics	r2, r1
 800100a:	621a      	str	r2, [r3, #32]
 800100c:	e01c      	b.n	8001048 <HAL_RCC_OscConfig+0x3a4>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	2b05      	cmp	r3, #5
 8001014:	d10c      	bne.n	8001030 <HAL_RCC_OscConfig+0x38c>
 8001016:	4bc2      	ldr	r3, [pc, #776]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001018:	6a1a      	ldr	r2, [r3, #32]
 800101a:	4bc1      	ldr	r3, [pc, #772]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800101c:	2104      	movs	r1, #4
 800101e:	430a      	orrs	r2, r1
 8001020:	621a      	str	r2, [r3, #32]
 8001022:	4bbf      	ldr	r3, [pc, #764]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001024:	6a1a      	ldr	r2, [r3, #32]
 8001026:	4bbe      	ldr	r3, [pc, #760]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001028:	2101      	movs	r1, #1
 800102a:	430a      	orrs	r2, r1
 800102c:	621a      	str	r2, [r3, #32]
 800102e:	e00b      	b.n	8001048 <HAL_RCC_OscConfig+0x3a4>
 8001030:	4bbb      	ldr	r3, [pc, #748]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001032:	6a1a      	ldr	r2, [r3, #32]
 8001034:	4bba      	ldr	r3, [pc, #744]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001036:	2101      	movs	r1, #1
 8001038:	438a      	bics	r2, r1
 800103a:	621a      	str	r2, [r3, #32]
 800103c:	4bb8      	ldr	r3, [pc, #736]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800103e:	6a1a      	ldr	r2, [r3, #32]
 8001040:	4bb7      	ldr	r3, [pc, #732]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001042:	2104      	movs	r1, #4
 8001044:	438a      	bics	r2, r1
 8001046:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d014      	beq.n	800107a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001050:	f7ff fb64 	bl	800071c <HAL_GetTick>
 8001054:	0003      	movs	r3, r0
 8001056:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001058:	e009      	b.n	800106e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800105a:	f7ff fb5f 	bl	800071c <HAL_GetTick>
 800105e:	0002      	movs	r2, r0
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	4aaf      	ldr	r2, [pc, #700]	@ (8001324 <HAL_RCC_OscConfig+0x680>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d901      	bls.n	800106e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e19a      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800106e:	4bac      	ldr	r3, [pc, #688]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	2202      	movs	r2, #2
 8001074:	4013      	ands	r3, r2
 8001076:	d0f0      	beq.n	800105a <HAL_RCC_OscConfig+0x3b6>
 8001078:	e013      	b.n	80010a2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107a:	f7ff fb4f 	bl	800071c <HAL_GetTick>
 800107e:	0003      	movs	r3, r0
 8001080:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001082:	e009      	b.n	8001098 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001084:	f7ff fb4a 	bl	800071c <HAL_GetTick>
 8001088:	0002      	movs	r2, r0
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	4aa5      	ldr	r2, [pc, #660]	@ (8001324 <HAL_RCC_OscConfig+0x680>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e185      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001098:	4ba1      	ldr	r3, [pc, #644]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	2202      	movs	r2, #2
 800109e:	4013      	ands	r3, r2
 80010a0:	d1f0      	bne.n	8001084 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010a2:	231f      	movs	r3, #31
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d105      	bne.n	80010b8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ac:	4b9c      	ldr	r3, [pc, #624]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010ae:	69da      	ldr	r2, [r3, #28]
 80010b0:	4b9b      	ldr	r3, [pc, #620]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010b2:	499d      	ldr	r1, [pc, #628]	@ (8001328 <HAL_RCC_OscConfig+0x684>)
 80010b4:	400a      	ands	r2, r1
 80010b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2210      	movs	r2, #16
 80010be:	4013      	ands	r3, r2
 80010c0:	d063      	beq.n	800118a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d12a      	bne.n	8001120 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010ca:	4b95      	ldr	r3, [pc, #596]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010ce:	4b94      	ldr	r3, [pc, #592]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010d0:	2104      	movs	r1, #4
 80010d2:	430a      	orrs	r2, r1
 80010d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80010d6:	4b92      	ldr	r3, [pc, #584]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010da:	4b91      	ldr	r3, [pc, #580]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80010dc:	2101      	movs	r1, #1
 80010de:	430a      	orrs	r2, r1
 80010e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e2:	f7ff fb1b 	bl	800071c <HAL_GetTick>
 80010e6:	0003      	movs	r3, r0
 80010e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010ec:	f7ff fb16 	bl	800071c <HAL_GetTick>
 80010f0:	0002      	movs	r2, r0
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e152      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010fe:	4b88      	ldr	r3, [pc, #544]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001102:	2202      	movs	r2, #2
 8001104:	4013      	ands	r3, r2
 8001106:	d0f1      	beq.n	80010ec <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001108:	4b85      	ldr	r3, [pc, #532]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800110a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800110c:	22f8      	movs	r2, #248	@ 0xf8
 800110e:	4393      	bics	r3, r2
 8001110:	0019      	movs	r1, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	00da      	lsls	r2, r3, #3
 8001118:	4b81      	ldr	r3, [pc, #516]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800111a:	430a      	orrs	r2, r1
 800111c:	635a      	str	r2, [r3, #52]	@ 0x34
 800111e:	e034      	b.n	800118a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	3305      	adds	r3, #5
 8001126:	d111      	bne.n	800114c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001128:	4b7d      	ldr	r3, [pc, #500]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800112a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800112c:	4b7c      	ldr	r3, [pc, #496]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800112e:	2104      	movs	r1, #4
 8001130:	438a      	bics	r2, r1
 8001132:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001134:	4b7a      	ldr	r3, [pc, #488]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001138:	22f8      	movs	r2, #248	@ 0xf8
 800113a:	4393      	bics	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	00da      	lsls	r2, r3, #3
 8001144:	4b76      	ldr	r3, [pc, #472]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001146:	430a      	orrs	r2, r1
 8001148:	635a      	str	r2, [r3, #52]	@ 0x34
 800114a:	e01e      	b.n	800118a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800114c:	4b74      	ldr	r3, [pc, #464]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800114e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001150:	4b73      	ldr	r3, [pc, #460]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001152:	2104      	movs	r1, #4
 8001154:	430a      	orrs	r2, r1
 8001156:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001158:	4b71      	ldr	r3, [pc, #452]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800115a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800115c:	4b70      	ldr	r3, [pc, #448]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800115e:	2101      	movs	r1, #1
 8001160:	438a      	bics	r2, r1
 8001162:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001164:	f7ff fada 	bl	800071c <HAL_GetTick>
 8001168:	0003      	movs	r3, r0
 800116a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800116c:	e008      	b.n	8001180 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800116e:	f7ff fad5 	bl	800071c <HAL_GetTick>
 8001172:	0002      	movs	r2, r0
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b02      	cmp	r3, #2
 800117a:	d901      	bls.n	8001180 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800117c:	2303      	movs	r3, #3
 800117e:	e111      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001180:	4b67      	ldr	r3, [pc, #412]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001184:	2202      	movs	r2, #2
 8001186:	4013      	ands	r3, r2
 8001188:	d1f1      	bne.n	800116e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2220      	movs	r2, #32
 8001190:	4013      	ands	r3, r2
 8001192:	d05c      	beq.n	800124e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001194:	4b62      	ldr	r3, [pc, #392]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	220c      	movs	r2, #12
 800119a:	4013      	ands	r3, r2
 800119c:	2b0c      	cmp	r3, #12
 800119e:	d00e      	beq.n	80011be <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80011a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	220c      	movs	r2, #12
 80011a6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80011a8:	2b08      	cmp	r3, #8
 80011aa:	d114      	bne.n	80011d6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80011ac:	4b5c      	ldr	r3, [pc, #368]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	23c0      	movs	r3, #192	@ 0xc0
 80011b2:	025b      	lsls	r3, r3, #9
 80011b4:	401a      	ands	r2, r3
 80011b6:	23c0      	movs	r3, #192	@ 0xc0
 80011b8:	025b      	lsls	r3, r3, #9
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d10b      	bne.n	80011d6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80011be:	4b58      	ldr	r3, [pc, #352]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80011c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011c2:	2380      	movs	r3, #128	@ 0x80
 80011c4:	029b      	lsls	r3, r3, #10
 80011c6:	4013      	ands	r3, r2
 80011c8:	d040      	beq.n	800124c <HAL_RCC_OscConfig+0x5a8>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6a1b      	ldr	r3, [r3, #32]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d03c      	beq.n	800124c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e0e6      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a1b      	ldr	r3, [r3, #32]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d01b      	beq.n	8001216 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80011de:	4b50      	ldr	r3, [pc, #320]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80011e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80011e4:	2180      	movs	r1, #128	@ 0x80
 80011e6:	0249      	lsls	r1, r1, #9
 80011e8:	430a      	orrs	r2, r1
 80011ea:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ec:	f7ff fa96 	bl	800071c <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011f6:	f7ff fa91 	bl	800071c <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e0cd      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001208:	4b45      	ldr	r3, [pc, #276]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800120a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	029b      	lsls	r3, r3, #10
 8001210:	4013      	ands	r3, r2
 8001212:	d0f0      	beq.n	80011f6 <HAL_RCC_OscConfig+0x552>
 8001214:	e01b      	b.n	800124e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001216:	4b42      	ldr	r3, [pc, #264]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800121a:	4b41      	ldr	r3, [pc, #260]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800121c:	4943      	ldr	r1, [pc, #268]	@ (800132c <HAL_RCC_OscConfig+0x688>)
 800121e:	400a      	ands	r2, r1
 8001220:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001222:	f7ff fa7b 	bl	800071c <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800122c:	f7ff fa76 	bl	800071c <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e0b2      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800123e:	4b38      	ldr	r3, [pc, #224]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001240:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001242:	2380      	movs	r3, #128	@ 0x80
 8001244:	029b      	lsls	r3, r3, #10
 8001246:	4013      	ands	r3, r2
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x588>
 800124a:	e000      	b.n	800124e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800124c:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001252:	2b00      	cmp	r3, #0
 8001254:	d100      	bne.n	8001258 <HAL_RCC_OscConfig+0x5b4>
 8001256:	e0a4      	b.n	80013a2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001258:	4b31      	ldr	r3, [pc, #196]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	220c      	movs	r2, #12
 800125e:	4013      	ands	r3, r2
 8001260:	2b08      	cmp	r3, #8
 8001262:	d100      	bne.n	8001266 <HAL_RCC_OscConfig+0x5c2>
 8001264:	e078      	b.n	8001358 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800126a:	2b02      	cmp	r3, #2
 800126c:	d14c      	bne.n	8001308 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800126e:	4b2c      	ldr	r3, [pc, #176]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4b2b      	ldr	r3, [pc, #172]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001274:	492e      	ldr	r1, [pc, #184]	@ (8001330 <HAL_RCC_OscConfig+0x68c>)
 8001276:	400a      	ands	r2, r1
 8001278:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127a:	f7ff fa4f 	bl	800071c <HAL_GetTick>
 800127e:	0003      	movs	r3, r0
 8001280:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001284:	f7ff fa4a 	bl	800071c <HAL_GetTick>
 8001288:	0002      	movs	r2, r0
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e086      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001296:	4b22      	ldr	r3, [pc, #136]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	049b      	lsls	r3, r3, #18
 800129e:	4013      	ands	r3, r2
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012a6:	220f      	movs	r2, #15
 80012a8:	4393      	bics	r3, r2
 80012aa:	0019      	movs	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012b2:	430a      	orrs	r2, r1
 80012b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001334 <HAL_RCC_OscConfig+0x690>)
 80012bc:	4013      	ands	r3, r2
 80012be:	0019      	movs	r1, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c8:	431a      	orrs	r2, r3
 80012ca:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012cc:	430a      	orrs	r2, r1
 80012ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012d0:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012d6:	2180      	movs	r1, #128	@ 0x80
 80012d8:	0449      	lsls	r1, r1, #17
 80012da:	430a      	orrs	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012de:	f7ff fa1d 	bl	800071c <HAL_GetTick>
 80012e2:	0003      	movs	r3, r0
 80012e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e6:	e008      	b.n	80012fa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e8:	f7ff fa18 	bl	800071c <HAL_GetTick>
 80012ec:	0002      	movs	r2, r0
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e054      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012fa:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	2380      	movs	r3, #128	@ 0x80
 8001300:	049b      	lsls	r3, r3, #18
 8001302:	4013      	ands	r3, r2
 8001304:	d0f0      	beq.n	80012e8 <HAL_RCC_OscConfig+0x644>
 8001306:	e04c      	b.n	80013a2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001308:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <HAL_RCC_OscConfig+0x67c>)
 800130e:	4908      	ldr	r1, [pc, #32]	@ (8001330 <HAL_RCC_OscConfig+0x68c>)
 8001310:	400a      	ands	r2, r1
 8001312:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001314:	f7ff fa02 	bl	800071c <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800131c:	e015      	b.n	800134a <HAL_RCC_OscConfig+0x6a6>
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	40021000 	.word	0x40021000
 8001324:	00001388 	.word	0x00001388
 8001328:	efffffff 	.word	0xefffffff
 800132c:	fffeffff 	.word	0xfffeffff
 8001330:	feffffff 	.word	0xfeffffff
 8001334:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001338:	f7ff f9f0 	bl	800071c <HAL_GetTick>
 800133c:	0002      	movs	r2, r0
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e02c      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134a:	4b18      	ldr	r3, [pc, #96]	@ (80013ac <HAL_RCC_OscConfig+0x708>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	049b      	lsls	r3, r3, #18
 8001352:	4013      	ands	r3, r2
 8001354:	d1f0      	bne.n	8001338 <HAL_RCC_OscConfig+0x694>
 8001356:	e024      	b.n	80013a2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e01f      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <HAL_RCC_OscConfig+0x708>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <HAL_RCC_OscConfig+0x708>)
 800136c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800136e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	23c0      	movs	r3, #192	@ 0xc0
 8001374:	025b      	lsls	r3, r3, #9
 8001376:	401a      	ands	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800137c:	429a      	cmp	r2, r3
 800137e:	d10e      	bne.n	800139e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	220f      	movs	r2, #15
 8001384:	401a      	ands	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800138a:	429a      	cmp	r2, r3
 800138c:	d107      	bne.n	800139e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	23f0      	movs	r3, #240	@ 0xf0
 8001392:	039b      	lsls	r3, r3, #14
 8001394:	401a      	ands	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800139a:	429a      	cmp	r2, r3
 800139c:	d001      	beq.n	80013a2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e000      	b.n	80013a4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	0018      	movs	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b008      	add	sp, #32
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e0bf      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013c4:	4b61      	ldr	r3, [pc, #388]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2201      	movs	r2, #1
 80013ca:	4013      	ands	r3, r2
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d911      	bls.n	80013f6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d2:	4b5e      	ldr	r3, [pc, #376]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2201      	movs	r2, #1
 80013d8:	4393      	bics	r3, r2
 80013da:	0019      	movs	r1, r3
 80013dc:	4b5b      	ldr	r3, [pc, #364]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80013de:	683a      	ldr	r2, [r7, #0]
 80013e0:	430a      	orrs	r2, r1
 80013e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e4:	4b59      	ldr	r3, [pc, #356]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2201      	movs	r2, #1
 80013ea:	4013      	ands	r3, r2
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d001      	beq.n	80013f6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e0a6      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2202      	movs	r2, #2
 80013fc:	4013      	ands	r3, r2
 80013fe:	d015      	beq.n	800142c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2204      	movs	r2, #4
 8001406:	4013      	ands	r3, r2
 8001408:	d006      	beq.n	8001418 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800140a:	4b51      	ldr	r3, [pc, #324]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	4b50      	ldr	r3, [pc, #320]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001410:	21e0      	movs	r1, #224	@ 0xe0
 8001412:	00c9      	lsls	r1, r1, #3
 8001414:	430a      	orrs	r2, r1
 8001416:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001418:	4b4d      	ldr	r3, [pc, #308]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	22f0      	movs	r2, #240	@ 0xf0
 800141e:	4393      	bics	r3, r2
 8001420:	0019      	movs	r1, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	4b4a      	ldr	r3, [pc, #296]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001428:	430a      	orrs	r2, r1
 800142a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2201      	movs	r2, #1
 8001432:	4013      	ands	r3, r2
 8001434:	d04c      	beq.n	80014d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d107      	bne.n	800144e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143e:	4b44      	ldr	r3, [pc, #272]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	029b      	lsls	r3, r3, #10
 8001446:	4013      	ands	r3, r2
 8001448:	d120      	bne.n	800148c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e07a      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001456:	4b3e      	ldr	r3, [pc, #248]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	2380      	movs	r3, #128	@ 0x80
 800145c:	049b      	lsls	r3, r3, #18
 800145e:	4013      	ands	r3, r2
 8001460:	d114      	bne.n	800148c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e06e      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b03      	cmp	r3, #3
 800146c:	d107      	bne.n	800147e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800146e:	4b38      	ldr	r3, [pc, #224]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001472:	2380      	movs	r3, #128	@ 0x80
 8001474:	029b      	lsls	r3, r3, #10
 8001476:	4013      	ands	r3, r2
 8001478:	d108      	bne.n	800148c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e062      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147e:	4b34      	ldr	r3, [pc, #208]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2202      	movs	r2, #2
 8001484:	4013      	ands	r3, r2
 8001486:	d101      	bne.n	800148c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e05b      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800148c:	4b30      	ldr	r3, [pc, #192]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2203      	movs	r2, #3
 8001492:	4393      	bics	r3, r2
 8001494:	0019      	movs	r1, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	4b2d      	ldr	r3, [pc, #180]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800149c:	430a      	orrs	r2, r1
 800149e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014a0:	f7ff f93c 	bl	800071c <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014a8:	e009      	b.n	80014be <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014aa:	f7ff f937 	bl	800071c <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	4a27      	ldr	r2, [pc, #156]	@ (8001554 <HAL_RCC_ClockConfig+0x1a4>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e042      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014be:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	220c      	movs	r2, #12
 80014c4:	401a      	ands	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d1ec      	bne.n	80014aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014d0:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2201      	movs	r2, #1
 80014d6:	4013      	ands	r3, r2
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d211      	bcs.n	8001502 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014de:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2201      	movs	r2, #1
 80014e4:	4393      	bics	r3, r2
 80014e6:	0019      	movs	r1, r3
 80014e8:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	430a      	orrs	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f0:	4b16      	ldr	r3, [pc, #88]	@ (800154c <HAL_RCC_ClockConfig+0x19c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2201      	movs	r2, #1
 80014f6:	4013      	ands	r3, r2
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e020      	b.n	8001544 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2204      	movs	r2, #4
 8001508:	4013      	ands	r3, r2
 800150a:	d009      	beq.n	8001520 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4a11      	ldr	r2, [pc, #68]	@ (8001558 <HAL_RCC_ClockConfig+0x1a8>)
 8001512:	4013      	ands	r3, r2
 8001514:	0019      	movs	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68da      	ldr	r2, [r3, #12]
 800151a:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 800151c:	430a      	orrs	r2, r1
 800151e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001520:	f000 f820 	bl	8001564 <HAL_RCC_GetSysClockFreq>
 8001524:	0001      	movs	r1, r0
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <HAL_RCC_ClockConfig+0x1a0>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	091b      	lsrs	r3, r3, #4
 800152c:	220f      	movs	r2, #15
 800152e:	4013      	ands	r3, r2
 8001530:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <HAL_RCC_ClockConfig+0x1ac>)
 8001532:	5cd3      	ldrb	r3, [r2, r3]
 8001534:	000a      	movs	r2, r1
 8001536:	40da      	lsrs	r2, r3
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_RCC_ClockConfig+0x1b0>)
 800153a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800153c:	2003      	movs	r0, #3
 800153e:	f7ff f8a7 	bl	8000690 <HAL_InitTick>
  
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	0018      	movs	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	b004      	add	sp, #16
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40022000 	.word	0x40022000
 8001550:	40021000 	.word	0x40021000
 8001554:	00001388 	.word	0x00001388
 8001558:	fffff8ff 	.word	0xfffff8ff
 800155c:	08002448 	.word	0x08002448
 8001560:	20000004 	.word	0x20000004

08001564 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800157e:	4b2d      	ldr	r3, [pc, #180]	@ (8001634 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	220c      	movs	r2, #12
 8001588:	4013      	ands	r3, r2
 800158a:	2b0c      	cmp	r3, #12
 800158c:	d046      	beq.n	800161c <HAL_RCC_GetSysClockFreq+0xb8>
 800158e:	d848      	bhi.n	8001622 <HAL_RCC_GetSysClockFreq+0xbe>
 8001590:	2b04      	cmp	r3, #4
 8001592:	d002      	beq.n	800159a <HAL_RCC_GetSysClockFreq+0x36>
 8001594:	2b08      	cmp	r3, #8
 8001596:	d003      	beq.n	80015a0 <HAL_RCC_GetSysClockFreq+0x3c>
 8001598:	e043      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800159a:	4b27      	ldr	r3, [pc, #156]	@ (8001638 <HAL_RCC_GetSysClockFreq+0xd4>)
 800159c:	613b      	str	r3, [r7, #16]
      break;
 800159e:	e043      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	0c9b      	lsrs	r3, r3, #18
 80015a4:	220f      	movs	r2, #15
 80015a6:	4013      	ands	r3, r2
 80015a8:	4a24      	ldr	r2, [pc, #144]	@ (800163c <HAL_RCC_GetSysClockFreq+0xd8>)
 80015aa:	5cd3      	ldrb	r3, [r2, r3]
 80015ac:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80015ae:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <HAL_RCC_GetSysClockFreq+0xd0>)
 80015b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b2:	220f      	movs	r2, #15
 80015b4:	4013      	ands	r3, r2
 80015b6:	4a22      	ldr	r2, [pc, #136]	@ (8001640 <HAL_RCC_GetSysClockFreq+0xdc>)
 80015b8:	5cd3      	ldrb	r3, [r2, r3]
 80015ba:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	23c0      	movs	r3, #192	@ 0xc0
 80015c0:	025b      	lsls	r3, r3, #9
 80015c2:	401a      	ands	r2, r3
 80015c4:	2380      	movs	r3, #128	@ 0x80
 80015c6:	025b      	lsls	r3, r3, #9
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d109      	bne.n	80015e0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	481a      	ldr	r0, [pc, #104]	@ (8001638 <HAL_RCC_GetSysClockFreq+0xd4>)
 80015d0:	f7fe fd9a 	bl	8000108 <__udivsi3>
 80015d4:	0003      	movs	r3, r0
 80015d6:	001a      	movs	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4353      	muls	r3, r2
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	e01a      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	23c0      	movs	r3, #192	@ 0xc0
 80015e4:	025b      	lsls	r3, r3, #9
 80015e6:	401a      	ands	r2, r3
 80015e8:	23c0      	movs	r3, #192	@ 0xc0
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d109      	bne.n	8001604 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015f0:	68b9      	ldr	r1, [r7, #8]
 80015f2:	4814      	ldr	r0, [pc, #80]	@ (8001644 <HAL_RCC_GetSysClockFreq+0xe0>)
 80015f4:	f7fe fd88 	bl	8000108 <__udivsi3>
 80015f8:	0003      	movs	r3, r0
 80015fa:	001a      	movs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4353      	muls	r3, r2
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	e008      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001604:	68b9      	ldr	r1, [r7, #8]
 8001606:	480c      	ldr	r0, [pc, #48]	@ (8001638 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001608:	f7fe fd7e 	bl	8000108 <__udivsi3>
 800160c:	0003      	movs	r3, r0
 800160e:	001a      	movs	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4353      	muls	r3, r2
 8001614:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	613b      	str	r3, [r7, #16]
      break;
 800161a:	e005      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <HAL_RCC_GetSysClockFreq+0xe0>)
 800161e:	613b      	str	r3, [r7, #16]
      break;
 8001620:	e002      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001622:	4b05      	ldr	r3, [pc, #20]	@ (8001638 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001624:	613b      	str	r3, [r7, #16]
      break;
 8001626:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001628:	693b      	ldr	r3, [r7, #16]
}
 800162a:	0018      	movs	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	b006      	add	sp, #24
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	40021000 	.word	0x40021000
 8001638:	007a1200 	.word	0x007a1200
 800163c:	08002458 	.word	0x08002458
 8001640:	08002468 	.word	0x08002468
 8001644:	02dc6c00 	.word	0x02dc6c00

08001648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e0a8      	b.n	80017ac <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165e:	2b00      	cmp	r3, #0
 8001660:	d109      	bne.n	8001676 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	2382      	movs	r3, #130	@ 0x82
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	429a      	cmp	r2, r3
 800166c:	d009      	beq.n	8001682 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	61da      	str	r2, [r3, #28]
 8001674:	e005      	b.n	8001682 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	225d      	movs	r2, #93	@ 0x5d
 800168c:	5c9b      	ldrb	r3, [r3, r2]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d107      	bne.n	80016a4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	225c      	movs	r2, #92	@ 0x5c
 8001698:	2100      	movs	r1, #0
 800169a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	0018      	movs	r0, r3
 80016a0:	f7fe ff36 	bl	8000510 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	225d      	movs	r2, #93	@ 0x5d
 80016a8:	2102      	movs	r1, #2
 80016aa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2140      	movs	r1, #64	@ 0x40
 80016b8:	438a      	bics	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	68da      	ldr	r2, [r3, #12]
 80016c0:	23e0      	movs	r3, #224	@ 0xe0
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d902      	bls.n	80016ce <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	e002      	b.n	80016d4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80016ce:	2380      	movs	r3, #128	@ 0x80
 80016d0:	015b      	lsls	r3, r3, #5
 80016d2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	68da      	ldr	r2, [r3, #12]
 80016d8:	23f0      	movs	r3, #240	@ 0xf0
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	429a      	cmp	r2, r3
 80016de:	d008      	beq.n	80016f2 <HAL_SPI_Init+0xaa>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	23e0      	movs	r3, #224	@ 0xe0
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d002      	beq.n	80016f2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	2382      	movs	r3, #130	@ 0x82
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	401a      	ands	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6899      	ldr	r1, [r3, #8]
 8001700:	2384      	movs	r3, #132	@ 0x84
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	400b      	ands	r3, r1
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	2102      	movs	r1, #2
 800170e:	400b      	ands	r3, r1
 8001710:	431a      	orrs	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	695b      	ldr	r3, [r3, #20]
 8001716:	2101      	movs	r1, #1
 8001718:	400b      	ands	r3, r1
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6999      	ldr	r1, [r3, #24]
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	400b      	ands	r3, r1
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2138      	movs	r1, #56	@ 0x38
 800172e:	400b      	ands	r3, r1
 8001730:	431a      	orrs	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	2180      	movs	r1, #128	@ 0x80
 8001738:	400b      	ands	r3, r1
 800173a:	431a      	orrs	r2, r3
 800173c:	0011      	movs	r1, r2
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001742:	2380      	movs	r3, #128	@ 0x80
 8001744:	019b      	lsls	r3, r3, #6
 8001746:	401a      	ands	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	0c1b      	lsrs	r3, r3, #16
 8001756:	2204      	movs	r2, #4
 8001758:	401a      	ands	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	2110      	movs	r1, #16
 8001760:	400b      	ands	r3, r1
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001768:	2108      	movs	r1, #8
 800176a:	400b      	ands	r3, r1
 800176c:	431a      	orrs	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	68d9      	ldr	r1, [r3, #12]
 8001772:	23f0      	movs	r3, #240	@ 0xf0
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	400b      	ands	r3, r1
 8001778:	431a      	orrs	r2, r3
 800177a:	0011      	movs	r1, r2
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	2380      	movs	r3, #128	@ 0x80
 8001780:	015b      	lsls	r3, r3, #5
 8001782:	401a      	ands	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	69da      	ldr	r2, [r3, #28]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4907      	ldr	r1, [pc, #28]	@ (80017b4 <HAL_SPI_Init+0x16c>)
 8001798:	400a      	ands	r2, r1
 800179a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	225d      	movs	r2, #93	@ 0x5d
 80017a6:	2101      	movs	r1, #1
 80017a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	0018      	movs	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b004      	add	sp, #16
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	fffff7ff 	.word	0xfffff7ff

080017b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017b8:	b590      	push	{r4, r7, lr}
 80017ba:	b089      	sub	sp, #36	@ 0x24
 80017bc:	af02      	add	r7, sp, #8
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	1dbb      	adds	r3, r7, #6
 80017c6:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80017c8:	2117      	movs	r1, #23
 80017ca:	187b      	adds	r3, r7, r1
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	225d      	movs	r2, #93	@ 0x5d
 80017d4:	5c9b      	ldrb	r3, [r3, r2]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d003      	beq.n	80017e4 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	2202      	movs	r2, #2
 80017e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80017e2:	e12b      	b.n	8001a3c <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	2382      	movs	r3, #130	@ 0x82
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d113      	bne.n	8001818 <HAL_SPI_Receive+0x60>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d10f      	bne.n	8001818 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	225d      	movs	r2, #93	@ 0x5d
 80017fc:	2104      	movs	r1, #4
 80017fe:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001800:	1dbb      	adds	r3, r7, #6
 8001802:	881c      	ldrh	r4, [r3, #0]
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	0023      	movs	r3, r4
 8001810:	f000 f924 	bl	8001a5c <HAL_SPI_TransmitReceive>
 8001814:	0003      	movs	r3, r0
 8001816:	e118      	b.n	8001a4a <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	225c      	movs	r2, #92	@ 0x5c
 800181c:	5c9b      	ldrb	r3, [r3, r2]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_SPI_Receive+0x6e>
 8001822:	2302      	movs	r3, #2
 8001824:	e111      	b.n	8001a4a <HAL_SPI_Receive+0x292>
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	225c      	movs	r2, #92	@ 0x5c
 800182a:	2101      	movs	r1, #1
 800182c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800182e:	f7fe ff75 	bl	800071c <HAL_GetTick>
 8001832:	0003      	movs	r3, r0
 8001834:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d003      	beq.n	8001844 <HAL_SPI_Receive+0x8c>
 800183c:	1dbb      	adds	r3, r7, #6
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d104      	bne.n	800184e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8001844:	2317      	movs	r3, #23
 8001846:	18fb      	adds	r3, r7, r3
 8001848:	2201      	movs	r2, #1
 800184a:	701a      	strb	r2, [r3, #0]
    goto error;
 800184c:	e0f6      	b.n	8001a3c <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	225d      	movs	r2, #93	@ 0x5d
 8001852:	2104      	movs	r1, #4
 8001854:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	1dba      	adds	r2, r7, #6
 8001866:	2144      	movs	r1, #68	@ 0x44
 8001868:	8812      	ldrh	r2, [r2, #0]
 800186a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1dba      	adds	r2, r7, #6
 8001870:	2146      	movs	r1, #70	@ 0x46
 8001872:	8812      	ldrh	r2, [r2, #0]
 8001874:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2200      	movs	r2, #0
 8001880:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2200      	movs	r2, #0
 8001886:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2200      	movs	r2, #0
 800188c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2200      	movs	r2, #0
 8001892:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	23e0      	movs	r3, #224	@ 0xe0
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	429a      	cmp	r2, r3
 800189e:	d908      	bls.n	80018b2 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	496a      	ldr	r1, [pc, #424]	@ (8001a54 <HAL_SPI_Receive+0x29c>)
 80018ac:	400a      	ands	r2, r1
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	e008      	b.n	80018c4 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2180      	movs	r1, #128	@ 0x80
 80018be:	0149      	lsls	r1, r1, #5
 80018c0:	430a      	orrs	r2, r1
 80018c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	2380      	movs	r3, #128	@ 0x80
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d10f      	bne.n	80018f0 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2140      	movs	r1, #64	@ 0x40
 80018dc:	438a      	bics	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	495b      	ldr	r1, [pc, #364]	@ (8001a58 <HAL_SPI_Receive+0x2a0>)
 80018ec:	400a      	ands	r2, r1
 80018ee:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2240      	movs	r2, #64	@ 0x40
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b40      	cmp	r3, #64	@ 0x40
 80018fc:	d007      	beq.n	800190e <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2140      	movs	r1, #64	@ 0x40
 800190a:	430a      	orrs	r2, r1
 800190c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	23e0      	movs	r3, #224	@ 0xe0
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	429a      	cmp	r2, r3
 8001918:	d900      	bls.n	800191c <HAL_SPI_Receive+0x164>
 800191a:	e071      	b.n	8001a00 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800191c:	e035      	b.n	800198a <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	2201      	movs	r2, #1
 8001926:	4013      	ands	r3, r2
 8001928:	2b01      	cmp	r3, #1
 800192a:	d117      	bne.n	800195c <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	330c      	adds	r3, #12
 8001932:	001a      	movs	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2246      	movs	r2, #70	@ 0x46
 800194c:	5a9b      	ldrh	r3, [r3, r2]
 800194e:	b29b      	uxth	r3, r3
 8001950:	3b01      	subs	r3, #1
 8001952:	b299      	uxth	r1, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2246      	movs	r2, #70	@ 0x46
 8001958:	5299      	strh	r1, [r3, r2]
 800195a:	e016      	b.n	800198a <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800195c:	f7fe fede 	bl	800071c <HAL_GetTick>
 8001960:	0002      	movs	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	429a      	cmp	r2, r3
 800196a:	d802      	bhi.n	8001972 <HAL_SPI_Receive+0x1ba>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	3301      	adds	r3, #1
 8001970:	d102      	bne.n	8001978 <HAL_SPI_Receive+0x1c0>
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d108      	bne.n	800198a <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8001978:	2317      	movs	r3, #23
 800197a:	18fb      	adds	r3, r7, r3
 800197c:	2203      	movs	r2, #3
 800197e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	225d      	movs	r2, #93	@ 0x5d
 8001984:	2101      	movs	r1, #1
 8001986:	5499      	strb	r1, [r3, r2]
          goto error;
 8001988:	e058      	b.n	8001a3c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2246      	movs	r2, #70	@ 0x46
 800198e:	5a9b      	ldrh	r3, [r3, r2]
 8001990:	b29b      	uxth	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1c3      	bne.n	800191e <HAL_SPI_Receive+0x166>
 8001996:	e039      	b.n	8001a0c <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	2201      	movs	r2, #1
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d115      	bne.n	80019d2 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	b292      	uxth	r2, r2
 80019b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	1c9a      	adds	r2, r3, #2
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2246      	movs	r2, #70	@ 0x46
 80019c2:	5a9b      	ldrh	r3, [r3, r2]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	3b01      	subs	r3, #1
 80019c8:	b299      	uxth	r1, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2246      	movs	r2, #70	@ 0x46
 80019ce:	5299      	strh	r1, [r3, r2]
 80019d0:	e016      	b.n	8001a00 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019d2:	f7fe fea3 	bl	800071c <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d802      	bhi.n	80019e8 <HAL_SPI_Receive+0x230>
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	d102      	bne.n	80019ee <HAL_SPI_Receive+0x236>
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d108      	bne.n	8001a00 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80019ee:	2317      	movs	r3, #23
 80019f0:	18fb      	adds	r3, r7, r3
 80019f2:	2203      	movs	r2, #3
 80019f4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	225d      	movs	r2, #93	@ 0x5d
 80019fa:	2101      	movs	r1, #1
 80019fc:	5499      	strb	r1, [r3, r2]
          goto error;
 80019fe:	e01d      	b.n	8001a3c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2246      	movs	r2, #70	@ 0x46
 8001a04:	5a9b      	ldrh	r3, [r3, r2]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1c5      	bne.n	8001998 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	6839      	ldr	r1, [r7, #0]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	0018      	movs	r0, r3
 8001a14:	f000 fc3c 	bl	8002290 <SPI_EndRxTransaction>
 8001a18:	1e03      	subs	r3, r0, #0
 8001a1a:	d002      	beq.n	8001a22 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d004      	beq.n	8001a34 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8001a2a:	2317      	movs	r3, #23
 8001a2c:	18fb      	adds	r3, r7, r3
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	e003      	b.n	8001a3c <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	225d      	movs	r2, #93	@ 0x5d
 8001a38:	2101      	movs	r1, #1
 8001a3a:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	225c      	movs	r2, #92	@ 0x5c
 8001a40:	2100      	movs	r1, #0
 8001a42:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001a44:	2317      	movs	r3, #23
 8001a46:	18fb      	adds	r3, r7, r3
 8001a48:	781b      	ldrb	r3, [r3, #0]
}
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b007      	add	sp, #28
 8001a50:	bd90      	pop	{r4, r7, pc}
 8001a52:	46c0      	nop			@ (mov r8, r8)
 8001a54:	ffffefff 	.word	0xffffefff
 8001a58:	ffffbfff 	.word	0xffffbfff

08001a5c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08a      	sub	sp, #40	@ 0x28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	001a      	movs	r2, r3
 8001a6a:	1cbb      	adds	r3, r7, #2
 8001a6c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001a72:	2323      	movs	r3, #35	@ 0x23
 8001a74:	18fb      	adds	r3, r7, r3
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	225c      	movs	r2, #92	@ 0x5c
 8001a7e:	5c9b      	ldrb	r3, [r3, r2]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_SPI_TransmitReceive+0x2c>
 8001a84:	2302      	movs	r3, #2
 8001a86:	e1c4      	b.n	8001e12 <HAL_SPI_TransmitReceive+0x3b6>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	225c      	movs	r2, #92	@ 0x5c
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a90:	f7fe fe44 	bl	800071c <HAL_GetTick>
 8001a94:	0003      	movs	r3, r0
 8001a96:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001a98:	201b      	movs	r0, #27
 8001a9a:	183b      	adds	r3, r7, r0
 8001a9c:	68fa      	ldr	r2, [r7, #12]
 8001a9e:	215d      	movs	r1, #93	@ 0x5d
 8001aa0:	5c52      	ldrb	r2, [r2, r1]
 8001aa2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001aaa:	2312      	movs	r3, #18
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	1cba      	adds	r2, r7, #2
 8001ab0:	8812      	ldrh	r2, [r2, #0]
 8001ab2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001ab4:	183b      	adds	r3, r7, r0
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d011      	beq.n	8001ae0 <HAL_SPI_TransmitReceive+0x84>
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	2382      	movs	r3, #130	@ 0x82
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d107      	bne.n	8001ad6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d103      	bne.n	8001ad6 <HAL_SPI_TransmitReceive+0x7a>
 8001ace:	183b      	adds	r3, r7, r0
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d004      	beq.n	8001ae0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001ad6:	2323      	movs	r3, #35	@ 0x23
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	2202      	movs	r2, #2
 8001adc:	701a      	strb	r2, [r3, #0]
    goto error;
 8001ade:	e191      	b.n	8001e04 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d006      	beq.n	8001af4 <HAL_SPI_TransmitReceive+0x98>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_SPI_TransmitReceive+0x98>
 8001aec:	1cbb      	adds	r3, r7, #2
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d104      	bne.n	8001afe <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001af4:	2323      	movs	r3, #35	@ 0x23
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]
    goto error;
 8001afc:	e182      	b.n	8001e04 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	225d      	movs	r2, #93	@ 0x5d
 8001b02:	5c9b      	ldrb	r3, [r3, r2]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d003      	beq.n	8001b12 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	225d      	movs	r2, #93	@ 0x5d
 8001b0e:	2105      	movs	r1, #5
 8001b10:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2200      	movs	r2, #0
 8001b16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1cba      	adds	r2, r7, #2
 8001b22:	2146      	movs	r1, #70	@ 0x46
 8001b24:	8812      	ldrh	r2, [r2, #0]
 8001b26:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	1cba      	adds	r2, r7, #2
 8001b2c:	2144      	movs	r1, #68	@ 0x44
 8001b2e:	8812      	ldrh	r2, [r2, #0]
 8001b30:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	1cba      	adds	r2, r7, #2
 8001b3c:	8812      	ldrh	r2, [r2, #0]
 8001b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1cba      	adds	r2, r7, #2
 8001b44:	8812      	ldrh	r2, [r2, #0]
 8001b46:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2200      	movs	r2, #0
 8001b52:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	23e0      	movs	r3, #224	@ 0xe0
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d908      	bls.n	8001b72 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	49ac      	ldr	r1, [pc, #688]	@ (8001e1c <HAL_SPI_TransmitReceive+0x3c0>)
 8001b6c:	400a      	ands	r2, r1
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	e008      	b.n	8001b84 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0149      	lsls	r1, r1, #5
 8001b80:	430a      	orrs	r2, r1
 8001b82:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2240      	movs	r2, #64	@ 0x40
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	2b40      	cmp	r3, #64	@ 0x40
 8001b90:	d007      	beq.n	8001ba2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2140      	movs	r1, #64	@ 0x40
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	68da      	ldr	r2, [r3, #12]
 8001ba6:	23e0      	movs	r3, #224	@ 0xe0
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d800      	bhi.n	8001bb0 <HAL_SPI_TransmitReceive+0x154>
 8001bae:	e083      	b.n	8001cb8 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d005      	beq.n	8001bc4 <HAL_SPI_TransmitReceive+0x168>
 8001bb8:	2312      	movs	r3, #18
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d000      	beq.n	8001bc4 <HAL_SPI_TransmitReceive+0x168>
 8001bc2:	e06d      	b.n	8001ca0 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc8:	881a      	ldrh	r2, [r3, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd4:	1c9a      	adds	r2, r3, #2
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001be8:	e05a      	b.n	8001ca0 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d11b      	bne.n	8001c30 <HAL_SPI_TransmitReceive+0x1d4>
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d016      	beq.n	8001c30 <HAL_SPI_TransmitReceive+0x1d4>
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d113      	bne.n	8001c30 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c0c:	881a      	ldrh	r2, [r3, #0]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c18:	1c9a      	adds	r2, r3, #2
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	3b01      	subs	r3, #1
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	2201      	movs	r2, #1
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d11c      	bne.n	8001c78 <HAL_SPI_TransmitReceive+0x21c>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2246      	movs	r2, #70	@ 0x46
 8001c42:	5a9b      	ldrh	r3, [r3, r2]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d016      	beq.n	8001c78 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	b292      	uxth	r2, r2
 8001c56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5c:	1c9a      	adds	r2, r3, #2
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2246      	movs	r2, #70	@ 0x46
 8001c66:	5a9b      	ldrh	r3, [r3, r2]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	b299      	uxth	r1, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2246      	movs	r2, #70	@ 0x46
 8001c72:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001c74:	2301      	movs	r3, #1
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001c78:	f7fe fd50 	bl	800071c <HAL_GetTick>
 8001c7c:	0002      	movs	r2, r0
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d80b      	bhi.n	8001ca0 <HAL_SPI_TransmitReceive+0x244>
 8001c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	d008      	beq.n	8001ca0 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001c8e:	2323      	movs	r3, #35	@ 0x23
 8001c90:	18fb      	adds	r3, r7, r3
 8001c92:	2203      	movs	r2, #3
 8001c94:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	225d      	movs	r2, #93	@ 0x5d
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]
        goto error;
 8001c9e:	e0b1      	b.n	8001e04 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d19f      	bne.n	8001bea <HAL_SPI_TransmitReceive+0x18e>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2246      	movs	r2, #70	@ 0x46
 8001cae:	5a9b      	ldrh	r3, [r3, r2]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d199      	bne.n	8001bea <HAL_SPI_TransmitReceive+0x18e>
 8001cb6:	e089      	b.n	8001dcc <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d005      	beq.n	8001ccc <HAL_SPI_TransmitReceive+0x270>
 8001cc0:	2312      	movs	r3, #18
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d000      	beq.n	8001ccc <HAL_SPI_TransmitReceive+0x270>
 8001cca:	e074      	b.n	8001db6 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	330c      	adds	r3, #12
 8001cd6:	7812      	ldrb	r2, [r2, #0]
 8001cd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001cf2:	e060      	b.n	8001db6 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d11c      	bne.n	8001d3c <HAL_SPI_TransmitReceive+0x2e0>
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d017      	beq.n	8001d3c <HAL_SPI_TransmitReceive+0x2e0>
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d114      	bne.n	8001d3c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	330c      	adds	r3, #12
 8001d1c:	7812      	ldrb	r2, [r2, #0]
 8001d1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	3b01      	subs	r3, #1
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2201      	movs	r2, #1
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d11e      	bne.n	8001d88 <HAL_SPI_TransmitReceive+0x32c>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2246      	movs	r2, #70	@ 0x46
 8001d4e:	5a9b      	ldrh	r3, [r3, r2]
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d018      	beq.n	8001d88 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	330c      	adds	r3, #12
 8001d5c:	001a      	movs	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	7812      	ldrb	r2, [r2, #0]
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2246      	movs	r2, #70	@ 0x46
 8001d76:	5a9b      	ldrh	r3, [r3, r2]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	b299      	uxth	r1, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2246      	movs	r2, #70	@ 0x46
 8001d82:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d84:	2301      	movs	r3, #1
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001d88:	f7fe fcc8 	bl	800071c <HAL_GetTick>
 8001d8c:	0002      	movs	r2, r0
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d802      	bhi.n	8001d9e <HAL_SPI_TransmitReceive+0x342>
 8001d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	d102      	bne.n	8001da4 <HAL_SPI_TransmitReceive+0x348>
 8001d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d108      	bne.n	8001db6 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001da4:	2323      	movs	r3, #35	@ 0x23
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	2203      	movs	r2, #3
 8001daa:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	225d      	movs	r2, #93	@ 0x5d
 8001db0:	2101      	movs	r1, #1
 8001db2:	5499      	strb	r1, [r3, r2]
        goto error;
 8001db4:	e026      	b.n	8001e04 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d199      	bne.n	8001cf4 <HAL_SPI_TransmitReceive+0x298>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2246      	movs	r2, #70	@ 0x46
 8001dc4:	5a9b      	ldrh	r3, [r3, r2]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d193      	bne.n	8001cf4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dcc:	69fa      	ldr	r2, [r7, #28]
 8001dce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f000 faba 	bl	800234c <SPI_EndRxTxTransaction>
 8001dd8:	1e03      	subs	r3, r0, #0
 8001dda:	d006      	beq.n	8001dea <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001ddc:	2323      	movs	r3, #35	@ 0x23
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	2201      	movs	r2, #1
 8001de2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2220      	movs	r2, #32
 8001de8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d004      	beq.n	8001dfc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001df2:	2323      	movs	r3, #35	@ 0x23
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	e003      	b.n	8001e04 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	225d      	movs	r2, #93	@ 0x5d
 8001e00:	2101      	movs	r1, #1
 8001e02:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	225c      	movs	r2, #92	@ 0x5c
 8001e08:	2100      	movs	r1, #0
 8001e0a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001e0c:	2323      	movs	r3, #35	@ 0x23
 8001e0e:	18fb      	adds	r3, r7, r3
 8001e10:	781b      	ldrb	r3, [r3, #0]
}
 8001e12:	0018      	movs	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b00a      	add	sp, #40	@ 0x28
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	ffffefff 	.word	0xffffefff

08001e20 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	2240      	movs	r2, #64	@ 0x40
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d10d      	bne.n	8001e5c <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	2201      	movs	r2, #1
 8001e44:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001e46:	d009      	beq.n	8001e5c <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	2240      	movs	r2, #64	@ 0x40
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d005      	beq.n	8001e5c <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	0010      	movs	r0, r2
 8001e58:	4798      	blx	r3
    return;
 8001e5a:	e0c5      	b.n	8001fe8 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	2202      	movs	r2, #2
 8001e60:	4013      	ands	r3, r2
 8001e62:	d009      	beq.n	8001e78 <HAL_SPI_IRQHandler+0x58>
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	2280      	movs	r2, #128	@ 0x80
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d005      	beq.n	8001e78 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	0010      	movs	r0, r2
 8001e74:	4798      	blx	r3
    return;
 8001e76:	e0b7      	b.n	8001fe8 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	2220      	movs	r2, #32
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d109      	bne.n	8001e94 <HAL_SPI_IRQHandler+0x74>
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	2240      	movs	r2, #64	@ 0x40
 8001e84:	4013      	ands	r3, r2
 8001e86:	d105      	bne.n	8001e94 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	2380      	movs	r3, #128	@ 0x80
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d100      	bne.n	8001e94 <HAL_SPI_IRQHandler+0x74>
 8001e92:	e0a9      	b.n	8001fe8 <HAL_SPI_IRQHandler+0x1c8>
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	2220      	movs	r2, #32
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d100      	bne.n	8001e9e <HAL_SPI_IRQHandler+0x7e>
 8001e9c:	e0a4      	b.n	8001fe8 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	2240      	movs	r2, #64	@ 0x40
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d023      	beq.n	8001eee <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	225d      	movs	r2, #93	@ 0x5d
 8001eaa:	5c9b      	ldrb	r3, [r3, r2]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b03      	cmp	r3, #3
 8001eb0:	d011      	beq.n	8001ed6 <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	e00b      	b.n	8001eee <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	693b      	ldr	r3, [r7, #16]
        return;
 8001eec:	e07c      	b.n	8001fe8 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d014      	beq.n	8001f20 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001efa:	2201      	movs	r2, #1
 8001efc:	431a      	orrs	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2140      	movs	r1, #64	@ 0x40
 8001f1a:	438a      	bics	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	2380      	movs	r3, #128	@ 0x80
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	4013      	ands	r3, r2
 8001f28:	d00c      	beq.n	8001f44 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2e:	2208      	movs	r2, #8
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d04c      	beq.n	8001fe6 <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	21e0      	movs	r1, #224	@ 0xe0
 8001f58:	438a      	bics	r2, r1
 8001f5a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	225d      	movs	r2, #93	@ 0x5d
 8001f60:	2101      	movs	r1, #1
 8001f62:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	2202      	movs	r2, #2
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d103      	bne.n	8001f74 <HAL_SPI_IRQHandler+0x154>
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4013      	ands	r3, r2
 8001f72:	d032      	beq.n	8001fda <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2103      	movs	r1, #3
 8001f80:	438a      	bics	r2, r1
 8001f82:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d010      	beq.n	8001fae <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f90:	4a17      	ldr	r2, [pc, #92]	@ (8001ff0 <HAL_SPI_IRQHandler+0x1d0>)
 8001f92:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7fe fca7 	bl	80008ec <HAL_DMA_Abort_IT>
 8001f9e:	1e03      	subs	r3, r0, #0
 8001fa0:	d005      	beq.n	8001fae <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa6:	2240      	movs	r2, #64	@ 0x40
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d016      	beq.n	8001fe4 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fba:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff0 <HAL_SPI_IRQHandler+0x1d0>)
 8001fbc:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f7fe fc92 	bl	80008ec <HAL_DMA_Abort_IT>
 8001fc8:	1e03      	subs	r3, r0, #0
 8001fca:	d00b      	beq.n	8001fe4 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd0:	2240      	movs	r2, #64	@ 0x40
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8001fd8:	e004      	b.n	8001fe4 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f000 f809 	bl	8001ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001fe2:	e000      	b.n	8001fe6 <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8001fe4:	46c0      	nop			@ (mov r8, r8)
    return;
 8001fe6:	46c0      	nop			@ (mov r8, r8)
  }
}
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b008      	add	sp, #32
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	46c0      	nop			@ (mov r8, r8)
 8001ff0:	08002005 	.word	0x08002005

08001ff4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8001ffc:	46c0      	nop			@ (mov r8, r8)
 8001ffe:	46bd      	mov	sp, r7
 8002000:	b002      	add	sp, #8
 8002002:	bd80      	pop	{r7, pc}

08002004 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002010:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2246      	movs	r2, #70	@ 0x46
 8002016:	2100      	movs	r1, #0
 8002018:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	0018      	movs	r0, r3
 8002024:	f7ff ffe6 	bl	8001ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002028:	46c0      	nop			@ (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	b004      	add	sp, #16
 800202e:	bd80      	pop	{r7, pc}

08002030 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	1dfb      	adds	r3, r7, #7
 800203e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002040:	f7fe fb6c 	bl	800071c <HAL_GetTick>
 8002044:	0002      	movs	r2, r0
 8002046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002048:	1a9b      	subs	r3, r3, r2
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	18d3      	adds	r3, r2, r3
 800204e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002050:	f7fe fb64 	bl	800071c <HAL_GetTick>
 8002054:	0003      	movs	r3, r0
 8002056:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002058:	4b3a      	ldr	r3, [pc, #232]	@ (8002144 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	015b      	lsls	r3, r3, #5
 800205e:	0d1b      	lsrs	r3, r3, #20
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	4353      	muls	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002066:	e058      	b.n	800211a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	3301      	adds	r3, #1
 800206c:	d055      	beq.n	800211a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800206e:	f7fe fb55 	bl	800071c <HAL_GetTick>
 8002072:	0002      	movs	r2, r0
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	69fa      	ldr	r2, [r7, #28]
 800207a:	429a      	cmp	r2, r3
 800207c:	d902      	bls.n	8002084 <SPI_WaitFlagStateUntilTimeout+0x54>
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d142      	bne.n	800210a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	21e0      	movs	r1, #224	@ 0xe0
 8002090:	438a      	bics	r2, r1
 8002092:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	2382      	movs	r3, #130	@ 0x82
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	429a      	cmp	r2, r3
 800209e:	d113      	bne.n	80020c8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	021b      	lsls	r3, r3, #8
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d005      	beq.n	80020b8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d107      	bne.n	80020c8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2140      	movs	r1, #64	@ 0x40
 80020c4:	438a      	bics	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020cc:	2380      	movs	r3, #128	@ 0x80
 80020ce:	019b      	lsls	r3, r3, #6
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d110      	bne.n	80020f6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	491a      	ldr	r1, [pc, #104]	@ (8002148 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2180      	movs	r1, #128	@ 0x80
 80020f0:	0189      	lsls	r1, r1, #6
 80020f2:	430a      	orrs	r2, r1
 80020f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	225d      	movs	r2, #93	@ 0x5d
 80020fa:	2101      	movs	r1, #1
 80020fc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	225c      	movs	r2, #92	@ 0x5c
 8002102:	2100      	movs	r1, #0
 8002104:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e017      	b.n	800213a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	3b01      	subs	r3, #1
 8002118:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	4013      	ands	r3, r2
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	425a      	negs	r2, r3
 800212a:	4153      	adcs	r3, r2
 800212c:	b2db      	uxtb	r3, r3
 800212e:	001a      	movs	r2, r3
 8002130:	1dfb      	adds	r3, r7, #7
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d197      	bne.n	8002068 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	0018      	movs	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	b008      	add	sp, #32
 8002140:	bd80      	pop	{r7, pc}
 8002142:	46c0      	nop			@ (mov r8, r8)
 8002144:	20000004 	.word	0x20000004
 8002148:	ffffdfff 	.word	0xffffdfff

0800214c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800215a:	2317      	movs	r3, #23
 800215c:	18fb      	adds	r3, r7, r3
 800215e:	2200      	movs	r2, #0
 8002160:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002162:	f7fe fadb 	bl	800071c <HAL_GetTick>
 8002166:	0002      	movs	r2, r0
 8002168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	18d3      	adds	r3, r2, r3
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002172:	f7fe fad3 	bl	800071c <HAL_GetTick>
 8002176:	0003      	movs	r3, r0
 8002178:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	330c      	adds	r3, #12
 8002180:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002182:	4b41      	ldr	r3, [pc, #260]	@ (8002288 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	0013      	movs	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	189b      	adds	r3, r3, r2
 800218c:	00da      	lsls	r2, r3, #3
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	0d1b      	lsrs	r3, r3, #20
 8002192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002194:	4353      	muls	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002198:	e068      	b.n	800226c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	23c0      	movs	r3, #192	@ 0xc0
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d10a      	bne.n	80021ba <SPI_WaitFifoStateUntilTimeout+0x6e>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d107      	bne.n	80021ba <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	2117      	movs	r1, #23
 80021b2:	187b      	adds	r3, r7, r1
 80021b4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80021b6:	187b      	adds	r3, r7, r1
 80021b8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	d055      	beq.n	800226c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021c0:	f7fe faac 	bl	800071c <HAL_GetTick>
 80021c4:	0002      	movs	r2, r0
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d902      	bls.n	80021d6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80021d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d142      	bne.n	800225c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	21e0      	movs	r1, #224	@ 0xe0
 80021e2:	438a      	bics	r2, r1
 80021e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	2382      	movs	r3, #130	@ 0x82
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d113      	bne.n	800221a <SPI_WaitFifoStateUntilTimeout+0xce>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	2380      	movs	r3, #128	@ 0x80
 80021f8:	021b      	lsls	r3, r3, #8
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d005      	beq.n	800220a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	2380      	movs	r3, #128	@ 0x80
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	429a      	cmp	r2, r3
 8002208:	d107      	bne.n	800221a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2140      	movs	r1, #64	@ 0x40
 8002216:	438a      	bics	r2, r1
 8002218:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	019b      	lsls	r3, r3, #6
 8002222:	429a      	cmp	r2, r3
 8002224:	d110      	bne.n	8002248 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4916      	ldr	r1, [pc, #88]	@ (800228c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002232:	400a      	ands	r2, r1
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2180      	movs	r1, #128	@ 0x80
 8002242:	0189      	lsls	r1, r1, #6
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	225d      	movs	r2, #93	@ 0x5d
 800224c:	2101      	movs	r1, #1
 800224e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	225c      	movs	r2, #92	@ 0x5c
 8002254:	2100      	movs	r1, #0
 8002256:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e010      	b.n	800227e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	3b01      	subs	r3, #1
 800226a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	4013      	ands	r3, r2
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	d18e      	bne.n	800219a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b00a      	add	sp, #40	@ 0x28
 8002284:	bd80      	pop	{r7, pc}
 8002286:	46c0      	nop			@ (mov r8, r8)
 8002288:	20000004 	.word	0x20000004
 800228c:	ffffdfff 	.word	0xffffdfff

08002290 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af02      	add	r7, sp, #8
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	2382      	movs	r3, #130	@ 0x82
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d113      	bne.n	80022d0 <SPI_EndRxTransaction+0x40>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d005      	beq.n	80022c0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	2380      	movs	r3, #128	@ 0x80
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	429a      	cmp	r2, r3
 80022be:	d107      	bne.n	80022d0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2140      	movs	r1, #64	@ 0x40
 80022cc:	438a      	bics	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	0013      	movs	r3, r2
 80022da:	2200      	movs	r2, #0
 80022dc:	2180      	movs	r1, #128	@ 0x80
 80022de:	f7ff fea7 	bl	8002030 <SPI_WaitFlagStateUntilTimeout>
 80022e2:	1e03      	subs	r3, r0, #0
 80022e4:	d007      	beq.n	80022f6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ea:	2220      	movs	r2, #32
 80022ec:	431a      	orrs	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e026      	b.n	8002344 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	2382      	movs	r3, #130	@ 0x82
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	429a      	cmp	r2, r3
 8002300:	d11f      	bne.n	8002342 <SPI_EndRxTransaction+0xb2>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	2380      	movs	r3, #128	@ 0x80
 8002308:	021b      	lsls	r3, r3, #8
 800230a:	429a      	cmp	r2, r3
 800230c:	d005      	beq.n	800231a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	429a      	cmp	r2, r3
 8002318:	d113      	bne.n	8002342 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	23c0      	movs	r3, #192	@ 0xc0
 800231e:	00d9      	lsls	r1, r3, #3
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	0013      	movs	r3, r2
 8002328:	2200      	movs	r2, #0
 800232a:	f7ff ff0f 	bl	800214c <SPI_WaitFifoStateUntilTimeout>
 800232e:	1e03      	subs	r3, r0, #0
 8002330:	d007      	beq.n	8002342 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002336:	2220      	movs	r2, #32
 8002338:	431a      	orrs	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e000      	b.n	8002344 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	0018      	movs	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	b004      	add	sp, #16
 800234a:	bd80      	pop	{r7, pc}

0800234c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	23c0      	movs	r3, #192	@ 0xc0
 800235c:	0159      	lsls	r1, r3, #5
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	0013      	movs	r3, r2
 8002366:	2200      	movs	r2, #0
 8002368:	f7ff fef0 	bl	800214c <SPI_WaitFifoStateUntilTimeout>
 800236c:	1e03      	subs	r3, r0, #0
 800236e:	d007      	beq.n	8002380 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002374:	2220      	movs	r2, #32
 8002376:	431a      	orrs	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e027      	b.n	80023d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	0013      	movs	r3, r2
 800238a:	2200      	movs	r2, #0
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	f7ff fe4f 	bl	8002030 <SPI_WaitFlagStateUntilTimeout>
 8002392:	1e03      	subs	r3, r0, #0
 8002394:	d007      	beq.n	80023a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800239a:	2220      	movs	r2, #32
 800239c:	431a      	orrs	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e014      	b.n	80023d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023a6:	68ba      	ldr	r2, [r7, #8]
 80023a8:	23c0      	movs	r3, #192	@ 0xc0
 80023aa:	00d9      	lsls	r1, r3, #3
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	0013      	movs	r3, r2
 80023b4:	2200      	movs	r2, #0
 80023b6:	f7ff fec9 	bl	800214c <SPI_WaitFifoStateUntilTimeout>
 80023ba:	1e03      	subs	r3, r0, #0
 80023bc:	d007      	beq.n	80023ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c2:	2220      	movs	r2, #32
 80023c4:	431a      	orrs	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e000      	b.n	80023d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b004      	add	sp, #16
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <memset>:
 80023d8:	0003      	movs	r3, r0
 80023da:	1882      	adds	r2, r0, r2
 80023dc:	4293      	cmp	r3, r2
 80023de:	d100      	bne.n	80023e2 <memset+0xa>
 80023e0:	4770      	bx	lr
 80023e2:	7019      	strb	r1, [r3, #0]
 80023e4:	3301      	adds	r3, #1
 80023e6:	e7f9      	b.n	80023dc <memset+0x4>

080023e8 <__libc_init_array>:
 80023e8:	b570      	push	{r4, r5, r6, lr}
 80023ea:	2600      	movs	r6, #0
 80023ec:	4c0c      	ldr	r4, [pc, #48]	@ (8002420 <__libc_init_array+0x38>)
 80023ee:	4d0d      	ldr	r5, [pc, #52]	@ (8002424 <__libc_init_array+0x3c>)
 80023f0:	1b64      	subs	r4, r4, r5
 80023f2:	10a4      	asrs	r4, r4, #2
 80023f4:	42a6      	cmp	r6, r4
 80023f6:	d109      	bne.n	800240c <__libc_init_array+0x24>
 80023f8:	2600      	movs	r6, #0
 80023fa:	f000 f819 	bl	8002430 <_init>
 80023fe:	4c0a      	ldr	r4, [pc, #40]	@ (8002428 <__libc_init_array+0x40>)
 8002400:	4d0a      	ldr	r5, [pc, #40]	@ (800242c <__libc_init_array+0x44>)
 8002402:	1b64      	subs	r4, r4, r5
 8002404:	10a4      	asrs	r4, r4, #2
 8002406:	42a6      	cmp	r6, r4
 8002408:	d105      	bne.n	8002416 <__libc_init_array+0x2e>
 800240a:	bd70      	pop	{r4, r5, r6, pc}
 800240c:	00b3      	lsls	r3, r6, #2
 800240e:	58eb      	ldr	r3, [r5, r3]
 8002410:	4798      	blx	r3
 8002412:	3601      	adds	r6, #1
 8002414:	e7ee      	b.n	80023f4 <__libc_init_array+0xc>
 8002416:	00b3      	lsls	r3, r6, #2
 8002418:	58eb      	ldr	r3, [r5, r3]
 800241a:	4798      	blx	r3
 800241c:	3601      	adds	r6, #1
 800241e:	e7f2      	b.n	8002406 <__libc_init_array+0x1e>
 8002420:	08002478 	.word	0x08002478
 8002424:	08002478 	.word	0x08002478
 8002428:	0800247c 	.word	0x0800247c
 800242c:	08002478 	.word	0x08002478

08002430 <_init>:
 8002430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002436:	bc08      	pop	{r3}
 8002438:	469e      	mov	lr, r3
 800243a:	4770      	bx	lr

0800243c <_fini>:
 800243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243e:	46c0      	nop			@ (mov r8, r8)
 8002440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002442:	bc08      	pop	{r3}
 8002444:	469e      	mov	lr, r3
 8002446:	4770      	bx	lr
