
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002940  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002a00  08002a00  00012a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a1c  08002a1c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002a1c  08002a1c  00012a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a24  08002a24  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a24  08002a24  00012a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a28  08002a28  00012a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  08002a38  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002a38  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000803e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001582  00000000  00000000  00028072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d8  00000000  00000000  000295f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000820  00000000  00000000  00029ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013c76  00000000  00000000  0002a6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009816  00000000  00000000  0003e366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c2a5  00000000  00000000  00047b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c3e21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fac  00000000  00000000  000c3e74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029e8 	.word	0x080029e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080029e8 	.word	0x080029e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004ae:	f000 fa4b 	bl	8000948 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004b2:	f000 f829 	bl	8000508 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004b6:	f000 f941 	bl	800073c <MX_GPIO_Init>
	MX_ADC_Init();
 80004ba:	f000 f879 	bl	80005b0 <MX_ADC_Init>
	MX_TIM22_Init();
 80004be:	f000 f8db 	bl	8000678 <MX_TIM22_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 80004c2:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <main+0x58>)
 80004c4:	2104      	movs	r1, #4
 80004c6:	0018      	movs	r0, r3
 80004c8:	f001 ff3c 	bl	8002344 <HAL_TIM_PWM_Start>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_ADC_Start(&hadc);
 80004cc:	4b0d      	ldr	r3, [pc, #52]	; (8000504 <main+0x5c>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f000 fc1e 	bl	8000d10 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 5);
 80004d4:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <main+0x5c>)
 80004d6:	2105      	movs	r1, #5
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 fcad 	bl	8000e38 <HAL_ADC_PollForConversion>
		uint32_t vr = HAL_ADC_GetValue(&hadc);
 80004de:	4b09      	ldr	r3, [pc, #36]	; (8000504 <main+0x5c>)
 80004e0:	0018      	movs	r0, r3
 80004e2:	f000 fd45 	bl	8000f70 <HAL_ADC_GetValue>
 80004e6:	0003      	movs	r3, r0
 80004e8:	607b      	str	r3, [r7, #4]

		htim22.Instance->CCR2 = vr / 4;
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <main+0x58>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	687a      	ldr	r2, [r7, #4]
 80004f0:	0892      	lsrs	r2, r2, #2
 80004f2:	639a      	str	r2, [r3, #56]	; 0x38

		HAL_ADC_Stop(&hadc);
 80004f4:	4b03      	ldr	r3, [pc, #12]	; (8000504 <main+0x5c>)
 80004f6:	0018      	movs	r0, r3
 80004f8:	f000 fc5e 	bl	8000db8 <HAL_ADC_Stop>
	while (1) {
 80004fc:	e7e6      	b.n	80004cc <main+0x24>
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	20000084 	.word	0x20000084
 8000504:	20000028 	.word	0x20000028

08000508 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000508:	b590      	push	{r4, r7, lr}
 800050a:	b095      	sub	sp, #84	; 0x54
 800050c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800050e:	2418      	movs	r4, #24
 8000510:	193b      	adds	r3, r7, r4
 8000512:	0018      	movs	r0, r3
 8000514:	2338      	movs	r3, #56	; 0x38
 8000516:	001a      	movs	r2, r3
 8000518:	2100      	movs	r1, #0
 800051a:	f002 fa5d 	bl	80029d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	0018      	movs	r0, r3
 8000522:	2314      	movs	r3, #20
 8000524:	001a      	movs	r2, r3
 8000526:	2100      	movs	r1, #0
 8000528:	f002 fa56 	bl	80029d8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800052c:	4b1e      	ldr	r3, [pc, #120]	; (80005a8 <SystemClock_Config+0xa0>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a1e      	ldr	r2, [pc, #120]	; (80005ac <SystemClock_Config+0xa4>)
 8000532:	401a      	ands	r2, r3
 8000534:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <SystemClock_Config+0xa0>)
 8000536:	2180      	movs	r1, #128	; 0x80
 8000538:	0109      	lsls	r1, r1, #4
 800053a:	430a      	orrs	r2, r1
 800053c:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800053e:	0021      	movs	r1, r4
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2210      	movs	r2, #16
 8000544:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2201      	movs	r2, #1
 800054a:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2200      	movs	r2, #0
 8000550:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	22a0      	movs	r2, #160	; 0xa0
 8000556:	0212      	lsls	r2, r2, #8
 8000558:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000560:	187b      	adds	r3, r7, r1
 8000562:	0018      	movs	r0, r3
 8000564:	f001 f8fc 	bl	8001760 <HAL_RCC_OscConfig>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <SystemClock_Config+0x68>
		Error_Handler();
 800056c:	f000 f8fc 	bl	8000768 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	220f      	movs	r2, #15
 8000574:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2200      	movs	r2, #0
 800057a:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000588:	1d3b      	adds	r3, r7, #4
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	2100      	movs	r1, #0
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fca8 	bl	8001ee8 <HAL_RCC_ClockConfig>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0x98>
		Error_Handler();
 800059c:	f000 f8e4 	bl	8000768 <Error_Handler>
	}
}
 80005a0:	46c0      	nop			; (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b015      	add	sp, #84	; 0x54
 80005a6:	bd90      	pop	{r4, r7, pc}
 80005a8:	40007000 	.word	0x40007000
 80005ac:	ffffe7ff 	.word	0xffffe7ff

080005b0 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80005b6:	003b      	movs	r3, r7
 80005b8:	0018      	movs	r0, r3
 80005ba:	2308      	movs	r3, #8
 80005bc:	001a      	movs	r2, r3
 80005be:	2100      	movs	r1, #0
 80005c0:	f002 fa0a 	bl	80029d8 <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 80005c4:	4b2a      	ldr	r3, [pc, #168]	; (8000670 <MX_ADC_Init+0xc0>)
 80005c6:	4a2b      	ldr	r2, [pc, #172]	; (8000674 <MX_ADC_Init+0xc4>)
 80005c8:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 80005ca:	4b29      	ldr	r3, [pc, #164]	; (8000670 <MX_ADC_Init+0xc0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80005d0:	4b27      	ldr	r3, [pc, #156]	; (8000670 <MX_ADC_Init+0xc0>)
 80005d2:	22c0      	movs	r2, #192	; 0xc0
 80005d4:	0612      	lsls	r2, r2, #24
 80005d6:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005d8:	4b25      	ldr	r3, [pc, #148]	; (8000670 <MX_ADC_Init+0xc0>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80005de:	4b24      	ldr	r3, [pc, #144]	; (8000670 <MX_ADC_Init+0xc0>)
 80005e0:	2207      	movs	r2, #7
 80005e2:	639a      	str	r2, [r3, #56]	; 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80005e4:	4b22      	ldr	r3, [pc, #136]	; (8000670 <MX_ADC_Init+0xc0>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ea:	4b21      	ldr	r3, [pc, #132]	; (8000670 <MX_ADC_Init+0xc0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 80005f0:	4b1f      	ldr	r3, [pc, #124]	; (8000670 <MX_ADC_Init+0xc0>)
 80005f2:	2220      	movs	r2, #32
 80005f4:	2100      	movs	r1, #0
 80005f6:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 80005f8:	4b1d      	ldr	r3, [pc, #116]	; (8000670 <MX_ADC_Init+0xc0>)
 80005fa:	2221      	movs	r2, #33	; 0x21
 80005fc:	2100      	movs	r1, #0
 80005fe:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <MX_ADC_Init+0xc0>)
 8000602:	2200      	movs	r2, #0
 8000604:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <MX_ADC_Init+0xc0>)
 8000608:	22c2      	movs	r2, #194	; 0xc2
 800060a:	32ff      	adds	r2, #255	; 0xff
 800060c:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <MX_ADC_Init+0xc0>)
 8000610:	222c      	movs	r2, #44	; 0x2c
 8000612:	2100      	movs	r1, #0
 8000614:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b16      	ldr	r3, [pc, #88]	; (8000670 <MX_ADC_Init+0xc0>)
 8000618:	2204      	movs	r2, #4
 800061a:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800061c:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_ADC_Init+0xc0>)
 800061e:	2200      	movs	r2, #0
 8000620:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 8000622:	4b13      	ldr	r3, [pc, #76]	; (8000670 <MX_ADC_Init+0xc0>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_ADC_Init+0xc0>)
 800062a:	2201      	movs	r2, #1
 800062c:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_ADC_Init+0xc0>)
 8000630:	2200      	movs	r2, #0
 8000632:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8000634:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_ADC_Init+0xc0>)
 8000636:	0018      	movs	r0, r3
 8000638:	f000 f9f6 	bl	8000a28 <HAL_ADC_Init>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_ADC_Init+0x94>
		Error_Handler();
 8000640:	f000 f892 	bl	8000768 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000644:	003b      	movs	r3, r7
 8000646:	2201      	movs	r2, #1
 8000648:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800064a:	003b      	movs	r3, r7
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	0152      	lsls	r2, r2, #5
 8000650:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000652:	003a      	movs	r2, r7
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_ADC_Init+0xc0>)
 8000656:	0011      	movs	r1, r2
 8000658:	0018      	movs	r0, r3
 800065a:	f000 fc95 	bl	8000f88 <HAL_ADC_ConfigChannel>
 800065e:	1e03      	subs	r3, r0, #0
 8000660:	d001      	beq.n	8000666 <MX_ADC_Init+0xb6>
		Error_Handler();
 8000662:	f000 f881 	bl	8000768 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	b002      	add	sp, #8
 800066c:	bd80      	pop	{r7, pc}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	20000028 	.word	0x20000028
 8000674:	40012400 	.word	0x40012400

08000678 <MX_TIM22_Init>:
/**
 * @brief TIM22 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM22_Init(void) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM22_Init 0 */

	/* USER CODE END TIM22_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800067e:	2310      	movs	r3, #16
 8000680:	18fb      	adds	r3, r7, r3
 8000682:	0018      	movs	r0, r3
 8000684:	2308      	movs	r3, #8
 8000686:	001a      	movs	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	f002 f9a5 	bl	80029d8 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800068e:	003b      	movs	r3, r7
 8000690:	0018      	movs	r0, r3
 8000692:	2310      	movs	r3, #16
 8000694:	001a      	movs	r2, r3
 8000696:	2100      	movs	r1, #0
 8000698:	f002 f99e 	bl	80029d8 <memset>

	/* USER CODE BEGIN TIM22_Init 1 */

	/* USER CODE END TIM22_Init 1 */
	htim22.Instance = TIM22;
 800069c:	4b24      	ldr	r3, [pc, #144]	; (8000730 <MX_TIM22_Init+0xb8>)
 800069e:	4a25      	ldr	r2, [pc, #148]	; (8000734 <MX_TIM22_Init+0xbc>)
 80006a0:	601a      	str	r2, [r3, #0]
	htim22.Init.Prescaler = 32 - 1;
 80006a2:	4b23      	ldr	r3, [pc, #140]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006a4:	221f      	movs	r2, #31
 80006a6:	605a      	str	r2, [r3, #4]
	htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a8:	4b21      	ldr	r3, [pc, #132]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	609a      	str	r2, [r3, #8]
	htim22.Init.Period = 1000 - 1;
 80006ae:	4b20      	ldr	r3, [pc, #128]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006b0:	4a21      	ldr	r2, [pc, #132]	; (8000738 <MX_TIM22_Init+0xc0>)
 80006b2:	60da      	str	r2, [r3, #12]
	htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006b4:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	611a      	str	r2, [r3, #16]
	htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006bc:	2200      	movs	r2, #0
 80006be:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_PWM_Init(&htim22) != HAL_OK) {
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006c2:	0018      	movs	r0, r3
 80006c4:	f001 fdfe 	bl	80022c4 <HAL_TIM_PWM_Init>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <MX_TIM22_Init+0x58>
		Error_Handler();
 80006cc:	f000 f84c 	bl	8000768 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006d0:	2110      	movs	r1, #16
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig)
 80006de:	187a      	adds	r2, r7, r1
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <MX_TIM22_Init+0xb8>)
 80006e2:	0011      	movs	r1, r2
 80006e4:	0018      	movs	r0, r3
 80006e6:	f002 f8fb 	bl	80028e0 <HAL_TIMEx_MasterConfigSynchronization>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <MX_TIM22_Init+0x7a>
			!= HAL_OK) {
		Error_Handler();
 80006ee:	f000 f83b 	bl	8000768 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006f2:	003b      	movs	r3, r7
 80006f4:	2260      	movs	r2, #96	; 0x60
 80006f6:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 80006f8:	003b      	movs	r3, r7
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006fe:	003b      	movs	r3, r7
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000704:	003b      	movs	r3, r7
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2)
 800070a:	0039      	movs	r1, r7
 800070c:	4b08      	ldr	r3, [pc, #32]	; (8000730 <MX_TIM22_Init+0xb8>)
 800070e:	2204      	movs	r2, #4
 8000710:	0018      	movs	r0, r3
 8000712:	f001 fea3 	bl	800245c <HAL_TIM_PWM_ConfigChannel>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <MX_TIM22_Init+0xa6>
			!= HAL_OK) {
		Error_Handler();
 800071a:	f000 f825 	bl	8000768 <Error_Handler>
	}
	/* USER CODE BEGIN TIM22_Init 2 */

	/* USER CODE END TIM22_Init 2 */
	HAL_TIM_MspPostInit(&htim22);
 800071e:	4b04      	ldr	r3, [pc, #16]	; (8000730 <MX_TIM22_Init+0xb8>)
 8000720:	0018      	movs	r0, r3
 8000722:	f000 f88f 	bl	8000844 <HAL_TIM_MspPostInit>

}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b006      	add	sp, #24
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	20000084 	.word	0x20000084
 8000734:	40011400 	.word	0x40011400
 8000738:	000003e7 	.word	0x000003e7

0800073c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b08      	ldr	r3, [pc, #32]	; (8000764 <MX_GPIO_Init+0x28>)
 8000744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000746:	4b07      	ldr	r3, [pc, #28]	; (8000764 <MX_GPIO_Init+0x28>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	62da      	str	r2, [r3, #44]	; 0x2c
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <MX_GPIO_Init+0x28>)
 8000750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]

}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	46bd      	mov	sp, r7
 800075e:	b002      	add	sp, #8
 8000760:	bd80      	pop	{r7, pc}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	40021000 	.word	0x40021000

08000768 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
}
 800076e:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000770:	e7fe      	b.n	8000770 <Error_Handler+0x8>
	...

08000774 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000778:	4b07      	ldr	r3, [pc, #28]	; (8000798 <HAL_MspInit+0x24>)
 800077a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <HAL_MspInit+0x24>)
 800077e:	2101      	movs	r1, #1
 8000780:	430a      	orrs	r2, r1
 8000782:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <HAL_MspInit+0x24>)
 8000786:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000788:	4b03      	ldr	r3, [pc, #12]	; (8000798 <HAL_MspInit+0x24>)
 800078a:	2180      	movs	r1, #128	; 0x80
 800078c:	0549      	lsls	r1, r1, #21
 800078e:	430a      	orrs	r2, r1
 8000790:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40021000 	.word	0x40021000

0800079c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	240c      	movs	r4, #12
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	0018      	movs	r0, r3
 80007aa:	2314      	movs	r3, #20
 80007ac:	001a      	movs	r2, r3
 80007ae:	2100      	movs	r1, #0
 80007b0:	f002 f912 	bl	80029d8 <memset>
  if(hadc->Instance==ADC1)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a14      	ldr	r2, [pc, #80]	; (800080c <HAL_ADC_MspInit+0x70>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d122      	bne.n	8000804 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007be:	4b14      	ldr	r3, [pc, #80]	; (8000810 <HAL_ADC_MspInit+0x74>)
 80007c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007c2:	4b13      	ldr	r3, [pc, #76]	; (8000810 <HAL_ADC_MspInit+0x74>)
 80007c4:	2180      	movs	r1, #128	; 0x80
 80007c6:	0089      	lsls	r1, r1, #2
 80007c8:	430a      	orrs	r2, r1
 80007ca:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007cc:	4b10      	ldr	r3, [pc, #64]	; (8000810 <HAL_ADC_MspInit+0x74>)
 80007ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <HAL_ADC_MspInit+0x74>)
 80007d2:	2101      	movs	r1, #1
 80007d4:	430a      	orrs	r2, r1
 80007d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80007d8:	4b0d      	ldr	r3, [pc, #52]	; (8000810 <HAL_ADC_MspInit+0x74>)
 80007da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007dc:	2201      	movs	r2, #1
 80007de:	4013      	ands	r3, r2
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	2201      	movs	r2, #1
 80007e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	2203      	movs	r2, #3
 80007ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	193b      	adds	r3, r7, r4
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f6:	193a      	adds	r2, r7, r4
 80007f8:	23a0      	movs	r3, #160	; 0xa0
 80007fa:	05db      	lsls	r3, r3, #23
 80007fc:	0011      	movs	r1, r2
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fe38 	bl	8001474 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b009      	add	sp, #36	; 0x24
 800080a:	bd90      	pop	{r4, r7, pc}
 800080c:	40012400 	.word	0x40012400
 8000810:	40021000 	.word	0x40021000

08000814 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM22)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a06      	ldr	r2, [pc, #24]	; (800083c <HAL_TIM_PWM_MspInit+0x28>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d105      	bne.n	8000832 <HAL_TIM_PWM_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM22_MspInit 0 */

  /* USER CODE END TIM22_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_TIM_PWM_MspInit+0x2c>)
 8000828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800082a:	4b05      	ldr	r3, [pc, #20]	; (8000840 <HAL_TIM_PWM_MspInit+0x2c>)
 800082c:	2120      	movs	r1, #32
 800082e:	430a      	orrs	r2, r1
 8000830:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b002      	add	sp, #8
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	40011400 	.word	0x40011400
 8000840:	40021000 	.word	0x40021000

08000844 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b089      	sub	sp, #36	; 0x24
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	240c      	movs	r4, #12
 800084e:	193b      	adds	r3, r7, r4
 8000850:	0018      	movs	r0, r3
 8000852:	2314      	movs	r3, #20
 8000854:	001a      	movs	r2, r3
 8000856:	2100      	movs	r1, #0
 8000858:	f002 f8be 	bl	80029d8 <memset>
  if(htim->Instance==TIM22)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a14      	ldr	r2, [pc, #80]	; (80008b4 <HAL_TIM_MspPostInit+0x70>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d122      	bne.n	80008ac <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM22_MspPostInit 0 */

  /* USER CODE END TIM22_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000866:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <HAL_TIM_MspPostInit+0x74>)
 8000868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086a:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <HAL_TIM_MspPostInit+0x74>)
 800086c:	2101      	movs	r1, #1
 800086e:	430a      	orrs	r2, r1
 8000870:	62da      	str	r2, [r3, #44]	; 0x2c
 8000872:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <HAL_TIM_MspPostInit+0x74>)
 8000874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000876:	2201      	movs	r2, #1
 8000878:	4013      	ands	r3, r2
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
    /**TIM22 GPIO Configuration
    PA7     ------> TIM22_CH2
    */
    GPIO_InitStruct.Pin = LED_Pin;
 800087e:	0021      	movs	r1, r4
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2280      	movs	r2, #128	; 0x80
 8000884:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2202      	movs	r2, #2
 800088a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2205      	movs	r2, #5
 800089c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800089e:	187a      	adds	r2, r7, r1
 80008a0:	23a0      	movs	r3, #160	; 0xa0
 80008a2:	05db      	lsls	r3, r3, #23
 80008a4:	0011      	movs	r1, r2
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 fde4 	bl	8001474 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b009      	add	sp, #36	; 0x24
 80008b2:	bd90      	pop	{r4, r7, pc}
 80008b4:	40011400 	.word	0x40011400
 80008b8:	40021000 	.word	0x40021000

080008bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <NMI_Handler+0x4>

080008c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c6:	e7fe      	b.n	80008c6 <HardFault_Handler+0x4>

080008c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e0:	f000 f886 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80008f4:	480d      	ldr	r0, [pc, #52]	; (800092c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80008f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f8:	480d      	ldr	r0, [pc, #52]	; (8000930 <LoopForever+0x6>)
  ldr r1, =_edata
 80008fa:	490e      	ldr	r1, [pc, #56]	; (8000934 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008fc:	4a0e      	ldr	r2, [pc, #56]	; (8000938 <LoopForever+0xe>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000900:	e002      	b.n	8000908 <LoopCopyDataInit>

08000902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000906:	3304      	adds	r3, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800090c:	d3f9      	bcc.n	8000902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090e:	4a0b      	ldr	r2, [pc, #44]	; (800093c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000910:	4c0b      	ldr	r4, [pc, #44]	; (8000940 <LoopForever+0x16>)
  movs r3, #0
 8000912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000914:	e001      	b.n	800091a <LoopFillZerobss>

08000916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000918:	3204      	adds	r2, #4

0800091a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800091c:	d3fb      	bcc.n	8000916 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800091e:	f7ff ffe4 	bl	80008ea <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000922:	f002 f835 	bl	8002990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000926:	f7ff fdbf 	bl	80004a8 <main>

0800092a <LoopForever>:

LoopForever:
    b LoopForever
 800092a:	e7fe      	b.n	800092a <LoopForever>
   ldr   r0, =_estack
 800092c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000934:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000938:	08002a2c 	.word	0x08002a2c
  ldr r2, =_sbss
 800093c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000940:	200000c8 	.word	0x200000c8

08000944 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC1_COMP_IRQHandler>
	...

08000948 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000954:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <HAL_Init+0x3c>)
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <HAL_Init+0x3c>)
 800095a:	2140      	movs	r1, #64	; 0x40
 800095c:	430a      	orrs	r2, r1
 800095e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000960:	2003      	movs	r0, #3
 8000962:	f000 f811 	bl	8000988 <HAL_InitTick>
 8000966:	1e03      	subs	r3, r0, #0
 8000968:	d003      	beq.n	8000972 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	2201      	movs	r2, #1
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	e001      	b.n	8000976 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000972:	f7ff feff 	bl	8000774 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781b      	ldrb	r3, [r3, #0]
}
 800097a:	0018      	movs	r0, r3
 800097c:	46bd      	mov	sp, r7
 800097e:	b002      	add	sp, #8
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	40022000 	.word	0x40022000

08000988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000988:	b590      	push	{r4, r7, lr}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <HAL_InitTick+0x5c>)
 8000992:	681c      	ldr	r4, [r3, #0]
 8000994:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <HAL_InitTick+0x60>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	0019      	movs	r1, r3
 800099a:	23fa      	movs	r3, #250	; 0xfa
 800099c:	0098      	lsls	r0, r3, #2
 800099e:	f7ff fbb3 	bl	8000108 <__udivsi3>
 80009a2:	0003      	movs	r3, r0
 80009a4:	0019      	movs	r1, r3
 80009a6:	0020      	movs	r0, r4
 80009a8:	f7ff fbae 	bl	8000108 <__udivsi3>
 80009ac:	0003      	movs	r3, r0
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fd53 	bl	800145a <HAL_SYSTICK_Config>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d001      	beq.n	80009bc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e00f      	b.n	80009dc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d80b      	bhi.n	80009da <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c2:	6879      	ldr	r1, [r7, #4]
 80009c4:	2301      	movs	r3, #1
 80009c6:	425b      	negs	r3, r3
 80009c8:	2200      	movs	r2, #0
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 fd30 	bl	8001430 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4b06      	ldr	r3, [pc, #24]	; (80009ec <HAL_InitTick+0x64>)
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	0018      	movs	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	b003      	add	sp, #12
 80009e2:	bd90      	pop	{r4, r7, pc}
 80009e4:	20000000 	.word	0x20000000
 80009e8:	20000008 	.word	0x20000008
 80009ec:	20000004 	.word	0x20000004

080009f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <HAL_IncTick+0x1c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	001a      	movs	r2, r3
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_IncTick+0x20>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	18d2      	adds	r2, r2, r3
 8000a00:	4b03      	ldr	r3, [pc, #12]	; (8000a10 <HAL_IncTick+0x20>)
 8000a02:	601a      	str	r2, [r3, #0]
}
 8000a04:	46c0      	nop			; (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	200000c4 	.word	0x200000c4

08000a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  return uwTick;
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <HAL_GetTick+0x10>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	200000c4 	.word	0x200000c4

08000a28 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d101      	bne.n	8000a3a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e159      	b.n	8000cee <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d10a      	bne.n	8000a58 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2250      	movs	r2, #80	; 0x50
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff fea2 	bl	800079c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a5c:	2210      	movs	r2, #16
 8000a5e:	4013      	ands	r3, r2
 8000a60:	2b10      	cmp	r3, #16
 8000a62:	d005      	beq.n	8000a70 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	2204      	movs	r2, #4
 8000a6c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000a6e:	d00b      	beq.n	8000a88 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a74:	2210      	movs	r2, #16
 8000a76:	431a      	orrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2250      	movs	r2, #80	; 0x50
 8000a80:	2100      	movs	r1, #0
 8000a82:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	e132      	b.n	8000cee <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000a8c:	4a9a      	ldr	r2, [pc, #616]	; (8000cf8 <HAL_ADC_Init+0x2d0>)
 8000a8e:	4013      	ands	r3, r2
 8000a90:	2202      	movs	r2, #2
 8000a92:	431a      	orrs	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d108      	bne.n	8000ab8 <HAL_ADC_Init+0x90>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2201      	movs	r2, #1
 8000aae:	4013      	ands	r3, r2
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d101      	bne.n	8000ab8 <HAL_ADC_Init+0x90>
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	e000      	b.n	8000aba <HAL_ADC_Init+0x92>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d149      	bne.n	8000b52 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	23c0      	movs	r3, #192	; 0xc0
 8000ac4:	061b      	lsls	r3, r3, #24
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d00b      	beq.n	8000ae2 <HAL_ADC_Init+0xba>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685a      	ldr	r2, [r3, #4]
 8000ace:	2380      	movs	r3, #128	; 0x80
 8000ad0:	05db      	lsls	r3, r3, #23
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d005      	beq.n	8000ae2 <HAL_ADC_Init+0xba>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685a      	ldr	r2, [r3, #4]
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	061b      	lsls	r3, r3, #24
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d111      	bne.n	8000b06 <HAL_ADC_Init+0xde>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	691a      	ldr	r2, [r3, #16]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	0092      	lsls	r2, r2, #2
 8000aee:	0892      	lsrs	r2, r2, #2
 8000af0:	611a      	str	r2, [r3, #16]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	6919      	ldr	r1, [r3, #16]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	685a      	ldr	r2, [r3, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	430a      	orrs	r2, r1
 8000b02:	611a      	str	r2, [r3, #16]
 8000b04:	e014      	b.n	8000b30 <HAL_ADC_Init+0x108>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	691a      	ldr	r2, [r3, #16]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	0092      	lsls	r2, r2, #2
 8000b12:	0892      	lsrs	r2, r2, #2
 8000b14:	611a      	str	r2, [r3, #16]
 8000b16:	4b79      	ldr	r3, [pc, #484]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b78      	ldr	r3, [pc, #480]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b1c:	4978      	ldr	r1, [pc, #480]	; (8000d00 <HAL_ADC_Init+0x2d8>)
 8000b1e:	400a      	ands	r2, r1
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	4b76      	ldr	r3, [pc, #472]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b24:	6819      	ldr	r1, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	4b74      	ldr	r3, [pc, #464]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	68da      	ldr	r2, [r3, #12]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2118      	movs	r1, #24
 8000b3c:	438a      	bics	r2, r1
 8000b3e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	68d9      	ldr	r1, [r3, #12]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689a      	ldr	r2, [r3, #8]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000b52:	4b6a      	ldr	r3, [pc, #424]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b69      	ldr	r3, [pc, #420]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b58:	496a      	ldr	r1, [pc, #424]	; (8000d04 <HAL_ADC_Init+0x2dc>)
 8000b5a:	400a      	ands	r2, r1
 8000b5c:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000b5e:	4b67      	ldr	r3, [pc, #412]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b60:	6819      	ldr	r1, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b66:	065a      	lsls	r2, r3, #25
 8000b68:	4b64      	ldr	r3, [pc, #400]	; (8000cfc <HAL_ADC_Init+0x2d4>)
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	689a      	ldr	r2, [r3, #8]
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	055b      	lsls	r3, r3, #21
 8000b78:	4013      	ands	r3, r2
 8000b7a:	d108      	bne.n	8000b8e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689a      	ldr	r2, [r3, #8]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2180      	movs	r1, #128	; 0x80
 8000b88:	0549      	lsls	r1, r1, #21
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	495b      	ldr	r1, [pc, #364]	; (8000d08 <HAL_ADC_Init+0x2e0>)
 8000b9a:	400a      	ands	r2, r1
 8000b9c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	68d9      	ldr	r1, [r3, #12]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	691b      	ldr	r3, [r3, #16]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d101      	bne.n	8000bb4 <HAL_ADC_Init+0x18c>
 8000bb0:	2304      	movs	r3, #4
 8000bb2:	e000      	b.n	8000bb6 <HAL_ADC_Init+0x18e>
 8000bb4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bb6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2020      	movs	r0, #32
 8000bbc:	5c1b      	ldrb	r3, [r3, r0]
 8000bbe:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000bc0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	202c      	movs	r0, #44	; 0x2c
 8000bc6:	5c1b      	ldrb	r3, [r3, r0]
 8000bc8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bca:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000bd0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000bd8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000be0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	430a      	orrs	r2, r1
 8000be8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bee:	23c2      	movs	r3, #194	; 0xc2
 8000bf0:	33ff      	adds	r3, #255	; 0xff
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d00b      	beq.n	8000c0e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	68d9      	ldr	r1, [r3, #12]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000c04:	431a      	orrs	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2221      	movs	r2, #33	; 0x21
 8000c12:	5c9b      	ldrb	r3, [r3, r2]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d11a      	bne.n	8000c4e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2220      	movs	r2, #32
 8000c1c:	5c9b      	ldrb	r3, [r3, r2]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d109      	bne.n	8000c36 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	68da      	ldr	r2, [r3, #12]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2180      	movs	r1, #128	; 0x80
 8000c2e:	0249      	lsls	r1, r1, #9
 8000c30:	430a      	orrs	r2, r1
 8000c32:	60da      	str	r2, [r3, #12]
 8000c34:	e00b      	b.n	8000c4e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	431a      	orrs	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	2201      	movs	r2, #1
 8000c48:	431a      	orrs	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d11f      	bne.n	8000c96 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	691a      	ldr	r2, [r3, #16]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	492a      	ldr	r1, [pc, #168]	; (8000d0c <HAL_ADC_Init+0x2e4>)
 8000c62:	400a      	ands	r2, r1
 8000c64:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6919      	ldr	r1, [r3, #16]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c74:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8000c7a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	430a      	orrs	r2, r1
 8000c82:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	691a      	ldr	r2, [r3, #16]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2101      	movs	r1, #1
 8000c90:	430a      	orrs	r2, r1
 8000c92:	611a      	str	r2, [r3, #16]
 8000c94:	e00e      	b.n	8000cb4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	691b      	ldr	r3, [r3, #16]
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d107      	bne.n	8000cb4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	691a      	ldr	r2, [r3, #16]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2101      	movs	r1, #1
 8000cb0:	438a      	bics	r2, r1
 8000cb2:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	695a      	ldr	r2, [r3, #20]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2107      	movs	r1, #7
 8000cc0:	438a      	bics	r2, r1
 8000cc2:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	6959      	ldr	r1, [r3, #20]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	4393      	bics	r3, r2
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	431a      	orrs	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	0018      	movs	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b002      	add	sp, #8
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	fffffefd 	.word	0xfffffefd
 8000cfc:	40012708 	.word	0x40012708
 8000d00:	ffc3ffff 	.word	0xffc3ffff
 8000d04:	fdffffff 	.word	0xfdffffff
 8000d08:	fffe0219 	.word	0xfffe0219
 8000d0c:	fffffc03 	.word	0xfffffc03

08000d10 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d18:	230f      	movs	r3, #15
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	2204      	movs	r2, #4
 8000d28:	4013      	ands	r3, r2
 8000d2a:	d138      	bne.n	8000d9e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2250      	movs	r2, #80	; 0x50
 8000d30:	5c9b      	ldrb	r3, [r3, r2]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d101      	bne.n	8000d3a <HAL_ADC_Start+0x2a>
 8000d36:	2302      	movs	r3, #2
 8000d38:	e038      	b.n	8000dac <HAL_ADC_Start+0x9c>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2250      	movs	r2, #80	; 0x50
 8000d3e:	2101      	movs	r1, #1
 8000d40:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d007      	beq.n	8000d5a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	18fc      	adds	r4, r7, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	0018      	movs	r0, r3
 8000d52:	f000 f99f 	bl	8001094 <ADC_Enable>
 8000d56:	0003      	movs	r3, r0
 8000d58:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000d5a:	230f      	movs	r3, #15
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d120      	bne.n	8000da6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d68:	4a12      	ldr	r2, [pc, #72]	; (8000db4 <HAL_ADC_Start+0xa4>)
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	2280      	movs	r2, #128	; 0x80
 8000d6e:	0052      	lsls	r2, r2, #1
 8000d70:	431a      	orrs	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2250      	movs	r2, #80	; 0x50
 8000d80:	2100      	movs	r1, #0
 8000d82:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	221c      	movs	r2, #28
 8000d8a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2104      	movs	r1, #4
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	e003      	b.n	8000da6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d9e:	230f      	movs	r3, #15
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	2202      	movs	r2, #2
 8000da4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000da6:	230f      	movs	r3, #15
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	781b      	ldrb	r3, [r3, #0]
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b005      	add	sp, #20
 8000db2:	bd90      	pop	{r4, r7, pc}
 8000db4:	fffff0fe 	.word	0xfffff0fe

08000db8 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000db8:	b5b0      	push	{r4, r5, r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2250      	movs	r2, #80	; 0x50
 8000dcc:	5c9b      	ldrb	r3, [r3, r2]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d101      	bne.n	8000dd6 <HAL_ADC_Stop+0x1e>
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	e029      	b.n	8000e2a <HAL_ADC_Stop+0x72>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2250      	movs	r2, #80	; 0x50
 8000dda:	2101      	movs	r1, #1
 8000ddc:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000dde:	250f      	movs	r5, #15
 8000de0:	197c      	adds	r4, r7, r5
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	0018      	movs	r0, r3
 8000de6:	f000 fa24 	bl	8001232 <ADC_ConversionStop>
 8000dea:	0003      	movs	r3, r0
 8000dec:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000dee:	197b      	adds	r3, r7, r5
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d112      	bne.n	8000e1c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000df6:	197c      	adds	r4, r7, r5
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f000 f9b2 	bl	8001164 <ADC_Disable>
 8000e00:	0003      	movs	r3, r0
 8000e02:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000e04:	197b      	adds	r3, r7, r5
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d107      	bne.n	8000e1c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e10:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <HAL_ADC_Stop+0x7c>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	2201      	movs	r2, #1
 8000e16:	431a      	orrs	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2250      	movs	r2, #80	; 0x50
 8000e20:	2100      	movs	r1, #0
 8000e22:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000e24:	230f      	movs	r3, #15
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	781b      	ldrb	r3, [r3, #0]
}
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b004      	add	sp, #16
 8000e30:	bdb0      	pop	{r4, r5, r7, pc}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	fffffefe 	.word	0xfffffefe

08000e38 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	2b08      	cmp	r3, #8
 8000e50:	d102      	bne.n	8000e58 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000e52:	2308      	movs	r3, #8
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	e014      	b.n	8000e82 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4013      	ands	r3, r2
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d10b      	bne.n	8000e7e <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e6a:	2220      	movs	r2, #32
 8000e6c:	431a      	orrs	r2, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2250      	movs	r2, #80	; 0x50
 8000e76:	2100      	movs	r1, #0
 8000e78:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e072      	b.n	8000f64 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000e7e:	230c      	movs	r3, #12
 8000e80:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000e82:	f7ff fdc7 	bl	8000a14 <HAL_GetTick>
 8000e86:	0003      	movs	r3, r0
 8000e88:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e8a:	e01f      	b.n	8000ecc <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	d01c      	beq.n	8000ecc <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d007      	beq.n	8000ea8 <HAL_ADC_PollForConversion+0x70>
 8000e98:	f7ff fdbc 	bl	8000a14 <HAL_GetTick>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d211      	bcs.n	8000ecc <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d10b      	bne.n	8000ecc <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000eb8:	2204      	movs	r2, #4
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2250      	movs	r2, #80	; 0x50
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e04b      	b.n	8000f64 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d0d9      	beq.n	8000e8c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000edc:	2280      	movs	r2, #128	; 0x80
 8000ede:	0092      	lsls	r2, r2, #2
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68da      	ldr	r2, [r3, #12]
 8000eec:	23c0      	movs	r3, #192	; 0xc0
 8000eee:	011b      	lsls	r3, r3, #4
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	d12e      	bne.n	8000f52 <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2220      	movs	r2, #32
 8000ef8:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d129      	bne.n	8000f52 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2208      	movs	r2, #8
 8000f06:	4013      	ands	r3, r2
 8000f08:	2b08      	cmp	r3, #8
 8000f0a:	d122      	bne.n	8000f52 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	2204      	movs	r2, #4
 8000f14:	4013      	ands	r3, r2
 8000f16:	d110      	bne.n	8000f3a <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	210c      	movs	r1, #12
 8000f24:	438a      	bics	r2, r1
 8000f26:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f2c:	4a0f      	ldr	r2, [pc, #60]	; (8000f6c <HAL_ADC_PollForConversion+0x134>)
 8000f2e:	4013      	ands	r3, r2
 8000f30:	2201      	movs	r2, #1
 8000f32:	431a      	orrs	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	655a      	str	r2, [r3, #84]	; 0x54
 8000f38:	e00b      	b.n	8000f52 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f3e:	2220      	movs	r2, #32
 8000f40:	431a      	orrs	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d103      	bne.n	8000f62 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8000f62:	2300      	movs	r3, #0
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b004      	add	sp, #16
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	fffffefe 	.word	0xfffffefe

08000f70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000f7e:	0018      	movs	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b002      	add	sp, #8
 8000f84:	bd80      	pop	{r7, pc}
	...

08000f88 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2250      	movs	r2, #80	; 0x50
 8000f96:	5c9b      	ldrb	r3, [r3, r2]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x18>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e06c      	b.n	800107a <HAL_ADC_ConfigChannel+0xf2>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2250      	movs	r2, #80	; 0x50
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	2204      	movs	r2, #4
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	d00b      	beq.n	8000fcc <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fb8:	2220      	movs	r2, #32
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2250      	movs	r2, #80	; 0x50
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e056      	b.n	800107a <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	4a2c      	ldr	r2, [pc, #176]	; (8001084 <HAL_ADC_ConfigChannel+0xfc>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d028      	beq.n	8001028 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	035b      	lsls	r3, r3, #13
 8000fe2:	0b5a      	lsrs	r2, r3, #13
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	02db      	lsls	r3, r3, #11
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d009      	beq.n	800100c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8000ff8:	4b23      	ldr	r3, [pc, #140]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	0409      	lsls	r1, r1, #16
 8001002:	430a      	orrs	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001006:	200a      	movs	r0, #10
 8001008:	f000 f960 	bl	80012cc <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	2380      	movs	r3, #128	; 0x80
 8001012:	029b      	lsls	r3, r3, #10
 8001014:	4013      	ands	r3, r2
 8001016:	d02b      	beq.n	8001070 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001018:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 800101e:	2180      	movs	r1, #128	; 0x80
 8001020:	03c9      	lsls	r1, r1, #15
 8001022:	430a      	orrs	r2, r1
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	e023      	b.n	8001070 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	035b      	lsls	r3, r3, #13
 8001034:	0b5b      	lsrs	r3, r3, #13
 8001036:	43d9      	mvns	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	400a      	ands	r2, r1
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	02db      	lsls	r3, r3, #11
 8001048:	4013      	ands	r3, r2
 800104a:	d005      	beq.n	8001058 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 8001052:	490e      	ldr	r1, [pc, #56]	; (800108c <HAL_ADC_ConfigChannel+0x104>)
 8001054:	400a      	ands	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	029b      	lsls	r3, r3, #10
 8001060:	4013      	ands	r3, r2
 8001062:	d005      	beq.n	8001070 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <HAL_ADC_ConfigChannel+0x100>)
 800106a:	4909      	ldr	r1, [pc, #36]	; (8001090 <HAL_ADC_ConfigChannel+0x108>)
 800106c:	400a      	ands	r2, r1
 800106e:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2250      	movs	r2, #80	; 0x50
 8001074:	2100      	movs	r1, #0
 8001076:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	00001001 	.word	0x00001001
 8001088:	40012708 	.word	0x40012708
 800108c:	ff7fffff 	.word	0xff7fffff
 8001090:	ffbfffff 	.word	0xffbfffff

08001094 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	2203      	movs	r2, #3
 80010a8:	4013      	ands	r3, r2
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d108      	bne.n	80010c0 <ADC_Enable+0x2c>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4013      	ands	r3, r2
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d101      	bne.n	80010c0 <ADC_Enable+0x2c>
 80010bc:	2301      	movs	r3, #1
 80010be:	e000      	b.n	80010c2 <ADC_Enable+0x2e>
 80010c0:	2300      	movs	r3, #0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d146      	bne.n	8001154 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4a24      	ldr	r2, [pc, #144]	; (8001160 <ADC_Enable+0xcc>)
 80010ce:	4013      	ands	r3, r2
 80010d0:	d00d      	beq.n	80010ee <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010d6:	2210      	movs	r2, #16
 80010d8:	431a      	orrs	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e2:	2201      	movs	r2, #1
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e033      	b.n	8001156 <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2101      	movs	r1, #1
 80010fa:	430a      	orrs	r2, r1
 80010fc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80010fe:	2001      	movs	r0, #1
 8001100:	f000 f8e4 	bl	80012cc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001104:	f7ff fc86 	bl	8000a14 <HAL_GetTick>
 8001108:	0003      	movs	r3, r0
 800110a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800110c:	e01b      	b.n	8001146 <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800110e:	f7ff fc81 	bl	8000a14 <HAL_GetTick>
 8001112:	0002      	movs	r2, r0
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b0a      	cmp	r3, #10
 800111a:	d914      	bls.n	8001146 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2201      	movs	r2, #1
 8001124:	4013      	ands	r3, r2
 8001126:	2b01      	cmp	r3, #1
 8001128:	d00d      	beq.n	8001146 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800112e:	2210      	movs	r2, #16
 8001130:	431a      	orrs	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113a:	2201      	movs	r2, #1
 800113c:	431a      	orrs	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e007      	b.n	8001156 <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2201      	movs	r2, #1
 800114e:	4013      	ands	r3, r2
 8001150:	2b01      	cmp	r3, #1
 8001152:	d1dc      	bne.n	800110e <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	0018      	movs	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	b004      	add	sp, #16
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	80000017 	.word	0x80000017

08001164 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	2203      	movs	r2, #3
 8001178:	4013      	ands	r3, r2
 800117a:	2b01      	cmp	r3, #1
 800117c:	d108      	bne.n	8001190 <ADC_Disable+0x2c>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2201      	movs	r2, #1
 8001186:	4013      	ands	r3, r2
 8001188:	2b01      	cmp	r3, #1
 800118a:	d101      	bne.n	8001190 <ADC_Disable+0x2c>
 800118c:	2301      	movs	r3, #1
 800118e:	e000      	b.n	8001192 <ADC_Disable+0x2e>
 8001190:	2300      	movs	r3, #0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d048      	beq.n	8001228 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	2205      	movs	r2, #5
 800119e:	4013      	ands	r3, r2
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d110      	bne.n	80011c6 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	689a      	ldr	r2, [r3, #8]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2102      	movs	r1, #2
 80011b0:	430a      	orrs	r2, r1
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2203      	movs	r2, #3
 80011ba:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011bc:	f7ff fc2a 	bl	8000a14 <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80011c4:	e029      	b.n	800121a <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ca:	2210      	movs	r2, #16
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d6:	2201      	movs	r2, #1
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e023      	b.n	800122a <ADC_Disable+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011e2:	f7ff fc17 	bl	8000a14 <HAL_GetTick>
 80011e6:	0002      	movs	r2, r0
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b0a      	cmp	r3, #10
 80011ee:	d914      	bls.n	800121a <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2201      	movs	r2, #1
 80011f8:	4013      	ands	r3, r2
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d10d      	bne.n	800121a <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001202:	2210      	movs	r2, #16
 8001204:	431a      	orrs	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120e:	2201      	movs	r2, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e007      	b.n	800122a <ADC_Disable+0xc6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	2201      	movs	r2, #1
 8001222:	4013      	ands	r3, r2
 8001224:	2b01      	cmp	r3, #1
 8001226:	d0dc      	beq.n	80011e2 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	0018      	movs	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	b004      	add	sp, #16
 8001230:	bd80      	pop	{r7, pc}

08001232 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	2204      	movs	r2, #4
 8001246:	4013      	ands	r3, r2
 8001248:	d03a      	beq.n	80012c0 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	2204      	movs	r2, #4
 8001252:	4013      	ands	r3, r2
 8001254:	2b04      	cmp	r3, #4
 8001256:	d10d      	bne.n	8001274 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2202      	movs	r2, #2
 8001260:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001262:	d107      	bne.n	8001274 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	689a      	ldr	r2, [r3, #8]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2110      	movs	r1, #16
 8001270:	430a      	orrs	r2, r1
 8001272:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001274:	f7ff fbce 	bl	8000a14 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800127c:	e01a      	b.n	80012b4 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800127e:	f7ff fbc9 	bl	8000a14 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b0a      	cmp	r3, #10
 800128a:	d913      	bls.n	80012b4 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2204      	movs	r2, #4
 8001294:	4013      	ands	r3, r2
 8001296:	d00d      	beq.n	80012b4 <ADC_ConversionStop+0x82>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800129c:	2210      	movs	r2, #16
 800129e:	431a      	orrs	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a8:	2201      	movs	r2, #1
 80012aa:	431a      	orrs	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e006      	b.n	80012c2 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	2204      	movs	r2, #4
 80012bc:	4013      	ands	r3, r2
 80012be:	d1de      	bne.n	800127e <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	0018      	movs	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b004      	add	sp, #16
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <ADC_DelayMicroSecond+0x38>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	490b      	ldr	r1, [pc, #44]	; (8001308 <ADC_DelayMicroSecond+0x3c>)
 80012da:	0018      	movs	r0, r3
 80012dc:	f7fe ff14 	bl	8000108 <__udivsi3>
 80012e0:	0003      	movs	r3, r0
 80012e2:	001a      	movs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4353      	muls	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80012ea:	e002      	b.n	80012f2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1f9      	bne.n	80012ec <ADC_DelayMicroSecond+0x20>
  } 
}
 80012f8:	46c0      	nop			; (mov r8, r8)
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b004      	add	sp, #16
 8001300:	bd80      	pop	{r7, pc}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	20000000 	.word	0x20000000
 8001308:	000f4240 	.word	0x000f4240

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800131a:	1dfb      	adds	r3, r7, #7
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b7f      	cmp	r3, #127	; 0x7f
 8001320:	d828      	bhi.n	8001374 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001322:	4a2f      	ldr	r2, [pc, #188]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001324:	1dfb      	adds	r3, r7, #7
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b25b      	sxtb	r3, r3
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	33c0      	adds	r3, #192	; 0xc0
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	589b      	ldr	r3, [r3, r2]
 8001332:	1dfa      	adds	r2, r7, #7
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	0011      	movs	r1, r2
 8001338:	2203      	movs	r2, #3
 800133a:	400a      	ands	r2, r1
 800133c:	00d2      	lsls	r2, r2, #3
 800133e:	21ff      	movs	r1, #255	; 0xff
 8001340:	4091      	lsls	r1, r2
 8001342:	000a      	movs	r2, r1
 8001344:	43d2      	mvns	r2, r2
 8001346:	401a      	ands	r2, r3
 8001348:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	019b      	lsls	r3, r3, #6
 800134e:	22ff      	movs	r2, #255	; 0xff
 8001350:	401a      	ands	r2, r3
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	0018      	movs	r0, r3
 8001358:	2303      	movs	r3, #3
 800135a:	4003      	ands	r3, r0
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b25b      	sxtb	r3, r3
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	430a      	orrs	r2, r1
 800136c:	33c0      	adds	r3, #192	; 0xc0
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001372:	e031      	b.n	80013d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0019      	movs	r1, r3
 800137c:	230f      	movs	r3, #15
 800137e:	400b      	ands	r3, r1
 8001380:	3b08      	subs	r3, #8
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3306      	adds	r3, #6
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	18d3      	adds	r3, r2, r3
 800138a:	3304      	adds	r3, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1dfa      	adds	r2, r7, #7
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	0011      	movs	r1, r2
 8001394:	2203      	movs	r2, #3
 8001396:	400a      	ands	r2, r1
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	21ff      	movs	r1, #255	; 0xff
 800139c:	4091      	lsls	r1, r2
 800139e:	000a      	movs	r2, r1
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	401a      	ands	r2, r3
 80013a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	22ff      	movs	r2, #255	; 0xff
 80013ac:	401a      	ands	r2, r3
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	0018      	movs	r0, r3
 80013b4:	2303      	movs	r3, #3
 80013b6:	4003      	ands	r3, r0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001c      	movs	r4, r3
 80013c4:	230f      	movs	r3, #15
 80013c6:	4023      	ands	r3, r4
 80013c8:	3b08      	subs	r3, #8
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	430a      	orrs	r2, r1
 80013ce:	3306      	adds	r3, #6
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	18c3      	adds	r3, r0, r3
 80013d4:	3304      	adds	r3, #4
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b003      	add	sp, #12
 80013de:	bd90      	pop	{r4, r7, pc}
 80013e0:	e000e100 	.word	0xe000e100
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	045b      	lsls	r3, r3, #17
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d301      	bcc.n	8001400 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fc:	2301      	movs	r3, #1
 80013fe:	e010      	b.n	8001422 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001400:	4b0a      	ldr	r3, [pc, #40]	; (800142c <SysTick_Config+0x44>)
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	3a01      	subs	r2, #1
 8001406:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001408:	2301      	movs	r3, #1
 800140a:	425b      	negs	r3, r3
 800140c:	2103      	movs	r1, #3
 800140e:	0018      	movs	r0, r3
 8001410:	f7ff ff7c 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <SysTick_Config+0x44>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <SysTick_Config+0x44>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	210f      	movs	r1, #15
 800143c:	187b      	adds	r3, r7, r1
 800143e:	1c02      	adds	r2, r0, #0
 8001440:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	187b      	adds	r3, r7, r1
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	0011      	movs	r1, r2
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b004      	add	sp, #16
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	0018      	movs	r0, r3
 8001466:	f7ff ffbf 	bl	80013e8 <SysTick_Config>
 800146a:	0003      	movs	r3, r0
}
 800146c:	0018      	movs	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	b002      	add	sp, #8
 8001472:	bd80      	pop	{r7, pc}

08001474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800148a:	e14f      	b.n	800172c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	4091      	lsls	r1, r2
 8001496:	000a      	movs	r2, r1
 8001498:	4013      	ands	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d100      	bne.n	80014a4 <HAL_GPIO_Init+0x30>
 80014a2:	e140      	b.n	8001726 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2203      	movs	r2, #3
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d005      	beq.n	80014bc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d130      	bne.n	800151e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	409a      	lsls	r2, r3
 80014ca:	0013      	movs	r3, r2
 80014cc:	43da      	mvns	r2, r3
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	409a      	lsls	r2, r3
 80014de:	0013      	movs	r3, r2
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014f2:	2201      	movs	r2, #1
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0013      	movs	r3, r2
 80014fa:	43da      	mvns	r2, r3
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4013      	ands	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	091b      	lsrs	r3, r3, #4
 8001508:	2201      	movs	r2, #1
 800150a:	401a      	ands	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2203      	movs	r2, #3
 8001524:	4013      	ands	r3, r2
 8001526:	2b03      	cmp	r3, #3
 8001528:	d017      	beq.n	800155a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	2203      	movs	r2, #3
 8001536:	409a      	lsls	r2, r3
 8001538:	0013      	movs	r3, r2
 800153a:	43da      	mvns	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	409a      	lsls	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2203      	movs	r2, #3
 8001560:	4013      	ands	r3, r2
 8001562:	2b02      	cmp	r3, #2
 8001564:	d123      	bne.n	80015ae <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	08da      	lsrs	r2, r3, #3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3208      	adds	r2, #8
 800156e:	0092      	lsls	r2, r2, #2
 8001570:	58d3      	ldr	r3, [r2, r3]
 8001572:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	2207      	movs	r2, #7
 8001578:	4013      	ands	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	220f      	movs	r2, #15
 800157e:	409a      	lsls	r2, r3
 8001580:	0013      	movs	r3, r2
 8001582:	43da      	mvns	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	691a      	ldr	r2, [r3, #16]
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2107      	movs	r1, #7
 8001592:	400b      	ands	r3, r1
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	409a      	lsls	r2, r3
 8001598:	0013      	movs	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	08da      	lsrs	r2, r3, #3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3208      	adds	r2, #8
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	6939      	ldr	r1, [r7, #16]
 80015ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	2203      	movs	r2, #3
 80015ba:	409a      	lsls	r2, r3
 80015bc:	0013      	movs	r3, r2
 80015be:	43da      	mvns	r2, r3
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2203      	movs	r2, #3
 80015cc:	401a      	ands	r2, r3
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	409a      	lsls	r2, r3
 80015d4:	0013      	movs	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	23c0      	movs	r3, #192	; 0xc0
 80015e8:	029b      	lsls	r3, r3, #10
 80015ea:	4013      	ands	r3, r2
 80015ec:	d100      	bne.n	80015f0 <HAL_GPIO_Init+0x17c>
 80015ee:	e09a      	b.n	8001726 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f0:	4b54      	ldr	r3, [pc, #336]	; (8001744 <HAL_GPIO_Init+0x2d0>)
 80015f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015f4:	4b53      	ldr	r3, [pc, #332]	; (8001744 <HAL_GPIO_Init+0x2d0>)
 80015f6:	2101      	movs	r1, #1
 80015f8:	430a      	orrs	r2, r1
 80015fa:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80015fc:	4a52      	ldr	r2, [pc, #328]	; (8001748 <HAL_GPIO_Init+0x2d4>)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	089b      	lsrs	r3, r3, #2
 8001602:	3302      	adds	r3, #2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	589b      	ldr	r3, [r3, r2]
 8001608:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2203      	movs	r2, #3
 800160e:	4013      	ands	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	220f      	movs	r2, #15
 8001614:	409a      	lsls	r2, r3
 8001616:	0013      	movs	r3, r2
 8001618:	43da      	mvns	r2, r3
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	4013      	ands	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	23a0      	movs	r3, #160	; 0xa0
 8001624:	05db      	lsls	r3, r3, #23
 8001626:	429a      	cmp	r2, r3
 8001628:	d019      	beq.n	800165e <HAL_GPIO_Init+0x1ea>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a47      	ldr	r2, [pc, #284]	; (800174c <HAL_GPIO_Init+0x2d8>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d013      	beq.n	800165a <HAL_GPIO_Init+0x1e6>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a46      	ldr	r2, [pc, #280]	; (8001750 <HAL_GPIO_Init+0x2dc>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d00d      	beq.n	8001656 <HAL_GPIO_Init+0x1e2>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a45      	ldr	r2, [pc, #276]	; (8001754 <HAL_GPIO_Init+0x2e0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d007      	beq.n	8001652 <HAL_GPIO_Init+0x1de>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a44      	ldr	r2, [pc, #272]	; (8001758 <HAL_GPIO_Init+0x2e4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d101      	bne.n	800164e <HAL_GPIO_Init+0x1da>
 800164a:	2305      	movs	r3, #5
 800164c:	e008      	b.n	8001660 <HAL_GPIO_Init+0x1ec>
 800164e:	2306      	movs	r3, #6
 8001650:	e006      	b.n	8001660 <HAL_GPIO_Init+0x1ec>
 8001652:	2303      	movs	r3, #3
 8001654:	e004      	b.n	8001660 <HAL_GPIO_Init+0x1ec>
 8001656:	2302      	movs	r3, #2
 8001658:	e002      	b.n	8001660 <HAL_GPIO_Init+0x1ec>
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_GPIO_Init+0x1ec>
 800165e:	2300      	movs	r3, #0
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	2103      	movs	r1, #3
 8001664:	400a      	ands	r2, r1
 8001666:	0092      	lsls	r2, r2, #2
 8001668:	4093      	lsls	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	4313      	orrs	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001670:	4935      	ldr	r1, [pc, #212]	; (8001748 <HAL_GPIO_Init+0x2d4>)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	3302      	adds	r3, #2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800167e:	4b37      	ldr	r3, [pc, #220]	; (800175c <HAL_GPIO_Init+0x2e8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	43da      	mvns	r2, r3
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	4013      	ands	r3, r2
 800168c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	2380      	movs	r3, #128	; 0x80
 8001694:	025b      	lsls	r3, r3, #9
 8001696:	4013      	ands	r3, r2
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4313      	orrs	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016a2:	4b2e      	ldr	r3, [pc, #184]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80016a8:	4b2c      	ldr	r3, [pc, #176]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	43da      	mvns	r2, r3
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	4013      	ands	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	2380      	movs	r3, #128	; 0x80
 80016be:	029b      	lsls	r3, r3, #10
 80016c0:	4013      	ands	r3, r2
 80016c2:	d003      	beq.n	80016cc <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016cc:	4b23      	ldr	r3, [pc, #140]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016d2:	4b22      	ldr	r3, [pc, #136]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	43da      	mvns	r2, r3
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	4013      	ands	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	2380      	movs	r3, #128	; 0x80
 80016e8:	035b      	lsls	r3, r3, #13
 80016ea:	4013      	ands	r3, r2
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016f6:	4b19      	ldr	r3, [pc, #100]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <HAL_GPIO_Init+0x2e8>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	43da      	mvns	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	039b      	lsls	r3, r3, #14
 8001714:	4013      	ands	r3, r2
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001720:	4b0e      	ldr	r3, [pc, #56]	; (800175c <HAL_GPIO_Init+0x2e8>)
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	3301      	adds	r3, #1
 800172a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	40da      	lsrs	r2, r3
 8001734:	1e13      	subs	r3, r2, #0
 8001736:	d000      	beq.n	800173a <HAL_GPIO_Init+0x2c6>
 8001738:	e6a8      	b.n	800148c <HAL_GPIO_Init+0x18>
  }
}
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b006      	add	sp, #24
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40021000 	.word	0x40021000
 8001748:	40010000 	.word	0x40010000
 800174c:	50000400 	.word	0x50000400
 8001750:	50000800 	.word	0x50000800
 8001754:	50000c00 	.word	0x50000c00
 8001758:	50001c00 	.word	0x50001c00
 800175c:	40010400 	.word	0x40010400

08001760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b08a      	sub	sp, #40	; 0x28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	f000 fbaf 	bl	8001ed2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001774:	4bcf      	ldr	r3, [pc, #828]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	220c      	movs	r2, #12
 800177a:	4013      	ands	r3, r2
 800177c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800177e:	4bcd      	ldr	r3, [pc, #820]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001780:	68da      	ldr	r2, [r3, #12]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	025b      	lsls	r3, r3, #9
 8001786:	4013      	ands	r3, r2
 8001788:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2201      	movs	r2, #1
 8001790:	4013      	ands	r3, r2
 8001792:	d100      	bne.n	8001796 <HAL_RCC_OscConfig+0x36>
 8001794:	e07e      	b.n	8001894 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001796:	6a3b      	ldr	r3, [r7, #32]
 8001798:	2b08      	cmp	r3, #8
 800179a:	d007      	beq.n	80017ac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800179c:	6a3b      	ldr	r3, [r7, #32]
 800179e:	2b0c      	cmp	r3, #12
 80017a0:	d112      	bne.n	80017c8 <HAL_RCC_OscConfig+0x68>
 80017a2:	69fa      	ldr	r2, [r7, #28]
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	025b      	lsls	r3, r3, #9
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d10d      	bne.n	80017c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	4bc1      	ldr	r3, [pc, #772]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	029b      	lsls	r3, r3, #10
 80017b4:	4013      	ands	r3, r2
 80017b6:	d100      	bne.n	80017ba <HAL_RCC_OscConfig+0x5a>
 80017b8:	e06b      	b.n	8001892 <HAL_RCC_OscConfig+0x132>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d167      	bne.n	8001892 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	f000 fb85 	bl	8001ed2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	025b      	lsls	r3, r3, #9
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0x84>
 80017d4:	4bb7      	ldr	r3, [pc, #732]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4bb6      	ldr	r3, [pc, #728]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80017da:	2180      	movs	r1, #128	; 0x80
 80017dc:	0249      	lsls	r1, r1, #9
 80017de:	430a      	orrs	r2, r1
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	e027      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	23a0      	movs	r3, #160	; 0xa0
 80017ea:	02db      	lsls	r3, r3, #11
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d10e      	bne.n	800180e <HAL_RCC_OscConfig+0xae>
 80017f0:	4bb0      	ldr	r3, [pc, #704]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4baf      	ldr	r3, [pc, #700]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80017f6:	2180      	movs	r1, #128	; 0x80
 80017f8:	02c9      	lsls	r1, r1, #11
 80017fa:	430a      	orrs	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	4bad      	ldr	r3, [pc, #692]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	4bac      	ldr	r3, [pc, #688]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	0249      	lsls	r1, r1, #9
 8001808:	430a      	orrs	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e012      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 800180e:	4ba9      	ldr	r3, [pc, #676]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	4ba8      	ldr	r3, [pc, #672]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001814:	49a8      	ldr	r1, [pc, #672]	; (8001ab8 <HAL_RCC_OscConfig+0x358>)
 8001816:	400a      	ands	r2, r1
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	4ba6      	ldr	r3, [pc, #664]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	025b      	lsls	r3, r3, #9
 8001822:	4013      	ands	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	4ba2      	ldr	r3, [pc, #648]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4ba1      	ldr	r3, [pc, #644]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 800182e:	49a3      	ldr	r1, [pc, #652]	; (8001abc <HAL_RCC_OscConfig+0x35c>)
 8001830:	400a      	ands	r2, r1
 8001832:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d015      	beq.n	8001868 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff f8ea 	bl	8000a14 <HAL_GetTick>
 8001840:	0003      	movs	r3, r0
 8001842:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001844:	e009      	b.n	800185a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001846:	f7ff f8e5 	bl	8000a14 <HAL_GetTick>
 800184a:	0002      	movs	r2, r0
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b64      	cmp	r3, #100	; 0x64
 8001852:	d902      	bls.n	800185a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	f000 fb3c 	bl	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800185a:	4b96      	ldr	r3, [pc, #600]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	029b      	lsls	r3, r3, #10
 8001862:	4013      	ands	r3, r2
 8001864:	d0ef      	beq.n	8001846 <HAL_RCC_OscConfig+0xe6>
 8001866:	e015      	b.n	8001894 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001868:	f7ff f8d4 	bl	8000a14 <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001872:	f7ff f8cf 	bl	8000a14 <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b64      	cmp	r3, #100	; 0x64
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e326      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001884:	4b8b      	ldr	r3, [pc, #556]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2380      	movs	r3, #128	; 0x80
 800188a:	029b      	lsls	r3, r3, #10
 800188c:	4013      	ands	r3, r2
 800188e:	d1f0      	bne.n	8001872 <HAL_RCC_OscConfig+0x112>
 8001890:	e000      	b.n	8001894 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001892:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2202      	movs	r2, #2
 800189a:	4013      	ands	r3, r2
 800189c:	d100      	bne.n	80018a0 <HAL_RCC_OscConfig+0x140>
 800189e:	e08b      	b.n	80019b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018a6:	6a3b      	ldr	r3, [r7, #32]
 80018a8:	2b04      	cmp	r3, #4
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018ac:	6a3b      	ldr	r3, [r7, #32]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d13e      	bne.n	8001930 <HAL_RCC_OscConfig+0x1d0>
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d13b      	bne.n	8001930 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80018b8:	4b7e      	ldr	r3, [pc, #504]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2204      	movs	r2, #4
 80018be:	4013      	ands	r3, r2
 80018c0:	d004      	beq.n	80018cc <HAL_RCC_OscConfig+0x16c>
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d101      	bne.n	80018cc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e302      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018cc:	4b79      	ldr	r3, [pc, #484]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4a7b      	ldr	r2, [pc, #492]	; (8001ac0 <HAL_RCC_OscConfig+0x360>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	0019      	movs	r1, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	021a      	lsls	r2, r3, #8
 80018dc:	4b75      	ldr	r3, [pc, #468]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018de:	430a      	orrs	r2, r1
 80018e0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018e2:	4b74      	ldr	r3, [pc, #464]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2209      	movs	r2, #9
 80018e8:	4393      	bics	r3, r2
 80018ea:	0019      	movs	r1, r3
 80018ec:	4b71      	ldr	r3, [pc, #452]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f4:	f000 fc40 	bl	8002178 <HAL_RCC_GetSysClockFreq>
 80018f8:	0001      	movs	r1, r0
 80018fa:	4b6e      	ldr	r3, [pc, #440]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	220f      	movs	r2, #15
 8001902:	4013      	ands	r3, r2
 8001904:	4a6f      	ldr	r2, [pc, #444]	; (8001ac4 <HAL_RCC_OscConfig+0x364>)
 8001906:	5cd3      	ldrb	r3, [r2, r3]
 8001908:	000a      	movs	r2, r1
 800190a:	40da      	lsrs	r2, r3
 800190c:	4b6e      	ldr	r3, [pc, #440]	; (8001ac8 <HAL_RCC_OscConfig+0x368>)
 800190e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001910:	4b6e      	ldr	r3, [pc, #440]	; (8001acc <HAL_RCC_OscConfig+0x36c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2513      	movs	r5, #19
 8001916:	197c      	adds	r4, r7, r5
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff f835 	bl	8000988 <HAL_InitTick>
 800191e:	0003      	movs	r3, r0
 8001920:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001922:	197b      	adds	r3, r7, r5
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d046      	beq.n	80019b8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800192a:	197b      	adds	r3, r7, r5
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	e2d0      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d027      	beq.n	8001986 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001936:	4b5f      	ldr	r3, [pc, #380]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2209      	movs	r2, #9
 800193c:	4393      	bics	r3, r2
 800193e:	0019      	movs	r1, r3
 8001940:	4b5c      	ldr	r3, [pc, #368]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001942:	697a      	ldr	r2, [r7, #20]
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001948:	f7ff f864 	bl	8000a14 <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff f85f 	bl	8000a14 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e2b6      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001964:	4b53      	ldr	r3, [pc, #332]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2204      	movs	r2, #4
 800196a:	4013      	ands	r3, r2
 800196c:	d0f1      	beq.n	8001952 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b51      	ldr	r3, [pc, #324]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	4a53      	ldr	r2, [pc, #332]	; (8001ac0 <HAL_RCC_OscConfig+0x360>)
 8001974:	4013      	ands	r3, r2
 8001976:	0019      	movs	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	021a      	lsls	r2, r3, #8
 800197e:	4b4d      	ldr	r3, [pc, #308]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001980:	430a      	orrs	r2, r1
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	e018      	b.n	80019b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	4b4b      	ldr	r3, [pc, #300]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4b4a      	ldr	r3, [pc, #296]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 800198c:	2101      	movs	r1, #1
 800198e:	438a      	bics	r2, r1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff f83f 	bl	8000a14 <HAL_GetTick>
 8001996:	0003      	movs	r3, r0
 8001998:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800199c:	f7ff f83a 	bl	8000a14 <HAL_GetTick>
 80019a0:	0002      	movs	r2, r0
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e291      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019ae:	4b41      	ldr	r3, [pc, #260]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2204      	movs	r2, #4
 80019b4:	4013      	ands	r3, r2
 80019b6:	d1f1      	bne.n	800199c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2210      	movs	r2, #16
 80019be:	4013      	ands	r3, r2
 80019c0:	d100      	bne.n	80019c4 <HAL_RCC_OscConfig+0x264>
 80019c2:	e0a1      	b.n	8001b08 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d140      	bne.n	8001a4c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ca:	4b3a      	ldr	r3, [pc, #232]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4013      	ands	r3, r2
 80019d4:	d005      	beq.n	80019e2 <HAL_RCC_OscConfig+0x282>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e277      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e2:	4b34      	ldr	r3, [pc, #208]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	4a3a      	ldr	r2, [pc, #232]	; (8001ad0 <HAL_RCC_OscConfig+0x370>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	0019      	movs	r1, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f0:	4b30      	ldr	r3, [pc, #192]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80019f2:	430a      	orrs	r2, r1
 80019f4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019f6:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	0a19      	lsrs	r1, r3, #8
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	061a      	lsls	r2, r3, #24
 8001a04:	4b2b      	ldr	r3, [pc, #172]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a06:	430a      	orrs	r2, r1
 8001a08:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	0b5b      	lsrs	r3, r3, #13
 8001a10:	3301      	adds	r3, #1
 8001a12:	2280      	movs	r2, #128	; 0x80
 8001a14:	0212      	lsls	r2, r2, #8
 8001a16:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001a18:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	091b      	lsrs	r3, r3, #4
 8001a1e:	210f      	movs	r1, #15
 8001a20:	400b      	ands	r3, r1
 8001a22:	4928      	ldr	r1, [pc, #160]	; (8001ac4 <HAL_RCC_OscConfig+0x364>)
 8001a24:	5ccb      	ldrb	r3, [r1, r3]
 8001a26:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a28:	4b27      	ldr	r3, [pc, #156]	; (8001ac8 <HAL_RCC_OscConfig+0x368>)
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001a2c:	4b27      	ldr	r3, [pc, #156]	; (8001acc <HAL_RCC_OscConfig+0x36c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2513      	movs	r5, #19
 8001a32:	197c      	adds	r4, r7, r5
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7fe ffa7 	bl	8000988 <HAL_InitTick>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001a3e:	197b      	adds	r3, r7, r5
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d060      	beq.n	8001b08 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001a46:	197b      	adds	r3, r7, r5
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	e242      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d03f      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a5a:	2180      	movs	r1, #128	; 0x80
 8001a5c:	0049      	lsls	r1, r1, #1
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7fe ffd7 	bl	8000a14 <HAL_GetTick>
 8001a66:	0003      	movs	r3, r0
 8001a68:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a6c:	f7fe ffd2 	bl	8000a14 <HAL_GetTick>
 8001a70:	0002      	movs	r2, r0
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e229      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4a10      	ldr	r2, [pc, #64]	; (8001ad0 <HAL_RCC_OscConfig+0x370>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	0019      	movs	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	0a19      	lsrs	r1, r3, #8
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a1b      	ldr	r3, [r3, #32]
 8001aaa:	061a      	lsls	r2, r3, #24
 8001aac:	4b01      	ldr	r3, [pc, #4]	; (8001ab4 <HAL_RCC_OscConfig+0x354>)
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	605a      	str	r2, [r3, #4]
 8001ab2:	e029      	b.n	8001b08 <HAL_RCC_OscConfig+0x3a8>
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	fffeffff 	.word	0xfffeffff
 8001abc:	fffbffff 	.word	0xfffbffff
 8001ac0:	ffffe0ff 	.word	0xffffe0ff
 8001ac4:	08002a00 	.word	0x08002a00
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	20000004 	.word	0x20000004
 8001ad0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ad4:	4bbd      	ldr	r3, [pc, #756]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4bbc      	ldr	r3, [pc, #752]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ada:	49bd      	ldr	r1, [pc, #756]	; (8001dd0 <HAL_RCC_OscConfig+0x670>)
 8001adc:	400a      	ands	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7fe ff98 	bl	8000a14 <HAL_GetTick>
 8001ae4:	0003      	movs	r3, r0
 8001ae6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aea:	f7fe ff93 	bl	8000a14 <HAL_GetTick>
 8001aee:	0002      	movs	r2, r0
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e1ea      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001afc:	4bb3      	ldr	r3, [pc, #716]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4013      	ands	r3, r2
 8001b06:	d1f0      	bne.n	8001aea <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2208      	movs	r2, #8
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d036      	beq.n	8001b80 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d019      	beq.n	8001b4e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b1a:	4bac      	ldr	r3, [pc, #688]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b1e:	4bab      	ldr	r3, [pc, #684]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b20:	2101      	movs	r1, #1
 8001b22:	430a      	orrs	r2, r1
 8001b24:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b26:	f7fe ff75 	bl	8000a14 <HAL_GetTick>
 8001b2a:	0003      	movs	r3, r0
 8001b2c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b30:	f7fe ff70 	bl	8000a14 <HAL_GetTick>
 8001b34:	0002      	movs	r2, r0
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e1c7      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b42:	4ba2      	ldr	r3, [pc, #648]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b46:	2202      	movs	r2, #2
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d0f1      	beq.n	8001b30 <HAL_RCC_OscConfig+0x3d0>
 8001b4c:	e018      	b.n	8001b80 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b4e:	4b9f      	ldr	r3, [pc, #636]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b52:	4b9e      	ldr	r3, [pc, #632]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b54:	2101      	movs	r1, #1
 8001b56:	438a      	bics	r2, r1
 8001b58:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5a:	f7fe ff5b 	bl	8000a14 <HAL_GetTick>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b64:	f7fe ff56 	bl	8000a14 <HAL_GetTick>
 8001b68:	0002      	movs	r2, r0
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e1ad      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b76:	4b95      	ldr	r3, [pc, #596]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d1f1      	bne.n	8001b64 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2204      	movs	r2, #4
 8001b86:	4013      	ands	r3, r2
 8001b88:	d100      	bne.n	8001b8c <HAL_RCC_OscConfig+0x42c>
 8001b8a:	e0ae      	b.n	8001cea <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b8c:	2027      	movs	r0, #39	; 0x27
 8001b8e:	183b      	adds	r3, r7, r0
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b94:	4b8d      	ldr	r3, [pc, #564]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001b96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	055b      	lsls	r3, r3, #21
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d109      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba0:	4b8a      	ldr	r3, [pc, #552]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ba4:	4b89      	ldr	r3, [pc, #548]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ba6:	2180      	movs	r1, #128	; 0x80
 8001ba8:	0549      	lsls	r1, r1, #21
 8001baa:	430a      	orrs	r2, r1
 8001bac:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001bae:	183b      	adds	r3, r7, r0
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb4:	4b87      	ldr	r3, [pc, #540]	; (8001dd4 <HAL_RCC_OscConfig+0x674>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	d11a      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc0:	4b84      	ldr	r3, [pc, #528]	; (8001dd4 <HAL_RCC_OscConfig+0x674>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b83      	ldr	r3, [pc, #524]	; (8001dd4 <HAL_RCC_OscConfig+0x674>)
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	0049      	lsls	r1, r1, #1
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bce:	f7fe ff21 	bl	8000a14 <HAL_GetTick>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bd8:	f7fe ff1c 	bl	8000a14 <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b64      	cmp	r3, #100	; 0x64
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e173      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bea:	4b7a      	ldr	r3, [pc, #488]	; (8001dd4 <HAL_RCC_OscConfig+0x674>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	2380      	movs	r3, #128	; 0x80
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_OscConfig+0x4b2>
 8001c02:	4b72      	ldr	r3, [pc, #456]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c06:	4b71      	ldr	r3, [pc, #452]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c08:	2180      	movs	r1, #128	; 0x80
 8001c0a:	0049      	lsls	r1, r1, #1
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	651a      	str	r2, [r3, #80]	; 0x50
 8001c10:	e031      	b.n	8001c76 <HAL_RCC_OscConfig+0x516>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10c      	bne.n	8001c34 <HAL_RCC_OscConfig+0x4d4>
 8001c1a:	4b6c      	ldr	r3, [pc, #432]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c1e:	4b6b      	ldr	r3, [pc, #428]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c20:	496b      	ldr	r1, [pc, #428]	; (8001dd0 <HAL_RCC_OscConfig+0x670>)
 8001c22:	400a      	ands	r2, r1
 8001c24:	651a      	str	r2, [r3, #80]	; 0x50
 8001c26:	4b69      	ldr	r3, [pc, #420]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c2a:	4b68      	ldr	r3, [pc, #416]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c2c:	496a      	ldr	r1, [pc, #424]	; (8001dd8 <HAL_RCC_OscConfig+0x678>)
 8001c2e:	400a      	ands	r2, r1
 8001c30:	651a      	str	r2, [r3, #80]	; 0x50
 8001c32:	e020      	b.n	8001c76 <HAL_RCC_OscConfig+0x516>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	23a0      	movs	r3, #160	; 0xa0
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d10e      	bne.n	8001c5e <HAL_RCC_OscConfig+0x4fe>
 8001c40:	4b62      	ldr	r3, [pc, #392]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c44:	4b61      	ldr	r3, [pc, #388]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c46:	2180      	movs	r1, #128	; 0x80
 8001c48:	00c9      	lsls	r1, r1, #3
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	651a      	str	r2, [r3, #80]	; 0x50
 8001c4e:	4b5f      	ldr	r3, [pc, #380]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c52:	4b5e      	ldr	r3, [pc, #376]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	0049      	lsls	r1, r1, #1
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	651a      	str	r2, [r3, #80]	; 0x50
 8001c5c:	e00b      	b.n	8001c76 <HAL_RCC_OscConfig+0x516>
 8001c5e:	4b5b      	ldr	r3, [pc, #364]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c62:	4b5a      	ldr	r3, [pc, #360]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c64:	495a      	ldr	r1, [pc, #360]	; (8001dd0 <HAL_RCC_OscConfig+0x670>)
 8001c66:	400a      	ands	r2, r1
 8001c68:	651a      	str	r2, [r3, #80]	; 0x50
 8001c6a:	4b58      	ldr	r3, [pc, #352]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c6e:	4b57      	ldr	r3, [pc, #348]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c70:	4959      	ldr	r1, [pc, #356]	; (8001dd8 <HAL_RCC_OscConfig+0x678>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d015      	beq.n	8001caa <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7e:	f7fe fec9 	bl	8000a14 <HAL_GetTick>
 8001c82:	0003      	movs	r3, r0
 8001c84:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c86:	e009      	b.n	8001c9c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c88:	f7fe fec4 	bl	8000a14 <HAL_GetTick>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	4a52      	ldr	r2, [pc, #328]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e11a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c9c:	4b4b      	ldr	r3, [pc, #300]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001c9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d0ef      	beq.n	8001c88 <HAL_RCC_OscConfig+0x528>
 8001ca8:	e014      	b.n	8001cd4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001caa:	f7fe feb3 	bl	8000a14 <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cb2:	e009      	b.n	8001cc8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cb4:	f7fe feae 	bl	8000a14 <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	4a47      	ldr	r2, [pc, #284]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e104      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cc8:	4b40      	ldr	r3, [pc, #256]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001cca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d1ef      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cd4:	2327      	movs	r3, #39	; 0x27
 8001cd6:	18fb      	adds	r3, r7, r3
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d105      	bne.n	8001cea <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cde:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ce2:	4b3a      	ldr	r3, [pc, #232]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001ce4:	493e      	ldr	r1, [pc, #248]	; (8001de0 <HAL_RCC_OscConfig+0x680>)
 8001ce6:	400a      	ands	r2, r1
 8001ce8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d049      	beq.n	8001d88 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d026      	beq.n	8001d4a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001cfc:	4b33      	ldr	r3, [pc, #204]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	4b32      	ldr	r3, [pc, #200]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d02:	2101      	movs	r1, #1
 8001d04:	430a      	orrs	r2, r1
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	4b30      	ldr	r3, [pc, #192]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d0e:	2101      	movs	r1, #1
 8001d10:	430a      	orrs	r2, r1
 8001d12:	635a      	str	r2, [r3, #52]	; 0x34
 8001d14:	4b33      	ldr	r3, [pc, #204]	; (8001de4 <HAL_RCC_OscConfig+0x684>)
 8001d16:	6a1a      	ldr	r2, [r3, #32]
 8001d18:	4b32      	ldr	r3, [pc, #200]	; (8001de4 <HAL_RCC_OscConfig+0x684>)
 8001d1a:	2180      	movs	r1, #128	; 0x80
 8001d1c:	0189      	lsls	r1, r1, #6
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d22:	f7fe fe77 	bl	8000a14 <HAL_GetTick>
 8001d26:	0003      	movs	r3, r0
 8001d28:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d2c:	f7fe fe72 	bl	8000a14 <HAL_GetTick>
 8001d30:	0002      	movs	r2, r0
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e0c9      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d3e:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2202      	movs	r2, #2
 8001d44:	4013      	ands	r3, r2
 8001d46:	d0f1      	beq.n	8001d2c <HAL_RCC_OscConfig+0x5cc>
 8001d48:	e01e      	b.n	8001d88 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d4a:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	4b1f      	ldr	r3, [pc, #124]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d50:	2101      	movs	r1, #1
 8001d52:	438a      	bics	r2, r1
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <HAL_RCC_OscConfig+0x684>)
 8001d58:	6a1a      	ldr	r2, [r3, #32]
 8001d5a:	4b22      	ldr	r3, [pc, #136]	; (8001de4 <HAL_RCC_OscConfig+0x684>)
 8001d5c:	4922      	ldr	r1, [pc, #136]	; (8001de8 <HAL_RCC_OscConfig+0x688>)
 8001d5e:	400a      	ands	r2, r1
 8001d60:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d62:	f7fe fe57 	bl	8000a14 <HAL_GetTick>
 8001d66:	0003      	movs	r3, r0
 8001d68:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d6c:	f7fe fe52 	bl	8000a14 <HAL_GetTick>
 8001d70:	0002      	movs	r2, r0
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e0a9      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d7e:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2202      	movs	r2, #2
 8001d84:	4013      	ands	r3, r2
 8001d86:	d1f1      	bne.n	8001d6c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d100      	bne.n	8001d92 <HAL_RCC_OscConfig+0x632>
 8001d90:	e09e      	b.n	8001ed0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d92:	6a3b      	ldr	r3, [r7, #32]
 8001d94:	2b0c      	cmp	r3, #12
 8001d96:	d100      	bne.n	8001d9a <HAL_RCC_OscConfig+0x63a>
 8001d98:	e077      	b.n	8001e8a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d158      	bne.n	8001e54 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_RCC_OscConfig+0x66c>)
 8001da8:	4910      	ldr	r1, [pc, #64]	; (8001dec <HAL_RCC_OscConfig+0x68c>)
 8001daa:	400a      	ands	r2, r1
 8001dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7fe fe31 	bl	8000a14 <HAL_GetTick>
 8001db2:	0003      	movs	r3, r0
 8001db4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001db6:	e01b      	b.n	8001df0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db8:	f7fe fe2c 	bl	8000a14 <HAL_GetTick>
 8001dbc:	0002      	movs	r2, r0
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d914      	bls.n	8001df0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e083      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	fffffeff 	.word	0xfffffeff
 8001dd4:	40007000 	.word	0x40007000
 8001dd8:	fffffbff 	.word	0xfffffbff
 8001ddc:	00001388 	.word	0x00001388
 8001de0:	efffffff 	.word	0xefffffff
 8001de4:	40010000 	.word	0x40010000
 8001de8:	ffffdfff 	.word	0xffffdfff
 8001dec:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001df0:	4b3a      	ldr	r3, [pc, #232]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	049b      	lsls	r3, r3, #18
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d1dd      	bne.n	8001db8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dfc:	4b37      	ldr	r3, [pc, #220]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4a37      	ldr	r2, [pc, #220]	; (8001ee0 <HAL_RCC_OscConfig+0x780>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e14:	431a      	orrs	r2, r3
 8001e16:	4b31      	ldr	r3, [pc, #196]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b2f      	ldr	r3, [pc, #188]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b2e      	ldr	r3, [pc, #184]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e22:	2180      	movs	r1, #128	; 0x80
 8001e24:	0449      	lsls	r1, r1, #17
 8001e26:	430a      	orrs	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2a:	f7fe fdf3 	bl	8000a14 <HAL_GetTick>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e34:	f7fe fdee 	bl	8000a14 <HAL_GetTick>
 8001e38:	0002      	movs	r2, r0
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e045      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e46:	4b25      	ldr	r3, [pc, #148]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	049b      	lsls	r3, r3, #18
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0x6d4>
 8001e52:	e03d      	b.n	8001ed0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e54:	4b21      	ldr	r3, [pc, #132]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b20      	ldr	r3, [pc, #128]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e5a:	4922      	ldr	r1, [pc, #136]	; (8001ee4 <HAL_RCC_OscConfig+0x784>)
 8001e5c:	400a      	ands	r2, r1
 8001e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e60:	f7fe fdd8 	bl	8000a14 <HAL_GetTick>
 8001e64:	0003      	movs	r3, r0
 8001e66:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e6a:	f7fe fdd3 	bl	8000a14 <HAL_GetTick>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e02a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	049b      	lsls	r3, r3, #18
 8001e84:	4013      	ands	r3, r2
 8001e86:	d1f0      	bne.n	8001e6a <HAL_RCC_OscConfig+0x70a>
 8001e88:	e022      	b.n	8001ed0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e01d      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_RCC_OscConfig+0x77c>)
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	2380      	movs	r3, #128	; 0x80
 8001ea0:	025b      	lsls	r3, r3, #9
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d10f      	bne.n	8001ecc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001eac:	69fa      	ldr	r2, [r7, #28]
 8001eae:	23f0      	movs	r3, #240	; 0xf0
 8001eb0:	039b      	lsls	r3, r3, #14
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d107      	bne.n	8001ecc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	23c0      	movs	r3, #192	; 0xc0
 8001ec0:	041b      	lsls	r3, r3, #16
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d001      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e000      	b.n	8001ed2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b00a      	add	sp, #40	; 0x28
 8001ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	ff02ffff 	.word	0xff02ffff
 8001ee4:	feffffff 	.word	0xfeffffff

08001ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee8:	b5b0      	push	{r4, r5, r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e128      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001efc:	4b96      	ldr	r3, [pc, #600]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2201      	movs	r2, #1
 8001f02:	4013      	ands	r3, r2
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d91e      	bls.n	8001f48 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0a:	4b93      	ldr	r3, [pc, #588]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4393      	bics	r3, r2
 8001f12:	0019      	movs	r1, r3
 8001f14:	4b90      	ldr	r3, [pc, #576]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f1c:	f7fe fd7a 	bl	8000a14 <HAL_GetTick>
 8001f20:	0003      	movs	r3, r0
 8001f22:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f24:	e009      	b.n	8001f3a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f26:	f7fe fd75 	bl	8000a14 <HAL_GetTick>
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	4a8a      	ldr	r2, [pc, #552]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e109      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3a:	4b87      	ldr	r3, [pc, #540]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	4013      	ands	r3, r2
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1ee      	bne.n	8001f26 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d009      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f52:	4b83      	ldr	r3, [pc, #524]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	22f0      	movs	r2, #240	; 0xf0
 8001f58:	4393      	bics	r3, r2
 8001f5a:	0019      	movs	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	4b7f      	ldr	r3, [pc, #508]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001f62:	430a      	orrs	r2, r1
 8001f64:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d100      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x8a>
 8001f70:	e089      	b.n	8002086 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f7a:	4b79      	ldr	r3, [pc, #484]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	029b      	lsls	r3, r3, #10
 8001f82:	4013      	ands	r3, r2
 8001f84:	d120      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e0e1      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d107      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f92:	4b73      	ldr	r3, [pc, #460]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	049b      	lsls	r3, r3, #18
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d114      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0d5      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d106      	bne.n	8001fb8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001faa:	4b6d      	ldr	r3, [pc, #436]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2204      	movs	r2, #4
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d109      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e0ca      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001fb8:	4b69      	ldr	r3, [pc, #420]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	2380      	movs	r3, #128	; 0x80
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d101      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e0c2      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc8:	4b65      	ldr	r3, [pc, #404]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2203      	movs	r2, #3
 8001fce:	4393      	bics	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	4b62      	ldr	r3, [pc, #392]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fdc:	f7fe fd1a 	bl	8000a14 <HAL_GetTick>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d111      	bne.n	8002010 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fec:	e009      	b.n	8002002 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fee:	f7fe fd11 	bl	8000a14 <HAL_GetTick>
 8001ff2:	0002      	movs	r2, r0
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	4a58      	ldr	r2, [pc, #352]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e0a5      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002002:	4b57      	ldr	r3, [pc, #348]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	220c      	movs	r2, #12
 8002008:	4013      	ands	r3, r2
 800200a:	2b08      	cmp	r3, #8
 800200c:	d1ef      	bne.n	8001fee <HAL_RCC_ClockConfig+0x106>
 800200e:	e03a      	b.n	8002086 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b03      	cmp	r3, #3
 8002016:	d111      	bne.n	800203c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002018:	e009      	b.n	800202e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800201a:	f7fe fcfb 	bl	8000a14 <HAL_GetTick>
 800201e:	0002      	movs	r2, r0
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	4a4d      	ldr	r2, [pc, #308]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d901      	bls.n	800202e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e08f      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800202e:	4b4c      	ldr	r3, [pc, #304]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	220c      	movs	r2, #12
 8002034:	4013      	ands	r3, r2
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d1ef      	bne.n	800201a <HAL_RCC_ClockConfig+0x132>
 800203a:	e024      	b.n	8002086 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d11b      	bne.n	800207c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002044:	e009      	b.n	800205a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002046:	f7fe fce5 	bl	8000a14 <HAL_GetTick>
 800204a:	0002      	movs	r2, r0
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	4a42      	ldr	r2, [pc, #264]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d901      	bls.n	800205a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e079      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800205a:	4b41      	ldr	r3, [pc, #260]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	220c      	movs	r2, #12
 8002060:	4013      	ands	r3, r2
 8002062:	2b04      	cmp	r3, #4
 8002064:	d1ef      	bne.n	8002046 <HAL_RCC_ClockConfig+0x15e>
 8002066:	e00e      	b.n	8002086 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002068:	f7fe fcd4 	bl	8000a14 <HAL_GetTick>
 800206c:	0002      	movs	r2, r0
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	4a3a      	ldr	r2, [pc, #232]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d901      	bls.n	800207c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e068      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800207c:	4b38      	ldr	r3, [pc, #224]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	220c      	movs	r2, #12
 8002082:	4013      	ands	r3, r2
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002086:	4b34      	ldr	r3, [pc, #208]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2201      	movs	r2, #1
 800208c:	4013      	ands	r3, r2
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d21e      	bcs.n	80020d2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002094:	4b30      	ldr	r3, [pc, #192]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2201      	movs	r2, #1
 800209a:	4393      	bics	r3, r2
 800209c:	0019      	movs	r1, r3
 800209e:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	430a      	orrs	r2, r1
 80020a4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020a6:	f7fe fcb5 	bl	8000a14 <HAL_GetTick>
 80020aa:	0003      	movs	r3, r0
 80020ac:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ae:	e009      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b0:	f7fe fcb0 	bl	8000a14 <HAL_GetTick>
 80020b4:	0002      	movs	r2, r0
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	4a28      	ldr	r2, [pc, #160]	; (800215c <HAL_RCC_ClockConfig+0x274>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e044      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c4:	4b24      	ldr	r3, [pc, #144]	; (8002158 <HAL_RCC_ClockConfig+0x270>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2201      	movs	r2, #1
 80020ca:	4013      	ands	r3, r2
 80020cc:	683a      	ldr	r2, [r7, #0]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d1ee      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2204      	movs	r2, #4
 80020d8:	4013      	ands	r3, r2
 80020da:	d009      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020dc:	4b20      	ldr	r3, [pc, #128]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4a20      	ldr	r2, [pc, #128]	; (8002164 <HAL_RCC_ClockConfig+0x27c>)
 80020e2:	4013      	ands	r3, r2
 80020e4:	0019      	movs	r1, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 80020ec:	430a      	orrs	r2, r1
 80020ee:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2208      	movs	r2, #8
 80020f6:	4013      	ands	r3, r2
 80020f8:	d00a      	beq.n	8002110 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	4a1a      	ldr	r2, [pc, #104]	; (8002168 <HAL_RCC_ClockConfig+0x280>)
 8002100:	4013      	ands	r3, r2
 8002102:	0019      	movs	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	00da      	lsls	r2, r3, #3
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 800210c:	430a      	orrs	r2, r1
 800210e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002110:	f000 f832 	bl	8002178 <HAL_RCC_GetSysClockFreq>
 8002114:	0001      	movs	r1, r0
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_RCC_ClockConfig+0x278>)
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	091b      	lsrs	r3, r3, #4
 800211c:	220f      	movs	r2, #15
 800211e:	4013      	ands	r3, r2
 8002120:	4a12      	ldr	r2, [pc, #72]	; (800216c <HAL_RCC_ClockConfig+0x284>)
 8002122:	5cd3      	ldrb	r3, [r2, r3]
 8002124:	000a      	movs	r2, r1
 8002126:	40da      	lsrs	r2, r3
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_RCC_ClockConfig+0x288>)
 800212a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <HAL_RCC_ClockConfig+0x28c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	250b      	movs	r5, #11
 8002132:	197c      	adds	r4, r7, r5
 8002134:	0018      	movs	r0, r3
 8002136:	f7fe fc27 	bl	8000988 <HAL_InitTick>
 800213a:	0003      	movs	r3, r0
 800213c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800213e:	197b      	adds	r3, r7, r5
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d002      	beq.n	800214c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002146:	197b      	adds	r3, r7, r5
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	e000      	b.n	800214e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	0018      	movs	r0, r3
 8002150:	46bd      	mov	sp, r7
 8002152:	b004      	add	sp, #16
 8002154:	bdb0      	pop	{r4, r5, r7, pc}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	40022000 	.word	0x40022000
 800215c:	00001388 	.word	0x00001388
 8002160:	40021000 	.word	0x40021000
 8002164:	fffff8ff 	.word	0xfffff8ff
 8002168:	ffffc7ff 	.word	0xffffc7ff
 800216c:	08002a00 	.word	0x08002a00
 8002170:	20000000 	.word	0x20000000
 8002174:	20000004 	.word	0x20000004

08002178 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002178:	b5b0      	push	{r4, r5, r7, lr}
 800217a:	b08e      	sub	sp, #56	; 0x38
 800217c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800217e:	4b4c      	ldr	r3, [pc, #304]	; (80022b0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002186:	230c      	movs	r3, #12
 8002188:	4013      	ands	r3, r2
 800218a:	2b0c      	cmp	r3, #12
 800218c:	d014      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x40>
 800218e:	d900      	bls.n	8002192 <HAL_RCC_GetSysClockFreq+0x1a>
 8002190:	e07b      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x112>
 8002192:	2b04      	cmp	r3, #4
 8002194:	d002      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x24>
 8002196:	2b08      	cmp	r3, #8
 8002198:	d00b      	beq.n	80021b2 <HAL_RCC_GetSysClockFreq+0x3a>
 800219a:	e076      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800219c:	4b44      	ldr	r3, [pc, #272]	; (80022b0 <HAL_RCC_GetSysClockFreq+0x138>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2210      	movs	r2, #16
 80021a2:	4013      	ands	r3, r2
 80021a4:	d002      	beq.n	80021ac <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80021a6:	4b43      	ldr	r3, [pc, #268]	; (80022b4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80021a8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80021aa:	e07c      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80021ac:	4b42      	ldr	r3, [pc, #264]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x140>)
 80021ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021b0:	e079      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021b2:	4b42      	ldr	r3, [pc, #264]	; (80022bc <HAL_RCC_GetSysClockFreq+0x144>)
 80021b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021b6:	e076      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	0c9a      	lsrs	r2, r3, #18
 80021bc:	230f      	movs	r3, #15
 80021be:	401a      	ands	r2, r3
 80021c0:	4b3f      	ldr	r3, [pc, #252]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x148>)
 80021c2:	5c9b      	ldrb	r3, [r3, r2]
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c8:	0d9a      	lsrs	r2, r3, #22
 80021ca:	2303      	movs	r3, #3
 80021cc:	4013      	ands	r3, r2
 80021ce:	3301      	adds	r3, #1
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021d2:	4b37      	ldr	r3, [pc, #220]	; (80022b0 <HAL_RCC_GetSysClockFreq+0x138>)
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	025b      	lsls	r3, r3, #9
 80021da:	4013      	ands	r3, r2
 80021dc:	d01a      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e0:	61bb      	str	r3, [r7, #24]
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	4a35      	ldr	r2, [pc, #212]	; (80022bc <HAL_RCC_GetSysClockFreq+0x144>)
 80021e8:	2300      	movs	r3, #0
 80021ea:	69b8      	ldr	r0, [r7, #24]
 80021ec:	69f9      	ldr	r1, [r7, #28]
 80021ee:	f7fe f837 	bl	8000260 <__aeabi_lmul>
 80021f2:	0002      	movs	r2, r0
 80021f4:	000b      	movs	r3, r1
 80021f6:	0010      	movs	r0, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	613b      	str	r3, [r7, #16]
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	f7fe f80b 	bl	8000220 <__aeabi_uldivmod>
 800220a:	0002      	movs	r2, r0
 800220c:	000b      	movs	r3, r1
 800220e:	0013      	movs	r3, r2
 8002210:	637b      	str	r3, [r7, #52]	; 0x34
 8002212:	e037      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002214:	4b26      	ldr	r3, [pc, #152]	; (80022b0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2210      	movs	r2, #16
 800221a:	4013      	ands	r3, r2
 800221c:	d01a      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800221e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4a23      	ldr	r2, [pc, #140]	; (80022b4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002228:	2300      	movs	r3, #0
 800222a:	68b8      	ldr	r0, [r7, #8]
 800222c:	68f9      	ldr	r1, [r7, #12]
 800222e:	f7fe f817 	bl	8000260 <__aeabi_lmul>
 8002232:	0002      	movs	r2, r0
 8002234:	000b      	movs	r3, r1
 8002236:	0010      	movs	r0, r2
 8002238:	0019      	movs	r1, r3
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	603b      	str	r3, [r7, #0]
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f7fd ffeb 	bl	8000220 <__aeabi_uldivmod>
 800224a:	0002      	movs	r2, r0
 800224c:	000b      	movs	r3, r1
 800224e:	0013      	movs	r3, r2
 8002250:	637b      	str	r3, [r7, #52]	; 0x34
 8002252:	e017      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002256:	0018      	movs	r0, r3
 8002258:	2300      	movs	r3, #0
 800225a:	0019      	movs	r1, r3
 800225c:	4a16      	ldr	r2, [pc, #88]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x140>)
 800225e:	2300      	movs	r3, #0
 8002260:	f7fd fffe 	bl	8000260 <__aeabi_lmul>
 8002264:	0002      	movs	r2, r0
 8002266:	000b      	movs	r3, r1
 8002268:	0010      	movs	r0, r2
 800226a:	0019      	movs	r1, r3
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	001c      	movs	r4, r3
 8002270:	2300      	movs	r3, #0
 8002272:	001d      	movs	r5, r3
 8002274:	0022      	movs	r2, r4
 8002276:	002b      	movs	r3, r5
 8002278:	f7fd ffd2 	bl	8000220 <__aeabi_uldivmod>
 800227c:	0002      	movs	r2, r0
 800227e:	000b      	movs	r3, r1
 8002280:	0013      	movs	r3, r2
 8002282:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002286:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002288:	e00d      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800228a:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <HAL_RCC_GetSysClockFreq+0x138>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	0b5b      	lsrs	r3, r3, #13
 8002290:	2207      	movs	r2, #7
 8002292:	4013      	ands	r3, r2
 8002294:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	3301      	adds	r3, #1
 800229a:	2280      	movs	r2, #128	; 0x80
 800229c:	0212      	lsls	r2, r2, #8
 800229e:	409a      	lsls	r2, r3
 80022a0:	0013      	movs	r3, r2
 80022a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80022a4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80022a8:	0018      	movs	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b00e      	add	sp, #56	; 0x38
 80022ae:	bdb0      	pop	{r4, r5, r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	003d0900 	.word	0x003d0900
 80022b8:	00f42400 	.word	0x00f42400
 80022bc:	007a1200 	.word	0x007a1200
 80022c0:	08002a10 	.word	0x08002a10

080022c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e032      	b.n	800233c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2239      	movs	r2, #57	; 0x39
 80022da:	5c9b      	ldrb	r3, [r3, r2]
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d107      	bne.n	80022f2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2238      	movs	r2, #56	; 0x38
 80022e6:	2100      	movs	r1, #0
 80022e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0018      	movs	r0, r3
 80022ee:	f7fe fa91 	bl	8000814 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2239      	movs	r2, #57	; 0x39
 80022f6:	2102      	movs	r1, #2
 80022f8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3304      	adds	r3, #4
 8002302:	0019      	movs	r1, r3
 8002304:	0010      	movs	r0, r2
 8002306:	f000 f96f 	bl	80025e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	223e      	movs	r2, #62	; 0x3e
 800230e:	2101      	movs	r1, #1
 8002310:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	223a      	movs	r2, #58	; 0x3a
 8002316:	2101      	movs	r1, #1
 8002318:	5499      	strb	r1, [r3, r2]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	223b      	movs	r2, #59	; 0x3b
 800231e:	2101      	movs	r1, #1
 8002320:	5499      	strb	r1, [r3, r2]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	223c      	movs	r2, #60	; 0x3c
 8002326:	2101      	movs	r1, #1
 8002328:	5499      	strb	r1, [r3, r2]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	223d      	movs	r2, #61	; 0x3d
 800232e:	2101      	movs	r1, #1
 8002330:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2239      	movs	r2, #57	; 0x39
 8002336:	2101      	movs	r1, #1
 8002338:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	0018      	movs	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	b002      	add	sp, #8
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d108      	bne.n	8002366 <HAL_TIM_PWM_Start+0x22>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	223a      	movs	r2, #58	; 0x3a
 8002358:	5c9b      	ldrb	r3, [r3, r2]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	3b01      	subs	r3, #1
 800235e:	1e5a      	subs	r2, r3, #1
 8002360:	4193      	sbcs	r3, r2
 8002362:	b2db      	uxtb	r3, r3
 8002364:	e01f      	b.n	80023a6 <HAL_TIM_PWM_Start+0x62>
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b04      	cmp	r3, #4
 800236a:	d108      	bne.n	800237e <HAL_TIM_PWM_Start+0x3a>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	223b      	movs	r2, #59	; 0x3b
 8002370:	5c9b      	ldrb	r3, [r3, r2]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	3b01      	subs	r3, #1
 8002376:	1e5a      	subs	r2, r3, #1
 8002378:	4193      	sbcs	r3, r2
 800237a:	b2db      	uxtb	r3, r3
 800237c:	e013      	b.n	80023a6 <HAL_TIM_PWM_Start+0x62>
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	2b08      	cmp	r3, #8
 8002382:	d108      	bne.n	8002396 <HAL_TIM_PWM_Start+0x52>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	223c      	movs	r2, #60	; 0x3c
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	1e5a      	subs	r2, r3, #1
 8002390:	4193      	sbcs	r3, r2
 8002392:	b2db      	uxtb	r3, r3
 8002394:	e007      	b.n	80023a6 <HAL_TIM_PWM_Start+0x62>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	223d      	movs	r2, #61	; 0x3d
 800239a:	5c9b      	ldrb	r3, [r3, r2]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	3b01      	subs	r3, #1
 80023a0:	1e5a      	subs	r2, r3, #1
 80023a2:	4193      	sbcs	r3, r2
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e04d      	b.n	800244a <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d104      	bne.n	80023be <HAL_TIM_PWM_Start+0x7a>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	223a      	movs	r2, #58	; 0x3a
 80023b8:	2102      	movs	r1, #2
 80023ba:	5499      	strb	r1, [r3, r2]
 80023bc:	e013      	b.n	80023e6 <HAL_TIM_PWM_Start+0xa2>
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	2b04      	cmp	r3, #4
 80023c2:	d104      	bne.n	80023ce <HAL_TIM_PWM_Start+0x8a>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	223b      	movs	r2, #59	; 0x3b
 80023c8:	2102      	movs	r1, #2
 80023ca:	5499      	strb	r1, [r3, r2]
 80023cc:	e00b      	b.n	80023e6 <HAL_TIM_PWM_Start+0xa2>
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d104      	bne.n	80023de <HAL_TIM_PWM_Start+0x9a>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	223c      	movs	r2, #60	; 0x3c
 80023d8:	2102      	movs	r1, #2
 80023da:	5499      	strb	r1, [r3, r2]
 80023dc:	e003      	b.n	80023e6 <HAL_TIM_PWM_Start+0xa2>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	223d      	movs	r2, #61	; 0x3d
 80023e2:	2102      	movs	r1, #2
 80023e4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6839      	ldr	r1, [r7, #0]
 80023ec:	2201      	movs	r2, #1
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 fa52 	bl	8002898 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2380      	movs	r3, #128	; 0x80
 80023fa:	05db      	lsls	r3, r3, #23
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d009      	beq.n	8002414 <HAL_TIM_PWM_Start+0xd0>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a13      	ldr	r2, [pc, #76]	; (8002454 <HAL_TIM_PWM_Start+0x110>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d004      	beq.n	8002414 <HAL_TIM_PWM_Start+0xd0>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a12      	ldr	r2, [pc, #72]	; (8002458 <HAL_TIM_PWM_Start+0x114>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d111      	bne.n	8002438 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2207      	movs	r2, #7
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2b06      	cmp	r3, #6
 8002424:	d010      	beq.n	8002448 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2101      	movs	r1, #1
 8002432:	430a      	orrs	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002436:	e007      	b.n	8002448 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2101      	movs	r1, #1
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b004      	add	sp, #16
 8002450:	bd80      	pop	{r7, pc}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	40010800 	.word	0x40010800
 8002458:	40011400 	.word	0x40011400

0800245c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002468:	2317      	movs	r3, #23
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2238      	movs	r2, #56	; 0x38
 8002474:	5c9b      	ldrb	r3, [r3, r2]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <HAL_TIM_PWM_ConfigChannel+0x22>
 800247a:	2302      	movs	r3, #2
 800247c:	e0ad      	b.n	80025da <HAL_TIM_PWM_ConfigChannel+0x17e>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2238      	movs	r2, #56	; 0x38
 8002482:	2101      	movs	r1, #1
 8002484:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b0c      	cmp	r3, #12
 800248a:	d100      	bne.n	800248e <HAL_TIM_PWM_ConfigChannel+0x32>
 800248c:	e076      	b.n	800257c <HAL_TIM_PWM_ConfigChannel+0x120>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b0c      	cmp	r3, #12
 8002492:	d900      	bls.n	8002496 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002494:	e095      	b.n	80025c2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2b08      	cmp	r3, #8
 800249a:	d04e      	beq.n	800253a <HAL_TIM_PWM_ConfigChannel+0xde>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d900      	bls.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80024a2:	e08e      	b.n	80025c2 <HAL_TIM_PWM_ConfigChannel+0x166>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_TIM_PWM_ConfigChannel+0x56>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d021      	beq.n	80024f4 <HAL_TIM_PWM_ConfigChannel+0x98>
 80024b0:	e087      	b.n	80025c2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	0011      	movs	r1, r2
 80024ba:	0018      	movs	r0, r3
 80024bc:	f000 f8e8 	bl	8002690 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	699a      	ldr	r2, [r3, #24]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2108      	movs	r1, #8
 80024cc:	430a      	orrs	r2, r1
 80024ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	699a      	ldr	r2, [r3, #24]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2104      	movs	r1, #4
 80024dc:	438a      	bics	r2, r1
 80024de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6999      	ldr	r1, [r3, #24]
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	619a      	str	r2, [r3, #24]
      break;
 80024f2:	e06b      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	0011      	movs	r1, r2
 80024fc:	0018      	movs	r0, r3
 80024fe:	f000 f903 	bl	8002708 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699a      	ldr	r2, [r3, #24]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2180      	movs	r1, #128	; 0x80
 800250e:	0109      	lsls	r1, r1, #4
 8002510:	430a      	orrs	r2, r1
 8002512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699a      	ldr	r2, [r3, #24]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4931      	ldr	r1, [pc, #196]	; (80025e4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002520:	400a      	ands	r2, r1
 8002522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6999      	ldr	r1, [r3, #24]
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	021a      	lsls	r2, r3, #8
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	619a      	str	r2, [r3, #24]
      break;
 8002538:	e048      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68ba      	ldr	r2, [r7, #8]
 8002540:	0011      	movs	r1, r2
 8002542:	0018      	movs	r0, r3
 8002544:	f000 f922 	bl	800278c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	69da      	ldr	r2, [r3, #28]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2108      	movs	r1, #8
 8002554:	430a      	orrs	r2, r1
 8002556:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	69da      	ldr	r2, [r3, #28]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2104      	movs	r1, #4
 8002564:	438a      	bics	r2, r1
 8002566:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	69d9      	ldr	r1, [r3, #28]
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	61da      	str	r2, [r3, #28]
      break;
 800257a:	e027      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	0011      	movs	r1, r2
 8002584:	0018      	movs	r0, r3
 8002586:	f000 f941 	bl	800280c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	69da      	ldr	r2, [r3, #28]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2180      	movs	r1, #128	; 0x80
 8002596:	0109      	lsls	r1, r1, #4
 8002598:	430a      	orrs	r2, r1
 800259a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	69da      	ldr	r2, [r3, #28]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	490f      	ldr	r1, [pc, #60]	; (80025e4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80025a8:	400a      	ands	r2, r1
 80025aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	69d9      	ldr	r1, [r3, #28]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	021a      	lsls	r2, r3, #8
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	61da      	str	r2, [r3, #28]
      break;
 80025c0:	e004      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80025c2:	2317      	movs	r3, #23
 80025c4:	18fb      	adds	r3, r7, r3
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
      break;
 80025ca:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2238      	movs	r2, #56	; 0x38
 80025d0:	2100      	movs	r1, #0
 80025d2:	5499      	strb	r1, [r3, r2]

  return status;
 80025d4:	2317      	movs	r3, #23
 80025d6:	18fb      	adds	r3, r7, r3
 80025d8:	781b      	ldrb	r3, [r3, #0]
}
 80025da:	0018      	movs	r0, r3
 80025dc:	46bd      	mov	sp, r7
 80025de:	b006      	add	sp, #24
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	fffffbff 	.word	0xfffffbff

080025e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	05db      	lsls	r3, r3, #23
 80025fe:	429a      	cmp	r2, r3
 8002600:	d007      	beq.n	8002612 <TIM_Base_SetConfig+0x2a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a1f      	ldr	r2, [pc, #124]	; (8002684 <TIM_Base_SetConfig+0x9c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d003      	beq.n	8002612 <TIM_Base_SetConfig+0x2a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a1e      	ldr	r2, [pc, #120]	; (8002688 <TIM_Base_SetConfig+0xa0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d108      	bne.n	8002624 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2270      	movs	r2, #112	; 0x70
 8002616:	4393      	bics	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4313      	orrs	r3, r2
 8002622:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	05db      	lsls	r3, r3, #23
 800262a:	429a      	cmp	r2, r3
 800262c:	d007      	beq.n	800263e <TIM_Base_SetConfig+0x56>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a14      	ldr	r2, [pc, #80]	; (8002684 <TIM_Base_SetConfig+0x9c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d003      	beq.n	800263e <TIM_Base_SetConfig+0x56>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a13      	ldr	r2, [pc, #76]	; (8002688 <TIM_Base_SetConfig+0xa0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d108      	bne.n	8002650 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	4a12      	ldr	r2, [pc, #72]	; (800268c <TIM_Base_SetConfig+0xa4>)
 8002642:	4013      	ands	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2280      	movs	r2, #128	; 0x80
 8002654:	4393      	bics	r3, r2
 8002656:	001a      	movs	r2, r3
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	615a      	str	r2, [r3, #20]
}
 800267c:	46c0      	nop			; (mov r8, r8)
 800267e:	46bd      	mov	sp, r7
 8002680:	b004      	add	sp, #16
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40010800 	.word	0x40010800
 8002688:	40011400 	.word	0x40011400
 800268c:	fffffcff 	.word	0xfffffcff

08002690 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	2201      	movs	r2, #1
 80026a0:	4393      	bics	r3, r2
 80026a2:	001a      	movs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2270      	movs	r2, #112	; 0x70
 80026be:	4393      	bics	r3, r2
 80026c0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2203      	movs	r2, #3
 80026c6:	4393      	bics	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2202      	movs	r2, #2
 80026d8:	4393      	bics	r3, r2
 80026da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	621a      	str	r2, [r3, #32]
}
 8002700:	46c0      	nop			; (mov r8, r8)
 8002702:	46bd      	mov	sp, r7
 8002704:	b006      	add	sp, #24
 8002706:	bd80      	pop	{r7, pc}

08002708 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	2210      	movs	r2, #16
 8002718:	4393      	bics	r3, r2
 800271a:	001a      	movs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4a13      	ldr	r2, [pc, #76]	; (8002784 <TIM_OC2_SetConfig+0x7c>)
 8002736:	4013      	ands	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4a12      	ldr	r2, [pc, #72]	; (8002788 <TIM_OC2_SetConfig+0x80>)
 800273e:	4013      	ands	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	2220      	movs	r2, #32
 8002752:	4393      	bics	r3, r2
 8002754:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	4313      	orrs	r3, r2
 8002760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	621a      	str	r2, [r3, #32]
}
 800277c:	46c0      	nop			; (mov r8, r8)
 800277e:	46bd      	mov	sp, r7
 8002780:	b006      	add	sp, #24
 8002782:	bd80      	pop	{r7, pc}
 8002784:	ffff8fff 	.word	0xffff8fff
 8002788:	fffffcff 	.word	0xfffffcff

0800278c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a1a      	ldr	r2, [pc, #104]	; (8002804 <TIM_OC3_SetConfig+0x78>)
 800279c:	401a      	ands	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2270      	movs	r2, #112	; 0x70
 80027b8:	4393      	bics	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2203      	movs	r2, #3
 80027c0:	4393      	bics	r3, r2
 80027c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	4a0d      	ldr	r2, [pc, #52]	; (8002808 <TIM_OC3_SetConfig+0x7c>)
 80027d2:	4013      	ands	r3, r2
 80027d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	021b      	lsls	r3, r3, #8
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	4313      	orrs	r3, r2
 80027e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	621a      	str	r2, [r3, #32]
}
 80027fc:	46c0      	nop			; (mov r8, r8)
 80027fe:	46bd      	mov	sp, r7
 8002800:	b006      	add	sp, #24
 8002802:	bd80      	pop	{r7, pc}
 8002804:	fffffeff 	.word	0xfffffeff
 8002808:	fffffdff 	.word	0xfffffdff

0800280c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a1b      	ldr	r2, [pc, #108]	; (8002888 <TIM_OC4_SetConfig+0x7c>)
 800281c:	401a      	ands	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4a15      	ldr	r2, [pc, #84]	; (800288c <TIM_OC4_SetConfig+0x80>)
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4a14      	ldr	r2, [pc, #80]	; (8002890 <TIM_OC4_SetConfig+0x84>)
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	021b      	lsls	r3, r3, #8
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	4313      	orrs	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	4a10      	ldr	r2, [pc, #64]	; (8002894 <TIM_OC4_SetConfig+0x88>)
 8002854:	4013      	ands	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	031b      	lsls	r3, r3, #12
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	4313      	orrs	r3, r2
 8002862:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	621a      	str	r2, [r3, #32]
}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	46bd      	mov	sp, r7
 8002882:	b006      	add	sp, #24
 8002884:	bd80      	pop	{r7, pc}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	ffffefff 	.word	0xffffefff
 800288c:	ffff8fff 	.word	0xffff8fff
 8002890:	fffffcff 	.word	0xfffffcff
 8002894:	ffffdfff 	.word	0xffffdfff

08002898 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	221f      	movs	r2, #31
 80028a8:	4013      	ands	r3, r2
 80028aa:	2201      	movs	r2, #1
 80028ac:	409a      	lsls	r2, r3
 80028ae:	0013      	movs	r3, r2
 80028b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	43d2      	mvns	r2, r2
 80028ba:	401a      	ands	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6a1a      	ldr	r2, [r3, #32]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	211f      	movs	r1, #31
 80028c8:	400b      	ands	r3, r1
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4099      	lsls	r1, r3
 80028ce:	000b      	movs	r3, r1
 80028d0:	431a      	orrs	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	621a      	str	r2, [r3, #32]
}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	46bd      	mov	sp, r7
 80028da:	b006      	add	sp, #24
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2238      	movs	r2, #56	; 0x38
 80028ee:	5c9b      	ldrb	r3, [r3, r2]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028f4:	2302      	movs	r3, #2
 80028f6:	e042      	b.n	800297e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2238      	movs	r2, #56	; 0x38
 80028fc:	2101      	movs	r1, #1
 80028fe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2239      	movs	r2, #57	; 0x39
 8002904:	2102      	movs	r1, #2
 8002906:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2270      	movs	r2, #112	; 0x70
 800291c:	4393      	bics	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	4313      	orrs	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	05db      	lsls	r3, r3, #23
 800293a:	429a      	cmp	r2, r3
 800293c:	d009      	beq.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a11      	ldr	r2, [pc, #68]	; (8002988 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d004      	beq.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0f      	ldr	r2, [pc, #60]	; (800298c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d10c      	bne.n	800296c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2280      	movs	r2, #128	; 0x80
 8002956:	4393      	bics	r3, r2
 8002958:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	4313      	orrs	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2239      	movs	r2, #57	; 0x39
 8002970:	2101      	movs	r1, #1
 8002972:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2238      	movs	r2, #56	; 0x38
 8002978:	2100      	movs	r1, #0
 800297a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	0018      	movs	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	b004      	add	sp, #16
 8002984:	bd80      	pop	{r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	40010800 	.word	0x40010800
 800298c:	40011400 	.word	0x40011400

08002990 <__libc_init_array>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	2600      	movs	r6, #0
 8002994:	4d0c      	ldr	r5, [pc, #48]	; (80029c8 <__libc_init_array+0x38>)
 8002996:	4c0d      	ldr	r4, [pc, #52]	; (80029cc <__libc_init_array+0x3c>)
 8002998:	1b64      	subs	r4, r4, r5
 800299a:	10a4      	asrs	r4, r4, #2
 800299c:	42a6      	cmp	r6, r4
 800299e:	d109      	bne.n	80029b4 <__libc_init_array+0x24>
 80029a0:	2600      	movs	r6, #0
 80029a2:	f000 f821 	bl	80029e8 <_init>
 80029a6:	4d0a      	ldr	r5, [pc, #40]	; (80029d0 <__libc_init_array+0x40>)
 80029a8:	4c0a      	ldr	r4, [pc, #40]	; (80029d4 <__libc_init_array+0x44>)
 80029aa:	1b64      	subs	r4, r4, r5
 80029ac:	10a4      	asrs	r4, r4, #2
 80029ae:	42a6      	cmp	r6, r4
 80029b0:	d105      	bne.n	80029be <__libc_init_array+0x2e>
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	00b3      	lsls	r3, r6, #2
 80029b6:	58eb      	ldr	r3, [r5, r3]
 80029b8:	4798      	blx	r3
 80029ba:	3601      	adds	r6, #1
 80029bc:	e7ee      	b.n	800299c <__libc_init_array+0xc>
 80029be:	00b3      	lsls	r3, r6, #2
 80029c0:	58eb      	ldr	r3, [r5, r3]
 80029c2:	4798      	blx	r3
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7f2      	b.n	80029ae <__libc_init_array+0x1e>
 80029c8:	08002a24 	.word	0x08002a24
 80029cc:	08002a24 	.word	0x08002a24
 80029d0:	08002a24 	.word	0x08002a24
 80029d4:	08002a28 	.word	0x08002a28

080029d8 <memset>:
 80029d8:	0003      	movs	r3, r0
 80029da:	1882      	adds	r2, r0, r2
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <memset+0xa>
 80029e0:	4770      	bx	lr
 80029e2:	7019      	strb	r1, [r3, #0]
 80029e4:	3301      	adds	r3, #1
 80029e6:	e7f9      	b.n	80029dc <memset+0x4>

080029e8 <_init>:
 80029e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ee:	bc08      	pop	{r3}
 80029f0:	469e      	mov	lr, r3
 80029f2:	4770      	bx	lr

080029f4 <_fini>:
 80029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fa:	bc08      	pop	{r3}
 80029fc:	469e      	mov	lr, r3
 80029fe:	4770      	bx	lr
