Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/PCC-CS492/HALF_ADDER/half_adder_test_isim_beh.exe -prj /home/ise/PCC-CS492/HALF_ADDER/half_adder_test_beh.prj work.half_adder_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/PCC-CS492/HALF_ADDER/../XOR/xor_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/HALF_ADDER/half_adder_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/HALF_ADDER/half_adder_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95308 KB
Fuse CPU Usage: 9520 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xor_rtl [xor_rtl_default]
Compiling architecture behavioral of entity half_adder_rtl [half_adder_rtl_default]
Compiling architecture behavior of entity half_adder_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/PCC-CS492/HALF_ADDER/half_adder_test_isim_beh.exe
Fuse Memory Usage: 921136 KB
Fuse CPU Usage: 9910 ms
GCC CPU Usage: 6750 ms
