{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../ip/QSysDE5QGen3x4If128.qsys ../ip/QSysDE5QGen3x4If128.BAK.qsys " "Backing up file \"../ip/QSysDE5QGen3x4If128.qsys\" to \"../ip/QSysDE5QGen3x4If128.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1550048350406 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys ../ip/QSysDE5QGen3x4If128.qsys " "Started upgrading IP component Qsys with file \"../ip/QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1550048350406 ""}
{ "Info" "" "" "2019.02.13.11:59:22 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.02.13.11:59:22 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1550048362163 ""}
{ "Info" "" "" "2019.02.13.11:59:22 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.02.13.11:59:22 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1550048362203 ""}
{ "Info" "QSysDE5QGen3x4If128_generation.rpt" "" "2019.02.13.11:59:32 Info: Saving generation log to /home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/QSysDE5QGen3x4If128" {  } {  } 0 0 "2019.02.13.11:59:32 Info: Saving generation log to /home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/QSysDE5QGen3x4If128" 0 0 "Shell" 0 -1 1550048372696 ""}
{ "Info" "" "" "2019.02.13.11:59:32 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.02.13.11:59:32 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1550048372697 ""}
{ "Info" "QSysDE5QGen3x4If128 --family="Arria 10" --part=10AX115S2F45I1SG" "" "2019.02.13.11:59:33 Info: qsys-generate /home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/QSysDE5QGen3x4If128.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip" {  } {  } 0 0 "2019.02.13.11:59:33 Info: qsys-generate /home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip/QSysDE5QGen3x4If128.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/saleh/Documents/riffa_arria10/fpga/altera/de5/DE5QGen3x4If128/ip" 0 0 "Shell" 0 -1 1550048373007 ""}
{ "Info" "QSysDE5QGen3x4If128.qsys" "" "2019.02.13.11:59:33 Info: Loading ip" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Loading ip" 0 0 "Shell" 0 -1 1550048373091 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Reading input file" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Reading input file" 0 0 "Shell" 0 -1 1550048373110 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.1\]" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.1\]" 0 0 "Shell" 0 -1 1550048373116 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Parameterizing module PCIeGen3x4If128" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Parameterizing module PCIeGen3x4If128" 0 0 "Shell" 0 -1 1550048373119 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.1\]" 0 0 "Shell" 0 -1 1550048373127 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Parameterizing module XCVRCtrlGen3x4" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Parameterizing module XCVRCtrlGen3x4" 0 0 "Shell" 0 -1 1550048373127 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.1\]" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.1\]" 0 0 "Shell" 0 -1 1550048373128 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Parameterizing module XCVRDrvGen3x4" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Parameterizing module XCVRDrvGen3x4" 0 0 "Shell" 0 -1 1550048373129 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1550048373130 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1550048373131 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Building connections" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Building connections" 0 0 "Shell" 0 -1 1550048373132 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Parameterizing connections" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1550048373135 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Validating" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Validating" 0 0 "Shell" 0 -1 1550048373138 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: Done reading input file" {  } {  } 0 0 "2019.02.13.11:59:33 Info: Done reading input file" 0 0 "Shell" 0 -1 1550048373297 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Arria 10" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Arria 10" 0 0 "Shell" 0 -1 1550048373527 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.PCIeGen3x4If128: Selected device family: Arria 10 is not supported" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.PCIeGen3x4If128: Selected device family: Arria 10 is not supported" 0 0 "Shell" 0 -1 1550048373528 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.1" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.1" 0 0 "Shell" 0 -1 1550048373529 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz" 0 0 "Shell" 0 -1 1550048373529 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" 0 0 "Shell" 0 -1 1550048373530 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer:" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer:" 0 0 "Shell" 0 -1 1550048373530 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=1  data=16" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=1  data=16" 0 0 "Shell" 0 -1 1550048373531 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=4  data=0" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=4  data=0" 0 0 "Shell" 0 -1 1550048373531 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=200 data=803" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=200 data=803" 0 0 "Shell" 0 -1 1550048373531 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits." 0 0 "Shell" 0 -1 1550048373532 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset" 0 0 "Shell" 0 -1 1550048373532 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits." 0 0 "Shell" 0 -1 1550048373532 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset" 0 0 "Shell" 0 -1 1550048373532 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component PCIeGen3x4If128 does not support selected device family Arria 10" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component PCIeGen3x4If128 does not support selected device family Arria 10" 0 0 "Shell" 0 -1 1550048373533 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*0 bits" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*0 bits" 0 0 "Shell" 0 -1 1550048373533 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*0 bits" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*0 bits" 0 0 "Shell" 0 -1 1550048373533 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: Port reconfig_to_xcvr is not fully defined after elaboration" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: Port reconfig_to_xcvr is not fully defined after elaboration" 0 0 "Shell" 0 -1 1550048373534 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: Port reconfig_from_xcvr is not fully defined after elaboration" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: Port reconfig_from_xcvr is not fully defined after elaboration" 0 0 "Shell" 0 -1 1550048373534 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: \"Device family\" (device_family) \"Arria 10\" is out of range: \"Stratix V\", \"Arria V GZ\", \"Arria V\", \"Cyclone V\"" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4: \"Device family\" (device_family) \"Arria 10\" is out of range: \"Stratix V\", \"Arria V GZ\", \"Arria V\", \"Cyclone V\"" 0 0 "Shell" 0 -1 1550048373534 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component XCVRCtrlGen3x4 does not support selected device family Arria 10" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component XCVRCtrlGen3x4 does not support selected device family Arria 10" 0 0 "Shell" 0 -1 1550048373535 ""}
{ "Error" "" "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component XCVRDrvGen3x4 does not support selected device family Arria 10" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.: Component XCVRDrvGen3x4 does not support selected device family Arria 10" 0 0 "Shell" 0 -1 1550048373535 ""}
{ "Error" "PCIeGen3x4If128.reconfig_from_xcvr: Signal reconfig_from_xcvr has width -1 on XCVRCtrlGen3x4.reconfig_from_xcvr, but has width 276 on PCIeGen3x4If128.reconfig_from_xcvr." "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4.reconfig_from_xcvr" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4.reconfig_from_xcvr" 0 0 "Shell" 0 -1 1550048373536 ""}
{ "Error" "PCIeGen3x4If128.reconfig_to_xcvr: Signal reconfig_to_xcvr has width -1 on XCVRCtrlGen3x4.reconfig_to_xcvr, but has width 420 on PCIeGen3x4If128.reconfig_to_xcvr." "" "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4.reconfig_to_xcvr" {  } {  } 0 0 "2019.02.13.11:59:33 Error: QSysDE5QGen3x4If128.XCVRCtrlGen3x4.reconfig_to_xcvr" 0 0 "Shell" 0 -1 1550048373536 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373537 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373537 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373538 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373538 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373538 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1550048373539 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset" 0 0 "Shell" 0 -1 1550048373540 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset" 0 0 "Shell" 0 -1 1550048373540 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st" 0 0 "Shell" 0 -1 1550048373541 ""}
{ "Warning" "" "" "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st" {  } {  } 0 0 "2019.02.13.11:59:33 Warning: QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st" 0 0 "Shell" 0 -1 1550048373541 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: \"Transforming system: QSysDE5QGen3x4If128\"" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: \"Transforming system: QSysDE5QGen3x4If128\"" 0 0 "Shell" 0 -1 1550048373922 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform generation_view_transform" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1550048373930 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1550048373930 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: PCIeGen3x4If128: Running transform generation_view_transform" {  } {  } 0 0 "2019.02.13.11:59:33 Info: PCIeGen3x4If128: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1550048373930 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: PCIeGen3x4If128: Running transform generation_view_transform took 0.001s" {  } {  } 0 0 "2019.02.13.11:59:33 Info: PCIeGen3x4If128: Running transform generation_view_transform took 0.001s" 0 0 "Shell" 0 -1 1550048373931 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: XCVRCtrlGen3x4: Running transform generation_view_transform" {  } {  } 0 0 "2019.02.13.11:59:33 Info: XCVRCtrlGen3x4: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1550048373931 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: XCVRCtrlGen3x4: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2019.02.13.11:59:33 Info: XCVRCtrlGen3x4: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1550048373931 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: XCVRDrvGen3x4: Running transform generation_view_transform" {  } {  } 0 0 "2019.02.13.11:59:33 Info: XCVRDrvGen3x4: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1550048373932 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: XCVRDrvGen3x4: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2019.02.13.11:59:33 Info: XCVRDrvGen3x4: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1550048373932 ""}
{ "Info" "" "" "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform merlin_avalon_transform" {  } {  } 0 0 "2019.02.13.11:59:33 Info: QSysDE5QGen3x4If128: Running transform merlin_avalon_transform" 0 0 "Shell" 0 -1 1550048373957 ""}
{ "Info" "" "" "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: Running transform merlin_avalon_transform took 0.143s" {  } {  } 0 0 "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: Running transform merlin_avalon_transform took 0.143s" 0 0 "Shell" 0 -1 1550048374101 ""}
{ "Info" "" "" "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Naming system components in system: QSysDE5QGen3x4If128\"" {  } {  } 0 0 "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Naming system components in system: QSysDE5QGen3x4If128\"" 0 0 "Shell" 0 -1 1550048374159 ""}
{ "Info" "" "" "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Processing generation queue\"" {  } {  } 0 0 "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Processing generation queue\"" 0 0 "Shell" 0 -1 1550048374160 ""}
{ "Info" "" "" "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Generating: QSysDE5QGen3x4If128\"" {  } {  } 0 0 "2019.02.13.11:59:34 Info: QSysDE5QGen3x4If128: \"Generating: QSysDE5QGen3x4If128\"" 0 0 "Shell" 0 -1 1550048374162 ""}
{ "Error" "reconfig_from_xcvr) Internal error: STD_LOGIC_VECTOR: Zero or negative width types not supported, it was -1" "" "2019.02.13.11:59:34 Error: Internal error: (XCVRCtrlGen3x4.reconfig_from_xcvr.reconfig_from_xcvr/reconfig_from_xcvr => PCIeGen3x4If128.reconfig_from_xcvr.reconfig_from_xcvr" {  } {  } 0 0 "2019.02.13.11:59:34 Error: Internal error: (XCVRCtrlGen3x4.reconfig_from_xcvr.reconfig_from_xcvr/reconfig_from_xcvr => PCIeGen3x4If128.reconfig_from_xcvr.reconfig_from_xcvr" 0 0 "Shell" 0 -1 1550048374183 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "../ip/QSysDE5QGen3x4If128.BAK.qsys ../ip/QSysDE5QGen3x4If128.qsys " "Restoring file \"../ip/QSysDE5QGen3x4If128.BAK.qsys\" to \"../ip/QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1550048375438 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "../ip/QSysDE5QGen3x4If128.qsys " "Error upgrading Platform Designer file \"../ip/QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1550048375438 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "../ip/QSysDE5QGen3x4If128.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"../ip/QSysDE5QGen3x4If128.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1550048375438 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/intelFPGA18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1550048375482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 13 s 14 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 13 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550048375482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 13 11:59:35 2019 " "Processing ended: Wed Feb 13 11:59:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550048375482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550048375482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550048375482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1550048375482 ""}
