
getting-started-flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000045cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004045cc  004045cc  000145cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  004045d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000ec  200009b8  00404f8c  000209b8  2**2
                  ALLOC
  4 .stack        00003004  20000aa4  00405078  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      0000006e  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b930  00000000  00000000  00020a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002204  00000000  00000000  0002c380  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000043f7  00000000  00000000  0002e584  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a98  00000000  00000000  0003297b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009b8  00000000  00000000  00033413  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00014a32  00000000  00000000  00033dcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c3ff  00000000  00000000  000487fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00053357  00000000  00000000  00054bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000023a4  00000000  00000000  000a7f54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003aa8 	.word	0x20003aa8
  400004:	00400f59 	.word	0x00400f59
  400008:	00400f55 	.word	0x00400f55
  40000c:	00400f55 	.word	0x00400f55
  400010:	00400f55 	.word	0x00400f55
  400014:	00400f55 	.word	0x00400f55
  400018:	00400f55 	.word	0x00400f55
	...
  40002c:	00400f55 	.word	0x00400f55
  400030:	00400f55 	.word	0x00400f55
  400034:	00000000 	.word	0x00000000
  400038:	00400f55 	.word	0x00400f55
  40003c:	00400f55 	.word	0x00400f55
  400040:	00400f55 	.word	0x00400f55
  400044:	00400f55 	.word	0x00400f55
  400048:	00400f55 	.word	0x00400f55
  40004c:	00400f55 	.word	0x00400f55
  400050:	00400f55 	.word	0x00400f55
  400054:	00400f55 	.word	0x00400f55
  400058:	00400f55 	.word	0x00400f55
  40005c:	00400f55 	.word	0x00400f55
  400060:	00400f55 	.word	0x00400f55
  400064:	00400f55 	.word	0x00400f55
  400068:	00000000 	.word	0x00000000
  40006c:	00400d55 	.word	0x00400d55
  400070:	00400d65 	.word	0x00400d65
  400074:	00400d75 	.word	0x00400d75
  400078:	00400f55 	.word	0x00400f55
  40007c:	00400f55 	.word	0x00400f55
	...
  400088:	00400f55 	.word	0x00400f55
  40008c:	00400f55 	.word	0x00400f55
  400090:	00400f55 	.word	0x00400f55
  400094:	00400f55 	.word	0x00400f55
  400098:	00400f55 	.word	0x00400f55
  40009c:	00400f55 	.word	0x00400f55
  4000a0:	00400f55 	.word	0x00400f55
  4000a4:	00400f55 	.word	0x00400f55
  4000a8:	00400f55 	.word	0x00400f55
  4000ac:	00400f55 	.word	0x00400f55
  4000b0:	00400f55 	.word	0x00400f55
  4000b4:	00400f55 	.word	0x00400f55
  4000b8:	00400f55 	.word	0x00400f55
  4000bc:	00400f55 	.word	0x00400f55
  4000c0:	00400f55 	.word	0x00400f55
  4000c4:	00400f55 	.word	0x00400f55
  4000c8:	00400f55 	.word	0x00400f55

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009b8 	.word	0x200009b8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004045d4 	.word	0x004045d4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200009bc 	.word	0x200009bc
  40011c:	004045d4 	.word	0x004045d4
  400120:	004045d4 	.word	0x004045d4
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b508      	push	{r3, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	f000 fff2 	bl	401114 <system_init_flash>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	213e      	movs	r1, #62	; 0x3e
  400132:	2000      	movs	r0, #0
  400134:	f000 fe5a 	bl	400dec <pmc_switch_mainck_to_xtal>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	f000 fe82 	bl	400e40 <pmc_osc_is_ready_mainck>
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fb      	beq.n	400138 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	f000 fe86 	bl	400e50 <pmc_disable_pllack>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a08      	ldr	r2, [pc, #32]	; (400168 <sysclk_init+0x40>)
  400146:	4b09      	ldr	r3, [pc, #36]	; (40016c <sysclk_init+0x44>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	f000 fe89 	bl	400e60 <pmc_is_locked_pllack>
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fb      	beq.n	40014a <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	f000 fe16 	bl	400d84 <pmc_switch_mck_to_pllack>
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	f000 ff52 	bl	401000 <SystemCoreClockUpdate>

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	f000 ffd9 	bl	401114 <system_init_flash>
  400162:	bd08      	pop	{r3, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	20133f01 	.word	0x20133f01
  40016c:	400e0400 	.word	0x400e0400

00400170 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400170:	b990      	cbnz	r0, 400198 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400176:	460c      	mov	r4, r1
  400178:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40017a:	2a00      	cmp	r2, #0
  40017c:	dd0f      	ble.n	40019e <_read+0x2e>
  40017e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400180:	4e08      	ldr	r6, [pc, #32]	; (4001a4 <_read+0x34>)
  400182:	4d09      	ldr	r5, [pc, #36]	; (4001a8 <_read+0x38>)
  400184:	6830      	ldr	r0, [r6, #0]
  400186:	4621      	mov	r1, r4
  400188:	682b      	ldr	r3, [r5, #0]
  40018a:	4798      	blx	r3
		ptr++;
  40018c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40018e:	42a7      	cmp	r7, r4
  400190:	d1f8      	bne.n	400184 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400192:	4640      	mov	r0, r8
  400194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40019c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40019e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4001a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001a4:	20000a98 	.word	0x20000a98
  4001a8:	20000a90 	.word	0x20000a90

004001ac <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001ac:	3801      	subs	r0, #1
  4001ae:	2802      	cmp	r0, #2
  4001b0:	d815      	bhi.n	4001de <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001b6:	460e      	mov	r6, r1
  4001b8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001ba:	b19a      	cbz	r2, 4001e4 <_write+0x38>
  4001bc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001be:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001f8 <_write+0x4c>
  4001c2:	4f0c      	ldr	r7, [pc, #48]	; (4001f4 <_write+0x48>)
  4001c4:	f8d8 0000 	ldr.w	r0, [r8]
  4001c8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001cc:	683b      	ldr	r3, [r7, #0]
  4001ce:	4798      	blx	r3
  4001d0:	2800      	cmp	r0, #0
  4001d2:	db0a      	blt.n	4001ea <_write+0x3e>
  4001d4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	3c01      	subs	r4, #1
  4001d8:	d1f4      	bne.n	4001c4 <_write+0x18>
  4001da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4001de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4001e2:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001e4:	2000      	movs	r0, #0
  4001e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4001ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		}
		++nChars;
	}
	return nChars;
}
  4001ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001f2:	bf00      	nop
  4001f4:	20000a94 	.word	0x20000a94
  4001f8:	20000a98 	.word	0x20000a98

004001fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001fc:	b570      	push	{r4, r5, r6, lr}
  4001fe:	b082      	sub	sp, #8
  400200:	4605      	mov	r5, r0
  400202:	460c      	mov	r4, r1
	uint32_t val = 0;
  400204:	2300      	movs	r3, #0
  400206:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400208:	4b18      	ldr	r3, [pc, #96]	; (40026c <usart_serial_getchar+0x70>)
  40020a:	4298      	cmp	r0, r3
  40020c:	d107      	bne.n	40021e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  40020e:	461e      	mov	r6, r3
  400210:	4621      	mov	r1, r4
  400212:	4630      	mov	r0, r6
  400214:	f000 fe7e 	bl	400f14 <uart_read>
  400218:	2800      	cmp	r0, #0
  40021a:	d1f9      	bne.n	400210 <usart_serial_getchar+0x14>
  40021c:	e017      	b.n	40024e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40021e:	4b14      	ldr	r3, [pc, #80]	; (400270 <usart_serial_getchar+0x74>)
  400220:	4298      	cmp	r0, r3
  400222:	d107      	bne.n	400234 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400224:	461d      	mov	r5, r3
  400226:	4621      	mov	r1, r4
  400228:	4628      	mov	r0, r5
  40022a:	f000 fe73 	bl	400f14 <uart_read>
  40022e:	2800      	cmp	r0, #0
  400230:	d1f9      	bne.n	400226 <usart_serial_getchar+0x2a>
  400232:	e018      	b.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400234:	4b0f      	ldr	r3, [pc, #60]	; (400274 <usart_serial_getchar+0x78>)
  400236:	4298      	cmp	r0, r3
  400238:	d109      	bne.n	40024e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40023a:	461d      	mov	r5, r3
  40023c:	a901      	add	r1, sp, #4
  40023e:	4628      	mov	r0, r5
  400240:	f000 fe7c 	bl	400f3c <usart_read>
  400244:	2800      	cmp	r0, #0
  400246:	d1f9      	bne.n	40023c <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
  400248:	9b01      	ldr	r3, [sp, #4]
  40024a:	7023      	strb	r3, [r4, #0]
  40024c:	e00b      	b.n	400266 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40024e:	4b0a      	ldr	r3, [pc, #40]	; (400278 <usart_serial_getchar+0x7c>)
  400250:	429d      	cmp	r5, r3
  400252:	d108      	bne.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400254:	461d      	mov	r5, r3
  400256:	a901      	add	r1, sp, #4
  400258:	4628      	mov	r0, r5
  40025a:	f000 fe6f 	bl	400f3c <usart_read>
  40025e:	2800      	cmp	r0, #0
  400260:	d1f9      	bne.n	400256 <usart_serial_getchar+0x5a>
		*data = (uint8_t)(val & 0xFF);
  400262:	9b01      	ldr	r3, [sp, #4]
  400264:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400266:	b002      	add	sp, #8
  400268:	bd70      	pop	{r4, r5, r6, pc}
  40026a:	bf00      	nop
  40026c:	400e0600 	.word	0x400e0600
  400270:	400e0800 	.word	0x400e0800
  400274:	40024000 	.word	0x40024000
  400278:	40028000 	.word	0x40028000

0040027c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40027c:	b538      	push	{r3, r4, r5, lr}
  40027e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400280:	4b18      	ldr	r3, [pc, #96]	; (4002e4 <usart_serial_putchar+0x68>)
  400282:	4298      	cmp	r0, r3
  400284:	d108      	bne.n	400298 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400286:	461d      	mov	r5, r3
  400288:	4621      	mov	r1, r4
  40028a:	4628      	mov	r0, r5
  40028c:	f000 fe3a 	bl	400f04 <uart_write>
  400290:	2800      	cmp	r0, #0
  400292:	d1f9      	bne.n	400288 <usart_serial_putchar+0xc>
		return 1;
  400294:	2001      	movs	r0, #1
  400296:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400298:	4b13      	ldr	r3, [pc, #76]	; (4002e8 <usart_serial_putchar+0x6c>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461d      	mov	r5, r3
  4002a0:	4621      	mov	r1, r4
  4002a2:	4628      	mov	r0, r5
  4002a4:	f000 fe2e 	bl	400f04 <uart_write>
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1f9      	bne.n	4002a0 <usart_serial_putchar+0x24>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd38      	pop	{r3, r4, r5, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002b0:	4b0e      	ldr	r3, [pc, #56]	; (4002ec <usart_serial_putchar+0x70>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4002b6:	461d      	mov	r5, r3
  4002b8:	4621      	mov	r1, r4
  4002ba:	4628      	mov	r0, r5
  4002bc:	f000 fe34 	bl	400f28 <usart_write>
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1f9      	bne.n	4002b8 <usart_serial_putchar+0x3c>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4002c8:	4b09      	ldr	r3, [pc, #36]	; (4002f0 <usart_serial_putchar+0x74>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4002ce:	461d      	mov	r5, r3
  4002d0:	4621      	mov	r1, r4
  4002d2:	4628      	mov	r0, r5
  4002d4:	f000 fe28 	bl	400f28 <usart_write>
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1f9      	bne.n	4002d0 <usart_serial_putchar+0x54>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd38      	pop	{r3, r4, r5, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bd38      	pop	{r3, r4, r5, pc}
  4002e4:	400e0600 	.word	0x400e0600
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	40024000 	.word	0x40024000
  4002f0:	40028000 	.word	0x40028000

004002f4 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main(void)
{
  4002f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002f6:	b085      	sub	sp, #20
    sysclk_init();
  4002f8:	f7ff ff16 	bl	400128 <sysclk_init>
    board_init();
  4002fc:	f000 f9dc 	bl	4006b8 <board_init>
    delay_init();
    pmc_enable_periph_clk(IMU_TWI_ID);
  400300:	2013      	movs	r0, #19
  400302:	f000 fdb5 	bl	400e70 <pmc_enable_periph_clk>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400306:	2009      	movs	r0, #9
  400308:	f000 fdb2 	bl	400e70 <pmc_enable_periph_clk>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40030c:	4c3b      	ldr	r4, [pc, #236]	; (4003fc <main+0x108>)
  40030e:	4b3c      	ldr	r3, [pc, #240]	; (400400 <main+0x10c>)
  400310:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400312:	4a3c      	ldr	r2, [pc, #240]	; (400404 <main+0x110>)
  400314:	4b3c      	ldr	r3, [pc, #240]	; (400408 <main+0x114>)
  400316:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400318:	4a3c      	ldr	r2, [pc, #240]	; (40040c <main+0x118>)
  40031a:	4b3d      	ldr	r3, [pc, #244]	; (400410 <main+0x11c>)
  40031c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40031e:	4b3d      	ldr	r3, [pc, #244]	; (400414 <main+0x120>)
  400320:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400322:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400326:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400328:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40032c:	9303      	str	r3, [sp, #12]
  40032e:	2009      	movs	r0, #9
  400330:	f000 fd9e 	bl	400e70 <pmc_enable_periph_clk>
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400334:	a901      	add	r1, sp, #4
  400336:	4620      	mov	r0, r4
  400338:	f000 fdc8 	bl	400ecc <uart_init>
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40033c:	4c36      	ldr	r4, [pc, #216]	; (400418 <main+0x124>)
  40033e:	6823      	ldr	r3, [r4, #0]
  400340:	2100      	movs	r1, #0
  400342:	6898      	ldr	r0, [r3, #8]
  400344:	f001 f81e 	bl	401384 <setbuf>
	setbuf(stdin, NULL);
  400348:	6823      	ldr	r3, [r4, #0]
  40034a:	2100      	movs	r1, #0
  40034c:	6858      	ldr	r0, [r3, #4]
  40034e:	f001 f819 	bl	401384 <setbuf>

    configure_console();
    puts("\r\n\r\nsam4d32c imu demo...\r\n");
  400352:	4832      	ldr	r0, [pc, #200]	; (40041c <main+0x128>)
  400354:	f001 f80e 	bl	401374 <puts>
  400358:	2405      	movs	r4, #5

    for (int i=0; i<5; i++) {
        puts(".");
  40035a:	4e31      	ldr	r6, [pc, #196]	; (400420 <main+0x12c>)
        delay_ms(250);
  40035c:	4d31      	ldr	r5, [pc, #196]	; (400424 <main+0x130>)

    configure_console();
    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<5; i++) {
        puts(".");
  40035e:	4630      	mov	r0, r6
  400360:	f001 f808 	bl	401374 <puts>
        delay_ms(250);
  400364:	4628      	mov	r0, r5
  400366:	f004 f92b 	bl	4045c0 <__portable_delay_cycles_veneer>
    pmc_enable_periph_clk(IMU_TWI_ID);

    configure_console();
    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<5; i++) {
  40036a:	3c01      	subs	r4, #1
  40036c:	d1f7      	bne.n	40035e <main+0x6a>
        puts(".");
        delay_ms(250);
    }
    puts("\r\n");
  40036e:	482e      	ldr	r0, [pc, #184]	; (400428 <main+0x134>)
  400370:	f001 f800 	bl	401374 <puts>

    imu_init();
  400374:	f000 f900 	bl	400578 <imu_init>
    imu_probe();
  400378:	f000 f922 	bl	4005c0 <imu_probe>
    imu_who_am_i();
  40037c:	f000 f934 	bl	4005e8 <imu_who_am_i>

    // float temperature = (float)imu_get_temperature()/340 + 36.53;
    // printf("temperature: %f\r\n", temperature);
    printf("imu_temperature: %d\r\n", imu_get_temperature());
  400380:	f000 f946 	bl	400610 <imu_get_temperature>
  400384:	4601      	mov	r1, r0
  400386:	4829      	ldr	r0, [pc, #164]	; (40042c <main+0x138>)
  400388:	f000 ff5e 	bl	401248 <iprintf>

    imu_set_clock_source(MPU6050_CLOCK_PLL_XGYRO);
  40038c:	2001      	movs	r0, #1
  40038e:	f000 f945 	bl	40061c <imu_set_clock_source>
    printf("clock_source: %d\r\n", imu_get_clock_source());
  400392:	f000 f94f 	bl	400634 <imu_get_clock_source>
  400396:	4601      	mov	r1, r0
  400398:	4825      	ldr	r0, [pc, #148]	; (400430 <main+0x13c>)
  40039a:	f000 ff55 	bl	401248 <iprintf>
    imu_set_gyro_scale(MPU6050_GYRO_FS_250);
  40039e:	2000      	movs	r0, #0
  4003a0:	f000 f950 	bl	400644 <imu_set_gyro_scale>
    printf("imu_gyro_scale: %d\r\n", imu_get_gyro_scale());
  4003a4:	f000 f95c 	bl	400660 <imu_get_gyro_scale>
  4003a8:	4601      	mov	r1, r0
  4003aa:	4822      	ldr	r0, [pc, #136]	; (400434 <main+0x140>)
  4003ac:	f000 ff4c 	bl	401248 <iprintf>

    imu_set_accel_range(MPU6050_ACCEL_FS_2);
  4003b0:	2000      	movs	r0, #0
  4003b2:	f000 f95d 	bl	400670 <imu_set_accel_range>
    printf("imu_accel_range: %d\r\n", imu_get_accel_range());
  4003b6:	f000 f969 	bl	40068c <imu_get_accel_range>
  4003ba:	4601      	mov	r1, r0
  4003bc:	481e      	ldr	r0, [pc, #120]	; (400438 <main+0x144>)
  4003be:	f000 ff43 	bl	401248 <iprintf>

    imu_set_sleep_enabled(false);
  4003c2:	2000      	movs	r0, #0
  4003c4:	f000 f96a 	bl	40069c <imu_set_sleep_enabled>
    printf("imu_sleep_enabled: %d\r\n", imu_get_sleep_enabled());
  4003c8:	f000 f970 	bl	4006ac <imu_get_sleep_enabled>
  4003cc:	4601      	mov	r1, r0
  4003ce:	481b      	ldr	r0, [pc, #108]	; (40043c <main+0x148>)
  4003d0:	f000 ff3a 	bl	401248 <iprintf>
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4003d4:	4c1a      	ldr	r4, [pc, #104]	; (400440 <main+0x14c>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4003d6:	4d1b      	ldr	r5, [pc, #108]	; (400444 <main+0x150>)
		port->PIO_CODR = mask;
	} else {
		port->PIO_SODR = mask;
  4003d8:	f44f 0700 	mov.w	r7, #8388608	; 0x800000

    while(1) {

        if(ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
            ioport_toggle_pin_level(LED0_GPIO);
            delay_ms(500); 
  4003dc:	4e1a      	ldr	r6, [pc, #104]	; (400448 <main+0x154>)
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4003de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    
    // imu_set_clock_source(MPU6050_CLOCK_PLL_XGYRO);

    while(1) {

        if(ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
  4003e0:	f013 0f04 	tst.w	r3, #4
  4003e4:	d1fb      	bne.n	4003de <main+0xea>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4003e6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4003e8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
		port->PIO_CODR = mask;
  4003ec:	bf14      	ite	ne
  4003ee:	636f      	strne	r7, [r5, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  4003f0:	632f      	streq	r7, [r5, #48]	; 0x30
            ioport_toggle_pin_level(LED0_GPIO);
            delay_ms(500); 
  4003f2:	4630      	mov	r0, r6
  4003f4:	f004 f8e4 	bl	4045c0 <__portable_delay_cycles_veneer>
  4003f8:	e7f1      	b.n	4003de <main+0xea>
  4003fa:	bf00      	nop
  4003fc:	400e0800 	.word	0x400e0800
  400400:	20000a98 	.word	0x20000a98
  400404:	0040027d 	.word	0x0040027d
  400408:	20000a94 	.word	0x20000a94
  40040c:	004001fd 	.word	0x004001fd
  400410:	20000a90 	.word	0x20000a90
  400414:	07270e00 	.word	0x07270e00
  400418:	20000438 	.word	0x20000438
  40041c:	00404300 	.word	0x00404300
  400420:	0040431c 	.word	0x0040431c
  400424:	0020b28a 	.word	0x0020b28a
  400428:	00404318 	.word	0x00404318
  40042c:	00404320 	.word	0x00404320
  400430:	00404338 	.word	0x00404338
  400434:	0040434c 	.word	0x0040434c
  400438:	00404364 	.word	0x00404364
  40043c:	0040437c 	.word	0x0040437c
  400440:	400e0e00 	.word	0x400e0e00
  400444:	400e1200 	.word	0x400e1200
  400448:	00416513 	.word	0x00416513

0040044c <write_register8>:
bool read_register_bit(uint8_t reg, uint8_t pos);
int16_t read_register16(uint8_t reg);


void write_register8(uint8_t reg, uint8_t value)
{
  40044c:	b500      	push	{lr}
  40044e:	b089      	sub	sp, #36	; 0x24
  400450:	f88d 1007 	strb.w	r1, [sp, #7]

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_peripheral_hz();
    opt.speed      = TWI_CLK;

    memset(imu_buffer, 0, sizeof(imu_buffer));
  400454:	4b0f      	ldr	r3, [pc, #60]	; (400494 <write_register8+0x48>)
  400456:	2200      	movs	r2, #0
  400458:	601a      	str	r2, [r3, #0]
  40045a:	605a      	str	r2, [r3, #4]
  40045c:	609a      	str	r2, [r3, #8]
  40045e:	60da      	str	r2, [r3, #12]

    packet_tx.chip = IMU_ADDRESS;
  400460:	2368      	movs	r3, #104	; 0x68
  400462:	f88d 301c 	strb.w	r3, [sp, #28]
    packet_tx.addr[0] = reg;
  400466:	f88d 000c 	strb.w	r0, [sp, #12]
    packet_tx.addr_length = sizeof(uint8_t);
  40046a:	2301      	movs	r3, #1
  40046c:	9304      	str	r3, [sp, #16]
    packet_tx.buffer = &value;
  40046e:	f10d 0207 	add.w	r2, sp, #7
  400472:	9205      	str	r2, [sp, #20]
    // packet_tx.length = 1;
    packet_tx.length = sizeof(uint8_t);
  400474:	9306      	str	r3, [sp, #24]


    uint32_t status = twi_master_write(IMU_TWI, &packet_tx);
  400476:	a903      	add	r1, sp, #12
  400478:	4807      	ldr	r0, [pc, #28]	; (400498 <write_register8+0x4c>)
  40047a:	f000 fa77 	bl	40096c <twi_master_write>

    // printf("write_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  40047e:	b910      	cbnz	r0, 400486 <write_register8+0x3a>
        puts("write_register: success\r\n");
  400480:	4806      	ldr	r0, [pc, #24]	; (40049c <write_register8+0x50>)
  400482:	f000 ff77 	bl	401374 <puts>
    }

    delay_ms(TWI_WAIT_TIME);
  400486:	4806      	ldr	r0, [pc, #24]	; (4004a0 <write_register8+0x54>)
  400488:	f004 f89a 	bl	4045c0 <__portable_delay_cycles_veneer>

    return status;

}
  40048c:	b009      	add	sp, #36	; 0x24
  40048e:	f85d fb04 	ldr.w	pc, [sp], #4
  400492:	bf00      	nop
  400494:	200009d4 	.word	0x200009d4
  400498:	40018000 	.word	0x40018000
  40049c:	00404394 	.word	0x00404394
  4004a0:	00014ed3 	.word	0x00014ed3

004004a4 <read_register8>:

uint8_t read_register8(uint8_t reg)
{
  4004a4:	b510      	push	{r4, lr}
  4004a6:	b086      	sub	sp, #24
    uint8_t value;
    twi_packet_t packet_rx;

    memset(imu_buffer, 0, sizeof(imu_buffer));
  4004a8:	4b0d      	ldr	r3, [pc, #52]	; (4004e0 <read_register8+0x3c>)
  4004aa:	2200      	movs	r2, #0
  4004ac:	601a      	str	r2, [r3, #0]
  4004ae:	605a      	str	r2, [r3, #4]
  4004b0:	609a      	str	r2, [r3, #8]
  4004b2:	60da      	str	r2, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  4004b4:	2268      	movs	r2, #104	; 0x68
  4004b6:	f88d 2014 	strb.w	r2, [sp, #20]
    packet_rx.addr[0] = reg;
  4004ba:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  4004be:	2201      	movs	r2, #1
  4004c0:	9202      	str	r2, [sp, #8]
    packet_rx.buffer = &imu_buffer;
  4004c2:	9303      	str	r3, [sp, #12]

    // packet_rx.length = 1;
    packet_rx.length = sizeof(uint8_t);
  4004c4:	9204      	str	r2, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  4004c6:	a901      	add	r1, sp, #4
  4004c8:	4806      	ldr	r0, [pc, #24]	; (4004e4 <read_register8+0x40>)
  4004ca:	f000 f9e7 	bl	40089c <twi_master_read>

    // printf("read_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  4004ce:	b908      	cbnz	r0, 4004d4 <read_register8+0x30>
        // puts("read_register: success\r\n");
        value = imu_buffer[0];
  4004d0:	4b03      	ldr	r3, [pc, #12]	; (4004e0 <read_register8+0x3c>)
  4004d2:	781c      	ldrb	r4, [r3, #0]
    }

    delay_ms(TWI_WAIT_TIME);
  4004d4:	4804      	ldr	r0, [pc, #16]	; (4004e8 <read_register8+0x44>)
  4004d6:	f004 f873 	bl	4045c0 <__portable_delay_cycles_veneer>

    return value;
}
  4004da:	4620      	mov	r0, r4
  4004dc:	b006      	add	sp, #24
  4004de:	bd10      	pop	{r4, pc}
  4004e0:	200009d4 	.word	0x200009d4
  4004e4:	40018000 	.word	0x40018000
  4004e8:	00014ed3 	.word	0x00014ed3

004004ec <read_register16>:

int16_t read_register16(uint8_t reg)
{
  4004ec:	b510      	push	{r4, lr}
  4004ee:	b086      	sub	sp, #24
    uint16_t value;
    twi_packet_t packet_rx;

    memset(imu_buffer, 0, sizeof(imu_buffer));
  4004f0:	4b0f      	ldr	r3, [pc, #60]	; (400530 <read_register16+0x44>)
  4004f2:	2200      	movs	r2, #0
  4004f4:	601a      	str	r2, [r3, #0]
  4004f6:	605a      	str	r2, [r3, #4]
  4004f8:	609a      	str	r2, [r3, #8]
  4004fa:	60da      	str	r2, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  4004fc:	2268      	movs	r2, #104	; 0x68
  4004fe:	f88d 2014 	strb.w	r2, [sp, #20]
    packet_rx.addr[0] = reg;
  400502:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  400506:	2201      	movs	r2, #1
  400508:	9202      	str	r2, [sp, #8]
    packet_rx.buffer = &imu_buffer;
  40050a:	9303      	str	r3, [sp, #12]

    // packet_rx.length = 1;
    packet_rx.length = sizeof(uint16_t);
  40050c:	2302      	movs	r3, #2
  40050e:	9304      	str	r3, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  400510:	a901      	add	r1, sp, #4
  400512:	4808      	ldr	r0, [pc, #32]	; (400534 <read_register16+0x48>)
  400514:	f000 f9c2 	bl	40089c <twi_master_read>

    // printf("read_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  400518:	b920      	cbnz	r0, 400524 <read_register16+0x38>
        // puts("read_register: success\r\n");
        uint8_t value_high = imu_buffer[0];
  40051a:	4b05      	ldr	r3, [pc, #20]	; (400530 <read_register16+0x44>)
        uint8_t value_low = imu_buffer[1];

        value = value_high << 8 | value_low;
  40051c:	781c      	ldrb	r4, [r3, #0]
  40051e:	785b      	ldrb	r3, [r3, #1]
  400520:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
    }

    delay_ms(TWI_WAIT_TIME);
  400524:	4804      	ldr	r0, [pc, #16]	; (400538 <read_register16+0x4c>)
  400526:	f004 f84b 	bl	4045c0 <__portable_delay_cycles_veneer>

    return value;
}
  40052a:	b220      	sxth	r0, r4
  40052c:	b006      	add	sp, #24
  40052e:	bd10      	pop	{r4, pc}
  400530:	200009d4 	.word	0x200009d4
  400534:	40018000 	.word	0x40018000
  400538:	00014ed3 	.word	0x00014ed3

0040053c <write_register_bit>:


void write_register_bit(uint8_t reg, uint8_t pos, bool state)
{
  40053c:	b570      	push	{r4, r5, r6, lr}
  40053e:	4604      	mov	r4, r0
  400540:	460d      	mov	r5, r1
  400542:	4616      	mov	r6, r2
    uint8_t value;
    value = read_register8(reg);
  400544:	f7ff ffae 	bl	4004a4 <read_register8>

    if (state) {
  400548:	b126      	cbz	r6, 400554 <write_register_bit+0x18>
        value |= (1 << pos);
  40054a:	2101      	movs	r1, #1
  40054c:	40a9      	lsls	r1, r5
  40054e:	4301      	orrs	r1, r0
  400550:	b2c9      	uxtb	r1, r1
  400552:	e004      	b.n	40055e <write_register_bit+0x22>
    } else {
        value &= ~(1 << pos);
  400554:	2101      	movs	r1, #1
  400556:	40a9      	lsls	r1, r5
  400558:	ea20 0101 	bic.w	r1, r0, r1
  40055c:	b2c9      	uxtb	r1, r1
    }

    write_register8(reg, value);
  40055e:	4620      	mov	r0, r4
  400560:	f7ff ff74 	bl	40044c <write_register8>
  400564:	bd70      	pop	{r4, r5, r6, pc}
  400566:	bf00      	nop

00400568 <read_register_bit>:

}
bool read_register_bit(uint8_t reg, uint8_t pos)
{
  400568:	b510      	push	{r4, lr}
  40056a:	460c      	mov	r4, r1
    uint8_t value;
    value = read_register8(reg);
  40056c:	f7ff ff9a 	bl	4004a4 <read_register8>
    return ((value >> pos) & 1);
  400570:	4120      	asrs	r0, r4
}
  400572:	f000 0001 	and.w	r0, r0, #1
  400576:	bd10      	pop	{r4, pc}

00400578 <imu_init>:

void imu_init(void)
{
  400578:	b500      	push	{lr}
  40057a:	b085      	sub	sp, #20
    twi_options_t opt;

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_peripheral_hz();
  40057c:	4b0a      	ldr	r3, [pc, #40]	; (4005a8 <imu_init+0x30>)
  40057e:	9301      	str	r3, [sp, #4]
    opt.speed      = TWI_CLK;
  400580:	4b0a      	ldr	r3, [pc, #40]	; (4005ac <imu_init+0x34>)
  400582:	9302      	str	r3, [sp, #8]

    if (twi_master_init(IMU_TWI, &opt) != TWI_SUCCESS) {
  400584:	a901      	add	r1, sp, #4
  400586:	480a      	ldr	r0, [pc, #40]	; (4005b0 <imu_init+0x38>)
  400588:	f000 f958 	bl	40083c <twi_master_init>
  40058c:	b118      	cbz	r0, 400596 <imu_init+0x1e>
        puts("twi_master_init: failed\r\n");
  40058e:	4809      	ldr	r0, [pc, #36]	; (4005b4 <imu_init+0x3c>)
  400590:	f000 fef0 	bl	401374 <puts>
  400594:	e002      	b.n	40059c <imu_init+0x24>
        
    } else {
        puts("twi_master_init: success\r\n");
  400596:	4808      	ldr	r0, [pc, #32]	; (4005b8 <imu_init+0x40>)
  400598:	f000 feec 	bl	401374 <puts>
    }
    // Give I2C time to settle
    delay_ms(TWI_WAIT_TIME);
  40059c:	4807      	ldr	r0, [pc, #28]	; (4005bc <imu_init+0x44>)
  40059e:	f004 f80f 	bl	4045c0 <__portable_delay_cycles_veneer>
}
  4005a2:	b005      	add	sp, #20
  4005a4:	f85d fb04 	ldr.w	pc, [sp], #4
  4005a8:	07270e00 	.word	0x07270e00
  4005ac:	00061a80 	.word	0x00061a80
  4005b0:	40018000 	.word	0x40018000
  4005b4:	004043b0 	.word	0x004043b0
  4005b8:	004043cc 	.word	0x004043cc
  4005bc:	00014ed3 	.word	0x00014ed3

004005c0 <imu_probe>:

void imu_probe(void)
{
  4005c0:	b508      	push	{r3, lr}
    if (twi_probe(IMU_TWI, IMU_ADDRESS) != TWI_SUCCESS) {
  4005c2:	2168      	movs	r1, #104	; 0x68
  4005c4:	4805      	ldr	r0, [pc, #20]	; (4005dc <imu_probe+0x1c>)
  4005c6:	f000 fa13 	bl	4009f0 <twi_probe>
  4005ca:	b118      	cbz	r0, 4005d4 <imu_probe+0x14>
        puts("twi_probe: failed\r\n");
  4005cc:	4804      	ldr	r0, [pc, #16]	; (4005e0 <imu_probe+0x20>)
  4005ce:	f000 fed1 	bl	401374 <puts>
  4005d2:	bd08      	pop	{r3, pc}
        
    } else {
        puts("twi_probe: success\r\n");
  4005d4:	4803      	ldr	r0, [pc, #12]	; (4005e4 <imu_probe+0x24>)
  4005d6:	f000 fecd 	bl	401374 <puts>
  4005da:	bd08      	pop	{r3, pc}
  4005dc:	40018000 	.word	0x40018000
  4005e0:	004043e8 	.word	0x004043e8
  4005e4:	004043fc 	.word	0x004043fc

004005e8 <imu_who_am_i>:
    }
}

void imu_who_am_i(void)
{
  4005e8:	b510      	push	{r4, lr}
    uint8_t value = read_register8(MPU6050_RA_WHO_AM_I);
  4005ea:	2075      	movs	r0, #117	; 0x75
  4005ec:	f7ff ff5a 	bl	4004a4 <read_register8>
  4005f0:	4604      	mov	r4, r0

    printf("who_am_i: 0x%1x\r\n", value);
  4005f2:	4601      	mov	r1, r0
  4005f4:	4804      	ldr	r0, [pc, #16]	; (400608 <imu_who_am_i+0x20>)
  4005f6:	f000 fe27 	bl	401248 <iprintf>

    if (value == 0x68) {
  4005fa:	2c68      	cmp	r4, #104	; 0x68
  4005fc:	d102      	bne.n	400604 <imu_who_am_i+0x1c>
        puts("who_am_i: success\r\n");
  4005fe:	4803      	ldr	r0, [pc, #12]	; (40060c <imu_who_am_i+0x24>)
  400600:	f000 feb8 	bl	401374 <puts>
  400604:	bd10      	pop	{r4, pc}
  400606:	bf00      	nop
  400608:	00404414 	.word	0x00404414
  40060c:	00404428 	.word	0x00404428

00400610 <imu_get_temperature>:
    }
}

int16_t imu_get_temperature(void)
{
  400610:	b508      	push	{r3, lr}
    uint16_t T;
    T = read_register16(MPU6050_RA_TEMP_OUT_H);
  400612:	2041      	movs	r0, #65	; 0x41
  400614:	f7ff ff6a 	bl	4004ec <read_register16>
    return T;
}
  400618:	bd08      	pop	{r3, pc}
  40061a:	bf00      	nop

0040061c <imu_set_clock_source>:



void imu_set_clock_source(uint8_t source)
{
  40061c:	b510      	push	{r4, lr}
  40061e:	4604      	mov	r4, r0
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  400620:	206b      	movs	r0, #107	; 0x6b
  400622:	f7ff ff3f 	bl	4004a4 <read_register8>
    value &= 0b11111000; // mask
  400626:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
    value |= source;

    write_register8(MPU6050_RA_PWR_MGMT_1, value);
  40062a:	4321      	orrs	r1, r4
  40062c:	206b      	movs	r0, #107	; 0x6b
  40062e:	f7ff ff0d 	bl	40044c <write_register8>
  400632:	bd10      	pop	{r4, pc}

00400634 <imu_get_clock_source>:
}

uint8_t imu_get_clock_source(void)
{
  400634:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  400636:	206b      	movs	r0, #107	; 0x6b
  400638:	f7ff ff34 	bl	4004a4 <read_register8>
    value &= 0b00000111; // mask

    return (uint8_t)value;
}
  40063c:	f000 0007 	and.w	r0, r0, #7
  400640:	bd08      	pop	{r3, pc}
  400642:	bf00      	nop

00400644 <imu_set_gyro_scale>:

void imu_set_gyro_scale(uint8_t scale)
{
  400644:	b510      	push	{r4, lr}
  400646:	4604      	mov	r4, r0
    uint8_t value;

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  400648:	201b      	movs	r0, #27
  40064a:	f7ff ff2b 	bl	4004a4 <read_register8>
    value &= 0b11100111; // mask
    value |= (scale << 3);
  40064e:	f020 0018 	bic.w	r0, r0, #24
  400652:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_GYRO_CONFIG, value);
  400656:	b2c9      	uxtb	r1, r1
  400658:	201b      	movs	r0, #27
  40065a:	f7ff fef7 	bl	40044c <write_register8>
  40065e:	bd10      	pop	{r4, pc}

00400660 <imu_get_gyro_scale>:
}

uint8_t imu_get_gyro_scale(void)
{
  400660:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  400662:	201b      	movs	r0, #27
  400664:	f7ff ff1e 	bl	4004a4 <read_register8>
    value &= 0b00011000; // mask
    value >>= 3;

    return (uint8_t)value;
}
  400668:	f3c0 00c1 	ubfx	r0, r0, #3, #2
  40066c:	bd08      	pop	{r3, pc}
  40066e:	bf00      	nop

00400670 <imu_set_accel_range>:

void imu_set_accel_range(uint8_t range)
{
  400670:	b510      	push	{r4, lr}
  400672:	4604      	mov	r4, r0
    uint8_t value;

    value = read_register8(MPU6050_RA_ACCEL_CONFIG);
  400674:	201c      	movs	r0, #28
  400676:	f7ff ff15 	bl	4004a4 <read_register8>
    value &= 0b11100111; // mask
    value |= (range << 3);
  40067a:	f020 0018 	bic.w	r0, r0, #24
  40067e:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_ACCEL_CONFIG, value);
  400682:	b2c9      	uxtb	r1, r1
  400684:	201c      	movs	r0, #28
  400686:	f7ff fee1 	bl	40044c <write_register8>
  40068a:	bd10      	pop	{r4, pc}

0040068c <imu_get_accel_range>:
}

uint8_t imu_get_accel_range(void)
{
  40068c:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_ACCEL_CONFIG);
  40068e:	201c      	movs	r0, #28
  400690:	f7ff ff08 	bl	4004a4 <read_register8>
    value &= 0b00011000; // mask
    value >>= 3;

    return (uint8_t)value;
}
  400694:	f3c0 00c1 	ubfx	r0, r0, #3, #2
  400698:	bd08      	pop	{r3, pc}
  40069a:	bf00      	nop

0040069c <imu_set_sleep_enabled>:

    return (uint8_t)value;
}

void imu_set_sleep_enabled(bool state)
{
  40069c:	b508      	push	{r3, lr}
    write_register_bit(MPU6050_RA_PWR_MGMT_1, 6, state);
  40069e:	4602      	mov	r2, r0
  4006a0:	2106      	movs	r1, #6
  4006a2:	206b      	movs	r0, #107	; 0x6b
  4006a4:	f7ff ff4a 	bl	40053c <write_register_bit>
  4006a8:	bd08      	pop	{r3, pc}
  4006aa:	bf00      	nop

004006ac <imu_get_sleep_enabled>:
}

bool imu_get_sleep_enabled(void)
{
  4006ac:	b508      	push	{r3, lr}
    read_register_bit(MPU6050_RA_PWR_MGMT_1, 6);
  4006ae:	2106      	movs	r1, #6
  4006b0:	206b      	movs	r0, #107	; 0x6b
  4006b2:	f7ff ff59 	bl	400568 <read_register_bit>
}
  4006b6:	bd08      	pop	{r3, pc}

004006b8 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  4006b8:	b570      	push	{r4, r5, r6, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  4006ba:	482c      	ldr	r0, [pc, #176]	; (40076c <board_init+0xb4>)
  4006bc:	f000 fc02 	bl	400ec4 <wdt_disable>
  4006c0:	200b      	movs	r0, #11
  4006c2:	f000 fbd5 	bl	400e70 <pmc_enable_periph_clk>
  4006c6:	200c      	movs	r0, #12
  4006c8:	f000 fbd2 	bl	400e70 <pmc_enable_periph_clk>
  4006cc:	200d      	movs	r0, #13
  4006ce:	f000 fbcf 	bl	400e70 <pmc_enable_periph_clk>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006d2:	4b27      	ldr	r3, [pc, #156]	; (400770 <board_init+0xb8>)
  4006d4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4006d8:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006da:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4006e0:	4c24      	ldr	r4, [pc, #144]	; (400774 <board_init+0xbc>)
  4006e2:	2504      	movs	r5, #4
  4006e4:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006e6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4006ea:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4006ec:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4006f0:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4006f2:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4006f4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4006f8:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4006fa:	f022 0204 	bic.w	r2, r2, #4
  4006fe:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400700:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400702:	f022 0204 	bic.w	r2, r2, #4
  400706:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400708:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40070c:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40070e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400710:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400714:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400718:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40071a:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40071c:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400720:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400724:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400726:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400728:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  40072c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400730:	210c      	movs	r1, #12
  400732:	4811      	ldr	r0, [pc, #68]	; (400778 <board_init+0xc0>)
  400734:	f000 fa76 	bl	400c24 <pio_configure_pin_group>
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400738:	4e10      	ldr	r6, [pc, #64]	; (40077c <board_init+0xc4>)
  40073a:	4631      	mov	r1, r6
  40073c:	2003      	movs	r0, #3
  40073e:	f000 f9e5 	bl	400b0c <pio_configure_pin>
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  400742:	4631      	mov	r1, r6
  400744:	4628      	mov	r0, r5
  400746:	f000 f9e1 	bl	400b0c <pio_configure_pin>
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40074a:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40074c:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400750:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400752:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400754:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400758:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40075a:	f023 0304 	bic.w	r3, r3, #4
  40075e:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400760:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400762:	f023 0304 	bic.w	r3, r3, #4
  400766:	6763      	str	r3, [r4, #116]	; 0x74
  400768:	bd70      	pop	{r4, r5, r6, pc}
  40076a:	bf00      	nop
  40076c:	400e1450 	.word	0x400e1450
  400770:	400e1200 	.word	0x400e1200
  400774:	400e0e00 	.word	0x400e0e00
  400778:	400e1000 	.word	0x400e1000
  40077c:	08000001 	.word	0x08000001

00400780 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400780:	4b2b      	ldr	r3, [pc, #172]	; (400830 <twi_set_speed+0xb0>)
  400782:	4299      	cmp	r1, r3
  400784:	d849      	bhi.n	40081a <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400786:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  40078a:	4299      	cmp	r1, r3
  40078c:	d92b      	bls.n	4007e6 <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40078e:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400790:	4c28      	ldr	r4, [pc, #160]	; (400834 <twi_set_speed+0xb4>)
  400792:	fba4 3402 	umull	r3, r4, r4, r2
  400796:	0ba4      	lsrs	r4, r4, #14
  400798:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40079a:	4b27      	ldr	r3, [pc, #156]	; (400838 <twi_set_speed+0xb8>)
  40079c:	440b      	add	r3, r1
  40079e:	009b      	lsls	r3, r3, #2
  4007a0:	fbb2 f2f3 	udiv	r2, r2, r3
  4007a4:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007a6:	2cff      	cmp	r4, #255	; 0xff
  4007a8:	d939      	bls.n	40081e <twi_set_speed+0x9e>
  4007aa:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  4007ac:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4007ae:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007b0:	2cff      	cmp	r4, #255	; 0xff
  4007b2:	d902      	bls.n	4007ba <twi_set_speed+0x3a>
  4007b4:	2b07      	cmp	r3, #7
  4007b6:	d1f9      	bne.n	4007ac <twi_set_speed+0x2c>
  4007b8:	e00a      	b.n	4007d0 <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007ba:	2aff      	cmp	r2, #255	; 0xff
  4007bc:	d908      	bls.n	4007d0 <twi_set_speed+0x50>
  4007be:	2b06      	cmp	r3, #6
  4007c0:	d900      	bls.n	4007c4 <twi_set_speed+0x44>
  4007c2:	e005      	b.n	4007d0 <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
  4007c4:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4007c6:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007c8:	2aff      	cmp	r2, #255	; 0xff
  4007ca:	d901      	bls.n	4007d0 <twi_set_speed+0x50>
  4007cc:	2b06      	cmp	r3, #6
  4007ce:	d9f9      	bls.n	4007c4 <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4007d0:	0212      	lsls	r2, r2, #8
  4007d2:	b292      	uxth	r2, r2
  4007d4:	041b      	lsls	r3, r3, #16
  4007d6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4007da:	431a      	orrs	r2, r3
  4007dc:	b2e4      	uxtb	r4, r4
  4007de:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  4007e0:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  4007e2:	2000      	movs	r0, #0
  4007e4:	e021      	b.n	40082a <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4007e6:	0049      	lsls	r1, r1, #1
  4007e8:	fbb2 f2f1 	udiv	r2, r2, r1
  4007ec:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007ee:	2aff      	cmp	r2, #255	; 0xff
  4007f0:	d907      	bls.n	400802 <twi_set_speed+0x82>
  4007f2:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  4007f4:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  4007f6:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4007f8:	2aff      	cmp	r2, #255	; 0xff
  4007fa:	d903      	bls.n	400804 <twi_set_speed+0x84>
  4007fc:	2b07      	cmp	r3, #7
  4007fe:	d1f9      	bne.n	4007f4 <twi_set_speed+0x74>
  400800:	e000      	b.n	400804 <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400802:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400804:	0211      	lsls	r1, r2, #8
  400806:	b289      	uxth	r1, r1
  400808:	041b      	lsls	r3, r3, #16
  40080a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40080e:	430b      	orrs	r3, r1
  400810:	b2d2      	uxtb	r2, r2
  400812:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  400814:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400816:	2000      	movs	r0, #0
}
  400818:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  40081a:	2001      	movs	r0, #1
  40081c:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40081e:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400820:	bf88      	it	hi
  400822:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400824:	d8ce      	bhi.n	4007c4 <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400826:	2300      	movs	r3, #0
  400828:	e7d2      	b.n	4007d0 <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
  40082a:	bc10      	pop	{r4}
  40082c:	4770      	bx	lr
  40082e:	bf00      	nop
  400830:	00061a80 	.word	0x00061a80
  400834:	057619f1 	.word	0x057619f1
  400838:	3ffd1200 	.word	0x3ffd1200

0040083c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40083c:	b538      	push	{r3, r4, r5, lr}
  40083e:	4604      	mov	r4, r0
  400840:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400842:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  400846:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400848:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40084a:	2380      	movs	r3, #128	; 0x80
  40084c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40084e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400850:	2308      	movs	r3, #8
  400852:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400854:	2320      	movs	r3, #32
  400856:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400858:	2304      	movs	r3, #4
  40085a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40085c:	680a      	ldr	r2, [r1, #0]
  40085e:	6849      	ldr	r1, [r1, #4]
  400860:	f7ff ff8e 	bl	400780 <twi_set_speed>
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
  400864:	2801      	cmp	r0, #1
  400866:	bf14      	ite	ne
  400868:	2000      	movne	r0, #0
  40086a:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40086c:	7a6b      	ldrb	r3, [r5, #9]
  40086e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400870:	bf04      	itt	eq
  400872:	2340      	moveq	r3, #64	; 0x40
  400874:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400876:	bd38      	pop	{r3, r4, r5, pc}

00400878 <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400878:	460a      	mov	r2, r1
  40087a:	b159      	cbz	r1, 400894 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  40087c:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  40087e:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  400880:	bfc4      	itt	gt
  400882:	7841      	ldrbgt	r1, [r0, #1]
  400884:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
  400888:	2a02      	cmp	r2, #2
  40088a:	dd05      	ble.n	400898 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  40088c:	7880      	ldrb	r0, [r0, #2]
  40088e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400892:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400894:	2000      	movs	r0, #0
  400896:	4770      	bx	lr
  400898:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  40089a:	4770      	bx	lr

0040089c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40089c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4008a0:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4008a2:	2c00      	cmp	r4, #0
  4008a4:	d045      	beq.n	400932 <twi_master_read+0x96>
  4008a6:	460b      	mov	r3, r1
  4008a8:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  4008aa:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4008ac:	2000      	movs	r0, #0
  4008ae:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4008b0:	684a      	ldr	r2, [r1, #4]
  4008b2:	0212      	lsls	r2, r2, #8
  4008b4:	f402 7240 	and.w	r2, r2, #768	; 0x300
  4008b8:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
  4008bc:	7c1a      	ldrb	r2, [r3, #16]
  4008be:	0412      	lsls	r2, r2, #16
  4008c0:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
  4008c4:	430a      	orrs	r2, r1
  4008c6:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4008c8:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4008ca:	6859      	ldr	r1, [r3, #4]
  4008cc:	4618      	mov	r0, r3
  4008ce:	f7ff ffd3 	bl	400878 <twi_mk_addr>
  4008d2:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4008d4:	2c01      	cmp	r4, #1
  4008d6:	d104      	bne.n	4008e2 <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4008d8:	2303      	movs	r3, #3
  4008da:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  4008dc:	f04f 0e01 	mov.w	lr, #1
  4008e0:	e033      	b.n	40094a <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4008e2:	2301      	movs	r3, #1
  4008e4:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  4008e6:	f04f 0e00 	mov.w	lr, #0
  4008ea:	e02e      	b.n	40094a <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4008ec:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4008ee:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  4008f0:	f413 7f80 	tst.w	r3, #256	; 0x100
  4008f4:	d120      	bne.n	400938 <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4008f6:	1e51      	subs	r1, r2, #1
  4008f8:	b30a      	cbz	r2, 40093e <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4008fa:	2c01      	cmp	r4, #1
  4008fc:	d106      	bne.n	40090c <twi_master_read+0x70>
  4008fe:	f1be 0f00 	cmp.w	lr, #0
  400902:	d12f      	bne.n	400964 <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
  400904:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
  400908:	46e6      	mov	lr, ip
  40090a:	e02b      	b.n	400964 <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
  40090c:	f013 0f02 	tst.w	r3, #2
  400910:	d005      	beq.n	40091e <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400912:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400914:	7033      	strb	r3, [r6, #0]

		cnt--;
  400916:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400918:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40091a:	463a      	mov	r2, r7
  40091c:	e000      	b.n	400920 <twi_master_read+0x84>
  40091e:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  400920:	2c00      	cmp	r4, #0
  400922:	d1e4      	bne.n	4008ee <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400924:	6a2b      	ldr	r3, [r5, #32]
  400926:	f013 0f01 	tst.w	r3, #1
  40092a:	d0fb      	beq.n	400924 <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
  40092c:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
  40092e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400932:	2001      	movs	r0, #1
  400934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400938:	2005      	movs	r0, #5
  40093a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40093e:	2009      	movs	r0, #9
  400940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400944:	2005      	movs	r0, #5
  400946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40094a:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  40094c:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  400950:	d1f8      	bne.n	400944 <twi_master_read+0xa8>
  400952:	f247 512f 	movw	r1, #29999	; 0x752f
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400956:	f247 5730 	movw	r7, #30000	; 0x7530
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40095a:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40095e:	f04f 0c01 	mov.w	ip, #1
  400962:	e7ca      	b.n	4008fa <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
  400964:	f013 0f02 	tst.w	r3, #2
  400968:	d0c0      	beq.n	4008ec <twi_master_read+0x50>
  40096a:	e7d2      	b.n	400912 <twi_master_read+0x76>

0040096c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40096c:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40096e:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
  400970:	2d00      	cmp	r5, #0
  400972:	d034      	beq.n	4009de <twi_master_write+0x72>
  400974:	460b      	mov	r3, r1
  400976:	4604      	mov	r4, r0
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  400978:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40097a:	2000      	movs	r0, #0
  40097c:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40097e:	7c0a      	ldrb	r2, [r1, #16]
  400980:	0412      	lsls	r2, r2, #16
  400982:	f402 01fe 	and.w	r1, r2, #8323072	; 0x7f0000
  400986:	685a      	ldr	r2, [r3, #4]
  400988:	0212      	lsls	r2, r2, #8
  40098a:	f402 7240 	and.w	r2, r2, #768	; 0x300
  40098e:	430a      	orrs	r2, r1
  400990:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400992:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400994:	6859      	ldr	r1, [r3, #4]
  400996:	4618      	mov	r0, r3
  400998:	f7ff ff6e 	bl	400878 <twi_mk_addr>
  40099c:	60e0      	str	r0, [r4, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40099e:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4009a0:	f413 7f80 	tst.w	r3, #256	; 0x100
  4009a4:	d004      	beq.n	4009b0 <twi_master_write+0x44>
  4009a6:	e01c      	b.n	4009e2 <twi_master_write+0x76>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4009a8:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4009aa:	f413 7f80 	tst.w	r3, #256	; 0x100
  4009ae:	d11a      	bne.n	4009e6 <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4009b0:	f013 0f04 	tst.w	r3, #4
  4009b4:	d003      	beq.n	4009be <twi_master_write+0x52>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4009b6:	7833      	ldrb	r3, [r6, #0]
  4009b8:	6363      	str	r3, [r4, #52]	; 0x34

		cnt--;
  4009ba:	3d01      	subs	r5, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4009bc:	3601      	adds	r6, #1
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4009be:	2d00      	cmp	r5, #0
  4009c0:	d1f2      	bne.n	4009a8 <twi_master_write+0x3c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4009c2:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4009c4:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  4009c8:	d10f      	bne.n	4009ea <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4009ca:	f013 0f04 	tst.w	r3, #4
  4009ce:	d0f8      	beq.n	4009c2 <twi_master_write+0x56>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4009d0:	2302      	movs	r3, #2
  4009d2:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4009d4:	6a23      	ldr	r3, [r4, #32]
  4009d6:	f013 0f01 	tst.w	r3, #1
  4009da:	d0fb      	beq.n	4009d4 <twi_master_write+0x68>
  4009dc:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4009de:	2001      	movs	r0, #1
  4009e0:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4009e2:	2005      	movs	r0, #5
  4009e4:	bd70      	pop	{r4, r5, r6, pc}
  4009e6:	2005      	movs	r0, #5
  4009e8:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4009ea:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4009ec:	bd70      	pop	{r4, r5, r6, pc}
  4009ee:	bf00      	nop

004009f0 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  4009f0:	b500      	push	{lr}
  4009f2:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  4009f4:	2300      	movs	r3, #0
  4009f6:	aa06      	add	r2, sp, #24
  4009f8:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  4009fc:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  4009fe:	2201      	movs	r2, #1
  400a00:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  400a02:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  400a06:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  400a0a:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  400a0c:	a901      	add	r1, sp, #4
  400a0e:	f7ff ffad 	bl	40096c <twi_master_write>
}
  400a12:	b007      	add	sp, #28
  400a14:	f85d fb04 	ldr.w	pc, [sp], #4

00400a18 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a18:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a1a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a1e:	d02f      	beq.n	400a80 <pio_set_peripheral+0x68>
  400a20:	d807      	bhi.n	400a32 <pio_set_peripheral+0x1a>
  400a22:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a26:	d014      	beq.n	400a52 <pio_set_peripheral+0x3a>
  400a28:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a2c:	d01e      	beq.n	400a6c <pio_set_peripheral+0x54>
  400a2e:	b939      	cbnz	r1, 400a40 <pio_set_peripheral+0x28>
  400a30:	4770      	bx	lr
  400a32:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400a36:	d036      	beq.n	400aa6 <pio_set_peripheral+0x8e>
  400a38:	d804      	bhi.n	400a44 <pio_set_peripheral+0x2c>
  400a3a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400a3e:	d029      	beq.n	400a94 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400a40:	6042      	str	r2, [r0, #4]
  400a42:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a44:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a48:	d02d      	beq.n	400aa6 <pio_set_peripheral+0x8e>
  400a4a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a4e:	d02a      	beq.n	400aa6 <pio_set_peripheral+0x8e>
  400a50:	e7f6      	b.n	400a40 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400a52:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a54:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a56:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400a58:	43d3      	mvns	r3, r2
  400a5a:	4021      	ands	r1, r4
  400a5c:	4019      	ands	r1, r3
  400a5e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a60:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a62:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a64:	4021      	ands	r1, r4
  400a66:	400b      	ands	r3, r1
  400a68:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a6a:	e01a      	b.n	400aa2 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a6c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a6e:	4313      	orrs	r3, r2
  400a70:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a72:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a74:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400a76:	400b      	ands	r3, r1
  400a78:	ea23 0302 	bic.w	r3, r3, r2
  400a7c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a7e:	e7df      	b.n	400a40 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a80:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a82:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400a84:	400b      	ands	r3, r1
  400a86:	ea23 0302 	bic.w	r3, r3, r2
  400a8a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a8c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400a8e:	4313      	orrs	r3, r2
  400a90:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a92:	e7d5      	b.n	400a40 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a94:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a96:	4313      	orrs	r3, r2
  400a98:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a9a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400a9c:	4313      	orrs	r3, r2
  400a9e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400aa0:	e7ce      	b.n	400a40 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400aa2:	6042      	str	r2, [r0, #4]
}
  400aa4:	bc10      	pop	{r4}
  400aa6:	4770      	bx	lr

00400aa8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400aa8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400aaa:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400aae:	bf14      	ite	ne
  400ab0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ab2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ab4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400ab8:	bf14      	ite	ne
  400aba:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400abc:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400abe:	f012 0f02 	tst.w	r2, #2
  400ac2:	d002      	beq.n	400aca <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400ac4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400ac8:	e004      	b.n	400ad4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400aca:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400ace:	bf18      	it	ne
  400ad0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400ad4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400ad6:	6001      	str	r1, [r0, #0]
  400ad8:	4770      	bx	lr
  400ada:	bf00      	nop

00400adc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400adc:	b410      	push	{r4}
  400ade:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ae0:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ae2:	b10c      	cbz	r4, 400ae8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400ae4:	6641      	str	r1, [r0, #100]	; 0x64
  400ae6:	e000      	b.n	400aea <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ae8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400aea:	b10b      	cbz	r3, 400af0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400aec:	6501      	str	r1, [r0, #80]	; 0x50
  400aee:	e000      	b.n	400af2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400af0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400af2:	b10a      	cbz	r2, 400af8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400af4:	6301      	str	r1, [r0, #48]	; 0x30
  400af6:	e000      	b.n	400afa <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400af8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400afa:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400afc:	6001      	str	r1, [r0, #0]
}
  400afe:	bc10      	pop	{r4}
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop

00400b04 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400b04:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400b06:	4770      	bx	lr

00400b08 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400b08:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400b0a:	4770      	bx	lr

00400b0c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400b0c:	b570      	push	{r4, r5, r6, lr}
  400b0e:	b082      	sub	sp, #8
  400b10:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b12:	0943      	lsrs	r3, r0, #5
  400b14:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b18:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b1c:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400b1e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400b22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400b26:	d047      	beq.n	400bb8 <pio_configure_pin+0xac>
  400b28:	d809      	bhi.n	400b3e <pio_configure_pin+0x32>
  400b2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400b2e:	d021      	beq.n	400b74 <pio_configure_pin+0x68>
  400b30:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400b34:	d02f      	beq.n	400b96 <pio_configure_pin+0x8a>
  400b36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400b3a:	d16f      	bne.n	400c1c <pio_configure_pin+0x110>
  400b3c:	e009      	b.n	400b52 <pio_configure_pin+0x46>
  400b3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400b42:	d055      	beq.n	400bf0 <pio_configure_pin+0xe4>
  400b44:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b48:	d052      	beq.n	400bf0 <pio_configure_pin+0xe4>
  400b4a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b4e:	d044      	beq.n	400bda <pio_configure_pin+0xce>
  400b50:	e064      	b.n	400c1c <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400b52:	f000 001f 	and.w	r0, r0, #31
  400b56:	2601      	movs	r6, #1
  400b58:	4086      	lsls	r6, r0
  400b5a:	4632      	mov	r2, r6
  400b5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b60:	4620      	mov	r0, r4
  400b62:	f7ff ff59 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b66:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400b6a:	bf14      	ite	ne
  400b6c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400b6e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400b70:	2001      	movs	r0, #1
  400b72:	e054      	b.n	400c1e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400b74:	f000 001f 	and.w	r0, r0, #31
  400b78:	2601      	movs	r6, #1
  400b7a:	4086      	lsls	r6, r0
  400b7c:	4632      	mov	r2, r6
  400b7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b82:	4620      	mov	r0, r4
  400b84:	f7ff ff48 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b88:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400b8c:	bf14      	ite	ne
  400b8e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400b90:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400b92:	2001      	movs	r0, #1
  400b94:	e043      	b.n	400c1e <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400b96:	f000 001f 	and.w	r0, r0, #31
  400b9a:	2601      	movs	r6, #1
  400b9c:	4086      	lsls	r6, r0
  400b9e:	4632      	mov	r2, r6
  400ba0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ba4:	4620      	mov	r0, r4
  400ba6:	f7ff ff37 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400baa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400bae:	bf14      	ite	ne
  400bb0:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400bb2:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400bb4:	2001      	movs	r0, #1
  400bb6:	e032      	b.n	400c1e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400bb8:	f000 001f 	and.w	r0, r0, #31
  400bbc:	2601      	movs	r6, #1
  400bbe:	4086      	lsls	r6, r0
  400bc0:	4632      	mov	r2, r6
  400bc2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400bc6:	4620      	mov	r0, r4
  400bc8:	f7ff ff26 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400bcc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400bd0:	bf14      	ite	ne
  400bd2:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400bd4:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400bd6:	2001      	movs	r0, #1
  400bd8:	e021      	b.n	400c1e <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400bda:	f000 011f 	and.w	r1, r0, #31
  400bde:	2601      	movs	r6, #1
  400be0:	462a      	mov	r2, r5
  400be2:	fa06 f101 	lsl.w	r1, r6, r1
  400be6:	4620      	mov	r0, r4
  400be8:	f7ff ff5e 	bl	400aa8 <pio_set_input>

	default:
		return 0;
	}

	return 1;
  400bec:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400bee:	e016      	b.n	400c1e <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400bf0:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  400bf4:	f000 011f 	and.w	r1, r0, #31
  400bf8:	2601      	movs	r6, #1
  400bfa:	ea05 0306 	and.w	r3, r5, r6
  400bfe:	9300      	str	r3, [sp, #0]
  400c00:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400c04:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400c08:	bf14      	ite	ne
  400c0a:	2200      	movne	r2, #0
  400c0c:	2201      	moveq	r2, #1
  400c0e:	fa06 f101 	lsl.w	r1, r6, r1
  400c12:	4620      	mov	r0, r4
  400c14:	f7ff ff62 	bl	400adc <pio_set_output>

	default:
		return 0;
	}

	return 1;
  400c18:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400c1a:	e000      	b.n	400c1e <pio_configure_pin+0x112>

	default:
		return 0;
  400c1c:	2000      	movs	r0, #0
	}

	return 1;
}
  400c1e:	b002      	add	sp, #8
  400c20:	bd70      	pop	{r4, r5, r6, pc}
  400c22:	bf00      	nop

00400c24 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400c24:	b570      	push	{r4, r5, r6, lr}
  400c26:	b082      	sub	sp, #8
  400c28:	4605      	mov	r5, r0
  400c2a:	460e      	mov	r6, r1
  400c2c:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400c2e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400c32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400c36:	d038      	beq.n	400caa <pio_configure_pin_group+0x86>
  400c38:	d809      	bhi.n	400c4e <pio_configure_pin_group+0x2a>
  400c3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400c3e:	d01c      	beq.n	400c7a <pio_configure_pin_group+0x56>
  400c40:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400c44:	d025      	beq.n	400c92 <pio_configure_pin_group+0x6e>
  400c46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400c4a:	d150      	bne.n	400cee <pio_configure_pin_group+0xca>
  400c4c:	e009      	b.n	400c62 <pio_configure_pin_group+0x3e>
  400c4e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400c52:	d03a      	beq.n	400cca <pio_configure_pin_group+0xa6>
  400c54:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c58:	d037      	beq.n	400cca <pio_configure_pin_group+0xa6>
  400c5a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400c5e:	d030      	beq.n	400cc2 <pio_configure_pin_group+0x9e>
  400c60:	e045      	b.n	400cee <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400c62:	460a      	mov	r2, r1
  400c64:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c68:	f7ff fed6 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c6c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400c70:	bf14      	ite	ne
  400c72:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c74:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c76:	2001      	movs	r0, #1
  400c78:	e03a      	b.n	400cf0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400c7a:	460a      	mov	r2, r1
  400c7c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c80:	f7ff feca 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c84:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400c88:	bf14      	ite	ne
  400c8a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c8c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400c8e:	2001      	movs	r0, #1
  400c90:	e02e      	b.n	400cf0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400c92:	460a      	mov	r2, r1
  400c94:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400c98:	f7ff febe 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c9c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ca0:	bf14      	ite	ne
  400ca2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ca4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400ca6:	2001      	movs	r0, #1
  400ca8:	e022      	b.n	400cf0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400caa:	460a      	mov	r2, r1
  400cac:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400cb0:	f7ff feb2 	bl	400a18 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400cb4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400cb8:	bf14      	ite	ne
  400cba:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400cbc:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400cbe:	2001      	movs	r0, #1
  400cc0:	e016      	b.n	400cf0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400cc2:	f7ff fef1 	bl	400aa8 <pio_set_input>

	default:
		return 0;
	}

	return 1;
  400cc6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400cc8:	e012      	b.n	400cf0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400cca:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  400cce:	f004 0301 	and.w	r3, r4, #1
  400cd2:	9300      	str	r3, [sp, #0]
  400cd4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400cd8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400cdc:	bf14      	ite	ne
  400cde:	2200      	movne	r2, #0
  400ce0:	2201      	moveq	r2, #1
  400ce2:	4631      	mov	r1, r6
  400ce4:	4628      	mov	r0, r5
  400ce6:	f7ff fef9 	bl	400adc <pio_set_output>

	default:
		return 0;
	}

	return 1;
  400cea:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400cec:	e000      	b.n	400cf0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400cee:	2000      	movs	r0, #0
	}

	return 1;
}
  400cf0:	b002      	add	sp, #8
  400cf2:	bd70      	pop	{r4, r5, r6, pc}

00400cf4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400cf8:	4681      	mov	r9, r0
  400cfa:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cfc:	f7ff ff02 	bl	400b04 <pio_get_interrupt_status>
  400d00:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d02:	4648      	mov	r0, r9
  400d04:	f7ff ff00 	bl	400b08 <pio_get_interrupt_mask>

	/* Check pending events */
	if (status != 0) {
  400d08:	4005      	ands	r5, r0
  400d0a:	d013      	beq.n	400d34 <pio_handler_process+0x40>
  400d0c:	4c0e      	ldr	r4, [pc, #56]	; (400d48 <pio_handler_process+0x54>)
  400d0e:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400d12:	6823      	ldr	r3, [r4, #0]
  400d14:	4543      	cmp	r3, r8
  400d16:	d108      	bne.n	400d2a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d18:	6861      	ldr	r1, [r4, #4]
  400d1a:	4229      	tst	r1, r5
  400d1c:	d005      	beq.n	400d2a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d1e:	68e3      	ldr	r3, [r4, #12]
  400d20:	4640      	mov	r0, r8
  400d22:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400d24:	6863      	ldr	r3, [r4, #4]
  400d26:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d2a:	42b4      	cmp	r4, r6
  400d2c:	d002      	beq.n	400d34 <pio_handler_process+0x40>
  400d2e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400d30:	2d00      	cmp	r5, #0
  400d32:	d1ee      	bne.n	400d12 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400d34:	4b05      	ldr	r3, [pc, #20]	; (400d4c <pio_handler_process+0x58>)
  400d36:	681b      	ldr	r3, [r3, #0]
  400d38:	b123      	cbz	r3, 400d44 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400d3a:	4b05      	ldr	r3, [pc, #20]	; (400d50 <pio_handler_process+0x5c>)
  400d3c:	681b      	ldr	r3, [r3, #0]
  400d3e:	b10b      	cbz	r3, 400d44 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400d40:	4648      	mov	r0, r9
  400d42:	4798      	blx	r3
  400d44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400d48:	200009e8 	.word	0x200009e8
  400d4c:	20000a9c 	.word	0x20000a9c
  400d50:	200009e4 	.word	0x200009e4

00400d54 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d54:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d56:	210b      	movs	r1, #11
  400d58:	4801      	ldr	r0, [pc, #4]	; (400d60 <PIOA_Handler+0xc>)
  400d5a:	f7ff ffcb 	bl	400cf4 <pio_handler_process>
  400d5e:	bd08      	pop	{r3, pc}
  400d60:	400e0e00 	.word	0x400e0e00

00400d64 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d64:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d66:	210c      	movs	r1, #12
  400d68:	4801      	ldr	r0, [pc, #4]	; (400d70 <PIOB_Handler+0xc>)
  400d6a:	f7ff ffc3 	bl	400cf4 <pio_handler_process>
  400d6e:	bd08      	pop	{r3, pc}
  400d70:	400e1000 	.word	0x400e1000

00400d74 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d74:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d76:	210d      	movs	r1, #13
  400d78:	4801      	ldr	r0, [pc, #4]	; (400d80 <PIOC_Handler+0xc>)
  400d7a:	f7ff ffbb 	bl	400cf4 <pio_handler_process>
  400d7e:	bd08      	pop	{r3, pc}
  400d80:	400e1200 	.word	0x400e1200

00400d84 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d84:	4a18      	ldr	r2, [pc, #96]	; (400de8 <pmc_switch_mck_to_pllack+0x64>)
  400d86:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d8c:	4318      	orrs	r0, r3
  400d8e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d92:	f013 0f08 	tst.w	r3, #8
  400d96:	d003      	beq.n	400da0 <pmc_switch_mck_to_pllack+0x1c>
  400d98:	e009      	b.n	400dae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d9a:	3b01      	subs	r3, #1
  400d9c:	d103      	bne.n	400da6 <pmc_switch_mck_to_pllack+0x22>
  400d9e:	e01e      	b.n	400dde <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400da0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400da4:	4910      	ldr	r1, [pc, #64]	; (400de8 <pmc_switch_mck_to_pllack+0x64>)
  400da6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400da8:	f012 0f08 	tst.w	r2, #8
  400dac:	d0f5      	beq.n	400d9a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400dae:	4a0e      	ldr	r2, [pc, #56]	; (400de8 <pmc_switch_mck_to_pllack+0x64>)
  400db0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400db2:	f023 0303 	bic.w	r3, r3, #3
  400db6:	f043 0302 	orr.w	r3, r3, #2
  400dba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dbc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400dbe:	f010 0008 	ands.w	r0, r0, #8
  400dc2:	d004      	beq.n	400dce <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400dc4:	2000      	movs	r0, #0
  400dc6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dc8:	3b01      	subs	r3, #1
  400dca:	d103      	bne.n	400dd4 <pmc_switch_mck_to_pllack+0x50>
  400dcc:	e009      	b.n	400de2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400dd2:	4905      	ldr	r1, [pc, #20]	; (400de8 <pmc_switch_mck_to_pllack+0x64>)
  400dd4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400dd6:	f012 0f08 	tst.w	r2, #8
  400dda:	d0f5      	beq.n	400dc8 <pmc_switch_mck_to_pllack+0x44>
  400ddc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400dde:	2001      	movs	r0, #1
  400de0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400de2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400de4:	4770      	bx	lr
  400de6:	bf00      	nop
  400de8:	400e0400 	.word	0x400e0400

00400dec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dec:	b138      	cbz	r0, 400dfe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dee:	4911      	ldr	r1, [pc, #68]	; (400e34 <pmc_switch_mainck_to_xtal+0x48>)
  400df0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400df2:	4a11      	ldr	r2, [pc, #68]	; (400e38 <pmc_switch_mainck_to_xtal+0x4c>)
  400df4:	401a      	ands	r2, r3
  400df6:	4b11      	ldr	r3, [pc, #68]	; (400e3c <pmc_switch_mainck_to_xtal+0x50>)
  400df8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dfa:	620b      	str	r3, [r1, #32]
  400dfc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dfe:	480d      	ldr	r0, [pc, #52]	; (400e34 <pmc_switch_mainck_to_xtal+0x48>)
  400e00:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e02:	0209      	lsls	r1, r1, #8
  400e04:	b289      	uxth	r1, r1
  400e06:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  400e0a:	f023 0303 	bic.w	r3, r3, #3
  400e0e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e12:	f043 0301 	orr.w	r3, r3, #1
  400e16:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e18:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e1a:	4602      	mov	r2, r0
  400e1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e1e:	f013 0f01 	tst.w	r3, #1
  400e22:	d0fb      	beq.n	400e1c <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e24:	4a03      	ldr	r2, [pc, #12]	; (400e34 <pmc_switch_mainck_to_xtal+0x48>)
  400e26:	6a13      	ldr	r3, [r2, #32]
  400e28:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e30:	6213      	str	r3, [r2, #32]
  400e32:	4770      	bx	lr
  400e34:	400e0400 	.word	0x400e0400
  400e38:	fec8fffc 	.word	0xfec8fffc
  400e3c:	01370002 	.word	0x01370002

00400e40 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e40:	4b02      	ldr	r3, [pc, #8]	; (400e4c <pmc_osc_is_ready_mainck+0xc>)
  400e42:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e44:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	400e0400 	.word	0x400e0400

00400e50 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e54:	4b01      	ldr	r3, [pc, #4]	; (400e5c <pmc_disable_pllack+0xc>)
  400e56:	629a      	str	r2, [r3, #40]	; 0x28
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop
  400e5c:	400e0400 	.word	0x400e0400

00400e60 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e60:	4b02      	ldr	r3, [pc, #8]	; (400e6c <pmc_is_locked_pllack+0xc>)
  400e62:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e64:	f000 0002 	and.w	r0, r0, #2
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	400e0400 	.word	0x400e0400

00400e70 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400e70:	2822      	cmp	r0, #34	; 0x22
  400e72:	d81e      	bhi.n	400eb2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e74:	281f      	cmp	r0, #31
  400e76:	d80c      	bhi.n	400e92 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e78:	4b11      	ldr	r3, [pc, #68]	; (400ec0 <pmc_enable_periph_clk+0x50>)
  400e7a:	699a      	ldr	r2, [r3, #24]
  400e7c:	2301      	movs	r3, #1
  400e7e:	4083      	lsls	r3, r0
  400e80:	4393      	bics	r3, r2
  400e82:	d018      	beq.n	400eb6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e84:	2301      	movs	r3, #1
  400e86:	fa03 f000 	lsl.w	r0, r3, r0
  400e8a:	4b0d      	ldr	r3, [pc, #52]	; (400ec0 <pmc_enable_periph_clk+0x50>)
  400e8c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e8e:	2000      	movs	r0, #0
  400e90:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400e92:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e94:	4b0a      	ldr	r3, [pc, #40]	; (400ec0 <pmc_enable_periph_clk+0x50>)
  400e96:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e9a:	2301      	movs	r3, #1
  400e9c:	4083      	lsls	r3, r0
  400e9e:	4393      	bics	r3, r2
  400ea0:	d00b      	beq.n	400eba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ea2:	2301      	movs	r3, #1
  400ea4:	fa03 f000 	lsl.w	r0, r3, r0
  400ea8:	4b05      	ldr	r3, [pc, #20]	; (400ec0 <pmc_enable_periph_clk+0x50>)
  400eaa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400eae:	2000      	movs	r0, #0
  400eb0:	4770      	bx	lr
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400eb2:	2001      	movs	r0, #1
  400eb4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400eb6:	2000      	movs	r0, #0
  400eb8:	4770      	bx	lr
  400eba:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400ebc:	4770      	bx	lr
  400ebe:	bf00      	nop
  400ec0:	400e0400 	.word	0x400e0400

00400ec4 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400ec4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ec8:	6043      	str	r3, [r0, #4]
  400eca:	4770      	bx	lr

00400ecc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400ecc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400ece:	23ac      	movs	r3, #172	; 0xac
  400ed0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400ed2:	680b      	ldr	r3, [r1, #0]
  400ed4:	684a      	ldr	r2, [r1, #4]
  400ed6:	fbb3 f3f2 	udiv	r3, r3, r2
  400eda:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400edc:	1e5c      	subs	r4, r3, #1
  400ede:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400ee2:	4294      	cmp	r4, r2
  400ee4:	d80a      	bhi.n	400efc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400ee6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400ee8:	688b      	ldr	r3, [r1, #8]
  400eea:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400eec:	f240 2302 	movw	r3, #514	; 0x202
  400ef0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400ef4:	2350      	movs	r3, #80	; 0x50
  400ef6:	6003      	str	r3, [r0, #0]

	return 0;
  400ef8:	2000      	movs	r0, #0
  400efa:	e000      	b.n	400efe <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400efc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400efe:	bc10      	pop	{r4}
  400f00:	4770      	bx	lr
  400f02:	bf00      	nop

00400f04 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f04:	6943      	ldr	r3, [r0, #20]
  400f06:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400f0a:	bf1a      	itte	ne
  400f0c:	61c1      	strne	r1, [r0, #28]
	return 0;
  400f0e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400f10:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400f12:	4770      	bx	lr

00400f14 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400f14:	6943      	ldr	r3, [r0, #20]
  400f16:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400f1a:	bf1d      	ittte	ne
  400f1c:	6983      	ldrne	r3, [r0, #24]
  400f1e:	700b      	strbne	r3, [r1, #0]
	return 0;
  400f20:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400f22:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400f24:	4770      	bx	lr
  400f26:	bf00      	nop

00400f28 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400f28:	6943      	ldr	r3, [r0, #20]
  400f2a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400f2e:	bf1d      	ittte	ne
  400f30:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400f34:	61c1      	strne	r1, [r0, #28]
	return 0;
  400f36:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400f38:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400f3a:	4770      	bx	lr

00400f3c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400f3c:	6943      	ldr	r3, [r0, #20]
  400f3e:	f013 0f01 	tst.w	r3, #1
  400f42:	d005      	beq.n	400f50 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400f44:	6983      	ldr	r3, [r0, #24]
  400f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400f4a:	600b      	str	r3, [r1, #0]

	return 0;
  400f4c:	2000      	movs	r0, #0
  400f4e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400f50:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400f52:	4770      	bx	lr

00400f54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f54:	e7fe      	b.n	400f54 <Dummy_Handler>
  400f56:	bf00      	nop

00400f58 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400f58:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400f5a:	4b20      	ldr	r3, [pc, #128]	; (400fdc <Reset_Handler+0x84>)
  400f5c:	4a20      	ldr	r2, [pc, #128]	; (400fe0 <Reset_Handler+0x88>)
  400f5e:	429a      	cmp	r2, r3
  400f60:	d912      	bls.n	400f88 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  400f62:	4b20      	ldr	r3, [pc, #128]	; (400fe4 <Reset_Handler+0x8c>)
  400f64:	4a1d      	ldr	r2, [pc, #116]	; (400fdc <Reset_Handler+0x84>)
  400f66:	429a      	cmp	r2, r3
  400f68:	d21e      	bcs.n	400fa8 <Reset_Handler+0x50>
  400f6a:	4611      	mov	r1, r2
  400f6c:	3b01      	subs	r3, #1
  400f6e:	1a9b      	subs	r3, r3, r2
  400f70:	f023 0303 	bic.w	r3, r3, #3
  400f74:	3304      	adds	r3, #4
  400f76:	4a1a      	ldr	r2, [pc, #104]	; (400fe0 <Reset_Handler+0x88>)
  400f78:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400f7a:	f852 0b04 	ldr.w	r0, [r2], #4
  400f7e:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400f82:	429a      	cmp	r2, r3
  400f84:	d1f9      	bne.n	400f7a <Reset_Handler+0x22>
  400f86:	e00f      	b.n	400fa8 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400f88:	4b14      	ldr	r3, [pc, #80]	; (400fdc <Reset_Handler+0x84>)
  400f8a:	4a15      	ldr	r2, [pc, #84]	; (400fe0 <Reset_Handler+0x88>)
  400f8c:	429a      	cmp	r2, r3
  400f8e:	d20b      	bcs.n	400fa8 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400f90:	4b14      	ldr	r3, [pc, #80]	; (400fe4 <Reset_Handler+0x8c>)
  400f92:	4a12      	ldr	r2, [pc, #72]	; (400fdc <Reset_Handler+0x84>)
  400f94:	1a9a      	subs	r2, r3, r2
  400f96:	4814      	ldr	r0, [pc, #80]	; (400fe8 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400f98:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400f9a:	b12a      	cbz	r2, 400fa8 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  400f9c:	f851 2904 	ldr.w	r2, [r1], #-4
  400fa0:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400fa4:	4281      	cmp	r1, r0
  400fa6:	d1f9      	bne.n	400f9c <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400fa8:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400faa:	4b10      	ldr	r3, [pc, #64]	; (400fec <Reset_Handler+0x94>)
  400fac:	4a10      	ldr	r2, [pc, #64]	; (400ff0 <Reset_Handler+0x98>)
  400fae:	429a      	cmp	r2, r3
  400fb0:	d20b      	bcs.n	400fca <Reset_Handler+0x72>
  400fb2:	1d13      	adds	r3, r2, #4
  400fb4:	4a0f      	ldr	r2, [pc, #60]	; (400ff4 <Reset_Handler+0x9c>)
  400fb6:	1ad2      	subs	r2, r2, r3
  400fb8:	f022 0203 	bic.w	r2, r2, #3
  400fbc:	441a      	add	r2, r3
  400fbe:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400fc0:	2100      	movs	r1, #0
  400fc2:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400fc6:	429a      	cmp	r2, r3
  400fc8:	d1fb      	bne.n	400fc2 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400fca:	4b0b      	ldr	r3, [pc, #44]	; (400ff8 <Reset_Handler+0xa0>)
  400fcc:	4a0b      	ldr	r2, [pc, #44]	; (400ffc <Reset_Handler+0xa4>)
  400fce:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400fd0:	f000 f912 	bl	4011f8 <__libc_init_array>

	/* Branch to main function */
	main();
  400fd4:	f7ff f98e 	bl	4002f4 <main>
  400fd8:	e7fe      	b.n	400fd8 <Reset_Handler+0x80>
  400fda:	bf00      	nop
  400fdc:	20000000 	.word	0x20000000
  400fe0:	004045d4 	.word	0x004045d4
  400fe4:	200009b8 	.word	0x200009b8
  400fe8:	004045d0 	.word	0x004045d0
  400fec:	20000aa4 	.word	0x20000aa4
  400ff0:	200009b8 	.word	0x200009b8
  400ff4:	20000aa7 	.word	0x20000aa7
  400ff8:	e000ed00 	.word	0xe000ed00
  400ffc:	00400000 	.word	0x00400000

00401000 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401000:	4b3d      	ldr	r3, [pc, #244]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  401002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401004:	f003 0303 	and.w	r3, r3, #3
  401008:	2b03      	cmp	r3, #3
  40100a:	d85d      	bhi.n	4010c8 <SystemCoreClockUpdate+0xc8>
  40100c:	e8df f003 	tbb	[pc, r3]
  401010:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401014:	4b39      	ldr	r3, [pc, #228]	; (4010fc <SystemCoreClockUpdate+0xfc>)
  401016:	695b      	ldr	r3, [r3, #20]
  401018:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40101c:	bf14      	ite	ne
  40101e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401022:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401026:	4b36      	ldr	r3, [pc, #216]	; (401100 <SystemCoreClockUpdate+0x100>)
  401028:	601a      	str	r2, [r3, #0]
  40102a:	e04d      	b.n	4010c8 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40102c:	4b32      	ldr	r3, [pc, #200]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  40102e:	6a1b      	ldr	r3, [r3, #32]
  401030:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401034:	d003      	beq.n	40103e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401036:	4a33      	ldr	r2, [pc, #204]	; (401104 <SystemCoreClockUpdate+0x104>)
  401038:	4b31      	ldr	r3, [pc, #196]	; (401100 <SystemCoreClockUpdate+0x100>)
  40103a:	601a      	str	r2, [r3, #0]
  40103c:	e044      	b.n	4010c8 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40103e:	4a32      	ldr	r2, [pc, #200]	; (401108 <SystemCoreClockUpdate+0x108>)
  401040:	4b2f      	ldr	r3, [pc, #188]	; (401100 <SystemCoreClockUpdate+0x100>)
  401042:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401044:	4b2c      	ldr	r3, [pc, #176]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  401046:	6a1b      	ldr	r3, [r3, #32]
  401048:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40104c:	2b10      	cmp	r3, #16
  40104e:	d002      	beq.n	401056 <SystemCoreClockUpdate+0x56>
  401050:	2b20      	cmp	r3, #32
  401052:	d004      	beq.n	40105e <SystemCoreClockUpdate+0x5e>
  401054:	e038      	b.n	4010c8 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401056:	4a2d      	ldr	r2, [pc, #180]	; (40110c <SystemCoreClockUpdate+0x10c>)
  401058:	4b29      	ldr	r3, [pc, #164]	; (401100 <SystemCoreClockUpdate+0x100>)
  40105a:	601a      	str	r2, [r3, #0]
			break;
  40105c:	e034      	b.n	4010c8 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40105e:	4a29      	ldr	r2, [pc, #164]	; (401104 <SystemCoreClockUpdate+0x104>)
  401060:	4b27      	ldr	r3, [pc, #156]	; (401100 <SystemCoreClockUpdate+0x100>)
  401062:	601a      	str	r2, [r3, #0]
			break;
  401064:	e030      	b.n	4010c8 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401066:	4b24      	ldr	r3, [pc, #144]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  401068:	6a1b      	ldr	r3, [r3, #32]
  40106a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40106e:	d003      	beq.n	401078 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401070:	4a24      	ldr	r2, [pc, #144]	; (401104 <SystemCoreClockUpdate+0x104>)
  401072:	4b23      	ldr	r3, [pc, #140]	; (401100 <SystemCoreClockUpdate+0x100>)
  401074:	601a      	str	r2, [r3, #0]
  401076:	e012      	b.n	40109e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401078:	4a23      	ldr	r2, [pc, #140]	; (401108 <SystemCoreClockUpdate+0x108>)
  40107a:	4b21      	ldr	r3, [pc, #132]	; (401100 <SystemCoreClockUpdate+0x100>)
  40107c:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40107e:	4b1e      	ldr	r3, [pc, #120]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  401080:	6a1b      	ldr	r3, [r3, #32]
  401082:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401086:	2b10      	cmp	r3, #16
  401088:	d002      	beq.n	401090 <SystemCoreClockUpdate+0x90>
  40108a:	2b20      	cmp	r3, #32
  40108c:	d004      	beq.n	401098 <SystemCoreClockUpdate+0x98>
  40108e:	e006      	b.n	40109e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401090:	4a1e      	ldr	r2, [pc, #120]	; (40110c <SystemCoreClockUpdate+0x10c>)
  401092:	4b1b      	ldr	r3, [pc, #108]	; (401100 <SystemCoreClockUpdate+0x100>)
  401094:	601a      	str	r2, [r3, #0]
					break;
  401096:	e002      	b.n	40109e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401098:	4a1a      	ldr	r2, [pc, #104]	; (401104 <SystemCoreClockUpdate+0x104>)
  40109a:	4b19      	ldr	r3, [pc, #100]	; (401100 <SystemCoreClockUpdate+0x100>)
  40109c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40109e:	4b16      	ldr	r3, [pc, #88]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  4010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010a2:	f003 0303 	and.w	r3, r3, #3
  4010a6:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4010a8:	4a13      	ldr	r2, [pc, #76]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  4010aa:	bf07      	ittee	eq
  4010ac:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4010ae:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4010b0:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4010b2:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4010b4:	4812      	ldr	r0, [pc, #72]	; (401100 <SystemCoreClockUpdate+0x100>)
  4010b6:	f3c3 410a 	ubfx	r1, r3, #16, #11
  4010ba:	6803      	ldr	r3, [r0, #0]
  4010bc:	fb01 3303 	mla	r3, r1, r3, r3
  4010c0:	b2d2      	uxtb	r2, r2
  4010c2:	fbb3 f3f2 	udiv	r3, r3, r2
  4010c6:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4010c8:	4b0b      	ldr	r3, [pc, #44]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  4010ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010d0:	2b70      	cmp	r3, #112	; 0x70
  4010d2:	d107      	bne.n	4010e4 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4010d4:	4a0a      	ldr	r2, [pc, #40]	; (401100 <SystemCoreClockUpdate+0x100>)
  4010d6:	6813      	ldr	r3, [r2, #0]
  4010d8:	490d      	ldr	r1, [pc, #52]	; (401110 <SystemCoreClockUpdate+0x110>)
  4010da:	fba1 1303 	umull	r1, r3, r1, r3
  4010de:	085b      	lsrs	r3, r3, #1
  4010e0:	6013      	str	r3, [r2, #0]
  4010e2:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010e4:	4b04      	ldr	r3, [pc, #16]	; (4010f8 <SystemCoreClockUpdate+0xf8>)
  4010e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4010e8:	4905      	ldr	r1, [pc, #20]	; (401100 <SystemCoreClockUpdate+0x100>)
  4010ea:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4010ee:	680b      	ldr	r3, [r1, #0]
  4010f0:	40d3      	lsrs	r3, r2
  4010f2:	600b      	str	r3, [r1, #0]
  4010f4:	4770      	bx	lr
  4010f6:	bf00      	nop
  4010f8:	400e0400 	.word	0x400e0400
  4010fc:	400e1410 	.word	0x400e1410
  401100:	2000000c 	.word	0x2000000c
  401104:	00b71b00 	.word	0x00b71b00
  401108:	003d0900 	.word	0x003d0900
  40110c:	007a1200 	.word	0x007a1200
  401110:	aaaaaaab 	.word	0xaaaaaaab

00401114 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401114:	4b1a      	ldr	r3, [pc, #104]	; (401180 <system_init_flash+0x6c>)
  401116:	4298      	cmp	r0, r3
  401118:	d807      	bhi.n	40112a <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40111a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40111e:	4a19      	ldr	r2, [pc, #100]	; (401184 <system_init_flash+0x70>)
  401120:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401122:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401126:	6013      	str	r3, [r2, #0]
  401128:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40112a:	4b17      	ldr	r3, [pc, #92]	; (401188 <system_init_flash+0x74>)
  40112c:	4298      	cmp	r0, r3
  40112e:	d806      	bhi.n	40113e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401130:	4b16      	ldr	r3, [pc, #88]	; (40118c <system_init_flash+0x78>)
  401132:	4a14      	ldr	r2, [pc, #80]	; (401184 <system_init_flash+0x70>)
  401134:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401136:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40113a:	6013      	str	r3, [r2, #0]
  40113c:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40113e:	4b14      	ldr	r3, [pc, #80]	; (401190 <system_init_flash+0x7c>)
  401140:	4298      	cmp	r0, r3
  401142:	d806      	bhi.n	401152 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401144:	4b13      	ldr	r3, [pc, #76]	; (401194 <system_init_flash+0x80>)
  401146:	4a0f      	ldr	r2, [pc, #60]	; (401184 <system_init_flash+0x70>)
  401148:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40114a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40114e:	6013      	str	r3, [r2, #0]
  401150:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401152:	4b11      	ldr	r3, [pc, #68]	; (401198 <system_init_flash+0x84>)
  401154:	4298      	cmp	r0, r3
  401156:	d806      	bhi.n	401166 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401158:	4b10      	ldr	r3, [pc, #64]	; (40119c <system_init_flash+0x88>)
  40115a:	4a0a      	ldr	r2, [pc, #40]	; (401184 <system_init_flash+0x70>)
  40115c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40115e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401162:	6013      	str	r3, [r2, #0]
  401164:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401166:	4b0e      	ldr	r3, [pc, #56]	; (4011a0 <system_init_flash+0x8c>)
  401168:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40116a:	bf94      	ite	ls
  40116c:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401170:	4b0c      	ldrhi	r3, [pc, #48]	; (4011a4 <system_init_flash+0x90>)
  401172:	4a04      	ldr	r2, [pc, #16]	; (401184 <system_init_flash+0x70>)
  401174:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401176:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40117a:	6013      	str	r3, [r2, #0]
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop
  401180:	01312cff 	.word	0x01312cff
  401184:	400e0a00 	.word	0x400e0a00
  401188:	026259ff 	.word	0x026259ff
  40118c:	04000100 	.word	0x04000100
  401190:	039386ff 	.word	0x039386ff
  401194:	04000200 	.word	0x04000200
  401198:	04c4b3ff 	.word	0x04c4b3ff
  40119c:	04000300 	.word	0x04000300
  4011a0:	05f5e0ff 	.word	0x05f5e0ff
  4011a4:	04000500 	.word	0x04000500

004011a8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4011a8:	4b09      	ldr	r3, [pc, #36]	; (4011d0 <_sbrk+0x28>)
  4011aa:	681b      	ldr	r3, [r3, #0]
  4011ac:	b913      	cbnz	r3, 4011b4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4011ae:	4a09      	ldr	r2, [pc, #36]	; (4011d4 <_sbrk+0x2c>)
  4011b0:	4b07      	ldr	r3, [pc, #28]	; (4011d0 <_sbrk+0x28>)
  4011b2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4011b4:	4b06      	ldr	r3, [pc, #24]	; (4011d0 <_sbrk+0x28>)
  4011b6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4011b8:	181a      	adds	r2, r3, r0
  4011ba:	4907      	ldr	r1, [pc, #28]	; (4011d8 <_sbrk+0x30>)
  4011bc:	4291      	cmp	r1, r2
  4011be:	db04      	blt.n	4011ca <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4011c0:	4610      	mov	r0, r2
  4011c2:	4a03      	ldr	r2, [pc, #12]	; (4011d0 <_sbrk+0x28>)
  4011c4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011c6:	4618      	mov	r0, r3
  4011c8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4011ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4011ce:	4770      	bx	lr
  4011d0:	20000a58 	.word	0x20000a58
  4011d4:	20003aa8 	.word	0x20003aa8
  4011d8:	20027ffc 	.word	0x20027ffc

004011dc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4011dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4011e0:	4770      	bx	lr
  4011e2:	bf00      	nop

004011e4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4011e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4011e8:	604b      	str	r3, [r1, #4]

	return 0;
}
  4011ea:	2000      	movs	r0, #0
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop

004011f0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4011f0:	2001      	movs	r0, #1
  4011f2:	4770      	bx	lr

004011f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4011f4:	2000      	movs	r0, #0
  4011f6:	4770      	bx	lr

004011f8 <__libc_init_array>:
  4011f8:	b570      	push	{r4, r5, r6, lr}
  4011fa:	4e0f      	ldr	r6, [pc, #60]	; (401238 <__libc_init_array+0x40>)
  4011fc:	4d0f      	ldr	r5, [pc, #60]	; (40123c <__libc_init_array+0x44>)
  4011fe:	1b76      	subs	r6, r6, r5
  401200:	10b6      	asrs	r6, r6, #2
  401202:	bf18      	it	ne
  401204:	2400      	movne	r4, #0
  401206:	d005      	beq.n	401214 <__libc_init_array+0x1c>
  401208:	3401      	adds	r4, #1
  40120a:	f855 3b04 	ldr.w	r3, [r5], #4
  40120e:	4798      	blx	r3
  401210:	42a6      	cmp	r6, r4
  401212:	d1f9      	bne.n	401208 <__libc_init_array+0x10>
  401214:	4e0a      	ldr	r6, [pc, #40]	; (401240 <__libc_init_array+0x48>)
  401216:	4d0b      	ldr	r5, [pc, #44]	; (401244 <__libc_init_array+0x4c>)
  401218:	1b76      	subs	r6, r6, r5
  40121a:	f003 f9c1 	bl	4045a0 <_init>
  40121e:	10b6      	asrs	r6, r6, #2
  401220:	bf18      	it	ne
  401222:	2400      	movne	r4, #0
  401224:	d006      	beq.n	401234 <__libc_init_array+0x3c>
  401226:	3401      	adds	r4, #1
  401228:	f855 3b04 	ldr.w	r3, [r5], #4
  40122c:	4798      	blx	r3
  40122e:	42a6      	cmp	r6, r4
  401230:	d1f9      	bne.n	401226 <__libc_init_array+0x2e>
  401232:	bd70      	pop	{r4, r5, r6, pc}
  401234:	bd70      	pop	{r4, r5, r6, pc}
  401236:	bf00      	nop
  401238:	004045ac 	.word	0x004045ac
  40123c:	004045ac 	.word	0x004045ac
  401240:	004045b4 	.word	0x004045b4
  401244:	004045ac 	.word	0x004045ac

00401248 <iprintf>:
  401248:	b40f      	push	{r0, r1, r2, r3}
  40124a:	b500      	push	{lr}
  40124c:	4907      	ldr	r1, [pc, #28]	; (40126c <iprintf+0x24>)
  40124e:	b083      	sub	sp, #12
  401250:	ab04      	add	r3, sp, #16
  401252:	6808      	ldr	r0, [r1, #0]
  401254:	f853 2b04 	ldr.w	r2, [r3], #4
  401258:	6881      	ldr	r1, [r0, #8]
  40125a:	9301      	str	r3, [sp, #4]
  40125c:	f000 f9fa 	bl	401654 <_vfiprintf_r>
  401260:	b003      	add	sp, #12
  401262:	f85d eb04 	ldr.w	lr, [sp], #4
  401266:	b004      	add	sp, #16
  401268:	4770      	bx	lr
  40126a:	bf00      	nop
  40126c:	20000438 	.word	0x20000438

00401270 <memset>:
  401270:	b470      	push	{r4, r5, r6}
  401272:	0784      	lsls	r4, r0, #30
  401274:	d046      	beq.n	401304 <memset+0x94>
  401276:	1e54      	subs	r4, r2, #1
  401278:	2a00      	cmp	r2, #0
  40127a:	d041      	beq.n	401300 <memset+0x90>
  40127c:	b2cd      	uxtb	r5, r1
  40127e:	4603      	mov	r3, r0
  401280:	e002      	b.n	401288 <memset+0x18>
  401282:	1e62      	subs	r2, r4, #1
  401284:	b3e4      	cbz	r4, 401300 <memset+0x90>
  401286:	4614      	mov	r4, r2
  401288:	f803 5b01 	strb.w	r5, [r3], #1
  40128c:	079a      	lsls	r2, r3, #30
  40128e:	d1f8      	bne.n	401282 <memset+0x12>
  401290:	2c03      	cmp	r4, #3
  401292:	d92e      	bls.n	4012f2 <memset+0x82>
  401294:	b2cd      	uxtb	r5, r1
  401296:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40129a:	2c0f      	cmp	r4, #15
  40129c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4012a0:	d919      	bls.n	4012d6 <memset+0x66>
  4012a2:	f103 0210 	add.w	r2, r3, #16
  4012a6:	4626      	mov	r6, r4
  4012a8:	3e10      	subs	r6, #16
  4012aa:	2e0f      	cmp	r6, #15
  4012ac:	f842 5c10 	str.w	r5, [r2, #-16]
  4012b0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4012b4:	f842 5c08 	str.w	r5, [r2, #-8]
  4012b8:	f842 5c04 	str.w	r5, [r2, #-4]
  4012bc:	f102 0210 	add.w	r2, r2, #16
  4012c0:	d8f2      	bhi.n	4012a8 <memset+0x38>
  4012c2:	f1a4 0210 	sub.w	r2, r4, #16
  4012c6:	f022 020f 	bic.w	r2, r2, #15
  4012ca:	f004 040f 	and.w	r4, r4, #15
  4012ce:	3210      	adds	r2, #16
  4012d0:	2c03      	cmp	r4, #3
  4012d2:	4413      	add	r3, r2
  4012d4:	d90d      	bls.n	4012f2 <memset+0x82>
  4012d6:	461e      	mov	r6, r3
  4012d8:	4622      	mov	r2, r4
  4012da:	3a04      	subs	r2, #4
  4012dc:	2a03      	cmp	r2, #3
  4012de:	f846 5b04 	str.w	r5, [r6], #4
  4012e2:	d8fa      	bhi.n	4012da <memset+0x6a>
  4012e4:	1f22      	subs	r2, r4, #4
  4012e6:	f022 0203 	bic.w	r2, r2, #3
  4012ea:	3204      	adds	r2, #4
  4012ec:	4413      	add	r3, r2
  4012ee:	f004 0403 	and.w	r4, r4, #3
  4012f2:	b12c      	cbz	r4, 401300 <memset+0x90>
  4012f4:	b2c9      	uxtb	r1, r1
  4012f6:	441c      	add	r4, r3
  4012f8:	f803 1b01 	strb.w	r1, [r3], #1
  4012fc:	42a3      	cmp	r3, r4
  4012fe:	d1fb      	bne.n	4012f8 <memset+0x88>
  401300:	bc70      	pop	{r4, r5, r6}
  401302:	4770      	bx	lr
  401304:	4614      	mov	r4, r2
  401306:	4603      	mov	r3, r0
  401308:	e7c2      	b.n	401290 <memset+0x20>
  40130a:	bf00      	nop

0040130c <_puts_r>:
  40130c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40130e:	4605      	mov	r5, r0
  401310:	b089      	sub	sp, #36	; 0x24
  401312:	4608      	mov	r0, r1
  401314:	460c      	mov	r4, r1
  401316:	f000 f8f3 	bl	401500 <strlen>
  40131a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40131c:	4f14      	ldr	r7, [pc, #80]	; (401370 <_puts_r+0x64>)
  40131e:	9404      	str	r4, [sp, #16]
  401320:	2601      	movs	r6, #1
  401322:	1c44      	adds	r4, r0, #1
  401324:	a904      	add	r1, sp, #16
  401326:	2202      	movs	r2, #2
  401328:	9403      	str	r4, [sp, #12]
  40132a:	9005      	str	r0, [sp, #20]
  40132c:	68ac      	ldr	r4, [r5, #8]
  40132e:	9706      	str	r7, [sp, #24]
  401330:	9607      	str	r6, [sp, #28]
  401332:	9101      	str	r1, [sp, #4]
  401334:	9202      	str	r2, [sp, #8]
  401336:	b1b3      	cbz	r3, 401366 <_puts_r+0x5a>
  401338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40133c:	049a      	lsls	r2, r3, #18
  40133e:	d406      	bmi.n	40134e <_puts_r+0x42>
  401340:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401342:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401346:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40134a:	81a3      	strh	r3, [r4, #12]
  40134c:	6662      	str	r2, [r4, #100]	; 0x64
  40134e:	4621      	mov	r1, r4
  401350:	4628      	mov	r0, r5
  401352:	aa01      	add	r2, sp, #4
  401354:	f001 fc10 	bl	402b78 <__sfvwrite_r>
  401358:	2800      	cmp	r0, #0
  40135a:	bf14      	ite	ne
  40135c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  401360:	200a      	moveq	r0, #10
  401362:	b009      	add	sp, #36	; 0x24
  401364:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401366:	4628      	mov	r0, r5
  401368:	f001 fa54 	bl	402814 <__sinit>
  40136c:	e7e4      	b.n	401338 <_puts_r+0x2c>
  40136e:	bf00      	nop
  401370:	00404378 	.word	0x00404378

00401374 <puts>:
  401374:	4b02      	ldr	r3, [pc, #8]	; (401380 <puts+0xc>)
  401376:	4601      	mov	r1, r0
  401378:	6818      	ldr	r0, [r3, #0]
  40137a:	f7ff bfc7 	b.w	40130c <_puts_r>
  40137e:	bf00      	nop
  401380:	20000438 	.word	0x20000438

00401384 <setbuf>:
  401384:	2900      	cmp	r1, #0
  401386:	bf0c      	ite	eq
  401388:	2202      	moveq	r2, #2
  40138a:	2200      	movne	r2, #0
  40138c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401390:	f000 b800 	b.w	401394 <setvbuf>

00401394 <setvbuf>:
  401394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401398:	4c51      	ldr	r4, [pc, #324]	; (4014e0 <setvbuf+0x14c>)
  40139a:	6825      	ldr	r5, [r4, #0]
  40139c:	b083      	sub	sp, #12
  40139e:	4604      	mov	r4, r0
  4013a0:	460f      	mov	r7, r1
  4013a2:	4690      	mov	r8, r2
  4013a4:	461e      	mov	r6, r3
  4013a6:	b115      	cbz	r5, 4013ae <setvbuf+0x1a>
  4013a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013aa:	2b00      	cmp	r3, #0
  4013ac:	d079      	beq.n	4014a2 <setvbuf+0x10e>
  4013ae:	f1b8 0f02 	cmp.w	r8, #2
  4013b2:	d004      	beq.n	4013be <setvbuf+0x2a>
  4013b4:	f1b8 0f01 	cmp.w	r8, #1
  4013b8:	d87f      	bhi.n	4014ba <setvbuf+0x126>
  4013ba:	2e00      	cmp	r6, #0
  4013bc:	db7d      	blt.n	4014ba <setvbuf+0x126>
  4013be:	4621      	mov	r1, r4
  4013c0:	4628      	mov	r0, r5
  4013c2:	f001 f993 	bl	4026ec <_fflush_r>
  4013c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4013c8:	b141      	cbz	r1, 4013dc <setvbuf+0x48>
  4013ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4013ce:	4299      	cmp	r1, r3
  4013d0:	d002      	beq.n	4013d8 <setvbuf+0x44>
  4013d2:	4628      	mov	r0, r5
  4013d4:	f001 fae8 	bl	4029a8 <_free_r>
  4013d8:	2300      	movs	r3, #0
  4013da:	6323      	str	r3, [r4, #48]	; 0x30
  4013dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013e0:	2200      	movs	r2, #0
  4013e2:	61a2      	str	r2, [r4, #24]
  4013e4:	6062      	str	r2, [r4, #4]
  4013e6:	061a      	lsls	r2, r3, #24
  4013e8:	d454      	bmi.n	401494 <setvbuf+0x100>
  4013ea:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4013ee:	f023 0303 	bic.w	r3, r3, #3
  4013f2:	f1b8 0f02 	cmp.w	r8, #2
  4013f6:	81a3      	strh	r3, [r4, #12]
  4013f8:	d039      	beq.n	40146e <setvbuf+0xda>
  4013fa:	ab01      	add	r3, sp, #4
  4013fc:	466a      	mov	r2, sp
  4013fe:	4621      	mov	r1, r4
  401400:	4628      	mov	r0, r5
  401402:	f001 fd73 	bl	402eec <__swhatbuf_r>
  401406:	89a3      	ldrh	r3, [r4, #12]
  401408:	4318      	orrs	r0, r3
  40140a:	81a0      	strh	r0, [r4, #12]
  40140c:	b326      	cbz	r6, 401458 <setvbuf+0xc4>
  40140e:	b327      	cbz	r7, 40145a <setvbuf+0xc6>
  401410:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401412:	2b00      	cmp	r3, #0
  401414:	d04d      	beq.n	4014b2 <setvbuf+0x11e>
  401416:	9b00      	ldr	r3, [sp, #0]
  401418:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40141c:	6027      	str	r7, [r4, #0]
  40141e:	429e      	cmp	r6, r3
  401420:	bf1c      	itt	ne
  401422:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401426:	81a0      	strhne	r0, [r4, #12]
  401428:	f1b8 0f01 	cmp.w	r8, #1
  40142c:	bf08      	it	eq
  40142e:	f040 0001 	orreq.w	r0, r0, #1
  401432:	b283      	uxth	r3, r0
  401434:	bf08      	it	eq
  401436:	81a0      	strheq	r0, [r4, #12]
  401438:	f003 0008 	and.w	r0, r3, #8
  40143c:	b280      	uxth	r0, r0
  40143e:	6127      	str	r7, [r4, #16]
  401440:	6166      	str	r6, [r4, #20]
  401442:	b318      	cbz	r0, 40148c <setvbuf+0xf8>
  401444:	f013 0001 	ands.w	r0, r3, #1
  401448:	d02f      	beq.n	4014aa <setvbuf+0x116>
  40144a:	2000      	movs	r0, #0
  40144c:	4276      	negs	r6, r6
  40144e:	61a6      	str	r6, [r4, #24]
  401450:	60a0      	str	r0, [r4, #8]
  401452:	b003      	add	sp, #12
  401454:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401458:	9e00      	ldr	r6, [sp, #0]
  40145a:	4630      	mov	r0, r6
  40145c:	f001 fdba 	bl	402fd4 <malloc>
  401460:	4607      	mov	r7, r0
  401462:	b368      	cbz	r0, 4014c0 <setvbuf+0x12c>
  401464:	89a3      	ldrh	r3, [r4, #12]
  401466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40146a:	81a3      	strh	r3, [r4, #12]
  40146c:	e7d0      	b.n	401410 <setvbuf+0x7c>
  40146e:	2000      	movs	r0, #0
  401470:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401474:	f043 0302 	orr.w	r3, r3, #2
  401478:	2500      	movs	r5, #0
  40147a:	2101      	movs	r1, #1
  40147c:	81a3      	strh	r3, [r4, #12]
  40147e:	60a5      	str	r5, [r4, #8]
  401480:	6022      	str	r2, [r4, #0]
  401482:	6122      	str	r2, [r4, #16]
  401484:	6161      	str	r1, [r4, #20]
  401486:	b003      	add	sp, #12
  401488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40148c:	60a0      	str	r0, [r4, #8]
  40148e:	b003      	add	sp, #12
  401490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401494:	6921      	ldr	r1, [r4, #16]
  401496:	4628      	mov	r0, r5
  401498:	f001 fa86 	bl	4029a8 <_free_r>
  40149c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014a0:	e7a3      	b.n	4013ea <setvbuf+0x56>
  4014a2:	4628      	mov	r0, r5
  4014a4:	f001 f9b6 	bl	402814 <__sinit>
  4014a8:	e781      	b.n	4013ae <setvbuf+0x1a>
  4014aa:	60a6      	str	r6, [r4, #8]
  4014ac:	b003      	add	sp, #12
  4014ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4014b2:	4628      	mov	r0, r5
  4014b4:	f001 f9ae 	bl	402814 <__sinit>
  4014b8:	e7ad      	b.n	401416 <setvbuf+0x82>
  4014ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4014be:	e7e2      	b.n	401486 <setvbuf+0xf2>
  4014c0:	f8dd 9000 	ldr.w	r9, [sp]
  4014c4:	45b1      	cmp	r9, r6
  4014c6:	d006      	beq.n	4014d6 <setvbuf+0x142>
  4014c8:	4648      	mov	r0, r9
  4014ca:	f001 fd83 	bl	402fd4 <malloc>
  4014ce:	4607      	mov	r7, r0
  4014d0:	b108      	cbz	r0, 4014d6 <setvbuf+0x142>
  4014d2:	464e      	mov	r6, r9
  4014d4:	e7c6      	b.n	401464 <setvbuf+0xd0>
  4014d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4014de:	e7c7      	b.n	401470 <setvbuf+0xdc>
  4014e0:	20000438 	.word	0x20000438
	...

00401500 <strlen>:
  401500:	f890 f000 	pld	[r0]
  401504:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401508:	f020 0107 	bic.w	r1, r0, #7
  40150c:	f06f 0c00 	mvn.w	ip, #0
  401510:	f010 0407 	ands.w	r4, r0, #7
  401514:	f891 f020 	pld	[r1, #32]
  401518:	f040 8049 	bne.w	4015ae <strlen+0xae>
  40151c:	f04f 0400 	mov.w	r4, #0
  401520:	f06f 0007 	mvn.w	r0, #7
  401524:	e9d1 2300 	ldrd	r2, r3, [r1]
  401528:	f891 f040 	pld	[r1, #64]	; 0x40
  40152c:	f100 0008 	add.w	r0, r0, #8
  401530:	fa82 f24c 	uadd8	r2, r2, ip
  401534:	faa4 f28c 	sel	r2, r4, ip
  401538:	fa83 f34c 	uadd8	r3, r3, ip
  40153c:	faa2 f38c 	sel	r3, r2, ip
  401540:	bb4b      	cbnz	r3, 401596 <strlen+0x96>
  401542:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401546:	fa82 f24c 	uadd8	r2, r2, ip
  40154a:	f100 0008 	add.w	r0, r0, #8
  40154e:	faa4 f28c 	sel	r2, r4, ip
  401552:	fa83 f34c 	uadd8	r3, r3, ip
  401556:	faa2 f38c 	sel	r3, r2, ip
  40155a:	b9e3      	cbnz	r3, 401596 <strlen+0x96>
  40155c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401560:	fa82 f24c 	uadd8	r2, r2, ip
  401564:	f100 0008 	add.w	r0, r0, #8
  401568:	faa4 f28c 	sel	r2, r4, ip
  40156c:	fa83 f34c 	uadd8	r3, r3, ip
  401570:	faa2 f38c 	sel	r3, r2, ip
  401574:	b97b      	cbnz	r3, 401596 <strlen+0x96>
  401576:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40157a:	f101 0120 	add.w	r1, r1, #32
  40157e:	fa82 f24c 	uadd8	r2, r2, ip
  401582:	f100 0008 	add.w	r0, r0, #8
  401586:	faa4 f28c 	sel	r2, r4, ip
  40158a:	fa83 f34c 	uadd8	r3, r3, ip
  40158e:	faa2 f38c 	sel	r3, r2, ip
  401592:	2b00      	cmp	r3, #0
  401594:	d0c6      	beq.n	401524 <strlen+0x24>
  401596:	2a00      	cmp	r2, #0
  401598:	bf04      	itt	eq
  40159a:	3004      	addeq	r0, #4
  40159c:	461a      	moveq	r2, r3
  40159e:	ba12      	rev	r2, r2
  4015a0:	fab2 f282 	clz	r2, r2
  4015a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4015a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4015ac:	4770      	bx	lr
  4015ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4015b2:	f004 0503 	and.w	r5, r4, #3
  4015b6:	f1c4 0000 	rsb	r0, r4, #0
  4015ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4015be:	f014 0f04 	tst.w	r4, #4
  4015c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4015c6:	fa0c f505 	lsl.w	r5, ip, r5
  4015ca:	ea62 0205 	orn	r2, r2, r5
  4015ce:	bf1c      	itt	ne
  4015d0:	ea63 0305 	ornne	r3, r3, r5
  4015d4:	4662      	movne	r2, ip
  4015d6:	f04f 0400 	mov.w	r4, #0
  4015da:	e7a9      	b.n	401530 <strlen+0x30>

004015dc <__sprint_r.part.0>:
  4015dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4015de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4015e2:	049c      	lsls	r4, r3, #18
  4015e4:	4692      	mov	sl, r2
  4015e6:	d52c      	bpl.n	401642 <__sprint_r.part.0+0x66>
  4015e8:	6893      	ldr	r3, [r2, #8]
  4015ea:	6812      	ldr	r2, [r2, #0]
  4015ec:	b33b      	cbz	r3, 40163e <__sprint_r.part.0+0x62>
  4015ee:	460f      	mov	r7, r1
  4015f0:	4680      	mov	r8, r0
  4015f2:	f102 0908 	add.w	r9, r2, #8
  4015f6:	e919 0060 	ldmdb	r9, {r5, r6}
  4015fa:	08b6      	lsrs	r6, r6, #2
  4015fc:	d017      	beq.n	40162e <__sprint_r.part.0+0x52>
  4015fe:	3d04      	subs	r5, #4
  401600:	2400      	movs	r4, #0
  401602:	e001      	b.n	401608 <__sprint_r.part.0+0x2c>
  401604:	42a6      	cmp	r6, r4
  401606:	d010      	beq.n	40162a <__sprint_r.part.0+0x4e>
  401608:	463a      	mov	r2, r7
  40160a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40160e:	4640      	mov	r0, r8
  401610:	f001 f96a 	bl	4028e8 <_fputwc_r>
  401614:	1c43      	adds	r3, r0, #1
  401616:	f104 0401 	add.w	r4, r4, #1
  40161a:	d1f3      	bne.n	401604 <__sprint_r.part.0+0x28>
  40161c:	2300      	movs	r3, #0
  40161e:	f8ca 3008 	str.w	r3, [sl, #8]
  401622:	f8ca 3004 	str.w	r3, [sl, #4]
  401626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40162a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40162e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401632:	f8ca 3008 	str.w	r3, [sl, #8]
  401636:	f109 0908 	add.w	r9, r9, #8
  40163a:	2b00      	cmp	r3, #0
  40163c:	d1db      	bne.n	4015f6 <__sprint_r.part.0+0x1a>
  40163e:	2000      	movs	r0, #0
  401640:	e7ec      	b.n	40161c <__sprint_r.part.0+0x40>
  401642:	f001 fa99 	bl	402b78 <__sfvwrite_r>
  401646:	2300      	movs	r3, #0
  401648:	f8ca 3008 	str.w	r3, [sl, #8]
  40164c:	f8ca 3004 	str.w	r3, [sl, #4]
  401650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401654 <_vfiprintf_r>:
  401654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401658:	b0ab      	sub	sp, #172	; 0xac
  40165a:	461c      	mov	r4, r3
  40165c:	9100      	str	r1, [sp, #0]
  40165e:	4690      	mov	r8, r2
  401660:	9304      	str	r3, [sp, #16]
  401662:	9005      	str	r0, [sp, #20]
  401664:	b118      	cbz	r0, 40166e <_vfiprintf_r+0x1a>
  401666:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401668:	2b00      	cmp	r3, #0
  40166a:	f000 80de 	beq.w	40182a <_vfiprintf_r+0x1d6>
  40166e:	9800      	ldr	r0, [sp, #0]
  401670:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  401674:	b28a      	uxth	r2, r1
  401676:	0495      	lsls	r5, r2, #18
  401678:	d407      	bmi.n	40168a <_vfiprintf_r+0x36>
  40167a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40167c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401684:	8182      	strh	r2, [r0, #12]
  401686:	6643      	str	r3, [r0, #100]	; 0x64
  401688:	b292      	uxth	r2, r2
  40168a:	0711      	lsls	r1, r2, #28
  40168c:	f140 80b1 	bpl.w	4017f2 <_vfiprintf_r+0x19e>
  401690:	9b00      	ldr	r3, [sp, #0]
  401692:	691b      	ldr	r3, [r3, #16]
  401694:	2b00      	cmp	r3, #0
  401696:	f000 80ac 	beq.w	4017f2 <_vfiprintf_r+0x19e>
  40169a:	f002 021a 	and.w	r2, r2, #26
  40169e:	2a0a      	cmp	r2, #10
  4016a0:	f000 80b5 	beq.w	40180e <_vfiprintf_r+0x1ba>
  4016a4:	2300      	movs	r3, #0
  4016a6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4016aa:	9302      	str	r3, [sp, #8]
  4016ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4016ae:	930e      	str	r3, [sp, #56]	; 0x38
  4016b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4016b4:	46da      	mov	sl, fp
  4016b6:	f898 3000 	ldrb.w	r3, [r8]
  4016ba:	4644      	mov	r4, r8
  4016bc:	b1fb      	cbz	r3, 4016fe <_vfiprintf_r+0xaa>
  4016be:	2b25      	cmp	r3, #37	; 0x25
  4016c0:	d102      	bne.n	4016c8 <_vfiprintf_r+0x74>
  4016c2:	e01c      	b.n	4016fe <_vfiprintf_r+0xaa>
  4016c4:	2b25      	cmp	r3, #37	; 0x25
  4016c6:	d003      	beq.n	4016d0 <_vfiprintf_r+0x7c>
  4016c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4016cc:	2b00      	cmp	r3, #0
  4016ce:	d1f9      	bne.n	4016c4 <_vfiprintf_r+0x70>
  4016d0:	ebc8 0504 	rsb	r5, r8, r4
  4016d4:	b19d      	cbz	r5, 4016fe <_vfiprintf_r+0xaa>
  4016d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4016d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4016da:	f8ca 8000 	str.w	r8, [sl]
  4016de:	3301      	adds	r3, #1
  4016e0:	442a      	add	r2, r5
  4016e2:	2b07      	cmp	r3, #7
  4016e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4016e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4016ea:	930e      	str	r3, [sp, #56]	; 0x38
  4016ec:	dd7b      	ble.n	4017e6 <_vfiprintf_r+0x192>
  4016ee:	2a00      	cmp	r2, #0
  4016f0:	f040 8528 	bne.w	402144 <_vfiprintf_r+0xaf0>
  4016f4:	9b02      	ldr	r3, [sp, #8]
  4016f6:	920e      	str	r2, [sp, #56]	; 0x38
  4016f8:	442b      	add	r3, r5
  4016fa:	46da      	mov	sl, fp
  4016fc:	9302      	str	r3, [sp, #8]
  4016fe:	7823      	ldrb	r3, [r4, #0]
  401700:	2b00      	cmp	r3, #0
  401702:	f000 843e 	beq.w	401f82 <_vfiprintf_r+0x92e>
  401706:	2100      	movs	r1, #0
  401708:	f04f 0300 	mov.w	r3, #0
  40170c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  401710:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401714:	f104 0801 	add.w	r8, r4, #1
  401718:	7863      	ldrb	r3, [r4, #1]
  40171a:	9201      	str	r2, [sp, #4]
  40171c:	4608      	mov	r0, r1
  40171e:	460e      	mov	r6, r1
  401720:	460c      	mov	r4, r1
  401722:	f108 0801 	add.w	r8, r8, #1
  401726:	f1a3 0220 	sub.w	r2, r3, #32
  40172a:	2a58      	cmp	r2, #88	; 0x58
  40172c:	f200 8393 	bhi.w	401e56 <_vfiprintf_r+0x802>
  401730:	e8df f012 	tbh	[pc, r2, lsl #1]
  401734:	03910346 	.word	0x03910346
  401738:	034e0391 	.word	0x034e0391
  40173c:	03910391 	.word	0x03910391
  401740:	03910391 	.word	0x03910391
  401744:	03910391 	.word	0x03910391
  401748:	02670289 	.word	0x02670289
  40174c:	00800391 	.word	0x00800391
  401750:	0391026c 	.word	0x0391026c
  401754:	025901c6 	.word	0x025901c6
  401758:	02590259 	.word	0x02590259
  40175c:	02590259 	.word	0x02590259
  401760:	02590259 	.word	0x02590259
  401764:	02590259 	.word	0x02590259
  401768:	03910391 	.word	0x03910391
  40176c:	03910391 	.word	0x03910391
  401770:	03910391 	.word	0x03910391
  401774:	03910391 	.word	0x03910391
  401778:	03910391 	.word	0x03910391
  40177c:	039101cb 	.word	0x039101cb
  401780:	03910391 	.word	0x03910391
  401784:	03910391 	.word	0x03910391
  401788:	03910391 	.word	0x03910391
  40178c:	03910391 	.word	0x03910391
  401790:	02140391 	.word	0x02140391
  401794:	03910391 	.word	0x03910391
  401798:	03910391 	.word	0x03910391
  40179c:	02ee0391 	.word	0x02ee0391
  4017a0:	03910391 	.word	0x03910391
  4017a4:	03910311 	.word	0x03910311
  4017a8:	03910391 	.word	0x03910391
  4017ac:	03910391 	.word	0x03910391
  4017b0:	03910391 	.word	0x03910391
  4017b4:	03910391 	.word	0x03910391
  4017b8:	03340391 	.word	0x03340391
  4017bc:	0391038a 	.word	0x0391038a
  4017c0:	03910391 	.word	0x03910391
  4017c4:	038a0367 	.word	0x038a0367
  4017c8:	03910391 	.word	0x03910391
  4017cc:	0391036c 	.word	0x0391036c
  4017d0:	02950379 	.word	0x02950379
  4017d4:	02e90085 	.word	0x02e90085
  4017d8:	029b0391 	.word	0x029b0391
  4017dc:	02ba0391 	.word	0x02ba0391
  4017e0:	03910391 	.word	0x03910391
  4017e4:	0353      	.short	0x0353
  4017e6:	f10a 0a08 	add.w	sl, sl, #8
  4017ea:	9b02      	ldr	r3, [sp, #8]
  4017ec:	442b      	add	r3, r5
  4017ee:	9302      	str	r3, [sp, #8]
  4017f0:	e785      	b.n	4016fe <_vfiprintf_r+0xaa>
  4017f2:	9900      	ldr	r1, [sp, #0]
  4017f4:	9805      	ldr	r0, [sp, #20]
  4017f6:	f000 fe61 	bl	4024bc <__swsetup_r>
  4017fa:	2800      	cmp	r0, #0
  4017fc:	f040 8558 	bne.w	4022b0 <_vfiprintf_r+0xc5c>
  401800:	9b00      	ldr	r3, [sp, #0]
  401802:	899a      	ldrh	r2, [r3, #12]
  401804:	f002 021a 	and.w	r2, r2, #26
  401808:	2a0a      	cmp	r2, #10
  40180a:	f47f af4b 	bne.w	4016a4 <_vfiprintf_r+0x50>
  40180e:	9900      	ldr	r1, [sp, #0]
  401810:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401814:	2b00      	cmp	r3, #0
  401816:	f6ff af45 	blt.w	4016a4 <_vfiprintf_r+0x50>
  40181a:	4623      	mov	r3, r4
  40181c:	4642      	mov	r2, r8
  40181e:	9805      	ldr	r0, [sp, #20]
  401820:	f000 fe16 	bl	402450 <__sbprintf>
  401824:	b02b      	add	sp, #172	; 0xac
  401826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40182a:	f000 fff3 	bl	402814 <__sinit>
  40182e:	e71e      	b.n	40166e <_vfiprintf_r+0x1a>
  401830:	4264      	negs	r4, r4
  401832:	9304      	str	r3, [sp, #16]
  401834:	f046 0604 	orr.w	r6, r6, #4
  401838:	f898 3000 	ldrb.w	r3, [r8]
  40183c:	e771      	b.n	401722 <_vfiprintf_r+0xce>
  40183e:	2130      	movs	r1, #48	; 0x30
  401840:	9804      	ldr	r0, [sp, #16]
  401842:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401846:	9901      	ldr	r1, [sp, #4]
  401848:	9406      	str	r4, [sp, #24]
  40184a:	f04f 0300 	mov.w	r3, #0
  40184e:	2278      	movs	r2, #120	; 0x78
  401850:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401854:	2900      	cmp	r1, #0
  401856:	4603      	mov	r3, r0
  401858:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40185c:	6804      	ldr	r4, [r0, #0]
  40185e:	f103 0304 	add.w	r3, r3, #4
  401862:	f04f 0500 	mov.w	r5, #0
  401866:	f046 0202 	orr.w	r2, r6, #2
  40186a:	f2c0 8525 	blt.w	4022b8 <_vfiprintf_r+0xc64>
  40186e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401872:	ea54 0205 	orrs.w	r2, r4, r5
  401876:	f046 0602 	orr.w	r6, r6, #2
  40187a:	9304      	str	r3, [sp, #16]
  40187c:	f040 84bf 	bne.w	4021fe <_vfiprintf_r+0xbaa>
  401880:	48b3      	ldr	r0, [pc, #716]	; (401b50 <_vfiprintf_r+0x4fc>)
  401882:	9b01      	ldr	r3, [sp, #4]
  401884:	2b00      	cmp	r3, #0
  401886:	f040 841c 	bne.w	4020c2 <_vfiprintf_r+0xa6e>
  40188a:	4699      	mov	r9, r3
  40188c:	2300      	movs	r3, #0
  40188e:	9301      	str	r3, [sp, #4]
  401890:	9303      	str	r3, [sp, #12]
  401892:	465f      	mov	r7, fp
  401894:	9b01      	ldr	r3, [sp, #4]
  401896:	9a03      	ldr	r2, [sp, #12]
  401898:	4293      	cmp	r3, r2
  40189a:	bfb8      	it	lt
  40189c:	4613      	movlt	r3, r2
  40189e:	461d      	mov	r5, r3
  4018a0:	f1b9 0f00 	cmp.w	r9, #0
  4018a4:	d000      	beq.n	4018a8 <_vfiprintf_r+0x254>
  4018a6:	3501      	adds	r5, #1
  4018a8:	f016 0302 	ands.w	r3, r6, #2
  4018ac:	9307      	str	r3, [sp, #28]
  4018ae:	bf18      	it	ne
  4018b0:	3502      	addne	r5, #2
  4018b2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4018b6:	9308      	str	r3, [sp, #32]
  4018b8:	f040 82f1 	bne.w	401e9e <_vfiprintf_r+0x84a>
  4018bc:	9b06      	ldr	r3, [sp, #24]
  4018be:	1b5c      	subs	r4, r3, r5
  4018c0:	2c00      	cmp	r4, #0
  4018c2:	f340 82ec 	ble.w	401e9e <_vfiprintf_r+0x84a>
  4018c6:	2c10      	cmp	r4, #16
  4018c8:	f340 8556 	ble.w	402378 <_vfiprintf_r+0xd24>
  4018cc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401b54 <_vfiprintf_r+0x500>
  4018d0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4018d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4018d6:	46d4      	mov	ip, sl
  4018d8:	2310      	movs	r3, #16
  4018da:	46c2      	mov	sl, r8
  4018dc:	4670      	mov	r0, lr
  4018de:	46a8      	mov	r8, r5
  4018e0:	464d      	mov	r5, r9
  4018e2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4018e6:	e007      	b.n	4018f8 <_vfiprintf_r+0x2a4>
  4018e8:	f100 0e02 	add.w	lr, r0, #2
  4018ec:	f10c 0c08 	add.w	ip, ip, #8
  4018f0:	4608      	mov	r0, r1
  4018f2:	3c10      	subs	r4, #16
  4018f4:	2c10      	cmp	r4, #16
  4018f6:	dd13      	ble.n	401920 <_vfiprintf_r+0x2cc>
  4018f8:	1c41      	adds	r1, r0, #1
  4018fa:	3210      	adds	r2, #16
  4018fc:	2907      	cmp	r1, #7
  4018fe:	920f      	str	r2, [sp, #60]	; 0x3c
  401900:	f8cc 5000 	str.w	r5, [ip]
  401904:	f8cc 3004 	str.w	r3, [ip, #4]
  401908:	910e      	str	r1, [sp, #56]	; 0x38
  40190a:	dded      	ble.n	4018e8 <_vfiprintf_r+0x294>
  40190c:	2a00      	cmp	r2, #0
  40190e:	f040 82b7 	bne.w	401e80 <_vfiprintf_r+0x82c>
  401912:	3c10      	subs	r4, #16
  401914:	2c10      	cmp	r4, #16
  401916:	4610      	mov	r0, r2
  401918:	f04f 0e01 	mov.w	lr, #1
  40191c:	46dc      	mov	ip, fp
  40191e:	dceb      	bgt.n	4018f8 <_vfiprintf_r+0x2a4>
  401920:	46a9      	mov	r9, r5
  401922:	4670      	mov	r0, lr
  401924:	4645      	mov	r5, r8
  401926:	46d0      	mov	r8, sl
  401928:	46e2      	mov	sl, ip
  40192a:	4422      	add	r2, r4
  40192c:	2807      	cmp	r0, #7
  40192e:	920f      	str	r2, [sp, #60]	; 0x3c
  401930:	f8ca 9000 	str.w	r9, [sl]
  401934:	f8ca 4004 	str.w	r4, [sl, #4]
  401938:	900e      	str	r0, [sp, #56]	; 0x38
  40193a:	f300 8375 	bgt.w	402028 <_vfiprintf_r+0x9d4>
  40193e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401942:	f10a 0a08 	add.w	sl, sl, #8
  401946:	f100 0e01 	add.w	lr, r0, #1
  40194a:	2b00      	cmp	r3, #0
  40194c:	f040 82b0 	bne.w	401eb0 <_vfiprintf_r+0x85c>
  401950:	9b07      	ldr	r3, [sp, #28]
  401952:	2b00      	cmp	r3, #0
  401954:	f000 82c3 	beq.w	401ede <_vfiprintf_r+0x88a>
  401958:	3202      	adds	r2, #2
  40195a:	a90c      	add	r1, sp, #48	; 0x30
  40195c:	2302      	movs	r3, #2
  40195e:	f1be 0f07 	cmp.w	lr, #7
  401962:	920f      	str	r2, [sp, #60]	; 0x3c
  401964:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401968:	e88a 000a 	stmia.w	sl, {r1, r3}
  40196c:	f340 8378 	ble.w	402060 <_vfiprintf_r+0xa0c>
  401970:	2a00      	cmp	r2, #0
  401972:	f040 840a 	bne.w	40218a <_vfiprintf_r+0xb36>
  401976:	9b08      	ldr	r3, [sp, #32]
  401978:	2b80      	cmp	r3, #128	; 0x80
  40197a:	f04f 0e01 	mov.w	lr, #1
  40197e:	4610      	mov	r0, r2
  401980:	46da      	mov	sl, fp
  401982:	f040 82b0 	bne.w	401ee6 <_vfiprintf_r+0x892>
  401986:	9b06      	ldr	r3, [sp, #24]
  401988:	1b5c      	subs	r4, r3, r5
  40198a:	2c00      	cmp	r4, #0
  40198c:	f340 82ab 	ble.w	401ee6 <_vfiprintf_r+0x892>
  401990:	2c10      	cmp	r4, #16
  401992:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401b58 <_vfiprintf_r+0x504>
  401996:	f340 850b 	ble.w	4023b0 <_vfiprintf_r+0xd5c>
  40199a:	46d6      	mov	lr, sl
  40199c:	2310      	movs	r3, #16
  40199e:	46c2      	mov	sl, r8
  4019a0:	46a8      	mov	r8, r5
  4019a2:	464d      	mov	r5, r9
  4019a4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4019a8:	e007      	b.n	4019ba <_vfiprintf_r+0x366>
  4019aa:	f100 0c02 	add.w	ip, r0, #2
  4019ae:	f10e 0e08 	add.w	lr, lr, #8
  4019b2:	4608      	mov	r0, r1
  4019b4:	3c10      	subs	r4, #16
  4019b6:	2c10      	cmp	r4, #16
  4019b8:	dd13      	ble.n	4019e2 <_vfiprintf_r+0x38e>
  4019ba:	1c41      	adds	r1, r0, #1
  4019bc:	3210      	adds	r2, #16
  4019be:	2907      	cmp	r1, #7
  4019c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4019c2:	f8ce 5000 	str.w	r5, [lr]
  4019c6:	f8ce 3004 	str.w	r3, [lr, #4]
  4019ca:	910e      	str	r1, [sp, #56]	; 0x38
  4019cc:	dded      	ble.n	4019aa <_vfiprintf_r+0x356>
  4019ce:	2a00      	cmp	r2, #0
  4019d0:	f040 8315 	bne.w	401ffe <_vfiprintf_r+0x9aa>
  4019d4:	3c10      	subs	r4, #16
  4019d6:	2c10      	cmp	r4, #16
  4019d8:	f04f 0c01 	mov.w	ip, #1
  4019dc:	4610      	mov	r0, r2
  4019de:	46de      	mov	lr, fp
  4019e0:	dceb      	bgt.n	4019ba <_vfiprintf_r+0x366>
  4019e2:	46a9      	mov	r9, r5
  4019e4:	4645      	mov	r5, r8
  4019e6:	46d0      	mov	r8, sl
  4019e8:	46f2      	mov	sl, lr
  4019ea:	4422      	add	r2, r4
  4019ec:	f1bc 0f07 	cmp.w	ip, #7
  4019f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4019f2:	f8ca 9000 	str.w	r9, [sl]
  4019f6:	f8ca 4004 	str.w	r4, [sl, #4]
  4019fa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  4019fe:	f300 83d2 	bgt.w	4021a6 <_vfiprintf_r+0xb52>
  401a02:	9b01      	ldr	r3, [sp, #4]
  401a04:	9903      	ldr	r1, [sp, #12]
  401a06:	1a5c      	subs	r4, r3, r1
  401a08:	2c00      	cmp	r4, #0
  401a0a:	f10a 0a08 	add.w	sl, sl, #8
  401a0e:	f10c 0e01 	add.w	lr, ip, #1
  401a12:	4660      	mov	r0, ip
  401a14:	f300 826d 	bgt.w	401ef2 <_vfiprintf_r+0x89e>
  401a18:	9903      	ldr	r1, [sp, #12]
  401a1a:	f8ca 7000 	str.w	r7, [sl]
  401a1e:	440a      	add	r2, r1
  401a20:	f1be 0f07 	cmp.w	lr, #7
  401a24:	920f      	str	r2, [sp, #60]	; 0x3c
  401a26:	f8ca 1004 	str.w	r1, [sl, #4]
  401a2a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401a2e:	f340 82ce 	ble.w	401fce <_vfiprintf_r+0x97a>
  401a32:	2a00      	cmp	r2, #0
  401a34:	f040 833a 	bne.w	4020ac <_vfiprintf_r+0xa58>
  401a38:	0770      	lsls	r0, r6, #29
  401a3a:	920e      	str	r2, [sp, #56]	; 0x38
  401a3c:	d538      	bpl.n	401ab0 <_vfiprintf_r+0x45c>
  401a3e:	9b06      	ldr	r3, [sp, #24]
  401a40:	1b5c      	subs	r4, r3, r5
  401a42:	2c00      	cmp	r4, #0
  401a44:	dd34      	ble.n	401ab0 <_vfiprintf_r+0x45c>
  401a46:	46da      	mov	sl, fp
  401a48:	2c10      	cmp	r4, #16
  401a4a:	f340 84ab 	ble.w	4023a4 <_vfiprintf_r+0xd50>
  401a4e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401b54 <_vfiprintf_r+0x500>
  401a52:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a54:	464f      	mov	r7, r9
  401a56:	2610      	movs	r6, #16
  401a58:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401a5c:	e006      	b.n	401a6c <_vfiprintf_r+0x418>
  401a5e:	1c88      	adds	r0, r1, #2
  401a60:	f10a 0a08 	add.w	sl, sl, #8
  401a64:	4619      	mov	r1, r3
  401a66:	3c10      	subs	r4, #16
  401a68:	2c10      	cmp	r4, #16
  401a6a:	dd13      	ble.n	401a94 <_vfiprintf_r+0x440>
  401a6c:	1c4b      	adds	r3, r1, #1
  401a6e:	3210      	adds	r2, #16
  401a70:	2b07      	cmp	r3, #7
  401a72:	920f      	str	r2, [sp, #60]	; 0x3c
  401a74:	f8ca 7000 	str.w	r7, [sl]
  401a78:	f8ca 6004 	str.w	r6, [sl, #4]
  401a7c:	930e      	str	r3, [sp, #56]	; 0x38
  401a7e:	ddee      	ble.n	401a5e <_vfiprintf_r+0x40a>
  401a80:	2a00      	cmp	r2, #0
  401a82:	f040 828e 	bne.w	401fa2 <_vfiprintf_r+0x94e>
  401a86:	3c10      	subs	r4, #16
  401a88:	2c10      	cmp	r4, #16
  401a8a:	f04f 0001 	mov.w	r0, #1
  401a8e:	4611      	mov	r1, r2
  401a90:	46da      	mov	sl, fp
  401a92:	dceb      	bgt.n	401a6c <_vfiprintf_r+0x418>
  401a94:	46b9      	mov	r9, r7
  401a96:	4422      	add	r2, r4
  401a98:	2807      	cmp	r0, #7
  401a9a:	920f      	str	r2, [sp, #60]	; 0x3c
  401a9c:	f8ca 9000 	str.w	r9, [sl]
  401aa0:	f8ca 4004 	str.w	r4, [sl, #4]
  401aa4:	900e      	str	r0, [sp, #56]	; 0x38
  401aa6:	f340 829b 	ble.w	401fe0 <_vfiprintf_r+0x98c>
  401aaa:	2a00      	cmp	r2, #0
  401aac:	f040 8425 	bne.w	4022fa <_vfiprintf_r+0xca6>
  401ab0:	9b02      	ldr	r3, [sp, #8]
  401ab2:	9a06      	ldr	r2, [sp, #24]
  401ab4:	42aa      	cmp	r2, r5
  401ab6:	bfac      	ite	ge
  401ab8:	189b      	addge	r3, r3, r2
  401aba:	195b      	addlt	r3, r3, r5
  401abc:	9302      	str	r3, [sp, #8]
  401abe:	e299      	b.n	401ff4 <_vfiprintf_r+0x9a0>
  401ac0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401ac4:	f898 3000 	ldrb.w	r3, [r8]
  401ac8:	e62b      	b.n	401722 <_vfiprintf_r+0xce>
  401aca:	9406      	str	r4, [sp, #24]
  401acc:	2900      	cmp	r1, #0
  401ace:	f040 84af 	bne.w	402430 <_vfiprintf_r+0xddc>
  401ad2:	f046 0610 	orr.w	r6, r6, #16
  401ad6:	06b3      	lsls	r3, r6, #26
  401ad8:	f140 8312 	bpl.w	402100 <_vfiprintf_r+0xaac>
  401adc:	9904      	ldr	r1, [sp, #16]
  401ade:	3107      	adds	r1, #7
  401ae0:	f021 0107 	bic.w	r1, r1, #7
  401ae4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401ae8:	3108      	adds	r1, #8
  401aea:	9104      	str	r1, [sp, #16]
  401aec:	4614      	mov	r4, r2
  401aee:	461d      	mov	r5, r3
  401af0:	2a00      	cmp	r2, #0
  401af2:	f173 0300 	sbcs.w	r3, r3, #0
  401af6:	f2c0 8386 	blt.w	402206 <_vfiprintf_r+0xbb2>
  401afa:	9b01      	ldr	r3, [sp, #4]
  401afc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401b00:	2b00      	cmp	r3, #0
  401b02:	f2c0 831a 	blt.w	40213a <_vfiprintf_r+0xae6>
  401b06:	ea54 0305 	orrs.w	r3, r4, r5
  401b0a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401b0e:	f000 80ed 	beq.w	401cec <_vfiprintf_r+0x698>
  401b12:	2d00      	cmp	r5, #0
  401b14:	bf08      	it	eq
  401b16:	2c0a      	cmpeq	r4, #10
  401b18:	f0c0 80ed 	bcc.w	401cf6 <_vfiprintf_r+0x6a2>
  401b1c:	465f      	mov	r7, fp
  401b1e:	4620      	mov	r0, r4
  401b20:	4629      	mov	r1, r5
  401b22:	220a      	movs	r2, #10
  401b24:	2300      	movs	r3, #0
  401b26:	f002 fa5f 	bl	403fe8 <__aeabi_uldivmod>
  401b2a:	3230      	adds	r2, #48	; 0x30
  401b2c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401b30:	4620      	mov	r0, r4
  401b32:	4629      	mov	r1, r5
  401b34:	2300      	movs	r3, #0
  401b36:	220a      	movs	r2, #10
  401b38:	f002 fa56 	bl	403fe8 <__aeabi_uldivmod>
  401b3c:	4604      	mov	r4, r0
  401b3e:	460d      	mov	r5, r1
  401b40:	ea54 0305 	orrs.w	r3, r4, r5
  401b44:	d1eb      	bne.n	401b1e <_vfiprintf_r+0x4ca>
  401b46:	ebc7 030b 	rsb	r3, r7, fp
  401b4a:	9303      	str	r3, [sp, #12]
  401b4c:	e6a2      	b.n	401894 <_vfiprintf_r+0x240>
  401b4e:	bf00      	nop
  401b50:	00404464 	.word	0x00404464
  401b54:	00404480 	.word	0x00404480
  401b58:	00404440 	.word	0x00404440
  401b5c:	9406      	str	r4, [sp, #24]
  401b5e:	2900      	cmp	r1, #0
  401b60:	f040 8462 	bne.w	402428 <_vfiprintf_r+0xdd4>
  401b64:	f046 0610 	orr.w	r6, r6, #16
  401b68:	f016 0320 	ands.w	r3, r6, #32
  401b6c:	f000 82ae 	beq.w	4020cc <_vfiprintf_r+0xa78>
  401b70:	9b04      	ldr	r3, [sp, #16]
  401b72:	3307      	adds	r3, #7
  401b74:	f023 0307 	bic.w	r3, r3, #7
  401b78:	f04f 0200 	mov.w	r2, #0
  401b7c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401b80:	e9d3 4500 	ldrd	r4, r5, [r3]
  401b84:	f103 0208 	add.w	r2, r3, #8
  401b88:	9b01      	ldr	r3, [sp, #4]
  401b8a:	9204      	str	r2, [sp, #16]
  401b8c:	2b00      	cmp	r3, #0
  401b8e:	f2c0 8174 	blt.w	401e7a <_vfiprintf_r+0x826>
  401b92:	ea54 0305 	orrs.w	r3, r4, r5
  401b96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401b9a:	f040 816e 	bne.w	401e7a <_vfiprintf_r+0x826>
  401b9e:	9b01      	ldr	r3, [sp, #4]
  401ba0:	2b00      	cmp	r3, #0
  401ba2:	f000 8430 	beq.w	402406 <_vfiprintf_r+0xdb2>
  401ba6:	f04f 0900 	mov.w	r9, #0
  401baa:	2400      	movs	r4, #0
  401bac:	2500      	movs	r5, #0
  401bae:	465f      	mov	r7, fp
  401bb0:	08e2      	lsrs	r2, r4, #3
  401bb2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401bb6:	08e9      	lsrs	r1, r5, #3
  401bb8:	f004 0307 	and.w	r3, r4, #7
  401bbc:	460d      	mov	r5, r1
  401bbe:	4614      	mov	r4, r2
  401bc0:	3330      	adds	r3, #48	; 0x30
  401bc2:	ea54 0205 	orrs.w	r2, r4, r5
  401bc6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401bca:	d1f1      	bne.n	401bb0 <_vfiprintf_r+0x55c>
  401bcc:	07f4      	lsls	r4, r6, #31
  401bce:	d5ba      	bpl.n	401b46 <_vfiprintf_r+0x4f2>
  401bd0:	2b30      	cmp	r3, #48	; 0x30
  401bd2:	d0b8      	beq.n	401b46 <_vfiprintf_r+0x4f2>
  401bd4:	2230      	movs	r2, #48	; 0x30
  401bd6:	1e7b      	subs	r3, r7, #1
  401bd8:	f807 2c01 	strb.w	r2, [r7, #-1]
  401bdc:	ebc3 020b 	rsb	r2, r3, fp
  401be0:	9203      	str	r2, [sp, #12]
  401be2:	461f      	mov	r7, r3
  401be4:	e656      	b.n	401894 <_vfiprintf_r+0x240>
  401be6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401bea:	2400      	movs	r4, #0
  401bec:	f818 3b01 	ldrb.w	r3, [r8], #1
  401bf0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401bf4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401bf8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401bfc:	2a09      	cmp	r2, #9
  401bfe:	d9f5      	bls.n	401bec <_vfiprintf_r+0x598>
  401c00:	e591      	b.n	401726 <_vfiprintf_r+0xd2>
  401c02:	f898 3000 	ldrb.w	r3, [r8]
  401c06:	2101      	movs	r1, #1
  401c08:	202b      	movs	r0, #43	; 0x2b
  401c0a:	e58a      	b.n	401722 <_vfiprintf_r+0xce>
  401c0c:	f898 3000 	ldrb.w	r3, [r8]
  401c10:	2b2a      	cmp	r3, #42	; 0x2a
  401c12:	f108 0501 	add.w	r5, r8, #1
  401c16:	f000 83dd 	beq.w	4023d4 <_vfiprintf_r+0xd80>
  401c1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401c1e:	2a09      	cmp	r2, #9
  401c20:	46a8      	mov	r8, r5
  401c22:	bf98      	it	ls
  401c24:	2500      	movls	r5, #0
  401c26:	f200 83ce 	bhi.w	4023c6 <_vfiprintf_r+0xd72>
  401c2a:	f818 3b01 	ldrb.w	r3, [r8], #1
  401c2e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401c32:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401c36:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401c3a:	2a09      	cmp	r2, #9
  401c3c:	d9f5      	bls.n	401c2a <_vfiprintf_r+0x5d6>
  401c3e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401c42:	9201      	str	r2, [sp, #4]
  401c44:	e56f      	b.n	401726 <_vfiprintf_r+0xd2>
  401c46:	9a04      	ldr	r2, [sp, #16]
  401c48:	6814      	ldr	r4, [r2, #0]
  401c4a:	4613      	mov	r3, r2
  401c4c:	2c00      	cmp	r4, #0
  401c4e:	f103 0304 	add.w	r3, r3, #4
  401c52:	f6ff aded 	blt.w	401830 <_vfiprintf_r+0x1dc>
  401c56:	9304      	str	r3, [sp, #16]
  401c58:	f898 3000 	ldrb.w	r3, [r8]
  401c5c:	e561      	b.n	401722 <_vfiprintf_r+0xce>
  401c5e:	9406      	str	r4, [sp, #24]
  401c60:	2900      	cmp	r1, #0
  401c62:	d081      	beq.n	401b68 <_vfiprintf_r+0x514>
  401c64:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401c68:	e77e      	b.n	401b68 <_vfiprintf_r+0x514>
  401c6a:	9a04      	ldr	r2, [sp, #16]
  401c6c:	9406      	str	r4, [sp, #24]
  401c6e:	6817      	ldr	r7, [r2, #0]
  401c70:	f04f 0300 	mov.w	r3, #0
  401c74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401c78:	1d14      	adds	r4, r2, #4
  401c7a:	9b01      	ldr	r3, [sp, #4]
  401c7c:	2f00      	cmp	r7, #0
  401c7e:	f000 8386 	beq.w	40238e <_vfiprintf_r+0xd3a>
  401c82:	2b00      	cmp	r3, #0
  401c84:	f2c0 835f 	blt.w	402346 <_vfiprintf_r+0xcf2>
  401c88:	461a      	mov	r2, r3
  401c8a:	2100      	movs	r1, #0
  401c8c:	4638      	mov	r0, r7
  401c8e:	f001 fc77 	bl	403580 <memchr>
  401c92:	2800      	cmp	r0, #0
  401c94:	f000 838f 	beq.w	4023b6 <_vfiprintf_r+0xd62>
  401c98:	1bc3      	subs	r3, r0, r7
  401c9a:	9303      	str	r3, [sp, #12]
  401c9c:	2300      	movs	r3, #0
  401c9e:	9404      	str	r4, [sp, #16]
  401ca0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401ca4:	9301      	str	r3, [sp, #4]
  401ca6:	e5f5      	b.n	401894 <_vfiprintf_r+0x240>
  401ca8:	9406      	str	r4, [sp, #24]
  401caa:	2900      	cmp	r1, #0
  401cac:	f040 83b9 	bne.w	402422 <_vfiprintf_r+0xdce>
  401cb0:	f016 0920 	ands.w	r9, r6, #32
  401cb4:	d135      	bne.n	401d22 <_vfiprintf_r+0x6ce>
  401cb6:	f016 0310 	ands.w	r3, r6, #16
  401cba:	d103      	bne.n	401cc4 <_vfiprintf_r+0x670>
  401cbc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401cc0:	f040 832a 	bne.w	402318 <_vfiprintf_r+0xcc4>
  401cc4:	9a04      	ldr	r2, [sp, #16]
  401cc6:	4613      	mov	r3, r2
  401cc8:	6814      	ldr	r4, [r2, #0]
  401cca:	9a01      	ldr	r2, [sp, #4]
  401ccc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401cd0:	2a00      	cmp	r2, #0
  401cd2:	f103 0304 	add.w	r3, r3, #4
  401cd6:	f04f 0500 	mov.w	r5, #0
  401cda:	f2c0 8332 	blt.w	402342 <_vfiprintf_r+0xcee>
  401cde:	ea54 0205 	orrs.w	r2, r4, r5
  401ce2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401ce6:	9304      	str	r3, [sp, #16]
  401ce8:	f47f af13 	bne.w	401b12 <_vfiprintf_r+0x4be>
  401cec:	9b01      	ldr	r3, [sp, #4]
  401cee:	2b00      	cmp	r3, #0
  401cf0:	f43f adcc 	beq.w	40188c <_vfiprintf_r+0x238>
  401cf4:	2400      	movs	r4, #0
  401cf6:	af2a      	add	r7, sp, #168	; 0xa8
  401cf8:	3430      	adds	r4, #48	; 0x30
  401cfa:	f807 4d41 	strb.w	r4, [r7, #-65]!
  401cfe:	ebc7 030b 	rsb	r3, r7, fp
  401d02:	9303      	str	r3, [sp, #12]
  401d04:	e5c6      	b.n	401894 <_vfiprintf_r+0x240>
  401d06:	f046 0620 	orr.w	r6, r6, #32
  401d0a:	f898 3000 	ldrb.w	r3, [r8]
  401d0e:	e508      	b.n	401722 <_vfiprintf_r+0xce>
  401d10:	9406      	str	r4, [sp, #24]
  401d12:	2900      	cmp	r1, #0
  401d14:	f040 836e 	bne.w	4023f4 <_vfiprintf_r+0xda0>
  401d18:	f046 0610 	orr.w	r6, r6, #16
  401d1c:	f016 0920 	ands.w	r9, r6, #32
  401d20:	d0c9      	beq.n	401cb6 <_vfiprintf_r+0x662>
  401d22:	9b04      	ldr	r3, [sp, #16]
  401d24:	3307      	adds	r3, #7
  401d26:	f023 0307 	bic.w	r3, r3, #7
  401d2a:	f04f 0200 	mov.w	r2, #0
  401d2e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401d32:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d36:	f103 0208 	add.w	r2, r3, #8
  401d3a:	9b01      	ldr	r3, [sp, #4]
  401d3c:	9204      	str	r2, [sp, #16]
  401d3e:	2b00      	cmp	r3, #0
  401d40:	f2c0 81f9 	blt.w	402136 <_vfiprintf_r+0xae2>
  401d44:	ea54 0305 	orrs.w	r3, r4, r5
  401d48:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401d4c:	f04f 0900 	mov.w	r9, #0
  401d50:	f47f aedf 	bne.w	401b12 <_vfiprintf_r+0x4be>
  401d54:	e7ca      	b.n	401cec <_vfiprintf_r+0x698>
  401d56:	9406      	str	r4, [sp, #24]
  401d58:	2900      	cmp	r1, #0
  401d5a:	f040 8351 	bne.w	402400 <_vfiprintf_r+0xdac>
  401d5e:	06b2      	lsls	r2, r6, #26
  401d60:	48ae      	ldr	r0, [pc, #696]	; (40201c <_vfiprintf_r+0x9c8>)
  401d62:	d541      	bpl.n	401de8 <_vfiprintf_r+0x794>
  401d64:	9a04      	ldr	r2, [sp, #16]
  401d66:	3207      	adds	r2, #7
  401d68:	f022 0207 	bic.w	r2, r2, #7
  401d6c:	e9d2 4500 	ldrd	r4, r5, [r2]
  401d70:	f102 0108 	add.w	r1, r2, #8
  401d74:	9104      	str	r1, [sp, #16]
  401d76:	f016 0901 	ands.w	r9, r6, #1
  401d7a:	f000 8177 	beq.w	40206c <_vfiprintf_r+0xa18>
  401d7e:	ea54 0205 	orrs.w	r2, r4, r5
  401d82:	f040 8226 	bne.w	4021d2 <_vfiprintf_r+0xb7e>
  401d86:	f04f 0300 	mov.w	r3, #0
  401d8a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401d8e:	9b01      	ldr	r3, [sp, #4]
  401d90:	2b00      	cmp	r3, #0
  401d92:	f2c0 8196 	blt.w	4020c2 <_vfiprintf_r+0xa6e>
  401d96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401d9a:	e572      	b.n	401882 <_vfiprintf_r+0x22e>
  401d9c:	9a04      	ldr	r2, [sp, #16]
  401d9e:	9406      	str	r4, [sp, #24]
  401da0:	6813      	ldr	r3, [r2, #0]
  401da2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401da6:	4613      	mov	r3, r2
  401da8:	f04f 0100 	mov.w	r1, #0
  401dac:	2501      	movs	r5, #1
  401dae:	3304      	adds	r3, #4
  401db0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401db4:	9304      	str	r3, [sp, #16]
  401db6:	9503      	str	r5, [sp, #12]
  401db8:	af10      	add	r7, sp, #64	; 0x40
  401dba:	2300      	movs	r3, #0
  401dbc:	9301      	str	r3, [sp, #4]
  401dbe:	e573      	b.n	4018a8 <_vfiprintf_r+0x254>
  401dc0:	f898 3000 	ldrb.w	r3, [r8]
  401dc4:	2800      	cmp	r0, #0
  401dc6:	f47f acac 	bne.w	401722 <_vfiprintf_r+0xce>
  401dca:	2101      	movs	r1, #1
  401dcc:	2020      	movs	r0, #32
  401dce:	e4a8      	b.n	401722 <_vfiprintf_r+0xce>
  401dd0:	f046 0601 	orr.w	r6, r6, #1
  401dd4:	f898 3000 	ldrb.w	r3, [r8]
  401dd8:	e4a3      	b.n	401722 <_vfiprintf_r+0xce>
  401dda:	9406      	str	r4, [sp, #24]
  401ddc:	2900      	cmp	r1, #0
  401dde:	f040 830c 	bne.w	4023fa <_vfiprintf_r+0xda6>
  401de2:	06b2      	lsls	r2, r6, #26
  401de4:	488e      	ldr	r0, [pc, #568]	; (402020 <_vfiprintf_r+0x9cc>)
  401de6:	d4bd      	bmi.n	401d64 <_vfiprintf_r+0x710>
  401de8:	9904      	ldr	r1, [sp, #16]
  401dea:	06f7      	lsls	r7, r6, #27
  401dec:	460a      	mov	r2, r1
  401dee:	f100 819d 	bmi.w	40212c <_vfiprintf_r+0xad8>
  401df2:	0675      	lsls	r5, r6, #25
  401df4:	f140 819a 	bpl.w	40212c <_vfiprintf_r+0xad8>
  401df8:	3204      	adds	r2, #4
  401dfa:	880c      	ldrh	r4, [r1, #0]
  401dfc:	9204      	str	r2, [sp, #16]
  401dfe:	2500      	movs	r5, #0
  401e00:	e7b9      	b.n	401d76 <_vfiprintf_r+0x722>
  401e02:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  401e06:	f898 3000 	ldrb.w	r3, [r8]
  401e0a:	e48a      	b.n	401722 <_vfiprintf_r+0xce>
  401e0c:	f898 3000 	ldrb.w	r3, [r8]
  401e10:	2b6c      	cmp	r3, #108	; 0x6c
  401e12:	bf03      	ittte	eq
  401e14:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  401e18:	f046 0620 	orreq.w	r6, r6, #32
  401e1c:	f108 0801 	addeq.w	r8, r8, #1
  401e20:	f046 0610 	orrne.w	r6, r6, #16
  401e24:	e47d      	b.n	401722 <_vfiprintf_r+0xce>
  401e26:	2900      	cmp	r1, #0
  401e28:	f040 8309 	bne.w	40243e <_vfiprintf_r+0xdea>
  401e2c:	06b4      	lsls	r4, r6, #26
  401e2e:	f140 821c 	bpl.w	40226a <_vfiprintf_r+0xc16>
  401e32:	9a04      	ldr	r2, [sp, #16]
  401e34:	9902      	ldr	r1, [sp, #8]
  401e36:	6813      	ldr	r3, [r2, #0]
  401e38:	17cd      	asrs	r5, r1, #31
  401e3a:	4608      	mov	r0, r1
  401e3c:	3204      	adds	r2, #4
  401e3e:	4629      	mov	r1, r5
  401e40:	9204      	str	r2, [sp, #16]
  401e42:	e9c3 0100 	strd	r0, r1, [r3]
  401e46:	e436      	b.n	4016b6 <_vfiprintf_r+0x62>
  401e48:	9406      	str	r4, [sp, #24]
  401e4a:	2900      	cmp	r1, #0
  401e4c:	f43f ae43 	beq.w	401ad6 <_vfiprintf_r+0x482>
  401e50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401e54:	e63f      	b.n	401ad6 <_vfiprintf_r+0x482>
  401e56:	9406      	str	r4, [sp, #24]
  401e58:	2900      	cmp	r1, #0
  401e5a:	f040 82ed 	bne.w	402438 <_vfiprintf_r+0xde4>
  401e5e:	2b00      	cmp	r3, #0
  401e60:	f000 808f 	beq.w	401f82 <_vfiprintf_r+0x92e>
  401e64:	2501      	movs	r5, #1
  401e66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401e6a:	f04f 0300 	mov.w	r3, #0
  401e6e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401e72:	9503      	str	r5, [sp, #12]
  401e74:	af10      	add	r7, sp, #64	; 0x40
  401e76:	e7a0      	b.n	401dba <_vfiprintf_r+0x766>
  401e78:	9304      	str	r3, [sp, #16]
  401e7a:	f04f 0900 	mov.w	r9, #0
  401e7e:	e696      	b.n	401bae <_vfiprintf_r+0x55a>
  401e80:	aa0d      	add	r2, sp, #52	; 0x34
  401e82:	9900      	ldr	r1, [sp, #0]
  401e84:	9309      	str	r3, [sp, #36]	; 0x24
  401e86:	4648      	mov	r0, r9
  401e88:	f7ff fba8 	bl	4015dc <__sprint_r.part.0>
  401e8c:	2800      	cmp	r0, #0
  401e8e:	d17f      	bne.n	401f90 <_vfiprintf_r+0x93c>
  401e90:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e96:	f100 0e01 	add.w	lr, r0, #1
  401e9a:	46dc      	mov	ip, fp
  401e9c:	e529      	b.n	4018f2 <_vfiprintf_r+0x29e>
  401e9e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401ea0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ea2:	f100 0e01 	add.w	lr, r0, #1
  401ea6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401eaa:	2b00      	cmp	r3, #0
  401eac:	f43f ad50 	beq.w	401950 <_vfiprintf_r+0x2fc>
  401eb0:	3201      	adds	r2, #1
  401eb2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401eb6:	2301      	movs	r3, #1
  401eb8:	f1be 0f07 	cmp.w	lr, #7
  401ebc:	920f      	str	r2, [sp, #60]	; 0x3c
  401ebe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401ec2:	e88a 000a 	stmia.w	sl, {r1, r3}
  401ec6:	f340 80bf 	ble.w	402048 <_vfiprintf_r+0x9f4>
  401eca:	2a00      	cmp	r2, #0
  401ecc:	f040 814e 	bne.w	40216c <_vfiprintf_r+0xb18>
  401ed0:	9907      	ldr	r1, [sp, #28]
  401ed2:	2900      	cmp	r1, #0
  401ed4:	f040 80be 	bne.w	402054 <_vfiprintf_r+0xa00>
  401ed8:	469e      	mov	lr, r3
  401eda:	4610      	mov	r0, r2
  401edc:	46da      	mov	sl, fp
  401ede:	9b08      	ldr	r3, [sp, #32]
  401ee0:	2b80      	cmp	r3, #128	; 0x80
  401ee2:	f43f ad50 	beq.w	401986 <_vfiprintf_r+0x332>
  401ee6:	9b01      	ldr	r3, [sp, #4]
  401ee8:	9903      	ldr	r1, [sp, #12]
  401eea:	1a5c      	subs	r4, r3, r1
  401eec:	2c00      	cmp	r4, #0
  401eee:	f77f ad93 	ble.w	401a18 <_vfiprintf_r+0x3c4>
  401ef2:	2c10      	cmp	r4, #16
  401ef4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402024 <_vfiprintf_r+0x9d0>
  401ef8:	dd25      	ble.n	401f46 <_vfiprintf_r+0x8f2>
  401efa:	46d4      	mov	ip, sl
  401efc:	2310      	movs	r3, #16
  401efe:	46c2      	mov	sl, r8
  401f00:	46a8      	mov	r8, r5
  401f02:	464d      	mov	r5, r9
  401f04:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401f08:	e007      	b.n	401f1a <_vfiprintf_r+0x8c6>
  401f0a:	f100 0e02 	add.w	lr, r0, #2
  401f0e:	f10c 0c08 	add.w	ip, ip, #8
  401f12:	4608      	mov	r0, r1
  401f14:	3c10      	subs	r4, #16
  401f16:	2c10      	cmp	r4, #16
  401f18:	dd11      	ble.n	401f3e <_vfiprintf_r+0x8ea>
  401f1a:	1c41      	adds	r1, r0, #1
  401f1c:	3210      	adds	r2, #16
  401f1e:	2907      	cmp	r1, #7
  401f20:	920f      	str	r2, [sp, #60]	; 0x3c
  401f22:	f8cc 5000 	str.w	r5, [ip]
  401f26:	f8cc 3004 	str.w	r3, [ip, #4]
  401f2a:	910e      	str	r1, [sp, #56]	; 0x38
  401f2c:	dded      	ble.n	401f0a <_vfiprintf_r+0x8b6>
  401f2e:	b9d2      	cbnz	r2, 401f66 <_vfiprintf_r+0x912>
  401f30:	3c10      	subs	r4, #16
  401f32:	2c10      	cmp	r4, #16
  401f34:	f04f 0e01 	mov.w	lr, #1
  401f38:	4610      	mov	r0, r2
  401f3a:	46dc      	mov	ip, fp
  401f3c:	dced      	bgt.n	401f1a <_vfiprintf_r+0x8c6>
  401f3e:	46a9      	mov	r9, r5
  401f40:	4645      	mov	r5, r8
  401f42:	46d0      	mov	r8, sl
  401f44:	46e2      	mov	sl, ip
  401f46:	4422      	add	r2, r4
  401f48:	f1be 0f07 	cmp.w	lr, #7
  401f4c:	920f      	str	r2, [sp, #60]	; 0x3c
  401f4e:	f8ca 9000 	str.w	r9, [sl]
  401f52:	f8ca 4004 	str.w	r4, [sl, #4]
  401f56:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401f5a:	dc2e      	bgt.n	401fba <_vfiprintf_r+0x966>
  401f5c:	f10a 0a08 	add.w	sl, sl, #8
  401f60:	f10e 0e01 	add.w	lr, lr, #1
  401f64:	e558      	b.n	401a18 <_vfiprintf_r+0x3c4>
  401f66:	aa0d      	add	r2, sp, #52	; 0x34
  401f68:	9900      	ldr	r1, [sp, #0]
  401f6a:	9301      	str	r3, [sp, #4]
  401f6c:	4648      	mov	r0, r9
  401f6e:	f7ff fb35 	bl	4015dc <__sprint_r.part.0>
  401f72:	b968      	cbnz	r0, 401f90 <_vfiprintf_r+0x93c>
  401f74:	980e      	ldr	r0, [sp, #56]	; 0x38
  401f76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f78:	9b01      	ldr	r3, [sp, #4]
  401f7a:	f100 0e01 	add.w	lr, r0, #1
  401f7e:	46dc      	mov	ip, fp
  401f80:	e7c8      	b.n	401f14 <_vfiprintf_r+0x8c0>
  401f82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401f84:	b123      	cbz	r3, 401f90 <_vfiprintf_r+0x93c>
  401f86:	9805      	ldr	r0, [sp, #20]
  401f88:	9900      	ldr	r1, [sp, #0]
  401f8a:	aa0d      	add	r2, sp, #52	; 0x34
  401f8c:	f7ff fb26 	bl	4015dc <__sprint_r.part.0>
  401f90:	9b00      	ldr	r3, [sp, #0]
  401f92:	899b      	ldrh	r3, [r3, #12]
  401f94:	065a      	lsls	r2, r3, #25
  401f96:	f100 818b 	bmi.w	4022b0 <_vfiprintf_r+0xc5c>
  401f9a:	9802      	ldr	r0, [sp, #8]
  401f9c:	b02b      	add	sp, #172	; 0xac
  401f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fa2:	aa0d      	add	r2, sp, #52	; 0x34
  401fa4:	9900      	ldr	r1, [sp, #0]
  401fa6:	4648      	mov	r0, r9
  401fa8:	f7ff fb18 	bl	4015dc <__sprint_r.part.0>
  401fac:	2800      	cmp	r0, #0
  401fae:	d1ef      	bne.n	401f90 <_vfiprintf_r+0x93c>
  401fb0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401fb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fb4:	1c48      	adds	r0, r1, #1
  401fb6:	46da      	mov	sl, fp
  401fb8:	e555      	b.n	401a66 <_vfiprintf_r+0x412>
  401fba:	2a00      	cmp	r2, #0
  401fbc:	f040 80fb 	bne.w	4021b6 <_vfiprintf_r+0xb62>
  401fc0:	9a03      	ldr	r2, [sp, #12]
  401fc2:	921b      	str	r2, [sp, #108]	; 0x6c
  401fc4:	2301      	movs	r3, #1
  401fc6:	920f      	str	r2, [sp, #60]	; 0x3c
  401fc8:	971a      	str	r7, [sp, #104]	; 0x68
  401fca:	930e      	str	r3, [sp, #56]	; 0x38
  401fcc:	46da      	mov	sl, fp
  401fce:	f10a 0a08 	add.w	sl, sl, #8
  401fd2:	0771      	lsls	r1, r6, #29
  401fd4:	d504      	bpl.n	401fe0 <_vfiprintf_r+0x98c>
  401fd6:	9b06      	ldr	r3, [sp, #24]
  401fd8:	1b5c      	subs	r4, r3, r5
  401fda:	2c00      	cmp	r4, #0
  401fdc:	f73f ad34 	bgt.w	401a48 <_vfiprintf_r+0x3f4>
  401fe0:	9b02      	ldr	r3, [sp, #8]
  401fe2:	9906      	ldr	r1, [sp, #24]
  401fe4:	42a9      	cmp	r1, r5
  401fe6:	bfac      	ite	ge
  401fe8:	185b      	addge	r3, r3, r1
  401fea:	195b      	addlt	r3, r3, r5
  401fec:	9302      	str	r3, [sp, #8]
  401fee:	2a00      	cmp	r2, #0
  401ff0:	f040 80b3 	bne.w	40215a <_vfiprintf_r+0xb06>
  401ff4:	2300      	movs	r3, #0
  401ff6:	930e      	str	r3, [sp, #56]	; 0x38
  401ff8:	46da      	mov	sl, fp
  401ffa:	f7ff bb5c 	b.w	4016b6 <_vfiprintf_r+0x62>
  401ffe:	aa0d      	add	r2, sp, #52	; 0x34
  402000:	9900      	ldr	r1, [sp, #0]
  402002:	9307      	str	r3, [sp, #28]
  402004:	4648      	mov	r0, r9
  402006:	f7ff fae9 	bl	4015dc <__sprint_r.part.0>
  40200a:	2800      	cmp	r0, #0
  40200c:	d1c0      	bne.n	401f90 <_vfiprintf_r+0x93c>
  40200e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402010:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402012:	9b07      	ldr	r3, [sp, #28]
  402014:	f100 0c01 	add.w	ip, r0, #1
  402018:	46de      	mov	lr, fp
  40201a:	e4cb      	b.n	4019b4 <_vfiprintf_r+0x360>
  40201c:	00404450 	.word	0x00404450
  402020:	00404464 	.word	0x00404464
  402024:	00404440 	.word	0x00404440
  402028:	2a00      	cmp	r2, #0
  40202a:	f040 8133 	bne.w	402294 <_vfiprintf_r+0xc40>
  40202e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402032:	2b00      	cmp	r3, #0
  402034:	f000 80f5 	beq.w	402222 <_vfiprintf_r+0xbce>
  402038:	2301      	movs	r3, #1
  40203a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40203e:	461a      	mov	r2, r3
  402040:	931b      	str	r3, [sp, #108]	; 0x6c
  402042:	469e      	mov	lr, r3
  402044:	911a      	str	r1, [sp, #104]	; 0x68
  402046:	46da      	mov	sl, fp
  402048:	4670      	mov	r0, lr
  40204a:	f10a 0a08 	add.w	sl, sl, #8
  40204e:	f10e 0e01 	add.w	lr, lr, #1
  402052:	e47d      	b.n	401950 <_vfiprintf_r+0x2fc>
  402054:	a90c      	add	r1, sp, #48	; 0x30
  402056:	2202      	movs	r2, #2
  402058:	469e      	mov	lr, r3
  40205a:	911a      	str	r1, [sp, #104]	; 0x68
  40205c:	921b      	str	r2, [sp, #108]	; 0x6c
  40205e:	46da      	mov	sl, fp
  402060:	4670      	mov	r0, lr
  402062:	f10a 0a08 	add.w	sl, sl, #8
  402066:	f10e 0e01 	add.w	lr, lr, #1
  40206a:	e738      	b.n	401ede <_vfiprintf_r+0x88a>
  40206c:	9b01      	ldr	r3, [sp, #4]
  40206e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402072:	2b00      	cmp	r3, #0
  402074:	f2c0 812a 	blt.w	4022cc <_vfiprintf_r+0xc78>
  402078:	ea54 0305 	orrs.w	r3, r4, r5
  40207c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402080:	f43f abff 	beq.w	401882 <_vfiprintf_r+0x22e>
  402084:	465f      	mov	r7, fp
  402086:	0923      	lsrs	r3, r4, #4
  402088:	f004 010f 	and.w	r1, r4, #15
  40208c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402090:	092a      	lsrs	r2, r5, #4
  402092:	461c      	mov	r4, r3
  402094:	4615      	mov	r5, r2
  402096:	5c43      	ldrb	r3, [r0, r1]
  402098:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40209c:	ea54 0305 	orrs.w	r3, r4, r5
  4020a0:	d1f1      	bne.n	402086 <_vfiprintf_r+0xa32>
  4020a2:	ebc7 030b 	rsb	r3, r7, fp
  4020a6:	9303      	str	r3, [sp, #12]
  4020a8:	f7ff bbf4 	b.w	401894 <_vfiprintf_r+0x240>
  4020ac:	aa0d      	add	r2, sp, #52	; 0x34
  4020ae:	9900      	ldr	r1, [sp, #0]
  4020b0:	9805      	ldr	r0, [sp, #20]
  4020b2:	f7ff fa93 	bl	4015dc <__sprint_r.part.0>
  4020b6:	2800      	cmp	r0, #0
  4020b8:	f47f af6a 	bne.w	401f90 <_vfiprintf_r+0x93c>
  4020bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020be:	46da      	mov	sl, fp
  4020c0:	e787      	b.n	401fd2 <_vfiprintf_r+0x97e>
  4020c2:	f04f 0900 	mov.w	r9, #0
  4020c6:	2400      	movs	r4, #0
  4020c8:	2500      	movs	r5, #0
  4020ca:	e7db      	b.n	402084 <_vfiprintf_r+0xa30>
  4020cc:	f016 0210 	ands.w	r2, r6, #16
  4020d0:	f000 80b2 	beq.w	402238 <_vfiprintf_r+0xbe4>
  4020d4:	9904      	ldr	r1, [sp, #16]
  4020d6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4020da:	460a      	mov	r2, r1
  4020dc:	680c      	ldr	r4, [r1, #0]
  4020de:	9901      	ldr	r1, [sp, #4]
  4020e0:	2900      	cmp	r1, #0
  4020e2:	f102 0204 	add.w	r2, r2, #4
  4020e6:	f04f 0500 	mov.w	r5, #0
  4020ea:	f2c0 8159 	blt.w	4023a0 <_vfiprintf_r+0xd4c>
  4020ee:	ea54 0105 	orrs.w	r1, r4, r5
  4020f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4020f6:	9204      	str	r2, [sp, #16]
  4020f8:	f43f ad51 	beq.w	401b9e <_vfiprintf_r+0x54a>
  4020fc:	4699      	mov	r9, r3
  4020fe:	e556      	b.n	401bae <_vfiprintf_r+0x55a>
  402100:	06f7      	lsls	r7, r6, #27
  402102:	d40a      	bmi.n	40211a <_vfiprintf_r+0xac6>
  402104:	0675      	lsls	r5, r6, #25
  402106:	d508      	bpl.n	40211a <_vfiprintf_r+0xac6>
  402108:	9904      	ldr	r1, [sp, #16]
  40210a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40210e:	3104      	adds	r1, #4
  402110:	17e5      	asrs	r5, r4, #31
  402112:	4622      	mov	r2, r4
  402114:	462b      	mov	r3, r5
  402116:	9104      	str	r1, [sp, #16]
  402118:	e4ea      	b.n	401af0 <_vfiprintf_r+0x49c>
  40211a:	9a04      	ldr	r2, [sp, #16]
  40211c:	6814      	ldr	r4, [r2, #0]
  40211e:	4613      	mov	r3, r2
  402120:	3304      	adds	r3, #4
  402122:	17e5      	asrs	r5, r4, #31
  402124:	9304      	str	r3, [sp, #16]
  402126:	4622      	mov	r2, r4
  402128:	462b      	mov	r3, r5
  40212a:	e4e1      	b.n	401af0 <_vfiprintf_r+0x49c>
  40212c:	6814      	ldr	r4, [r2, #0]
  40212e:	3204      	adds	r2, #4
  402130:	9204      	str	r2, [sp, #16]
  402132:	2500      	movs	r5, #0
  402134:	e61f      	b.n	401d76 <_vfiprintf_r+0x722>
  402136:	f04f 0900 	mov.w	r9, #0
  40213a:	ea54 0305 	orrs.w	r3, r4, r5
  40213e:	f47f ace8 	bne.w	401b12 <_vfiprintf_r+0x4be>
  402142:	e5d8      	b.n	401cf6 <_vfiprintf_r+0x6a2>
  402144:	aa0d      	add	r2, sp, #52	; 0x34
  402146:	9900      	ldr	r1, [sp, #0]
  402148:	9805      	ldr	r0, [sp, #20]
  40214a:	f7ff fa47 	bl	4015dc <__sprint_r.part.0>
  40214e:	2800      	cmp	r0, #0
  402150:	f47f af1e 	bne.w	401f90 <_vfiprintf_r+0x93c>
  402154:	46da      	mov	sl, fp
  402156:	f7ff bb48 	b.w	4017ea <_vfiprintf_r+0x196>
  40215a:	aa0d      	add	r2, sp, #52	; 0x34
  40215c:	9900      	ldr	r1, [sp, #0]
  40215e:	9805      	ldr	r0, [sp, #20]
  402160:	f7ff fa3c 	bl	4015dc <__sprint_r.part.0>
  402164:	2800      	cmp	r0, #0
  402166:	f43f af45 	beq.w	401ff4 <_vfiprintf_r+0x9a0>
  40216a:	e711      	b.n	401f90 <_vfiprintf_r+0x93c>
  40216c:	aa0d      	add	r2, sp, #52	; 0x34
  40216e:	9900      	ldr	r1, [sp, #0]
  402170:	9805      	ldr	r0, [sp, #20]
  402172:	f7ff fa33 	bl	4015dc <__sprint_r.part.0>
  402176:	2800      	cmp	r0, #0
  402178:	f47f af0a 	bne.w	401f90 <_vfiprintf_r+0x93c>
  40217c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40217e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402180:	f100 0e01 	add.w	lr, r0, #1
  402184:	46da      	mov	sl, fp
  402186:	f7ff bbe3 	b.w	401950 <_vfiprintf_r+0x2fc>
  40218a:	aa0d      	add	r2, sp, #52	; 0x34
  40218c:	9900      	ldr	r1, [sp, #0]
  40218e:	9805      	ldr	r0, [sp, #20]
  402190:	f7ff fa24 	bl	4015dc <__sprint_r.part.0>
  402194:	2800      	cmp	r0, #0
  402196:	f47f aefb 	bne.w	401f90 <_vfiprintf_r+0x93c>
  40219a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40219c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40219e:	f100 0e01 	add.w	lr, r0, #1
  4021a2:	46da      	mov	sl, fp
  4021a4:	e69b      	b.n	401ede <_vfiprintf_r+0x88a>
  4021a6:	2a00      	cmp	r2, #0
  4021a8:	f040 80d8 	bne.w	40235c <_vfiprintf_r+0xd08>
  4021ac:	f04f 0e01 	mov.w	lr, #1
  4021b0:	4610      	mov	r0, r2
  4021b2:	46da      	mov	sl, fp
  4021b4:	e697      	b.n	401ee6 <_vfiprintf_r+0x892>
  4021b6:	aa0d      	add	r2, sp, #52	; 0x34
  4021b8:	9900      	ldr	r1, [sp, #0]
  4021ba:	9805      	ldr	r0, [sp, #20]
  4021bc:	f7ff fa0e 	bl	4015dc <__sprint_r.part.0>
  4021c0:	2800      	cmp	r0, #0
  4021c2:	f47f aee5 	bne.w	401f90 <_vfiprintf_r+0x93c>
  4021c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4021c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021ca:	f103 0e01 	add.w	lr, r3, #1
  4021ce:	46da      	mov	sl, fp
  4021d0:	e422      	b.n	401a18 <_vfiprintf_r+0x3c4>
  4021d2:	2230      	movs	r2, #48	; 0x30
  4021d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4021d8:	9a01      	ldr	r2, [sp, #4]
  4021da:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4021de:	2a00      	cmp	r2, #0
  4021e0:	f04f 0300 	mov.w	r3, #0
  4021e4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4021e8:	f046 0302 	orr.w	r3, r6, #2
  4021ec:	f2c0 80cb 	blt.w	402386 <_vfiprintf_r+0xd32>
  4021f0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4021f4:	f046 0602 	orr.w	r6, r6, #2
  4021f8:	f04f 0900 	mov.w	r9, #0
  4021fc:	e742      	b.n	402084 <_vfiprintf_r+0xa30>
  4021fe:	f04f 0900 	mov.w	r9, #0
  402202:	4890      	ldr	r0, [pc, #576]	; (402444 <_vfiprintf_r+0xdf0>)
  402204:	e73e      	b.n	402084 <_vfiprintf_r+0xa30>
  402206:	9b01      	ldr	r3, [sp, #4]
  402208:	4264      	negs	r4, r4
  40220a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40220e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402212:	2b00      	cmp	r3, #0
  402214:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402218:	f6ff ac7b 	blt.w	401b12 <_vfiprintf_r+0x4be>
  40221c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402220:	e477      	b.n	401b12 <_vfiprintf_r+0x4be>
  402222:	9b07      	ldr	r3, [sp, #28]
  402224:	2b00      	cmp	r3, #0
  402226:	d072      	beq.n	40230e <_vfiprintf_r+0xcba>
  402228:	ab0c      	add	r3, sp, #48	; 0x30
  40222a:	2202      	movs	r2, #2
  40222c:	931a      	str	r3, [sp, #104]	; 0x68
  40222e:	921b      	str	r2, [sp, #108]	; 0x6c
  402230:	f04f 0e01 	mov.w	lr, #1
  402234:	46da      	mov	sl, fp
  402236:	e713      	b.n	402060 <_vfiprintf_r+0xa0c>
  402238:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40223c:	d048      	beq.n	4022d0 <_vfiprintf_r+0xc7c>
  40223e:	9904      	ldr	r1, [sp, #16]
  402240:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402244:	460b      	mov	r3, r1
  402246:	880c      	ldrh	r4, [r1, #0]
  402248:	9901      	ldr	r1, [sp, #4]
  40224a:	2900      	cmp	r1, #0
  40224c:	f103 0304 	add.w	r3, r3, #4
  402250:	f04f 0500 	mov.w	r5, #0
  402254:	f6ff ae10 	blt.w	401e78 <_vfiprintf_r+0x824>
  402258:	ea54 0105 	orrs.w	r1, r4, r5
  40225c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402260:	9304      	str	r3, [sp, #16]
  402262:	f43f ac9c 	beq.w	401b9e <_vfiprintf_r+0x54a>
  402266:	4691      	mov	r9, r2
  402268:	e4a1      	b.n	401bae <_vfiprintf_r+0x55a>
  40226a:	06f0      	lsls	r0, r6, #27
  40226c:	d40a      	bmi.n	402284 <_vfiprintf_r+0xc30>
  40226e:	0671      	lsls	r1, r6, #25
  402270:	d508      	bpl.n	402284 <_vfiprintf_r+0xc30>
  402272:	9a04      	ldr	r2, [sp, #16]
  402274:	6813      	ldr	r3, [r2, #0]
  402276:	3204      	adds	r2, #4
  402278:	9204      	str	r2, [sp, #16]
  40227a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40227e:	801a      	strh	r2, [r3, #0]
  402280:	f7ff ba19 	b.w	4016b6 <_vfiprintf_r+0x62>
  402284:	9a04      	ldr	r2, [sp, #16]
  402286:	6813      	ldr	r3, [r2, #0]
  402288:	3204      	adds	r2, #4
  40228a:	9204      	str	r2, [sp, #16]
  40228c:	9a02      	ldr	r2, [sp, #8]
  40228e:	601a      	str	r2, [r3, #0]
  402290:	f7ff ba11 	b.w	4016b6 <_vfiprintf_r+0x62>
  402294:	aa0d      	add	r2, sp, #52	; 0x34
  402296:	9900      	ldr	r1, [sp, #0]
  402298:	9805      	ldr	r0, [sp, #20]
  40229a:	f7ff f99f 	bl	4015dc <__sprint_r.part.0>
  40229e:	2800      	cmp	r0, #0
  4022a0:	f47f ae76 	bne.w	401f90 <_vfiprintf_r+0x93c>
  4022a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4022a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022a8:	f100 0e01 	add.w	lr, r0, #1
  4022ac:	46da      	mov	sl, fp
  4022ae:	e5fa      	b.n	401ea6 <_vfiprintf_r+0x852>
  4022b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4022b4:	f7ff bab6 	b.w	401824 <_vfiprintf_r+0x1d0>
  4022b8:	4862      	ldr	r0, [pc, #392]	; (402444 <_vfiprintf_r+0xdf0>)
  4022ba:	4616      	mov	r6, r2
  4022bc:	ea54 0205 	orrs.w	r2, r4, r5
  4022c0:	9304      	str	r3, [sp, #16]
  4022c2:	f04f 0900 	mov.w	r9, #0
  4022c6:	f47f aedd 	bne.w	402084 <_vfiprintf_r+0xa30>
  4022ca:	e6fc      	b.n	4020c6 <_vfiprintf_r+0xa72>
  4022cc:	9b04      	ldr	r3, [sp, #16]
  4022ce:	e7f5      	b.n	4022bc <_vfiprintf_r+0xc68>
  4022d0:	9a04      	ldr	r2, [sp, #16]
  4022d2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4022d6:	4613      	mov	r3, r2
  4022d8:	6814      	ldr	r4, [r2, #0]
  4022da:	9a01      	ldr	r2, [sp, #4]
  4022dc:	2a00      	cmp	r2, #0
  4022de:	f103 0304 	add.w	r3, r3, #4
  4022e2:	f04f 0500 	mov.w	r5, #0
  4022e6:	f6ff adc7 	blt.w	401e78 <_vfiprintf_r+0x824>
  4022ea:	ea54 0205 	orrs.w	r2, r4, r5
  4022ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4022f2:	9304      	str	r3, [sp, #16]
  4022f4:	f47f ac5b 	bne.w	401bae <_vfiprintf_r+0x55a>
  4022f8:	e451      	b.n	401b9e <_vfiprintf_r+0x54a>
  4022fa:	aa0d      	add	r2, sp, #52	; 0x34
  4022fc:	9900      	ldr	r1, [sp, #0]
  4022fe:	9805      	ldr	r0, [sp, #20]
  402300:	f7ff f96c 	bl	4015dc <__sprint_r.part.0>
  402304:	2800      	cmp	r0, #0
  402306:	f47f ae43 	bne.w	401f90 <_vfiprintf_r+0x93c>
  40230a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40230c:	e668      	b.n	401fe0 <_vfiprintf_r+0x98c>
  40230e:	4610      	mov	r0, r2
  402310:	f04f 0e01 	mov.w	lr, #1
  402314:	46da      	mov	sl, fp
  402316:	e5e6      	b.n	401ee6 <_vfiprintf_r+0x892>
  402318:	9904      	ldr	r1, [sp, #16]
  40231a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40231e:	460a      	mov	r2, r1
  402320:	880c      	ldrh	r4, [r1, #0]
  402322:	9901      	ldr	r1, [sp, #4]
  402324:	2900      	cmp	r1, #0
  402326:	f102 0204 	add.w	r2, r2, #4
  40232a:	f04f 0500 	mov.w	r5, #0
  40232e:	db4e      	blt.n	4023ce <_vfiprintf_r+0xd7a>
  402330:	ea54 0105 	orrs.w	r1, r4, r5
  402334:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402338:	9204      	str	r2, [sp, #16]
  40233a:	4699      	mov	r9, r3
  40233c:	f47f abe9 	bne.w	401b12 <_vfiprintf_r+0x4be>
  402340:	e4d4      	b.n	401cec <_vfiprintf_r+0x698>
  402342:	9304      	str	r3, [sp, #16]
  402344:	e6f9      	b.n	40213a <_vfiprintf_r+0xae6>
  402346:	4638      	mov	r0, r7
  402348:	9404      	str	r4, [sp, #16]
  40234a:	f7ff f8d9 	bl	401500 <strlen>
  40234e:	2300      	movs	r3, #0
  402350:	9003      	str	r0, [sp, #12]
  402352:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402356:	9301      	str	r3, [sp, #4]
  402358:	f7ff ba9c 	b.w	401894 <_vfiprintf_r+0x240>
  40235c:	aa0d      	add	r2, sp, #52	; 0x34
  40235e:	9900      	ldr	r1, [sp, #0]
  402360:	9805      	ldr	r0, [sp, #20]
  402362:	f7ff f93b 	bl	4015dc <__sprint_r.part.0>
  402366:	2800      	cmp	r0, #0
  402368:	f47f ae12 	bne.w	401f90 <_vfiprintf_r+0x93c>
  40236c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40236e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402370:	f100 0e01 	add.w	lr, r0, #1
  402374:	46da      	mov	sl, fp
  402376:	e5b6      	b.n	401ee6 <_vfiprintf_r+0x892>
  402378:	980e      	ldr	r0, [sp, #56]	; 0x38
  40237a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40237c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40244c <_vfiprintf_r+0xdf8>
  402380:	3001      	adds	r0, #1
  402382:	f7ff bad2 	b.w	40192a <_vfiprintf_r+0x2d6>
  402386:	461e      	mov	r6, r3
  402388:	f04f 0900 	mov.w	r9, #0
  40238c:	e67a      	b.n	402084 <_vfiprintf_r+0xa30>
  40238e:	2b06      	cmp	r3, #6
  402390:	bf28      	it	cs
  402392:	2306      	movcs	r3, #6
  402394:	9303      	str	r3, [sp, #12]
  402396:	9404      	str	r4, [sp, #16]
  402398:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40239c:	4f2a      	ldr	r7, [pc, #168]	; (402448 <_vfiprintf_r+0xdf4>)
  40239e:	e50c      	b.n	401dba <_vfiprintf_r+0x766>
  4023a0:	9204      	str	r2, [sp, #16]
  4023a2:	e56a      	b.n	401e7a <_vfiprintf_r+0x826>
  4023a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4023a6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40244c <_vfiprintf_r+0xdf8>
  4023aa:	3001      	adds	r0, #1
  4023ac:	f7ff bb73 	b.w	401a96 <_vfiprintf_r+0x442>
  4023b0:	46f4      	mov	ip, lr
  4023b2:	f7ff bb1a 	b.w	4019ea <_vfiprintf_r+0x396>
  4023b6:	9b01      	ldr	r3, [sp, #4]
  4023b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4023bc:	9303      	str	r3, [sp, #12]
  4023be:	9404      	str	r4, [sp, #16]
  4023c0:	9001      	str	r0, [sp, #4]
  4023c2:	f7ff ba67 	b.w	401894 <_vfiprintf_r+0x240>
  4023c6:	2200      	movs	r2, #0
  4023c8:	9201      	str	r2, [sp, #4]
  4023ca:	f7ff b9ac 	b.w	401726 <_vfiprintf_r+0xd2>
  4023ce:	9204      	str	r2, [sp, #16]
  4023d0:	4699      	mov	r9, r3
  4023d2:	e6b2      	b.n	40213a <_vfiprintf_r+0xae6>
  4023d4:	9a04      	ldr	r2, [sp, #16]
  4023d6:	6813      	ldr	r3, [r2, #0]
  4023d8:	9301      	str	r3, [sp, #4]
  4023da:	3204      	adds	r2, #4
  4023dc:	2b00      	cmp	r3, #0
  4023de:	9204      	str	r2, [sp, #16]
  4023e0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4023e4:	46a8      	mov	r8, r5
  4023e6:	f6bf a99c 	bge.w	401722 <_vfiprintf_r+0xce>
  4023ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  4023ee:	9201      	str	r2, [sp, #4]
  4023f0:	f7ff b997 	b.w	401722 <_vfiprintf_r+0xce>
  4023f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4023f8:	e48e      	b.n	401d18 <_vfiprintf_r+0x6c4>
  4023fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4023fe:	e4f0      	b.n	401de2 <_vfiprintf_r+0x78e>
  402400:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402404:	e4ab      	b.n	401d5e <_vfiprintf_r+0x70a>
  402406:	4699      	mov	r9, r3
  402408:	07f3      	lsls	r3, r6, #31
  40240a:	d505      	bpl.n	402418 <_vfiprintf_r+0xdc4>
  40240c:	af2a      	add	r7, sp, #168	; 0xa8
  40240e:	2330      	movs	r3, #48	; 0x30
  402410:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402414:	f7ff bb97 	b.w	401b46 <_vfiprintf_r+0x4f2>
  402418:	9b01      	ldr	r3, [sp, #4]
  40241a:	9303      	str	r3, [sp, #12]
  40241c:	465f      	mov	r7, fp
  40241e:	f7ff ba39 	b.w	401894 <_vfiprintf_r+0x240>
  402422:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402426:	e443      	b.n	401cb0 <_vfiprintf_r+0x65c>
  402428:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40242c:	f7ff bb9a 	b.w	401b64 <_vfiprintf_r+0x510>
  402430:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402434:	f7ff bb4d 	b.w	401ad2 <_vfiprintf_r+0x47e>
  402438:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40243c:	e50f      	b.n	401e5e <_vfiprintf_r+0x80a>
  40243e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402442:	e4f3      	b.n	401e2c <_vfiprintf_r+0x7d8>
  402444:	00404464 	.word	0x00404464
  402448:	00404478 	.word	0x00404478
  40244c:	00404480 	.word	0x00404480

00402450 <__sbprintf>:
  402450:	b5f0      	push	{r4, r5, r6, r7, lr}
  402452:	460c      	mov	r4, r1
  402454:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402458:	8989      	ldrh	r1, [r1, #12]
  40245a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40245c:	89e5      	ldrh	r5, [r4, #14]
  40245e:	9619      	str	r6, [sp, #100]	; 0x64
  402460:	f021 0102 	bic.w	r1, r1, #2
  402464:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402466:	f8ad 500e 	strh.w	r5, [sp, #14]
  40246a:	2500      	movs	r5, #0
  40246c:	69e7      	ldr	r7, [r4, #28]
  40246e:	f8ad 100c 	strh.w	r1, [sp, #12]
  402472:	9609      	str	r6, [sp, #36]	; 0x24
  402474:	9506      	str	r5, [sp, #24]
  402476:	ae1a      	add	r6, sp, #104	; 0x68
  402478:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40247c:	4669      	mov	r1, sp
  40247e:	9600      	str	r6, [sp, #0]
  402480:	9604      	str	r6, [sp, #16]
  402482:	9502      	str	r5, [sp, #8]
  402484:	9505      	str	r5, [sp, #20]
  402486:	9707      	str	r7, [sp, #28]
  402488:	4606      	mov	r6, r0
  40248a:	f7ff f8e3 	bl	401654 <_vfiprintf_r>
  40248e:	1e05      	subs	r5, r0, #0
  402490:	db07      	blt.n	4024a2 <__sbprintf+0x52>
  402492:	4630      	mov	r0, r6
  402494:	4669      	mov	r1, sp
  402496:	f000 f929 	bl	4026ec <_fflush_r>
  40249a:	2800      	cmp	r0, #0
  40249c:	bf18      	it	ne
  40249e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
  4024a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4024a6:	065b      	lsls	r3, r3, #25
  4024a8:	d503      	bpl.n	4024b2 <__sbprintf+0x62>
  4024aa:	89a3      	ldrh	r3, [r4, #12]
  4024ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4024b0:	81a3      	strh	r3, [r4, #12]
  4024b2:	4628      	mov	r0, r5
  4024b4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4024b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4024ba:	bf00      	nop

004024bc <__swsetup_r>:
  4024bc:	b538      	push	{r3, r4, r5, lr}
  4024be:	4b30      	ldr	r3, [pc, #192]	; (402580 <__swsetup_r+0xc4>)
  4024c0:	681b      	ldr	r3, [r3, #0]
  4024c2:	4605      	mov	r5, r0
  4024c4:	460c      	mov	r4, r1
  4024c6:	b113      	cbz	r3, 4024ce <__swsetup_r+0x12>
  4024c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4024ca:	2a00      	cmp	r2, #0
  4024cc:	d038      	beq.n	402540 <__swsetup_r+0x84>
  4024ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4024d2:	b293      	uxth	r3, r2
  4024d4:	0718      	lsls	r0, r3, #28
  4024d6:	d50c      	bpl.n	4024f2 <__swsetup_r+0x36>
  4024d8:	6920      	ldr	r0, [r4, #16]
  4024da:	b1a8      	cbz	r0, 402508 <__swsetup_r+0x4c>
  4024dc:	f013 0201 	ands.w	r2, r3, #1
  4024e0:	d01e      	beq.n	402520 <__swsetup_r+0x64>
  4024e2:	6963      	ldr	r3, [r4, #20]
  4024e4:	2200      	movs	r2, #0
  4024e6:	425b      	negs	r3, r3
  4024e8:	61a3      	str	r3, [r4, #24]
  4024ea:	60a2      	str	r2, [r4, #8]
  4024ec:	b1f0      	cbz	r0, 40252c <__swsetup_r+0x70>
  4024ee:	2000      	movs	r0, #0
  4024f0:	bd38      	pop	{r3, r4, r5, pc}
  4024f2:	06d9      	lsls	r1, r3, #27
  4024f4:	d53c      	bpl.n	402570 <__swsetup_r+0xb4>
  4024f6:	0758      	lsls	r0, r3, #29
  4024f8:	d426      	bmi.n	402548 <__swsetup_r+0x8c>
  4024fa:	6920      	ldr	r0, [r4, #16]
  4024fc:	f042 0308 	orr.w	r3, r2, #8
  402500:	81a3      	strh	r3, [r4, #12]
  402502:	b29b      	uxth	r3, r3
  402504:	2800      	cmp	r0, #0
  402506:	d1e9      	bne.n	4024dc <__swsetup_r+0x20>
  402508:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40250c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402510:	d0e4      	beq.n	4024dc <__swsetup_r+0x20>
  402512:	4628      	mov	r0, r5
  402514:	4621      	mov	r1, r4
  402516:	f000 fd19 	bl	402f4c <__smakebuf_r>
  40251a:	89a3      	ldrh	r3, [r4, #12]
  40251c:	6920      	ldr	r0, [r4, #16]
  40251e:	e7dd      	b.n	4024dc <__swsetup_r+0x20>
  402520:	0799      	lsls	r1, r3, #30
  402522:	bf58      	it	pl
  402524:	6962      	ldrpl	r2, [r4, #20]
  402526:	60a2      	str	r2, [r4, #8]
  402528:	2800      	cmp	r0, #0
  40252a:	d1e0      	bne.n	4024ee <__swsetup_r+0x32>
  40252c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402530:	061a      	lsls	r2, r3, #24
  402532:	d5dd      	bpl.n	4024f0 <__swsetup_r+0x34>
  402534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402538:	81a3      	strh	r3, [r4, #12]
  40253a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40253e:	bd38      	pop	{r3, r4, r5, pc}
  402540:	4618      	mov	r0, r3
  402542:	f000 f967 	bl	402814 <__sinit>
  402546:	e7c2      	b.n	4024ce <__swsetup_r+0x12>
  402548:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40254a:	b151      	cbz	r1, 402562 <__swsetup_r+0xa6>
  40254c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402550:	4299      	cmp	r1, r3
  402552:	d004      	beq.n	40255e <__swsetup_r+0xa2>
  402554:	4628      	mov	r0, r5
  402556:	f000 fa27 	bl	4029a8 <_free_r>
  40255a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40255e:	2300      	movs	r3, #0
  402560:	6323      	str	r3, [r4, #48]	; 0x30
  402562:	2300      	movs	r3, #0
  402564:	6920      	ldr	r0, [r4, #16]
  402566:	6063      	str	r3, [r4, #4]
  402568:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40256c:	6020      	str	r0, [r4, #0]
  40256e:	e7c5      	b.n	4024fc <__swsetup_r+0x40>
  402570:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402574:	2309      	movs	r3, #9
  402576:	602b      	str	r3, [r5, #0]
  402578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40257c:	81a2      	strh	r2, [r4, #12]
  40257e:	bd38      	pop	{r3, r4, r5, pc}
  402580:	20000438 	.word	0x20000438

00402584 <register_fini>:
  402584:	4b02      	ldr	r3, [pc, #8]	; (402590 <register_fini+0xc>)
  402586:	b113      	cbz	r3, 40258e <register_fini+0xa>
  402588:	4802      	ldr	r0, [pc, #8]	; (402594 <register_fini+0x10>)
  40258a:	f000 b805 	b.w	402598 <atexit>
  40258e:	4770      	bx	lr
  402590:	00000000 	.word	0x00000000
  402594:	00402829 	.word	0x00402829

00402598 <atexit>:
  402598:	2300      	movs	r3, #0
  40259a:	4601      	mov	r1, r0
  40259c:	461a      	mov	r2, r3
  40259e:	4618      	mov	r0, r3
  4025a0:	f001 bc2a 	b.w	403df8 <__register_exitproc>

004025a4 <__sflush_r>:
  4025a4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4025a8:	b29a      	uxth	r2, r3
  4025aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025ae:	460d      	mov	r5, r1
  4025b0:	0711      	lsls	r1, r2, #28
  4025b2:	4680      	mov	r8, r0
  4025b4:	d43c      	bmi.n	402630 <__sflush_r+0x8c>
  4025b6:	686a      	ldr	r2, [r5, #4]
  4025b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4025bc:	2a00      	cmp	r2, #0
  4025be:	81ab      	strh	r3, [r5, #12]
  4025c0:	dd73      	ble.n	4026aa <__sflush_r+0x106>
  4025c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4025c4:	2c00      	cmp	r4, #0
  4025c6:	d04b      	beq.n	402660 <__sflush_r+0xbc>
  4025c8:	b29b      	uxth	r3, r3
  4025ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4025ce:	2100      	movs	r1, #0
  4025d0:	b292      	uxth	r2, r2
  4025d2:	f8d8 6000 	ldr.w	r6, [r8]
  4025d6:	f8c8 1000 	str.w	r1, [r8]
  4025da:	2a00      	cmp	r2, #0
  4025dc:	d069      	beq.n	4026b2 <__sflush_r+0x10e>
  4025de:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4025e0:	075f      	lsls	r7, r3, #29
  4025e2:	d505      	bpl.n	4025f0 <__sflush_r+0x4c>
  4025e4:	6869      	ldr	r1, [r5, #4]
  4025e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4025e8:	1a52      	subs	r2, r2, r1
  4025ea:	b10b      	cbz	r3, 4025f0 <__sflush_r+0x4c>
  4025ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4025ee:	1ad2      	subs	r2, r2, r3
  4025f0:	2300      	movs	r3, #0
  4025f2:	69e9      	ldr	r1, [r5, #28]
  4025f4:	4640      	mov	r0, r8
  4025f6:	47a0      	blx	r4
  4025f8:	1c44      	adds	r4, r0, #1
  4025fa:	d03c      	beq.n	402676 <__sflush_r+0xd2>
  4025fc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402600:	692a      	ldr	r2, [r5, #16]
  402602:	602a      	str	r2, [r5, #0]
  402604:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402608:	2200      	movs	r2, #0
  40260a:	81ab      	strh	r3, [r5, #12]
  40260c:	04db      	lsls	r3, r3, #19
  40260e:	606a      	str	r2, [r5, #4]
  402610:	d449      	bmi.n	4026a6 <__sflush_r+0x102>
  402612:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402614:	f8c8 6000 	str.w	r6, [r8]
  402618:	b311      	cbz	r1, 402660 <__sflush_r+0xbc>
  40261a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40261e:	4299      	cmp	r1, r3
  402620:	d002      	beq.n	402628 <__sflush_r+0x84>
  402622:	4640      	mov	r0, r8
  402624:	f000 f9c0 	bl	4029a8 <_free_r>
  402628:	2000      	movs	r0, #0
  40262a:	6328      	str	r0, [r5, #48]	; 0x30
  40262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402630:	692e      	ldr	r6, [r5, #16]
  402632:	b1ae      	cbz	r6, 402660 <__sflush_r+0xbc>
  402634:	682c      	ldr	r4, [r5, #0]
  402636:	602e      	str	r6, [r5, #0]
  402638:	0790      	lsls	r0, r2, #30
  40263a:	bf0c      	ite	eq
  40263c:	696b      	ldreq	r3, [r5, #20]
  40263e:	2300      	movne	r3, #0
  402640:	1ba4      	subs	r4, r4, r6
  402642:	60ab      	str	r3, [r5, #8]
  402644:	e00a      	b.n	40265c <__sflush_r+0xb8>
  402646:	4623      	mov	r3, r4
  402648:	4632      	mov	r2, r6
  40264a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40264c:	69e9      	ldr	r1, [r5, #28]
  40264e:	4640      	mov	r0, r8
  402650:	47b8      	blx	r7
  402652:	2800      	cmp	r0, #0
  402654:	eba4 0400 	sub.w	r4, r4, r0
  402658:	4406      	add	r6, r0
  40265a:	dd04      	ble.n	402666 <__sflush_r+0xc2>
  40265c:	2c00      	cmp	r4, #0
  40265e:	dcf2      	bgt.n	402646 <__sflush_r+0xa2>
  402660:	2000      	movs	r0, #0
  402662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402666:	89ab      	ldrh	r3, [r5, #12]
  402668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40266c:	81ab      	strh	r3, [r5, #12]
  40266e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402676:	f8d8 2000 	ldr.w	r2, [r8]
  40267a:	2a1d      	cmp	r2, #29
  40267c:	d8f3      	bhi.n	402666 <__sflush_r+0xc2>
  40267e:	4b1a      	ldr	r3, [pc, #104]	; (4026e8 <__sflush_r+0x144>)
  402680:	40d3      	lsrs	r3, r2
  402682:	f003 0301 	and.w	r3, r3, #1
  402686:	f083 0401 	eor.w	r4, r3, #1
  40268a:	2b00      	cmp	r3, #0
  40268c:	d0eb      	beq.n	402666 <__sflush_r+0xc2>
  40268e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402692:	6929      	ldr	r1, [r5, #16]
  402694:	6029      	str	r1, [r5, #0]
  402696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40269a:	04d9      	lsls	r1, r3, #19
  40269c:	606c      	str	r4, [r5, #4]
  40269e:	81ab      	strh	r3, [r5, #12]
  4026a0:	d5b7      	bpl.n	402612 <__sflush_r+0x6e>
  4026a2:	2a00      	cmp	r2, #0
  4026a4:	d1b5      	bne.n	402612 <__sflush_r+0x6e>
  4026a6:	6528      	str	r0, [r5, #80]	; 0x50
  4026a8:	e7b3      	b.n	402612 <__sflush_r+0x6e>
  4026aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4026ac:	2a00      	cmp	r2, #0
  4026ae:	dc88      	bgt.n	4025c2 <__sflush_r+0x1e>
  4026b0:	e7d6      	b.n	402660 <__sflush_r+0xbc>
  4026b2:	2301      	movs	r3, #1
  4026b4:	69e9      	ldr	r1, [r5, #28]
  4026b6:	4640      	mov	r0, r8
  4026b8:	47a0      	blx	r4
  4026ba:	1c43      	adds	r3, r0, #1
  4026bc:	4602      	mov	r2, r0
  4026be:	d002      	beq.n	4026c6 <__sflush_r+0x122>
  4026c0:	89ab      	ldrh	r3, [r5, #12]
  4026c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026c4:	e78c      	b.n	4025e0 <__sflush_r+0x3c>
  4026c6:	f8d8 3000 	ldr.w	r3, [r8]
  4026ca:	2b00      	cmp	r3, #0
  4026cc:	d0f8      	beq.n	4026c0 <__sflush_r+0x11c>
  4026ce:	2b1d      	cmp	r3, #29
  4026d0:	d001      	beq.n	4026d6 <__sflush_r+0x132>
  4026d2:	2b16      	cmp	r3, #22
  4026d4:	d102      	bne.n	4026dc <__sflush_r+0x138>
  4026d6:	f8c8 6000 	str.w	r6, [r8]
  4026da:	e7c1      	b.n	402660 <__sflush_r+0xbc>
  4026dc:	89ab      	ldrh	r3, [r5, #12]
  4026de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026e2:	81ab      	strh	r3, [r5, #12]
  4026e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4026e8:	20400001 	.word	0x20400001

004026ec <_fflush_r>:
  4026ec:	b510      	push	{r4, lr}
  4026ee:	4604      	mov	r4, r0
  4026f0:	b082      	sub	sp, #8
  4026f2:	b108      	cbz	r0, 4026f8 <_fflush_r+0xc>
  4026f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4026f6:	b153      	cbz	r3, 40270e <_fflush_r+0x22>
  4026f8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4026fc:	b908      	cbnz	r0, 402702 <_fflush_r+0x16>
  4026fe:	b002      	add	sp, #8
  402700:	bd10      	pop	{r4, pc}
  402702:	4620      	mov	r0, r4
  402704:	b002      	add	sp, #8
  402706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40270a:	f7ff bf4b 	b.w	4025a4 <__sflush_r>
  40270e:	9101      	str	r1, [sp, #4]
  402710:	f000 f880 	bl	402814 <__sinit>
  402714:	9901      	ldr	r1, [sp, #4]
  402716:	e7ef      	b.n	4026f8 <_fflush_r+0xc>

00402718 <_cleanup_r>:
  402718:	4901      	ldr	r1, [pc, #4]	; (402720 <_cleanup_r+0x8>)
  40271a:	f000 bbaf 	b.w	402e7c <_fwalk_reent>
  40271e:	bf00      	nop
  402720:	00403ec1 	.word	0x00403ec1

00402724 <__sinit.part.1>:
  402724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402728:	4b35      	ldr	r3, [pc, #212]	; (402800 <__sinit.part.1+0xdc>)
  40272a:	6845      	ldr	r5, [r0, #4]
  40272c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40272e:	2400      	movs	r4, #0
  402730:	4607      	mov	r7, r0
  402732:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402736:	2304      	movs	r3, #4
  402738:	2103      	movs	r1, #3
  40273a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40273e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402742:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402746:	b083      	sub	sp, #12
  402748:	602c      	str	r4, [r5, #0]
  40274a:	606c      	str	r4, [r5, #4]
  40274c:	60ac      	str	r4, [r5, #8]
  40274e:	666c      	str	r4, [r5, #100]	; 0x64
  402750:	81ec      	strh	r4, [r5, #14]
  402752:	612c      	str	r4, [r5, #16]
  402754:	616c      	str	r4, [r5, #20]
  402756:	61ac      	str	r4, [r5, #24]
  402758:	81ab      	strh	r3, [r5, #12]
  40275a:	4621      	mov	r1, r4
  40275c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402760:	2208      	movs	r2, #8
  402762:	f7fe fd85 	bl	401270 <memset>
  402766:	68be      	ldr	r6, [r7, #8]
  402768:	f8df b098 	ldr.w	fp, [pc, #152]	; 402804 <__sinit.part.1+0xe0>
  40276c:	f8df a098 	ldr.w	sl, [pc, #152]	; 402808 <__sinit.part.1+0xe4>
  402770:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40280c <__sinit.part.1+0xe8>
  402774:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402810 <__sinit.part.1+0xec>
  402778:	f8c5 b020 	str.w	fp, [r5, #32]
  40277c:	2301      	movs	r3, #1
  40277e:	2209      	movs	r2, #9
  402780:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402784:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402788:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40278c:	61ed      	str	r5, [r5, #28]
  40278e:	4621      	mov	r1, r4
  402790:	81f3      	strh	r3, [r6, #14]
  402792:	81b2      	strh	r2, [r6, #12]
  402794:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402798:	6034      	str	r4, [r6, #0]
  40279a:	6074      	str	r4, [r6, #4]
  40279c:	60b4      	str	r4, [r6, #8]
  40279e:	6674      	str	r4, [r6, #100]	; 0x64
  4027a0:	6134      	str	r4, [r6, #16]
  4027a2:	6174      	str	r4, [r6, #20]
  4027a4:	61b4      	str	r4, [r6, #24]
  4027a6:	2208      	movs	r2, #8
  4027a8:	9301      	str	r3, [sp, #4]
  4027aa:	f7fe fd61 	bl	401270 <memset>
  4027ae:	68fd      	ldr	r5, [r7, #12]
  4027b0:	61f6      	str	r6, [r6, #28]
  4027b2:	2012      	movs	r0, #18
  4027b4:	2202      	movs	r2, #2
  4027b6:	f8c6 b020 	str.w	fp, [r6, #32]
  4027ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4027be:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4027c2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4027c6:	4621      	mov	r1, r4
  4027c8:	81a8      	strh	r0, [r5, #12]
  4027ca:	81ea      	strh	r2, [r5, #14]
  4027cc:	602c      	str	r4, [r5, #0]
  4027ce:	606c      	str	r4, [r5, #4]
  4027d0:	60ac      	str	r4, [r5, #8]
  4027d2:	666c      	str	r4, [r5, #100]	; 0x64
  4027d4:	612c      	str	r4, [r5, #16]
  4027d6:	616c      	str	r4, [r5, #20]
  4027d8:	61ac      	str	r4, [r5, #24]
  4027da:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4027de:	2208      	movs	r2, #8
  4027e0:	f7fe fd46 	bl	401270 <memset>
  4027e4:	9b01      	ldr	r3, [sp, #4]
  4027e6:	61ed      	str	r5, [r5, #28]
  4027e8:	f8c5 b020 	str.w	fp, [r5, #32]
  4027ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4027f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4027f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4027f8:	63bb      	str	r3, [r7, #56]	; 0x38
  4027fa:	b003      	add	sp, #12
  4027fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402800:	00402719 	.word	0x00402719
  402804:	00403c29 	.word	0x00403c29
  402808:	00403c4d 	.word	0x00403c4d
  40280c:	00403c89 	.word	0x00403c89
  402810:	00403ca9 	.word	0x00403ca9

00402814 <__sinit>:
  402814:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402816:	b103      	cbz	r3, 40281a <__sinit+0x6>
  402818:	4770      	bx	lr
  40281a:	f7ff bf83 	b.w	402724 <__sinit.part.1>
  40281e:	bf00      	nop

00402820 <__sfp_lock_acquire>:
  402820:	4770      	bx	lr
  402822:	bf00      	nop

00402824 <__sfp_lock_release>:
  402824:	4770      	bx	lr
  402826:	bf00      	nop

00402828 <__libc_fini_array>:
  402828:	b538      	push	{r3, r4, r5, lr}
  40282a:	4d07      	ldr	r5, [pc, #28]	; (402848 <__libc_fini_array+0x20>)
  40282c:	4c07      	ldr	r4, [pc, #28]	; (40284c <__libc_fini_array+0x24>)
  40282e:	1b2c      	subs	r4, r5, r4
  402830:	10a4      	asrs	r4, r4, #2
  402832:	d005      	beq.n	402840 <__libc_fini_array+0x18>
  402834:	3c01      	subs	r4, #1
  402836:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40283a:	4798      	blx	r3
  40283c:	2c00      	cmp	r4, #0
  40283e:	d1f9      	bne.n	402834 <__libc_fini_array+0xc>
  402840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402844:	f001 beb6 	b.w	4045b4 <_fini>
  402848:	004045cc 	.word	0x004045cc
  40284c:	004045c8 	.word	0x004045c8

00402850 <__fputwc>:
  402850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402854:	b082      	sub	sp, #8
  402856:	4680      	mov	r8, r0
  402858:	4689      	mov	r9, r1
  40285a:	4614      	mov	r4, r2
  40285c:	f000 fb38 	bl	402ed0 <__locale_mb_cur_max>
  402860:	2801      	cmp	r0, #1
  402862:	d033      	beq.n	4028cc <__fputwc+0x7c>
  402864:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402868:	464a      	mov	r2, r9
  40286a:	a901      	add	r1, sp, #4
  40286c:	4640      	mov	r0, r8
  40286e:	f001 fa75 	bl	403d5c <_wcrtomb_r>
  402872:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  402876:	4682      	mov	sl, r0
  402878:	d021      	beq.n	4028be <__fputwc+0x6e>
  40287a:	b388      	cbz	r0, 4028e0 <__fputwc+0x90>
  40287c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402880:	2500      	movs	r5, #0
  402882:	e008      	b.n	402896 <__fputwc+0x46>
  402884:	6823      	ldr	r3, [r4, #0]
  402886:	1c5a      	adds	r2, r3, #1
  402888:	6022      	str	r2, [r4, #0]
  40288a:	701e      	strb	r6, [r3, #0]
  40288c:	3501      	adds	r5, #1
  40288e:	4555      	cmp	r5, sl
  402890:	d226      	bcs.n	4028e0 <__fputwc+0x90>
  402892:	ab01      	add	r3, sp, #4
  402894:	5d5e      	ldrb	r6, [r3, r5]
  402896:	68a3      	ldr	r3, [r4, #8]
  402898:	3b01      	subs	r3, #1
  40289a:	2b00      	cmp	r3, #0
  40289c:	60a3      	str	r3, [r4, #8]
  40289e:	daf1      	bge.n	402884 <__fputwc+0x34>
  4028a0:	69a7      	ldr	r7, [r4, #24]
  4028a2:	42bb      	cmp	r3, r7
  4028a4:	4631      	mov	r1, r6
  4028a6:	4622      	mov	r2, r4
  4028a8:	4640      	mov	r0, r8
  4028aa:	db01      	blt.n	4028b0 <__fputwc+0x60>
  4028ac:	2e0a      	cmp	r6, #10
  4028ae:	d1e9      	bne.n	402884 <__fputwc+0x34>
  4028b0:	f001 f9fe 	bl	403cb0 <__swbuf_r>
  4028b4:	1c43      	adds	r3, r0, #1
  4028b6:	d1e9      	bne.n	40288c <__fputwc+0x3c>
  4028b8:	b002      	add	sp, #8
  4028ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028be:	89a3      	ldrh	r3, [r4, #12]
  4028c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028c4:	81a3      	strh	r3, [r4, #12]
  4028c6:	b002      	add	sp, #8
  4028c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028cc:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
  4028d0:	2bfe      	cmp	r3, #254	; 0xfe
  4028d2:	d8c7      	bhi.n	402864 <__fputwc+0x14>
  4028d4:	fa5f f689 	uxtb.w	r6, r9
  4028d8:	4682      	mov	sl, r0
  4028da:	f88d 6004 	strb.w	r6, [sp, #4]
  4028de:	e7cf      	b.n	402880 <__fputwc+0x30>
  4028e0:	4648      	mov	r0, r9
  4028e2:	b002      	add	sp, #8
  4028e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004028e8 <_fputwc_r>:
  4028e8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4028ec:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4028f0:	d10a      	bne.n	402908 <_fputwc_r+0x20>
  4028f2:	b410      	push	{r4}
  4028f4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4028f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4028fa:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4028fe:	6654      	str	r4, [r2, #100]	; 0x64
  402900:	8193      	strh	r3, [r2, #12]
  402902:	bc10      	pop	{r4}
  402904:	f7ff bfa4 	b.w	402850 <__fputwc>
  402908:	f7ff bfa2 	b.w	402850 <__fputwc>

0040290c <_malloc_trim_r>:
  40290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40290e:	4f23      	ldr	r7, [pc, #140]	; (40299c <_malloc_trim_r+0x90>)
  402910:	460c      	mov	r4, r1
  402912:	4606      	mov	r6, r0
  402914:	f000 ff82 	bl	40381c <__malloc_lock>
  402918:	68bb      	ldr	r3, [r7, #8]
  40291a:	685d      	ldr	r5, [r3, #4]
  40291c:	f025 0503 	bic.w	r5, r5, #3
  402920:	1b29      	subs	r1, r5, r4
  402922:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402926:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40292a:	f021 010f 	bic.w	r1, r1, #15
  40292e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402932:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402936:	db07      	blt.n	402948 <_malloc_trim_r+0x3c>
  402938:	2100      	movs	r1, #0
  40293a:	4630      	mov	r0, r6
  40293c:	f001 f962 	bl	403c04 <_sbrk_r>
  402940:	68bb      	ldr	r3, [r7, #8]
  402942:	442b      	add	r3, r5
  402944:	4298      	cmp	r0, r3
  402946:	d004      	beq.n	402952 <_malloc_trim_r+0x46>
  402948:	4630      	mov	r0, r6
  40294a:	f000 ff69 	bl	403820 <__malloc_unlock>
  40294e:	2000      	movs	r0, #0
  402950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402952:	4261      	negs	r1, r4
  402954:	4630      	mov	r0, r6
  402956:	f001 f955 	bl	403c04 <_sbrk_r>
  40295a:	3001      	adds	r0, #1
  40295c:	d00d      	beq.n	40297a <_malloc_trim_r+0x6e>
  40295e:	4b10      	ldr	r3, [pc, #64]	; (4029a0 <_malloc_trim_r+0x94>)
  402960:	68ba      	ldr	r2, [r7, #8]
  402962:	6819      	ldr	r1, [r3, #0]
  402964:	1b2d      	subs	r5, r5, r4
  402966:	f045 0501 	orr.w	r5, r5, #1
  40296a:	4630      	mov	r0, r6
  40296c:	1b09      	subs	r1, r1, r4
  40296e:	6055      	str	r5, [r2, #4]
  402970:	6019      	str	r1, [r3, #0]
  402972:	f000 ff55 	bl	403820 <__malloc_unlock>
  402976:	2001      	movs	r0, #1
  402978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40297a:	2100      	movs	r1, #0
  40297c:	4630      	mov	r0, r6
  40297e:	f001 f941 	bl	403c04 <_sbrk_r>
  402982:	68ba      	ldr	r2, [r7, #8]
  402984:	1a83      	subs	r3, r0, r2
  402986:	2b0f      	cmp	r3, #15
  402988:	ddde      	ble.n	402948 <_malloc_trim_r+0x3c>
  40298a:	4c06      	ldr	r4, [pc, #24]	; (4029a4 <_malloc_trim_r+0x98>)
  40298c:	4904      	ldr	r1, [pc, #16]	; (4029a0 <_malloc_trim_r+0x94>)
  40298e:	6824      	ldr	r4, [r4, #0]
  402990:	f043 0301 	orr.w	r3, r3, #1
  402994:	1b00      	subs	r0, r0, r4
  402996:	6053      	str	r3, [r2, #4]
  402998:	6008      	str	r0, [r1, #0]
  40299a:	e7d5      	b.n	402948 <_malloc_trim_r+0x3c>
  40299c:	200005a8 	.word	0x200005a8
  4029a0:	20000a68 	.word	0x20000a68
  4029a4:	200009b4 	.word	0x200009b4

004029a8 <_free_r>:
  4029a8:	2900      	cmp	r1, #0
  4029aa:	d045      	beq.n	402a38 <_free_r+0x90>
  4029ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029b0:	460d      	mov	r5, r1
  4029b2:	4680      	mov	r8, r0
  4029b4:	f000 ff32 	bl	40381c <__malloc_lock>
  4029b8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4029bc:	496a      	ldr	r1, [pc, #424]	; (402b68 <_free_r+0x1c0>)
  4029be:	f027 0301 	bic.w	r3, r7, #1
  4029c2:	f1a5 0408 	sub.w	r4, r5, #8
  4029c6:	18e2      	adds	r2, r4, r3
  4029c8:	688e      	ldr	r6, [r1, #8]
  4029ca:	6850      	ldr	r0, [r2, #4]
  4029cc:	42b2      	cmp	r2, r6
  4029ce:	f020 0003 	bic.w	r0, r0, #3
  4029d2:	d062      	beq.n	402a9a <_free_r+0xf2>
  4029d4:	07fe      	lsls	r6, r7, #31
  4029d6:	6050      	str	r0, [r2, #4]
  4029d8:	d40b      	bmi.n	4029f2 <_free_r+0x4a>
  4029da:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4029de:	1be4      	subs	r4, r4, r7
  4029e0:	f101 0e08 	add.w	lr, r1, #8
  4029e4:	68a5      	ldr	r5, [r4, #8]
  4029e6:	4575      	cmp	r5, lr
  4029e8:	443b      	add	r3, r7
  4029ea:	d06f      	beq.n	402acc <_free_r+0x124>
  4029ec:	68e7      	ldr	r7, [r4, #12]
  4029ee:	60ef      	str	r7, [r5, #12]
  4029f0:	60bd      	str	r5, [r7, #8]
  4029f2:	1815      	adds	r5, r2, r0
  4029f4:	686d      	ldr	r5, [r5, #4]
  4029f6:	07ed      	lsls	r5, r5, #31
  4029f8:	d542      	bpl.n	402a80 <_free_r+0xd8>
  4029fa:	f043 0201 	orr.w	r2, r3, #1
  4029fe:	6062      	str	r2, [r4, #4]
  402a00:	50e3      	str	r3, [r4, r3]
  402a02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402a06:	d218      	bcs.n	402a3a <_free_r+0x92>
  402a08:	08db      	lsrs	r3, r3, #3
  402a0a:	1c5a      	adds	r2, r3, #1
  402a0c:	684d      	ldr	r5, [r1, #4]
  402a0e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402a12:	60a7      	str	r7, [r4, #8]
  402a14:	2001      	movs	r0, #1
  402a16:	109b      	asrs	r3, r3, #2
  402a18:	fa00 f303 	lsl.w	r3, r0, r3
  402a1c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402a20:	431d      	orrs	r5, r3
  402a22:	3808      	subs	r0, #8
  402a24:	60e0      	str	r0, [r4, #12]
  402a26:	604d      	str	r5, [r1, #4]
  402a28:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402a2c:	60fc      	str	r4, [r7, #12]
  402a2e:	4640      	mov	r0, r8
  402a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a34:	f000 bef4 	b.w	403820 <__malloc_unlock>
  402a38:	4770      	bx	lr
  402a3a:	0a5a      	lsrs	r2, r3, #9
  402a3c:	2a04      	cmp	r2, #4
  402a3e:	d853      	bhi.n	402ae8 <_free_r+0x140>
  402a40:	099a      	lsrs	r2, r3, #6
  402a42:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402a46:	007f      	lsls	r7, r7, #1
  402a48:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402a4c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402a50:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402a54:	4944      	ldr	r1, [pc, #272]	; (402b68 <_free_r+0x1c0>)
  402a56:	3808      	subs	r0, #8
  402a58:	4290      	cmp	r0, r2
  402a5a:	d04d      	beq.n	402af8 <_free_r+0x150>
  402a5c:	6851      	ldr	r1, [r2, #4]
  402a5e:	f021 0103 	bic.w	r1, r1, #3
  402a62:	428b      	cmp	r3, r1
  402a64:	d202      	bcs.n	402a6c <_free_r+0xc4>
  402a66:	6892      	ldr	r2, [r2, #8]
  402a68:	4290      	cmp	r0, r2
  402a6a:	d1f7      	bne.n	402a5c <_free_r+0xb4>
  402a6c:	68d0      	ldr	r0, [r2, #12]
  402a6e:	60e0      	str	r0, [r4, #12]
  402a70:	60a2      	str	r2, [r4, #8]
  402a72:	6084      	str	r4, [r0, #8]
  402a74:	60d4      	str	r4, [r2, #12]
  402a76:	4640      	mov	r0, r8
  402a78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a7c:	f000 bed0 	b.w	403820 <__malloc_unlock>
  402a80:	6895      	ldr	r5, [r2, #8]
  402a82:	4f3a      	ldr	r7, [pc, #232]	; (402b6c <_free_r+0x1c4>)
  402a84:	42bd      	cmp	r5, r7
  402a86:	4403      	add	r3, r0
  402a88:	d03f      	beq.n	402b0a <_free_r+0x162>
  402a8a:	68d0      	ldr	r0, [r2, #12]
  402a8c:	60e8      	str	r0, [r5, #12]
  402a8e:	f043 0201 	orr.w	r2, r3, #1
  402a92:	6085      	str	r5, [r0, #8]
  402a94:	6062      	str	r2, [r4, #4]
  402a96:	50e3      	str	r3, [r4, r3]
  402a98:	e7b3      	b.n	402a02 <_free_r+0x5a>
  402a9a:	07ff      	lsls	r7, r7, #31
  402a9c:	4403      	add	r3, r0
  402a9e:	d407      	bmi.n	402ab0 <_free_r+0x108>
  402aa0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402aa4:	1aa4      	subs	r4, r4, r2
  402aa6:	4413      	add	r3, r2
  402aa8:	68a0      	ldr	r0, [r4, #8]
  402aaa:	68e2      	ldr	r2, [r4, #12]
  402aac:	60c2      	str	r2, [r0, #12]
  402aae:	6090      	str	r0, [r2, #8]
  402ab0:	4a2f      	ldr	r2, [pc, #188]	; (402b70 <_free_r+0x1c8>)
  402ab2:	6812      	ldr	r2, [r2, #0]
  402ab4:	f043 0001 	orr.w	r0, r3, #1
  402ab8:	4293      	cmp	r3, r2
  402aba:	6060      	str	r0, [r4, #4]
  402abc:	608c      	str	r4, [r1, #8]
  402abe:	d3b6      	bcc.n	402a2e <_free_r+0x86>
  402ac0:	4b2c      	ldr	r3, [pc, #176]	; (402b74 <_free_r+0x1cc>)
  402ac2:	4640      	mov	r0, r8
  402ac4:	6819      	ldr	r1, [r3, #0]
  402ac6:	f7ff ff21 	bl	40290c <_malloc_trim_r>
  402aca:	e7b0      	b.n	402a2e <_free_r+0x86>
  402acc:	1811      	adds	r1, r2, r0
  402ace:	6849      	ldr	r1, [r1, #4]
  402ad0:	07c9      	lsls	r1, r1, #31
  402ad2:	d444      	bmi.n	402b5e <_free_r+0x1b6>
  402ad4:	6891      	ldr	r1, [r2, #8]
  402ad6:	68d2      	ldr	r2, [r2, #12]
  402ad8:	60ca      	str	r2, [r1, #12]
  402ada:	4403      	add	r3, r0
  402adc:	f043 0001 	orr.w	r0, r3, #1
  402ae0:	6091      	str	r1, [r2, #8]
  402ae2:	6060      	str	r0, [r4, #4]
  402ae4:	50e3      	str	r3, [r4, r3]
  402ae6:	e7a2      	b.n	402a2e <_free_r+0x86>
  402ae8:	2a14      	cmp	r2, #20
  402aea:	d817      	bhi.n	402b1c <_free_r+0x174>
  402aec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402af0:	007f      	lsls	r7, r7, #1
  402af2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402af6:	e7a9      	b.n	402a4c <_free_r+0xa4>
  402af8:	10aa      	asrs	r2, r5, #2
  402afa:	684b      	ldr	r3, [r1, #4]
  402afc:	2501      	movs	r5, #1
  402afe:	fa05 f202 	lsl.w	r2, r5, r2
  402b02:	4313      	orrs	r3, r2
  402b04:	604b      	str	r3, [r1, #4]
  402b06:	4602      	mov	r2, r0
  402b08:	e7b1      	b.n	402a6e <_free_r+0xc6>
  402b0a:	f043 0201 	orr.w	r2, r3, #1
  402b0e:	614c      	str	r4, [r1, #20]
  402b10:	610c      	str	r4, [r1, #16]
  402b12:	60e5      	str	r5, [r4, #12]
  402b14:	60a5      	str	r5, [r4, #8]
  402b16:	6062      	str	r2, [r4, #4]
  402b18:	50e3      	str	r3, [r4, r3]
  402b1a:	e788      	b.n	402a2e <_free_r+0x86>
  402b1c:	2a54      	cmp	r2, #84	; 0x54
  402b1e:	d806      	bhi.n	402b2e <_free_r+0x186>
  402b20:	0b1a      	lsrs	r2, r3, #12
  402b22:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402b26:	007f      	lsls	r7, r7, #1
  402b28:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402b2c:	e78e      	b.n	402a4c <_free_r+0xa4>
  402b2e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402b32:	d806      	bhi.n	402b42 <_free_r+0x19a>
  402b34:	0bda      	lsrs	r2, r3, #15
  402b36:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402b3a:	007f      	lsls	r7, r7, #1
  402b3c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402b40:	e784      	b.n	402a4c <_free_r+0xa4>
  402b42:	f240 5054 	movw	r0, #1364	; 0x554
  402b46:	4282      	cmp	r2, r0
  402b48:	d806      	bhi.n	402b58 <_free_r+0x1b0>
  402b4a:	0c9a      	lsrs	r2, r3, #18
  402b4c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402b50:	007f      	lsls	r7, r7, #1
  402b52:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402b56:	e779      	b.n	402a4c <_free_r+0xa4>
  402b58:	27fe      	movs	r7, #254	; 0xfe
  402b5a:	257e      	movs	r5, #126	; 0x7e
  402b5c:	e776      	b.n	402a4c <_free_r+0xa4>
  402b5e:	f043 0201 	orr.w	r2, r3, #1
  402b62:	6062      	str	r2, [r4, #4]
  402b64:	50e3      	str	r3, [r4, r3]
  402b66:	e762      	b.n	402a2e <_free_r+0x86>
  402b68:	200005a8 	.word	0x200005a8
  402b6c:	200005b0 	.word	0x200005b0
  402b70:	200009b0 	.word	0x200009b0
  402b74:	20000a64 	.word	0x20000a64

00402b78 <__sfvwrite_r>:
  402b78:	6893      	ldr	r3, [r2, #8]
  402b7a:	2b00      	cmp	r3, #0
  402b7c:	d076      	beq.n	402c6c <__sfvwrite_r+0xf4>
  402b7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b82:	898b      	ldrh	r3, [r1, #12]
  402b84:	b085      	sub	sp, #20
  402b86:	460c      	mov	r4, r1
  402b88:	0719      	lsls	r1, r3, #28
  402b8a:	9001      	str	r0, [sp, #4]
  402b8c:	4616      	mov	r6, r2
  402b8e:	d529      	bpl.n	402be4 <__sfvwrite_r+0x6c>
  402b90:	6922      	ldr	r2, [r4, #16]
  402b92:	b33a      	cbz	r2, 402be4 <__sfvwrite_r+0x6c>
  402b94:	f003 0802 	and.w	r8, r3, #2
  402b98:	fa1f f088 	uxth.w	r0, r8
  402b9c:	6835      	ldr	r5, [r6, #0]
  402b9e:	2800      	cmp	r0, #0
  402ba0:	d02f      	beq.n	402c02 <__sfvwrite_r+0x8a>
  402ba2:	f04f 0900 	mov.w	r9, #0
  402ba6:	4fb4      	ldr	r7, [pc, #720]	; (402e78 <__sfvwrite_r+0x300>)
  402ba8:	46c8      	mov	r8, r9
  402baa:	46b2      	mov	sl, r6
  402bac:	45b8      	cmp	r8, r7
  402bae:	4643      	mov	r3, r8
  402bb0:	464a      	mov	r2, r9
  402bb2:	bf28      	it	cs
  402bb4:	463b      	movcs	r3, r7
  402bb6:	9801      	ldr	r0, [sp, #4]
  402bb8:	f1b8 0f00 	cmp.w	r8, #0
  402bbc:	d050      	beq.n	402c60 <__sfvwrite_r+0xe8>
  402bbe:	69e1      	ldr	r1, [r4, #28]
  402bc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402bc2:	47b0      	blx	r6
  402bc4:	2800      	cmp	r0, #0
  402bc6:	dd71      	ble.n	402cac <__sfvwrite_r+0x134>
  402bc8:	f8da 3008 	ldr.w	r3, [sl, #8]
  402bcc:	1a1b      	subs	r3, r3, r0
  402bce:	4481      	add	r9, r0
  402bd0:	ebc0 0808 	rsb	r8, r0, r8
  402bd4:	f8ca 3008 	str.w	r3, [sl, #8]
  402bd8:	2b00      	cmp	r3, #0
  402bda:	d1e7      	bne.n	402bac <__sfvwrite_r+0x34>
  402bdc:	2000      	movs	r0, #0
  402bde:	b005      	add	sp, #20
  402be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402be4:	4621      	mov	r1, r4
  402be6:	9801      	ldr	r0, [sp, #4]
  402be8:	f7ff fc68 	bl	4024bc <__swsetup_r>
  402bec:	2800      	cmp	r0, #0
  402bee:	f040 813a 	bne.w	402e66 <__sfvwrite_r+0x2ee>
  402bf2:	89a3      	ldrh	r3, [r4, #12]
  402bf4:	6835      	ldr	r5, [r6, #0]
  402bf6:	f003 0802 	and.w	r8, r3, #2
  402bfa:	fa1f f088 	uxth.w	r0, r8
  402bfe:	2800      	cmp	r0, #0
  402c00:	d1cf      	bne.n	402ba2 <__sfvwrite_r+0x2a>
  402c02:	f013 0901 	ands.w	r9, r3, #1
  402c06:	d15b      	bne.n	402cc0 <__sfvwrite_r+0x148>
  402c08:	464f      	mov	r7, r9
  402c0a:	9602      	str	r6, [sp, #8]
  402c0c:	b31f      	cbz	r7, 402c56 <__sfvwrite_r+0xde>
  402c0e:	059a      	lsls	r2, r3, #22
  402c10:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402c14:	d52c      	bpl.n	402c70 <__sfvwrite_r+0xf8>
  402c16:	4547      	cmp	r7, r8
  402c18:	46c2      	mov	sl, r8
  402c1a:	f0c0 80a4 	bcc.w	402d66 <__sfvwrite_r+0x1ee>
  402c1e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402c22:	f040 80b1 	bne.w	402d88 <__sfvwrite_r+0x210>
  402c26:	6820      	ldr	r0, [r4, #0]
  402c28:	4652      	mov	r2, sl
  402c2a:	4649      	mov	r1, r9
  402c2c:	f000 fd92 	bl	403754 <memmove>
  402c30:	68a0      	ldr	r0, [r4, #8]
  402c32:	6823      	ldr	r3, [r4, #0]
  402c34:	ebc8 0000 	rsb	r0, r8, r0
  402c38:	4453      	add	r3, sl
  402c3a:	60a0      	str	r0, [r4, #8]
  402c3c:	6023      	str	r3, [r4, #0]
  402c3e:	4638      	mov	r0, r7
  402c40:	9a02      	ldr	r2, [sp, #8]
  402c42:	6893      	ldr	r3, [r2, #8]
  402c44:	1a1b      	subs	r3, r3, r0
  402c46:	4481      	add	r9, r0
  402c48:	1a3f      	subs	r7, r7, r0
  402c4a:	6093      	str	r3, [r2, #8]
  402c4c:	2b00      	cmp	r3, #0
  402c4e:	d0c5      	beq.n	402bdc <__sfvwrite_r+0x64>
  402c50:	89a3      	ldrh	r3, [r4, #12]
  402c52:	2f00      	cmp	r7, #0
  402c54:	d1db      	bne.n	402c0e <__sfvwrite_r+0x96>
  402c56:	f8d5 9000 	ldr.w	r9, [r5]
  402c5a:	686f      	ldr	r7, [r5, #4]
  402c5c:	3508      	adds	r5, #8
  402c5e:	e7d5      	b.n	402c0c <__sfvwrite_r+0x94>
  402c60:	f8d5 9000 	ldr.w	r9, [r5]
  402c64:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402c68:	3508      	adds	r5, #8
  402c6a:	e79f      	b.n	402bac <__sfvwrite_r+0x34>
  402c6c:	2000      	movs	r0, #0
  402c6e:	4770      	bx	lr
  402c70:	6820      	ldr	r0, [r4, #0]
  402c72:	6923      	ldr	r3, [r4, #16]
  402c74:	4298      	cmp	r0, r3
  402c76:	d803      	bhi.n	402c80 <__sfvwrite_r+0x108>
  402c78:	6961      	ldr	r1, [r4, #20]
  402c7a:	428f      	cmp	r7, r1
  402c7c:	f080 80b7 	bcs.w	402dee <__sfvwrite_r+0x276>
  402c80:	45b8      	cmp	r8, r7
  402c82:	bf28      	it	cs
  402c84:	46b8      	movcs	r8, r7
  402c86:	4642      	mov	r2, r8
  402c88:	4649      	mov	r1, r9
  402c8a:	f000 fd63 	bl	403754 <memmove>
  402c8e:	68a3      	ldr	r3, [r4, #8]
  402c90:	6822      	ldr	r2, [r4, #0]
  402c92:	ebc8 0303 	rsb	r3, r8, r3
  402c96:	4442      	add	r2, r8
  402c98:	60a3      	str	r3, [r4, #8]
  402c9a:	6022      	str	r2, [r4, #0]
  402c9c:	2b00      	cmp	r3, #0
  402c9e:	d149      	bne.n	402d34 <__sfvwrite_r+0x1bc>
  402ca0:	4621      	mov	r1, r4
  402ca2:	9801      	ldr	r0, [sp, #4]
  402ca4:	f7ff fd22 	bl	4026ec <_fflush_r>
  402ca8:	2800      	cmp	r0, #0
  402caa:	d043      	beq.n	402d34 <__sfvwrite_r+0x1bc>
  402cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402cb8:	81a3      	strh	r3, [r4, #12]
  402cba:	b005      	add	sp, #20
  402cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cc0:	4680      	mov	r8, r0
  402cc2:	9002      	str	r0, [sp, #8]
  402cc4:	4682      	mov	sl, r0
  402cc6:	4681      	mov	r9, r0
  402cc8:	f1b9 0f00 	cmp.w	r9, #0
  402ccc:	d02a      	beq.n	402d24 <__sfvwrite_r+0x1ac>
  402cce:	9b02      	ldr	r3, [sp, #8]
  402cd0:	2b00      	cmp	r3, #0
  402cd2:	d04c      	beq.n	402d6e <__sfvwrite_r+0x1f6>
  402cd4:	6820      	ldr	r0, [r4, #0]
  402cd6:	6923      	ldr	r3, [r4, #16]
  402cd8:	6962      	ldr	r2, [r4, #20]
  402cda:	45c8      	cmp	r8, r9
  402cdc:	46c3      	mov	fp, r8
  402cde:	bf28      	it	cs
  402ce0:	46cb      	movcs	fp, r9
  402ce2:	4298      	cmp	r0, r3
  402ce4:	465f      	mov	r7, fp
  402ce6:	d904      	bls.n	402cf2 <__sfvwrite_r+0x17a>
  402ce8:	68a3      	ldr	r3, [r4, #8]
  402cea:	4413      	add	r3, r2
  402cec:	459b      	cmp	fp, r3
  402cee:	f300 8090 	bgt.w	402e12 <__sfvwrite_r+0x29a>
  402cf2:	4593      	cmp	fp, r2
  402cf4:	db20      	blt.n	402d38 <__sfvwrite_r+0x1c0>
  402cf6:	4613      	mov	r3, r2
  402cf8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402cfa:	69e1      	ldr	r1, [r4, #28]
  402cfc:	9801      	ldr	r0, [sp, #4]
  402cfe:	4652      	mov	r2, sl
  402d00:	47b8      	blx	r7
  402d02:	1e07      	subs	r7, r0, #0
  402d04:	ddd2      	ble.n	402cac <__sfvwrite_r+0x134>
  402d06:	ebb8 0807 	subs.w	r8, r8, r7
  402d0a:	d023      	beq.n	402d54 <__sfvwrite_r+0x1dc>
  402d0c:	68b3      	ldr	r3, [r6, #8]
  402d0e:	1bdb      	subs	r3, r3, r7
  402d10:	44ba      	add	sl, r7
  402d12:	ebc7 0909 	rsb	r9, r7, r9
  402d16:	60b3      	str	r3, [r6, #8]
  402d18:	2b00      	cmp	r3, #0
  402d1a:	f43f af5f 	beq.w	402bdc <__sfvwrite_r+0x64>
  402d1e:	f1b9 0f00 	cmp.w	r9, #0
  402d22:	d1d4      	bne.n	402cce <__sfvwrite_r+0x156>
  402d24:	2300      	movs	r3, #0
  402d26:	f8d5 a000 	ldr.w	sl, [r5]
  402d2a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  402d2e:	9302      	str	r3, [sp, #8]
  402d30:	3508      	adds	r5, #8
  402d32:	e7c9      	b.n	402cc8 <__sfvwrite_r+0x150>
  402d34:	4640      	mov	r0, r8
  402d36:	e783      	b.n	402c40 <__sfvwrite_r+0xc8>
  402d38:	465a      	mov	r2, fp
  402d3a:	4651      	mov	r1, sl
  402d3c:	f000 fd0a 	bl	403754 <memmove>
  402d40:	68a2      	ldr	r2, [r4, #8]
  402d42:	6823      	ldr	r3, [r4, #0]
  402d44:	ebcb 0202 	rsb	r2, fp, r2
  402d48:	445b      	add	r3, fp
  402d4a:	ebb8 0807 	subs.w	r8, r8, r7
  402d4e:	60a2      	str	r2, [r4, #8]
  402d50:	6023      	str	r3, [r4, #0]
  402d52:	d1db      	bne.n	402d0c <__sfvwrite_r+0x194>
  402d54:	4621      	mov	r1, r4
  402d56:	9801      	ldr	r0, [sp, #4]
  402d58:	f7ff fcc8 	bl	4026ec <_fflush_r>
  402d5c:	2800      	cmp	r0, #0
  402d5e:	d1a5      	bne.n	402cac <__sfvwrite_r+0x134>
  402d60:	f8cd 8008 	str.w	r8, [sp, #8]
  402d64:	e7d2      	b.n	402d0c <__sfvwrite_r+0x194>
  402d66:	6820      	ldr	r0, [r4, #0]
  402d68:	46b8      	mov	r8, r7
  402d6a:	46ba      	mov	sl, r7
  402d6c:	e75c      	b.n	402c28 <__sfvwrite_r+0xb0>
  402d6e:	464a      	mov	r2, r9
  402d70:	210a      	movs	r1, #10
  402d72:	4650      	mov	r0, sl
  402d74:	f000 fc04 	bl	403580 <memchr>
  402d78:	2800      	cmp	r0, #0
  402d7a:	d06f      	beq.n	402e5c <__sfvwrite_r+0x2e4>
  402d7c:	3001      	adds	r0, #1
  402d7e:	2301      	movs	r3, #1
  402d80:	ebca 0800 	rsb	r8, sl, r0
  402d84:	9302      	str	r3, [sp, #8]
  402d86:	e7a5      	b.n	402cd4 <__sfvwrite_r+0x15c>
  402d88:	6962      	ldr	r2, [r4, #20]
  402d8a:	6820      	ldr	r0, [r4, #0]
  402d8c:	6921      	ldr	r1, [r4, #16]
  402d8e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402d92:	ebc1 0a00 	rsb	sl, r1, r0
  402d96:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402d9a:	f10a 0001 	add.w	r0, sl, #1
  402d9e:	ea4f 0868 	mov.w	r8, r8, asr #1
  402da2:	4438      	add	r0, r7
  402da4:	4540      	cmp	r0, r8
  402da6:	4642      	mov	r2, r8
  402da8:	bf84      	itt	hi
  402daa:	4680      	movhi	r8, r0
  402dac:	4642      	movhi	r2, r8
  402dae:	055b      	lsls	r3, r3, #21
  402db0:	d542      	bpl.n	402e38 <__sfvwrite_r+0x2c0>
  402db2:	4611      	mov	r1, r2
  402db4:	9801      	ldr	r0, [sp, #4]
  402db6:	f000 f915 	bl	402fe4 <_malloc_r>
  402dba:	4683      	mov	fp, r0
  402dbc:	2800      	cmp	r0, #0
  402dbe:	d055      	beq.n	402e6c <__sfvwrite_r+0x2f4>
  402dc0:	4652      	mov	r2, sl
  402dc2:	6921      	ldr	r1, [r4, #16]
  402dc4:	f000 fc2c 	bl	403620 <memcpy>
  402dc8:	89a3      	ldrh	r3, [r4, #12]
  402dca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402dce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402dd2:	81a3      	strh	r3, [r4, #12]
  402dd4:	ebca 0308 	rsb	r3, sl, r8
  402dd8:	eb0b 000a 	add.w	r0, fp, sl
  402ddc:	f8c4 8014 	str.w	r8, [r4, #20]
  402de0:	f8c4 b010 	str.w	fp, [r4, #16]
  402de4:	6020      	str	r0, [r4, #0]
  402de6:	60a3      	str	r3, [r4, #8]
  402de8:	46b8      	mov	r8, r7
  402dea:	46ba      	mov	sl, r7
  402dec:	e71c      	b.n	402c28 <__sfvwrite_r+0xb0>
  402dee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402df2:	42bb      	cmp	r3, r7
  402df4:	bf28      	it	cs
  402df6:	463b      	movcs	r3, r7
  402df8:	464a      	mov	r2, r9
  402dfa:	fb93 f3f1 	sdiv	r3, r3, r1
  402dfe:	9801      	ldr	r0, [sp, #4]
  402e00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402e02:	fb01 f303 	mul.w	r3, r1, r3
  402e06:	69e1      	ldr	r1, [r4, #28]
  402e08:	47b0      	blx	r6
  402e0a:	2800      	cmp	r0, #0
  402e0c:	f73f af18 	bgt.w	402c40 <__sfvwrite_r+0xc8>
  402e10:	e74c      	b.n	402cac <__sfvwrite_r+0x134>
  402e12:	461a      	mov	r2, r3
  402e14:	4651      	mov	r1, sl
  402e16:	9303      	str	r3, [sp, #12]
  402e18:	f000 fc9c 	bl	403754 <memmove>
  402e1c:	6822      	ldr	r2, [r4, #0]
  402e1e:	9b03      	ldr	r3, [sp, #12]
  402e20:	9801      	ldr	r0, [sp, #4]
  402e22:	441a      	add	r2, r3
  402e24:	6022      	str	r2, [r4, #0]
  402e26:	4621      	mov	r1, r4
  402e28:	f7ff fc60 	bl	4026ec <_fflush_r>
  402e2c:	9b03      	ldr	r3, [sp, #12]
  402e2e:	2800      	cmp	r0, #0
  402e30:	f47f af3c 	bne.w	402cac <__sfvwrite_r+0x134>
  402e34:	461f      	mov	r7, r3
  402e36:	e766      	b.n	402d06 <__sfvwrite_r+0x18e>
  402e38:	9801      	ldr	r0, [sp, #4]
  402e3a:	f000 fcf3 	bl	403824 <_realloc_r>
  402e3e:	4683      	mov	fp, r0
  402e40:	2800      	cmp	r0, #0
  402e42:	d1c7      	bne.n	402dd4 <__sfvwrite_r+0x25c>
  402e44:	9d01      	ldr	r5, [sp, #4]
  402e46:	6921      	ldr	r1, [r4, #16]
  402e48:	4628      	mov	r0, r5
  402e4a:	f7ff fdad 	bl	4029a8 <_free_r>
  402e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e52:	220c      	movs	r2, #12
  402e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402e58:	602a      	str	r2, [r5, #0]
  402e5a:	e729      	b.n	402cb0 <__sfvwrite_r+0x138>
  402e5c:	2301      	movs	r3, #1
  402e5e:	f109 0801 	add.w	r8, r9, #1
  402e62:	9302      	str	r3, [sp, #8]
  402e64:	e736      	b.n	402cd4 <__sfvwrite_r+0x15c>
  402e66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402e6a:	e6b8      	b.n	402bde <__sfvwrite_r+0x66>
  402e6c:	9a01      	ldr	r2, [sp, #4]
  402e6e:	230c      	movs	r3, #12
  402e70:	6013      	str	r3, [r2, #0]
  402e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e76:	e71b      	b.n	402cb0 <__sfvwrite_r+0x138>
  402e78:	7ffffc00 	.word	0x7ffffc00

00402e7c <_fwalk_reent>:
  402e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402e80:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402e84:	d01f      	beq.n	402ec6 <_fwalk_reent+0x4a>
  402e86:	4688      	mov	r8, r1
  402e88:	4606      	mov	r6, r0
  402e8a:	f04f 0900 	mov.w	r9, #0
  402e8e:	687d      	ldr	r5, [r7, #4]
  402e90:	68bc      	ldr	r4, [r7, #8]
  402e92:	3d01      	subs	r5, #1
  402e94:	d411      	bmi.n	402eba <_fwalk_reent+0x3e>
  402e96:	89a3      	ldrh	r3, [r4, #12]
  402e98:	2b01      	cmp	r3, #1
  402e9a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
  402e9e:	d908      	bls.n	402eb2 <_fwalk_reent+0x36>
  402ea0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402ea4:	3301      	adds	r3, #1
  402ea6:	4621      	mov	r1, r4
  402ea8:	4630      	mov	r0, r6
  402eaa:	d002      	beq.n	402eb2 <_fwalk_reent+0x36>
  402eac:	47c0      	blx	r8
  402eae:	ea49 0900 	orr.w	r9, r9, r0
  402eb2:	1c6b      	adds	r3, r5, #1
  402eb4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402eb8:	d1ed      	bne.n	402e96 <_fwalk_reent+0x1a>
  402eba:	683f      	ldr	r7, [r7, #0]
  402ebc:	2f00      	cmp	r7, #0
  402ebe:	d1e6      	bne.n	402e8e <_fwalk_reent+0x12>
  402ec0:	4648      	mov	r0, r9
  402ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402ec6:	46b9      	mov	r9, r7
  402ec8:	4648      	mov	r0, r9
  402eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402ece:	bf00      	nop

00402ed0 <__locale_mb_cur_max>:
  402ed0:	4b04      	ldr	r3, [pc, #16]	; (402ee4 <__locale_mb_cur_max+0x14>)
  402ed2:	4a05      	ldr	r2, [pc, #20]	; (402ee8 <__locale_mb_cur_max+0x18>)
  402ed4:	681b      	ldr	r3, [r3, #0]
  402ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402ed8:	2b00      	cmp	r3, #0
  402eda:	bf08      	it	eq
  402edc:	4613      	moveq	r3, r2
  402ede:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402ee2:	4770      	bx	lr
  402ee4:	20000438 	.word	0x20000438
  402ee8:	2000043c 	.word	0x2000043c

00402eec <__swhatbuf_r>:
  402eec:	b570      	push	{r4, r5, r6, lr}
  402eee:	460d      	mov	r5, r1
  402ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402ef4:	2900      	cmp	r1, #0
  402ef6:	b090      	sub	sp, #64	; 0x40
  402ef8:	4614      	mov	r4, r2
  402efa:	461e      	mov	r6, r3
  402efc:	db14      	blt.n	402f28 <__swhatbuf_r+0x3c>
  402efe:	aa01      	add	r2, sp, #4
  402f00:	f001 f820 	bl	403f44 <_fstat_r>
  402f04:	2800      	cmp	r0, #0
  402f06:	db0f      	blt.n	402f28 <__swhatbuf_r+0x3c>
  402f08:	9a02      	ldr	r2, [sp, #8]
  402f0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402f0e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402f12:	fab2 f282 	clz	r2, r2
  402f16:	0952      	lsrs	r2, r2, #5
  402f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f1c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402f20:	6032      	str	r2, [r6, #0]
  402f22:	6023      	str	r3, [r4, #0]
  402f24:	b010      	add	sp, #64	; 0x40
  402f26:	bd70      	pop	{r4, r5, r6, pc}
  402f28:	89a8      	ldrh	r0, [r5, #12]
  402f2a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  402f2e:	b282      	uxth	r2, r0
  402f30:	2000      	movs	r0, #0
  402f32:	6030      	str	r0, [r6, #0]
  402f34:	b11a      	cbz	r2, 402f3e <__swhatbuf_r+0x52>
  402f36:	2340      	movs	r3, #64	; 0x40
  402f38:	6023      	str	r3, [r4, #0]
  402f3a:	b010      	add	sp, #64	; 0x40
  402f3c:	bd70      	pop	{r4, r5, r6, pc}
  402f3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f42:	4610      	mov	r0, r2
  402f44:	6023      	str	r3, [r4, #0]
  402f46:	b010      	add	sp, #64	; 0x40
  402f48:	bd70      	pop	{r4, r5, r6, pc}
  402f4a:	bf00      	nop

00402f4c <__smakebuf_r>:
  402f4c:	898a      	ldrh	r2, [r1, #12]
  402f4e:	0792      	lsls	r2, r2, #30
  402f50:	460b      	mov	r3, r1
  402f52:	d506      	bpl.n	402f62 <__smakebuf_r+0x16>
  402f54:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402f58:	2101      	movs	r1, #1
  402f5a:	601a      	str	r2, [r3, #0]
  402f5c:	611a      	str	r2, [r3, #16]
  402f5e:	6159      	str	r1, [r3, #20]
  402f60:	4770      	bx	lr
  402f62:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f64:	b083      	sub	sp, #12
  402f66:	ab01      	add	r3, sp, #4
  402f68:	466a      	mov	r2, sp
  402f6a:	460c      	mov	r4, r1
  402f6c:	4605      	mov	r5, r0
  402f6e:	f7ff ffbd 	bl	402eec <__swhatbuf_r>
  402f72:	9900      	ldr	r1, [sp, #0]
  402f74:	4606      	mov	r6, r0
  402f76:	4628      	mov	r0, r5
  402f78:	f000 f834 	bl	402fe4 <_malloc_r>
  402f7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f80:	b1d0      	cbz	r0, 402fb8 <__smakebuf_r+0x6c>
  402f82:	9a01      	ldr	r2, [sp, #4]
  402f84:	4f12      	ldr	r7, [pc, #72]	; (402fd0 <__smakebuf_r+0x84>)
  402f86:	9900      	ldr	r1, [sp, #0]
  402f88:	63ef      	str	r7, [r5, #60]	; 0x3c
  402f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f8e:	81a3      	strh	r3, [r4, #12]
  402f90:	6020      	str	r0, [r4, #0]
  402f92:	6120      	str	r0, [r4, #16]
  402f94:	6161      	str	r1, [r4, #20]
  402f96:	b91a      	cbnz	r2, 402fa0 <__smakebuf_r+0x54>
  402f98:	4333      	orrs	r3, r6
  402f9a:	81a3      	strh	r3, [r4, #12]
  402f9c:	b003      	add	sp, #12
  402f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fa0:	4628      	mov	r0, r5
  402fa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402fa6:	f000 ffe1 	bl	403f6c <_isatty_r>
  402faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fae:	2800      	cmp	r0, #0
  402fb0:	d0f2      	beq.n	402f98 <__smakebuf_r+0x4c>
  402fb2:	f043 0301 	orr.w	r3, r3, #1
  402fb6:	e7ef      	b.n	402f98 <__smakebuf_r+0x4c>
  402fb8:	059a      	lsls	r2, r3, #22
  402fba:	d4ef      	bmi.n	402f9c <__smakebuf_r+0x50>
  402fbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402fc0:	f043 0302 	orr.w	r3, r3, #2
  402fc4:	2101      	movs	r1, #1
  402fc6:	81a3      	strh	r3, [r4, #12]
  402fc8:	6022      	str	r2, [r4, #0]
  402fca:	6122      	str	r2, [r4, #16]
  402fcc:	6161      	str	r1, [r4, #20]
  402fce:	e7e5      	b.n	402f9c <__smakebuf_r+0x50>
  402fd0:	00402719 	.word	0x00402719

00402fd4 <malloc>:
  402fd4:	4b02      	ldr	r3, [pc, #8]	; (402fe0 <malloc+0xc>)
  402fd6:	4601      	mov	r1, r0
  402fd8:	6818      	ldr	r0, [r3, #0]
  402fda:	f000 b803 	b.w	402fe4 <_malloc_r>
  402fde:	bf00      	nop
  402fe0:	20000438 	.word	0x20000438

00402fe4 <_malloc_r>:
  402fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fe8:	f101 050b 	add.w	r5, r1, #11
  402fec:	2d16      	cmp	r5, #22
  402fee:	b083      	sub	sp, #12
  402ff0:	4606      	mov	r6, r0
  402ff2:	f240 809f 	bls.w	403134 <_malloc_r+0x150>
  402ff6:	f035 0507 	bics.w	r5, r5, #7
  402ffa:	f100 80bf 	bmi.w	40317c <_malloc_r+0x198>
  402ffe:	42a9      	cmp	r1, r5
  403000:	f200 80bc 	bhi.w	40317c <_malloc_r+0x198>
  403004:	f000 fc0a 	bl	40381c <__malloc_lock>
  403008:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40300c:	f0c0 829c 	bcc.w	403548 <_malloc_r+0x564>
  403010:	0a6b      	lsrs	r3, r5, #9
  403012:	f000 80ba 	beq.w	40318a <_malloc_r+0x1a6>
  403016:	2b04      	cmp	r3, #4
  403018:	f200 8183 	bhi.w	403322 <_malloc_r+0x33e>
  40301c:	09a8      	lsrs	r0, r5, #6
  40301e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  403022:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403026:	3038      	adds	r0, #56	; 0x38
  403028:	4fc4      	ldr	r7, [pc, #784]	; (40333c <_malloc_r+0x358>)
  40302a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40302e:	f1a3 0108 	sub.w	r1, r3, #8
  403032:	685c      	ldr	r4, [r3, #4]
  403034:	42a1      	cmp	r1, r4
  403036:	d107      	bne.n	403048 <_malloc_r+0x64>
  403038:	e0ac      	b.n	403194 <_malloc_r+0x1b0>
  40303a:	2a00      	cmp	r2, #0
  40303c:	f280 80ac 	bge.w	403198 <_malloc_r+0x1b4>
  403040:	68e4      	ldr	r4, [r4, #12]
  403042:	42a1      	cmp	r1, r4
  403044:	f000 80a6 	beq.w	403194 <_malloc_r+0x1b0>
  403048:	6863      	ldr	r3, [r4, #4]
  40304a:	f023 0303 	bic.w	r3, r3, #3
  40304e:	1b5a      	subs	r2, r3, r5
  403050:	2a0f      	cmp	r2, #15
  403052:	ddf2      	ble.n	40303a <_malloc_r+0x56>
  403054:	49b9      	ldr	r1, [pc, #740]	; (40333c <_malloc_r+0x358>)
  403056:	693c      	ldr	r4, [r7, #16]
  403058:	f101 0e08 	add.w	lr, r1, #8
  40305c:	4574      	cmp	r4, lr
  40305e:	f000 81b3 	beq.w	4033c8 <_malloc_r+0x3e4>
  403062:	6863      	ldr	r3, [r4, #4]
  403064:	f023 0303 	bic.w	r3, r3, #3
  403068:	1b5a      	subs	r2, r3, r5
  40306a:	2a0f      	cmp	r2, #15
  40306c:	f300 8199 	bgt.w	4033a2 <_malloc_r+0x3be>
  403070:	2a00      	cmp	r2, #0
  403072:	f8c1 e014 	str.w	lr, [r1, #20]
  403076:	f8c1 e010 	str.w	lr, [r1, #16]
  40307a:	f280 809e 	bge.w	4031ba <_malloc_r+0x1d6>
  40307e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403082:	f080 8167 	bcs.w	403354 <_malloc_r+0x370>
  403086:	08db      	lsrs	r3, r3, #3
  403088:	f103 0c01 	add.w	ip, r3, #1
  40308c:	2201      	movs	r2, #1
  40308e:	109b      	asrs	r3, r3, #2
  403090:	fa02 f303 	lsl.w	r3, r2, r3
  403094:	684a      	ldr	r2, [r1, #4]
  403096:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  40309a:	f8c4 8008 	str.w	r8, [r4, #8]
  40309e:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4030a2:	431a      	orrs	r2, r3
  4030a4:	f1a9 0308 	sub.w	r3, r9, #8
  4030a8:	60e3      	str	r3, [r4, #12]
  4030aa:	604a      	str	r2, [r1, #4]
  4030ac:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4030b0:	f8c8 400c 	str.w	r4, [r8, #12]
  4030b4:	1083      	asrs	r3, r0, #2
  4030b6:	2401      	movs	r4, #1
  4030b8:	409c      	lsls	r4, r3
  4030ba:	4294      	cmp	r4, r2
  4030bc:	f200 808a 	bhi.w	4031d4 <_malloc_r+0x1f0>
  4030c0:	4214      	tst	r4, r2
  4030c2:	d106      	bne.n	4030d2 <_malloc_r+0xee>
  4030c4:	f020 0003 	bic.w	r0, r0, #3
  4030c8:	0064      	lsls	r4, r4, #1
  4030ca:	4214      	tst	r4, r2
  4030cc:	f100 0004 	add.w	r0, r0, #4
  4030d0:	d0fa      	beq.n	4030c8 <_malloc_r+0xe4>
  4030d2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4030d6:	46cc      	mov	ip, r9
  4030d8:	4680      	mov	r8, r0
  4030da:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4030de:	458c      	cmp	ip, r1
  4030e0:	d107      	bne.n	4030f2 <_malloc_r+0x10e>
  4030e2:	e173      	b.n	4033cc <_malloc_r+0x3e8>
  4030e4:	2a00      	cmp	r2, #0
  4030e6:	f280 8181 	bge.w	4033ec <_malloc_r+0x408>
  4030ea:	68c9      	ldr	r1, [r1, #12]
  4030ec:	458c      	cmp	ip, r1
  4030ee:	f000 816d 	beq.w	4033cc <_malloc_r+0x3e8>
  4030f2:	684b      	ldr	r3, [r1, #4]
  4030f4:	f023 0303 	bic.w	r3, r3, #3
  4030f8:	1b5a      	subs	r2, r3, r5
  4030fa:	2a0f      	cmp	r2, #15
  4030fc:	ddf2      	ble.n	4030e4 <_malloc_r+0x100>
  4030fe:	460c      	mov	r4, r1
  403100:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403104:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403108:	194b      	adds	r3, r1, r5
  40310a:	f045 0501 	orr.w	r5, r5, #1
  40310e:	604d      	str	r5, [r1, #4]
  403110:	f042 0101 	orr.w	r1, r2, #1
  403114:	f8c8 c00c 	str.w	ip, [r8, #12]
  403118:	4630      	mov	r0, r6
  40311a:	f8cc 8008 	str.w	r8, [ip, #8]
  40311e:	617b      	str	r3, [r7, #20]
  403120:	613b      	str	r3, [r7, #16]
  403122:	f8c3 e00c 	str.w	lr, [r3, #12]
  403126:	f8c3 e008 	str.w	lr, [r3, #8]
  40312a:	6059      	str	r1, [r3, #4]
  40312c:	509a      	str	r2, [r3, r2]
  40312e:	f000 fb77 	bl	403820 <__malloc_unlock>
  403132:	e01f      	b.n	403174 <_malloc_r+0x190>
  403134:	2910      	cmp	r1, #16
  403136:	d821      	bhi.n	40317c <_malloc_r+0x198>
  403138:	f000 fb70 	bl	40381c <__malloc_lock>
  40313c:	2510      	movs	r5, #16
  40313e:	2306      	movs	r3, #6
  403140:	2002      	movs	r0, #2
  403142:	4f7e      	ldr	r7, [pc, #504]	; (40333c <_malloc_r+0x358>)
  403144:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403148:	f1a3 0208 	sub.w	r2, r3, #8
  40314c:	685c      	ldr	r4, [r3, #4]
  40314e:	4294      	cmp	r4, r2
  403150:	f000 8145 	beq.w	4033de <_malloc_r+0x3fa>
  403154:	6863      	ldr	r3, [r4, #4]
  403156:	68e1      	ldr	r1, [r4, #12]
  403158:	68a5      	ldr	r5, [r4, #8]
  40315a:	f023 0303 	bic.w	r3, r3, #3
  40315e:	4423      	add	r3, r4
  403160:	4630      	mov	r0, r6
  403162:	685a      	ldr	r2, [r3, #4]
  403164:	60e9      	str	r1, [r5, #12]
  403166:	f042 0201 	orr.w	r2, r2, #1
  40316a:	608d      	str	r5, [r1, #8]
  40316c:	605a      	str	r2, [r3, #4]
  40316e:	f000 fb57 	bl	403820 <__malloc_unlock>
  403172:	3408      	adds	r4, #8
  403174:	4620      	mov	r0, r4
  403176:	b003      	add	sp, #12
  403178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40317c:	2400      	movs	r4, #0
  40317e:	230c      	movs	r3, #12
  403180:	4620      	mov	r0, r4
  403182:	6033      	str	r3, [r6, #0]
  403184:	b003      	add	sp, #12
  403186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40318a:	2380      	movs	r3, #128	; 0x80
  40318c:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403190:	203f      	movs	r0, #63	; 0x3f
  403192:	e749      	b.n	403028 <_malloc_r+0x44>
  403194:	4670      	mov	r0, lr
  403196:	e75d      	b.n	403054 <_malloc_r+0x70>
  403198:	4423      	add	r3, r4
  40319a:	68e1      	ldr	r1, [r4, #12]
  40319c:	685a      	ldr	r2, [r3, #4]
  40319e:	68a5      	ldr	r5, [r4, #8]
  4031a0:	f042 0201 	orr.w	r2, r2, #1
  4031a4:	60e9      	str	r1, [r5, #12]
  4031a6:	4630      	mov	r0, r6
  4031a8:	608d      	str	r5, [r1, #8]
  4031aa:	605a      	str	r2, [r3, #4]
  4031ac:	f000 fb38 	bl	403820 <__malloc_unlock>
  4031b0:	3408      	adds	r4, #8
  4031b2:	4620      	mov	r0, r4
  4031b4:	b003      	add	sp, #12
  4031b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031ba:	4423      	add	r3, r4
  4031bc:	4630      	mov	r0, r6
  4031be:	685a      	ldr	r2, [r3, #4]
  4031c0:	f042 0201 	orr.w	r2, r2, #1
  4031c4:	605a      	str	r2, [r3, #4]
  4031c6:	f000 fb2b 	bl	403820 <__malloc_unlock>
  4031ca:	3408      	adds	r4, #8
  4031cc:	4620      	mov	r0, r4
  4031ce:	b003      	add	sp, #12
  4031d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031d4:	68bc      	ldr	r4, [r7, #8]
  4031d6:	6863      	ldr	r3, [r4, #4]
  4031d8:	f023 0803 	bic.w	r8, r3, #3
  4031dc:	45a8      	cmp	r8, r5
  4031de:	d304      	bcc.n	4031ea <_malloc_r+0x206>
  4031e0:	ebc5 0308 	rsb	r3, r5, r8
  4031e4:	2b0f      	cmp	r3, #15
  4031e6:	f300 808c 	bgt.w	403302 <_malloc_r+0x31e>
  4031ea:	4b55      	ldr	r3, [pc, #340]	; (403340 <_malloc_r+0x35c>)
  4031ec:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403350 <_malloc_r+0x36c>
  4031f0:	681a      	ldr	r2, [r3, #0]
  4031f2:	f8d9 3000 	ldr.w	r3, [r9]
  4031f6:	3301      	adds	r3, #1
  4031f8:	442a      	add	r2, r5
  4031fa:	eb04 0a08 	add.w	sl, r4, r8
  4031fe:	f000 8160 	beq.w	4034c2 <_malloc_r+0x4de>
  403202:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403206:	320f      	adds	r2, #15
  403208:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40320c:	f022 020f 	bic.w	r2, r2, #15
  403210:	4611      	mov	r1, r2
  403212:	4630      	mov	r0, r6
  403214:	9201      	str	r2, [sp, #4]
  403216:	f000 fcf5 	bl	403c04 <_sbrk_r>
  40321a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40321e:	4683      	mov	fp, r0
  403220:	9a01      	ldr	r2, [sp, #4]
  403222:	f000 8158 	beq.w	4034d6 <_malloc_r+0x4f2>
  403226:	4582      	cmp	sl, r0
  403228:	f200 80fc 	bhi.w	403424 <_malloc_r+0x440>
  40322c:	4b45      	ldr	r3, [pc, #276]	; (403344 <_malloc_r+0x360>)
  40322e:	6819      	ldr	r1, [r3, #0]
  403230:	45da      	cmp	sl, fp
  403232:	4411      	add	r1, r2
  403234:	6019      	str	r1, [r3, #0]
  403236:	f000 8153 	beq.w	4034e0 <_malloc_r+0x4fc>
  40323a:	f8d9 0000 	ldr.w	r0, [r9]
  40323e:	f8df e110 	ldr.w	lr, [pc, #272]	; 403350 <_malloc_r+0x36c>
  403242:	3001      	adds	r0, #1
  403244:	bf1b      	ittet	ne
  403246:	ebca 0a0b 	rsbne	sl, sl, fp
  40324a:	4451      	addne	r1, sl
  40324c:	f8ce b000 	streq.w	fp, [lr]
  403250:	6019      	strne	r1, [r3, #0]
  403252:	f01b 0107 	ands.w	r1, fp, #7
  403256:	f000 8117 	beq.w	403488 <_malloc_r+0x4a4>
  40325a:	f1c1 0008 	rsb	r0, r1, #8
  40325e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403262:	4483      	add	fp, r0
  403264:	3108      	adds	r1, #8
  403266:	445a      	add	r2, fp
  403268:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40326c:	ebc2 0901 	rsb	r9, r2, r1
  403270:	4649      	mov	r1, r9
  403272:	4630      	mov	r0, r6
  403274:	9301      	str	r3, [sp, #4]
  403276:	f000 fcc5 	bl	403c04 <_sbrk_r>
  40327a:	1c43      	adds	r3, r0, #1
  40327c:	9b01      	ldr	r3, [sp, #4]
  40327e:	f000 813f 	beq.w	403500 <_malloc_r+0x51c>
  403282:	ebcb 0200 	rsb	r2, fp, r0
  403286:	444a      	add	r2, r9
  403288:	f042 0201 	orr.w	r2, r2, #1
  40328c:	6819      	ldr	r1, [r3, #0]
  40328e:	f8c7 b008 	str.w	fp, [r7, #8]
  403292:	4449      	add	r1, r9
  403294:	42bc      	cmp	r4, r7
  403296:	f8cb 2004 	str.w	r2, [fp, #4]
  40329a:	6019      	str	r1, [r3, #0]
  40329c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403344 <_malloc_r+0x360>
  4032a0:	d016      	beq.n	4032d0 <_malloc_r+0x2ec>
  4032a2:	f1b8 0f0f 	cmp.w	r8, #15
  4032a6:	f240 80fd 	bls.w	4034a4 <_malloc_r+0x4c0>
  4032aa:	6862      	ldr	r2, [r4, #4]
  4032ac:	f1a8 030c 	sub.w	r3, r8, #12
  4032b0:	f023 0307 	bic.w	r3, r3, #7
  4032b4:	18e0      	adds	r0, r4, r3
  4032b6:	f002 0201 	and.w	r2, r2, #1
  4032ba:	f04f 0e05 	mov.w	lr, #5
  4032be:	431a      	orrs	r2, r3
  4032c0:	2b0f      	cmp	r3, #15
  4032c2:	6062      	str	r2, [r4, #4]
  4032c4:	f8c0 e004 	str.w	lr, [r0, #4]
  4032c8:	f8c0 e008 	str.w	lr, [r0, #8]
  4032cc:	f200 811c 	bhi.w	403508 <_malloc_r+0x524>
  4032d0:	4b1d      	ldr	r3, [pc, #116]	; (403348 <_malloc_r+0x364>)
  4032d2:	68bc      	ldr	r4, [r7, #8]
  4032d4:	681a      	ldr	r2, [r3, #0]
  4032d6:	4291      	cmp	r1, r2
  4032d8:	bf88      	it	hi
  4032da:	6019      	strhi	r1, [r3, #0]
  4032dc:	4b1b      	ldr	r3, [pc, #108]	; (40334c <_malloc_r+0x368>)
  4032de:	681a      	ldr	r2, [r3, #0]
  4032e0:	4291      	cmp	r1, r2
  4032e2:	6862      	ldr	r2, [r4, #4]
  4032e4:	bf88      	it	hi
  4032e6:	6019      	strhi	r1, [r3, #0]
  4032e8:	f022 0203 	bic.w	r2, r2, #3
  4032ec:	4295      	cmp	r5, r2
  4032ee:	eba2 0305 	sub.w	r3, r2, r5
  4032f2:	d801      	bhi.n	4032f8 <_malloc_r+0x314>
  4032f4:	2b0f      	cmp	r3, #15
  4032f6:	dc04      	bgt.n	403302 <_malloc_r+0x31e>
  4032f8:	4630      	mov	r0, r6
  4032fa:	f000 fa91 	bl	403820 <__malloc_unlock>
  4032fe:	2400      	movs	r4, #0
  403300:	e738      	b.n	403174 <_malloc_r+0x190>
  403302:	1962      	adds	r2, r4, r5
  403304:	f043 0301 	orr.w	r3, r3, #1
  403308:	f045 0501 	orr.w	r5, r5, #1
  40330c:	6065      	str	r5, [r4, #4]
  40330e:	4630      	mov	r0, r6
  403310:	60ba      	str	r2, [r7, #8]
  403312:	6053      	str	r3, [r2, #4]
  403314:	f000 fa84 	bl	403820 <__malloc_unlock>
  403318:	3408      	adds	r4, #8
  40331a:	4620      	mov	r0, r4
  40331c:	b003      	add	sp, #12
  40331e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403322:	2b14      	cmp	r3, #20
  403324:	d971      	bls.n	40340a <_malloc_r+0x426>
  403326:	2b54      	cmp	r3, #84	; 0x54
  403328:	f200 80a4 	bhi.w	403474 <_malloc_r+0x490>
  40332c:	0b28      	lsrs	r0, r5, #12
  40332e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  403332:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403336:	306e      	adds	r0, #110	; 0x6e
  403338:	e676      	b.n	403028 <_malloc_r+0x44>
  40333a:	bf00      	nop
  40333c:	200005a8 	.word	0x200005a8
  403340:	20000a64 	.word	0x20000a64
  403344:	20000a68 	.word	0x20000a68
  403348:	20000a60 	.word	0x20000a60
  40334c:	20000a5c 	.word	0x20000a5c
  403350:	200009b4 	.word	0x200009b4
  403354:	0a5a      	lsrs	r2, r3, #9
  403356:	2a04      	cmp	r2, #4
  403358:	d95e      	bls.n	403418 <_malloc_r+0x434>
  40335a:	2a14      	cmp	r2, #20
  40335c:	f200 80b3 	bhi.w	4034c6 <_malloc_r+0x4e2>
  403360:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403364:	0049      	lsls	r1, r1, #1
  403366:	325b      	adds	r2, #91	; 0x5b
  403368:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  40336c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403370:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403550 <_malloc_r+0x56c>
  403374:	f1ac 0c08 	sub.w	ip, ip, #8
  403378:	458c      	cmp	ip, r1
  40337a:	f000 8088 	beq.w	40348e <_malloc_r+0x4aa>
  40337e:	684a      	ldr	r2, [r1, #4]
  403380:	f022 0203 	bic.w	r2, r2, #3
  403384:	4293      	cmp	r3, r2
  403386:	d202      	bcs.n	40338e <_malloc_r+0x3aa>
  403388:	6889      	ldr	r1, [r1, #8]
  40338a:	458c      	cmp	ip, r1
  40338c:	d1f7      	bne.n	40337e <_malloc_r+0x39a>
  40338e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403392:	687a      	ldr	r2, [r7, #4]
  403394:	f8c4 c00c 	str.w	ip, [r4, #12]
  403398:	60a1      	str	r1, [r4, #8]
  40339a:	f8cc 4008 	str.w	r4, [ip, #8]
  40339e:	60cc      	str	r4, [r1, #12]
  4033a0:	e688      	b.n	4030b4 <_malloc_r+0xd0>
  4033a2:	1963      	adds	r3, r4, r5
  4033a4:	f042 0701 	orr.w	r7, r2, #1
  4033a8:	f045 0501 	orr.w	r5, r5, #1
  4033ac:	6065      	str	r5, [r4, #4]
  4033ae:	4630      	mov	r0, r6
  4033b0:	614b      	str	r3, [r1, #20]
  4033b2:	610b      	str	r3, [r1, #16]
  4033b4:	f8c3 e00c 	str.w	lr, [r3, #12]
  4033b8:	f8c3 e008 	str.w	lr, [r3, #8]
  4033bc:	605f      	str	r7, [r3, #4]
  4033be:	509a      	str	r2, [r3, r2]
  4033c0:	3408      	adds	r4, #8
  4033c2:	f000 fa2d 	bl	403820 <__malloc_unlock>
  4033c6:	e6d5      	b.n	403174 <_malloc_r+0x190>
  4033c8:	684a      	ldr	r2, [r1, #4]
  4033ca:	e673      	b.n	4030b4 <_malloc_r+0xd0>
  4033cc:	f108 0801 	add.w	r8, r8, #1
  4033d0:	f018 0f03 	tst.w	r8, #3
  4033d4:	f10c 0c08 	add.w	ip, ip, #8
  4033d8:	f47f ae7f 	bne.w	4030da <_malloc_r+0xf6>
  4033dc:	e030      	b.n	403440 <_malloc_r+0x45c>
  4033de:	68dc      	ldr	r4, [r3, #12]
  4033e0:	42a3      	cmp	r3, r4
  4033e2:	bf08      	it	eq
  4033e4:	3002      	addeq	r0, #2
  4033e6:	f43f ae35 	beq.w	403054 <_malloc_r+0x70>
  4033ea:	e6b3      	b.n	403154 <_malloc_r+0x170>
  4033ec:	440b      	add	r3, r1
  4033ee:	460c      	mov	r4, r1
  4033f0:	685a      	ldr	r2, [r3, #4]
  4033f2:	68c9      	ldr	r1, [r1, #12]
  4033f4:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4033f8:	f042 0201 	orr.w	r2, r2, #1
  4033fc:	605a      	str	r2, [r3, #4]
  4033fe:	4630      	mov	r0, r6
  403400:	60e9      	str	r1, [r5, #12]
  403402:	608d      	str	r5, [r1, #8]
  403404:	f000 fa0c 	bl	403820 <__malloc_unlock>
  403408:	e6b4      	b.n	403174 <_malloc_r+0x190>
  40340a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  40340e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  403412:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403416:	e607      	b.n	403028 <_malloc_r+0x44>
  403418:	099a      	lsrs	r2, r3, #6
  40341a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40341e:	0049      	lsls	r1, r1, #1
  403420:	3238      	adds	r2, #56	; 0x38
  403422:	e7a1      	b.n	403368 <_malloc_r+0x384>
  403424:	42bc      	cmp	r4, r7
  403426:	4b4a      	ldr	r3, [pc, #296]	; (403550 <_malloc_r+0x56c>)
  403428:	f43f af00 	beq.w	40322c <_malloc_r+0x248>
  40342c:	689c      	ldr	r4, [r3, #8]
  40342e:	6862      	ldr	r2, [r4, #4]
  403430:	f022 0203 	bic.w	r2, r2, #3
  403434:	e75a      	b.n	4032ec <_malloc_r+0x308>
  403436:	f859 3908 	ldr.w	r3, [r9], #-8
  40343a:	4599      	cmp	r9, r3
  40343c:	f040 8082 	bne.w	403544 <_malloc_r+0x560>
  403440:	f010 0f03 	tst.w	r0, #3
  403444:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
  403448:	d1f5      	bne.n	403436 <_malloc_r+0x452>
  40344a:	687b      	ldr	r3, [r7, #4]
  40344c:	ea23 0304 	bic.w	r3, r3, r4
  403450:	607b      	str	r3, [r7, #4]
  403452:	0064      	lsls	r4, r4, #1
  403454:	429c      	cmp	r4, r3
  403456:	f63f aebd 	bhi.w	4031d4 <_malloc_r+0x1f0>
  40345a:	2c00      	cmp	r4, #0
  40345c:	f43f aeba 	beq.w	4031d4 <_malloc_r+0x1f0>
  403460:	421c      	tst	r4, r3
  403462:	4640      	mov	r0, r8
  403464:	f47f ae35 	bne.w	4030d2 <_malloc_r+0xee>
  403468:	0064      	lsls	r4, r4, #1
  40346a:	421c      	tst	r4, r3
  40346c:	f100 0004 	add.w	r0, r0, #4
  403470:	d0fa      	beq.n	403468 <_malloc_r+0x484>
  403472:	e62e      	b.n	4030d2 <_malloc_r+0xee>
  403474:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403478:	d818      	bhi.n	4034ac <_malloc_r+0x4c8>
  40347a:	0be8      	lsrs	r0, r5, #15
  40347c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  403480:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403484:	3077      	adds	r0, #119	; 0x77
  403486:	e5cf      	b.n	403028 <_malloc_r+0x44>
  403488:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40348c:	e6eb      	b.n	403266 <_malloc_r+0x282>
  40348e:	2101      	movs	r1, #1
  403490:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403494:	1092      	asrs	r2, r2, #2
  403496:	fa01 f202 	lsl.w	r2, r1, r2
  40349a:	431a      	orrs	r2, r3
  40349c:	f8c8 2004 	str.w	r2, [r8, #4]
  4034a0:	4661      	mov	r1, ip
  4034a2:	e777      	b.n	403394 <_malloc_r+0x3b0>
  4034a4:	2301      	movs	r3, #1
  4034a6:	f8cb 3004 	str.w	r3, [fp, #4]
  4034aa:	e725      	b.n	4032f8 <_malloc_r+0x314>
  4034ac:	f240 5254 	movw	r2, #1364	; 0x554
  4034b0:	4293      	cmp	r3, r2
  4034b2:	d820      	bhi.n	4034f6 <_malloc_r+0x512>
  4034b4:	0ca8      	lsrs	r0, r5, #18
  4034b6:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4034ba:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4034be:	307c      	adds	r0, #124	; 0x7c
  4034c0:	e5b2      	b.n	403028 <_malloc_r+0x44>
  4034c2:	3210      	adds	r2, #16
  4034c4:	e6a4      	b.n	403210 <_malloc_r+0x22c>
  4034c6:	2a54      	cmp	r2, #84	; 0x54
  4034c8:	d826      	bhi.n	403518 <_malloc_r+0x534>
  4034ca:	0b1a      	lsrs	r2, r3, #12
  4034cc:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4034d0:	0049      	lsls	r1, r1, #1
  4034d2:	326e      	adds	r2, #110	; 0x6e
  4034d4:	e748      	b.n	403368 <_malloc_r+0x384>
  4034d6:	68bc      	ldr	r4, [r7, #8]
  4034d8:	6862      	ldr	r2, [r4, #4]
  4034da:	f022 0203 	bic.w	r2, r2, #3
  4034de:	e705      	b.n	4032ec <_malloc_r+0x308>
  4034e0:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4034e4:	2800      	cmp	r0, #0
  4034e6:	f47f aea8 	bne.w	40323a <_malloc_r+0x256>
  4034ea:	4442      	add	r2, r8
  4034ec:	68bb      	ldr	r3, [r7, #8]
  4034ee:	f042 0201 	orr.w	r2, r2, #1
  4034f2:	605a      	str	r2, [r3, #4]
  4034f4:	e6ec      	b.n	4032d0 <_malloc_r+0x2ec>
  4034f6:	23fe      	movs	r3, #254	; 0xfe
  4034f8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4034fc:	207e      	movs	r0, #126	; 0x7e
  4034fe:	e593      	b.n	403028 <_malloc_r+0x44>
  403500:	2201      	movs	r2, #1
  403502:	f04f 0900 	mov.w	r9, #0
  403506:	e6c1      	b.n	40328c <_malloc_r+0x2a8>
  403508:	f104 0108 	add.w	r1, r4, #8
  40350c:	4630      	mov	r0, r6
  40350e:	f7ff fa4b 	bl	4029a8 <_free_r>
  403512:	f8d9 1000 	ldr.w	r1, [r9]
  403516:	e6db      	b.n	4032d0 <_malloc_r+0x2ec>
  403518:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40351c:	d805      	bhi.n	40352a <_malloc_r+0x546>
  40351e:	0bda      	lsrs	r2, r3, #15
  403520:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403524:	0049      	lsls	r1, r1, #1
  403526:	3277      	adds	r2, #119	; 0x77
  403528:	e71e      	b.n	403368 <_malloc_r+0x384>
  40352a:	f240 5154 	movw	r1, #1364	; 0x554
  40352e:	428a      	cmp	r2, r1
  403530:	d805      	bhi.n	40353e <_malloc_r+0x55a>
  403532:	0c9a      	lsrs	r2, r3, #18
  403534:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403538:	0049      	lsls	r1, r1, #1
  40353a:	327c      	adds	r2, #124	; 0x7c
  40353c:	e714      	b.n	403368 <_malloc_r+0x384>
  40353e:	21fe      	movs	r1, #254	; 0xfe
  403540:	227e      	movs	r2, #126	; 0x7e
  403542:	e711      	b.n	403368 <_malloc_r+0x384>
  403544:	687b      	ldr	r3, [r7, #4]
  403546:	e784      	b.n	403452 <_malloc_r+0x46e>
  403548:	08e8      	lsrs	r0, r5, #3
  40354a:	1c43      	adds	r3, r0, #1
  40354c:	005b      	lsls	r3, r3, #1
  40354e:	e5f8      	b.n	403142 <_malloc_r+0x15e>
  403550:	200005a8 	.word	0x200005a8

00403554 <__ascii_mbtowc>:
  403554:	b082      	sub	sp, #8
  403556:	b149      	cbz	r1, 40356c <__ascii_mbtowc+0x18>
  403558:	b15a      	cbz	r2, 403572 <__ascii_mbtowc+0x1e>
  40355a:	b16b      	cbz	r3, 403578 <__ascii_mbtowc+0x24>
  40355c:	7813      	ldrb	r3, [r2, #0]
  40355e:	600b      	str	r3, [r1, #0]
  403560:	7812      	ldrb	r2, [r2, #0]
  403562:	1c10      	adds	r0, r2, #0
  403564:	bf18      	it	ne
  403566:	2001      	movne	r0, #1
  403568:	b002      	add	sp, #8
  40356a:	4770      	bx	lr
  40356c:	a901      	add	r1, sp, #4
  40356e:	2a00      	cmp	r2, #0
  403570:	d1f3      	bne.n	40355a <__ascii_mbtowc+0x6>
  403572:	4610      	mov	r0, r2
  403574:	b002      	add	sp, #8
  403576:	4770      	bx	lr
  403578:	f06f 0001 	mvn.w	r0, #1
  40357c:	e7f4      	b.n	403568 <__ascii_mbtowc+0x14>
  40357e:	bf00      	nop

00403580 <memchr>:
  403580:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403584:	2a10      	cmp	r2, #16
  403586:	db2b      	blt.n	4035e0 <memchr+0x60>
  403588:	f010 0f07 	tst.w	r0, #7
  40358c:	d008      	beq.n	4035a0 <memchr+0x20>
  40358e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403592:	3a01      	subs	r2, #1
  403594:	428b      	cmp	r3, r1
  403596:	d02d      	beq.n	4035f4 <memchr+0x74>
  403598:	f010 0f07 	tst.w	r0, #7
  40359c:	b342      	cbz	r2, 4035f0 <memchr+0x70>
  40359e:	d1f6      	bne.n	40358e <memchr+0xe>
  4035a0:	b4f0      	push	{r4, r5, r6, r7}
  4035a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4035a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4035aa:	f022 0407 	bic.w	r4, r2, #7
  4035ae:	f07f 0700 	mvns.w	r7, #0
  4035b2:	2300      	movs	r3, #0
  4035b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4035b8:	3c08      	subs	r4, #8
  4035ba:	ea85 0501 	eor.w	r5, r5, r1
  4035be:	ea86 0601 	eor.w	r6, r6, r1
  4035c2:	fa85 f547 	uadd8	r5, r5, r7
  4035c6:	faa3 f587 	sel	r5, r3, r7
  4035ca:	fa86 f647 	uadd8	r6, r6, r7
  4035ce:	faa5 f687 	sel	r6, r5, r7
  4035d2:	b98e      	cbnz	r6, 4035f8 <memchr+0x78>
  4035d4:	d1ee      	bne.n	4035b4 <memchr+0x34>
  4035d6:	bcf0      	pop	{r4, r5, r6, r7}
  4035d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4035dc:	f002 0207 	and.w	r2, r2, #7
  4035e0:	b132      	cbz	r2, 4035f0 <memchr+0x70>
  4035e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4035e6:	3a01      	subs	r2, #1
  4035e8:	ea83 0301 	eor.w	r3, r3, r1
  4035ec:	b113      	cbz	r3, 4035f4 <memchr+0x74>
  4035ee:	d1f8      	bne.n	4035e2 <memchr+0x62>
  4035f0:	2000      	movs	r0, #0
  4035f2:	4770      	bx	lr
  4035f4:	3801      	subs	r0, #1
  4035f6:	4770      	bx	lr
  4035f8:	2d00      	cmp	r5, #0
  4035fa:	bf06      	itte	eq
  4035fc:	4635      	moveq	r5, r6
  4035fe:	3803      	subeq	r0, #3
  403600:	3807      	subne	r0, #7
  403602:	f015 0f01 	tst.w	r5, #1
  403606:	d107      	bne.n	403618 <memchr+0x98>
  403608:	3001      	adds	r0, #1
  40360a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40360e:	bf02      	ittt	eq
  403610:	3001      	addeq	r0, #1
  403612:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403616:	3001      	addeq	r0, #1
  403618:	bcf0      	pop	{r4, r5, r6, r7}
  40361a:	3801      	subs	r0, #1
  40361c:	4770      	bx	lr
  40361e:	bf00      	nop

00403620 <memcpy>:
  403620:	4684      	mov	ip, r0
  403622:	ea41 0300 	orr.w	r3, r1, r0
  403626:	f013 0303 	ands.w	r3, r3, #3
  40362a:	d16d      	bne.n	403708 <memcpy+0xe8>
  40362c:	3a40      	subs	r2, #64	; 0x40
  40362e:	d341      	bcc.n	4036b4 <memcpy+0x94>
  403630:	f851 3b04 	ldr.w	r3, [r1], #4
  403634:	f840 3b04 	str.w	r3, [r0], #4
  403638:	f851 3b04 	ldr.w	r3, [r1], #4
  40363c:	f840 3b04 	str.w	r3, [r0], #4
  403640:	f851 3b04 	ldr.w	r3, [r1], #4
  403644:	f840 3b04 	str.w	r3, [r0], #4
  403648:	f851 3b04 	ldr.w	r3, [r1], #4
  40364c:	f840 3b04 	str.w	r3, [r0], #4
  403650:	f851 3b04 	ldr.w	r3, [r1], #4
  403654:	f840 3b04 	str.w	r3, [r0], #4
  403658:	f851 3b04 	ldr.w	r3, [r1], #4
  40365c:	f840 3b04 	str.w	r3, [r0], #4
  403660:	f851 3b04 	ldr.w	r3, [r1], #4
  403664:	f840 3b04 	str.w	r3, [r0], #4
  403668:	f851 3b04 	ldr.w	r3, [r1], #4
  40366c:	f840 3b04 	str.w	r3, [r0], #4
  403670:	f851 3b04 	ldr.w	r3, [r1], #4
  403674:	f840 3b04 	str.w	r3, [r0], #4
  403678:	f851 3b04 	ldr.w	r3, [r1], #4
  40367c:	f840 3b04 	str.w	r3, [r0], #4
  403680:	f851 3b04 	ldr.w	r3, [r1], #4
  403684:	f840 3b04 	str.w	r3, [r0], #4
  403688:	f851 3b04 	ldr.w	r3, [r1], #4
  40368c:	f840 3b04 	str.w	r3, [r0], #4
  403690:	f851 3b04 	ldr.w	r3, [r1], #4
  403694:	f840 3b04 	str.w	r3, [r0], #4
  403698:	f851 3b04 	ldr.w	r3, [r1], #4
  40369c:	f840 3b04 	str.w	r3, [r0], #4
  4036a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036a4:	f840 3b04 	str.w	r3, [r0], #4
  4036a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036ac:	f840 3b04 	str.w	r3, [r0], #4
  4036b0:	3a40      	subs	r2, #64	; 0x40
  4036b2:	d2bd      	bcs.n	403630 <memcpy+0x10>
  4036b4:	3230      	adds	r2, #48	; 0x30
  4036b6:	d311      	bcc.n	4036dc <memcpy+0xbc>
  4036b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036bc:	f840 3b04 	str.w	r3, [r0], #4
  4036c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036c4:	f840 3b04 	str.w	r3, [r0], #4
  4036c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036cc:	f840 3b04 	str.w	r3, [r0], #4
  4036d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036d4:	f840 3b04 	str.w	r3, [r0], #4
  4036d8:	3a10      	subs	r2, #16
  4036da:	d2ed      	bcs.n	4036b8 <memcpy+0x98>
  4036dc:	320c      	adds	r2, #12
  4036de:	d305      	bcc.n	4036ec <memcpy+0xcc>
  4036e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036e4:	f840 3b04 	str.w	r3, [r0], #4
  4036e8:	3a04      	subs	r2, #4
  4036ea:	d2f9      	bcs.n	4036e0 <memcpy+0xc0>
  4036ec:	3204      	adds	r2, #4
  4036ee:	d008      	beq.n	403702 <memcpy+0xe2>
  4036f0:	07d2      	lsls	r2, r2, #31
  4036f2:	bf1c      	itt	ne
  4036f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4036f8:	f800 3b01 	strbne.w	r3, [r0], #1
  4036fc:	d301      	bcc.n	403702 <memcpy+0xe2>
  4036fe:	880b      	ldrh	r3, [r1, #0]
  403700:	8003      	strh	r3, [r0, #0]
  403702:	4660      	mov	r0, ip
  403704:	4770      	bx	lr
  403706:	bf00      	nop
  403708:	2a08      	cmp	r2, #8
  40370a:	d313      	bcc.n	403734 <memcpy+0x114>
  40370c:	078b      	lsls	r3, r1, #30
  40370e:	d08d      	beq.n	40362c <memcpy+0xc>
  403710:	f010 0303 	ands.w	r3, r0, #3
  403714:	d08a      	beq.n	40362c <memcpy+0xc>
  403716:	f1c3 0304 	rsb	r3, r3, #4
  40371a:	1ad2      	subs	r2, r2, r3
  40371c:	07db      	lsls	r3, r3, #31
  40371e:	bf1c      	itt	ne
  403720:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403724:	f800 3b01 	strbne.w	r3, [r0], #1
  403728:	d380      	bcc.n	40362c <memcpy+0xc>
  40372a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40372e:	f820 3b02 	strh.w	r3, [r0], #2
  403732:	e77b      	b.n	40362c <memcpy+0xc>
  403734:	3a04      	subs	r2, #4
  403736:	d3d9      	bcc.n	4036ec <memcpy+0xcc>
  403738:	3a01      	subs	r2, #1
  40373a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40373e:	f800 3b01 	strb.w	r3, [r0], #1
  403742:	d2f9      	bcs.n	403738 <memcpy+0x118>
  403744:	780b      	ldrb	r3, [r1, #0]
  403746:	7003      	strb	r3, [r0, #0]
  403748:	784b      	ldrb	r3, [r1, #1]
  40374a:	7043      	strb	r3, [r0, #1]
  40374c:	788b      	ldrb	r3, [r1, #2]
  40374e:	7083      	strb	r3, [r0, #2]
  403750:	4660      	mov	r0, ip
  403752:	4770      	bx	lr

00403754 <memmove>:
  403754:	4288      	cmp	r0, r1
  403756:	b5f0      	push	{r4, r5, r6, r7, lr}
  403758:	d90d      	bls.n	403776 <memmove+0x22>
  40375a:	188b      	adds	r3, r1, r2
  40375c:	4298      	cmp	r0, r3
  40375e:	d20a      	bcs.n	403776 <memmove+0x22>
  403760:	1881      	adds	r1, r0, r2
  403762:	2a00      	cmp	r2, #0
  403764:	d051      	beq.n	40380a <memmove+0xb6>
  403766:	1a9a      	subs	r2, r3, r2
  403768:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40376c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403770:	4293      	cmp	r3, r2
  403772:	d1f9      	bne.n	403768 <memmove+0x14>
  403774:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403776:	2a0f      	cmp	r2, #15
  403778:	d948      	bls.n	40380c <memmove+0xb8>
  40377a:	ea41 0300 	orr.w	r3, r1, r0
  40377e:	079b      	lsls	r3, r3, #30
  403780:	d146      	bne.n	403810 <memmove+0xbc>
  403782:	f100 0410 	add.w	r4, r0, #16
  403786:	f101 0310 	add.w	r3, r1, #16
  40378a:	4615      	mov	r5, r2
  40378c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403790:	f844 6c10 	str.w	r6, [r4, #-16]
  403794:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403798:	f844 6c0c 	str.w	r6, [r4, #-12]
  40379c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4037a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4037a4:	3d10      	subs	r5, #16
  4037a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4037aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4037ae:	2d0f      	cmp	r5, #15
  4037b0:	f103 0310 	add.w	r3, r3, #16
  4037b4:	f104 0410 	add.w	r4, r4, #16
  4037b8:	d8e8      	bhi.n	40378c <memmove+0x38>
  4037ba:	f1a2 0310 	sub.w	r3, r2, #16
  4037be:	f023 030f 	bic.w	r3, r3, #15
  4037c2:	f002 0e0f 	and.w	lr, r2, #15
  4037c6:	3310      	adds	r3, #16
  4037c8:	f1be 0f03 	cmp.w	lr, #3
  4037cc:	4419      	add	r1, r3
  4037ce:	4403      	add	r3, r0
  4037d0:	d921      	bls.n	403816 <memmove+0xc2>
  4037d2:	1f1e      	subs	r6, r3, #4
  4037d4:	460d      	mov	r5, r1
  4037d6:	4674      	mov	r4, lr
  4037d8:	3c04      	subs	r4, #4
  4037da:	f855 7b04 	ldr.w	r7, [r5], #4
  4037de:	f846 7f04 	str.w	r7, [r6, #4]!
  4037e2:	2c03      	cmp	r4, #3
  4037e4:	d8f8      	bhi.n	4037d8 <memmove+0x84>
  4037e6:	f1ae 0404 	sub.w	r4, lr, #4
  4037ea:	f024 0403 	bic.w	r4, r4, #3
  4037ee:	3404      	adds	r4, #4
  4037f0:	4423      	add	r3, r4
  4037f2:	4421      	add	r1, r4
  4037f4:	f002 0203 	and.w	r2, r2, #3
  4037f8:	b162      	cbz	r2, 403814 <memmove+0xc0>
  4037fa:	3b01      	subs	r3, #1
  4037fc:	440a      	add	r2, r1
  4037fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  403802:	f803 4f01 	strb.w	r4, [r3, #1]!
  403806:	428a      	cmp	r2, r1
  403808:	d1f9      	bne.n	4037fe <memmove+0xaa>
  40380a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40380c:	4603      	mov	r3, r0
  40380e:	e7f3      	b.n	4037f8 <memmove+0xa4>
  403810:	4603      	mov	r3, r0
  403812:	e7f2      	b.n	4037fa <memmove+0xa6>
  403814:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403816:	4672      	mov	r2, lr
  403818:	e7ee      	b.n	4037f8 <memmove+0xa4>
  40381a:	bf00      	nop

0040381c <__malloc_lock>:
  40381c:	4770      	bx	lr
  40381e:	bf00      	nop

00403820 <__malloc_unlock>:
  403820:	4770      	bx	lr
  403822:	bf00      	nop

00403824 <_realloc_r>:
  403824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403828:	4617      	mov	r7, r2
  40382a:	b083      	sub	sp, #12
  40382c:	2900      	cmp	r1, #0
  40382e:	f000 80c1 	beq.w	4039b4 <_realloc_r+0x190>
  403832:	460e      	mov	r6, r1
  403834:	4681      	mov	r9, r0
  403836:	f107 050b 	add.w	r5, r7, #11
  40383a:	f7ff ffef 	bl	40381c <__malloc_lock>
  40383e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403842:	2d16      	cmp	r5, #22
  403844:	f02e 0403 	bic.w	r4, lr, #3
  403848:	f1a6 0808 	sub.w	r8, r6, #8
  40384c:	d840      	bhi.n	4038d0 <_realloc_r+0xac>
  40384e:	2210      	movs	r2, #16
  403850:	4615      	mov	r5, r2
  403852:	42af      	cmp	r7, r5
  403854:	d841      	bhi.n	4038da <_realloc_r+0xb6>
  403856:	4294      	cmp	r4, r2
  403858:	da75      	bge.n	403946 <_realloc_r+0x122>
  40385a:	4bc9      	ldr	r3, [pc, #804]	; (403b80 <_realloc_r+0x35c>)
  40385c:	6899      	ldr	r1, [r3, #8]
  40385e:	eb08 0004 	add.w	r0, r8, r4
  403862:	4288      	cmp	r0, r1
  403864:	6841      	ldr	r1, [r0, #4]
  403866:	f000 80d9 	beq.w	403a1c <_realloc_r+0x1f8>
  40386a:	f021 0301 	bic.w	r3, r1, #1
  40386e:	4403      	add	r3, r0
  403870:	685b      	ldr	r3, [r3, #4]
  403872:	07db      	lsls	r3, r3, #31
  403874:	d57d      	bpl.n	403972 <_realloc_r+0x14e>
  403876:	f01e 0f01 	tst.w	lr, #1
  40387a:	d035      	beq.n	4038e8 <_realloc_r+0xc4>
  40387c:	4639      	mov	r1, r7
  40387e:	4648      	mov	r0, r9
  403880:	f7ff fbb0 	bl	402fe4 <_malloc_r>
  403884:	4607      	mov	r7, r0
  403886:	b1e0      	cbz	r0, 4038c2 <_realloc_r+0x9e>
  403888:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40388c:	f023 0301 	bic.w	r3, r3, #1
  403890:	4443      	add	r3, r8
  403892:	f1a0 0208 	sub.w	r2, r0, #8
  403896:	429a      	cmp	r2, r3
  403898:	f000 8144 	beq.w	403b24 <_realloc_r+0x300>
  40389c:	1f22      	subs	r2, r4, #4
  40389e:	2a24      	cmp	r2, #36	; 0x24
  4038a0:	f200 8131 	bhi.w	403b06 <_realloc_r+0x2e2>
  4038a4:	2a13      	cmp	r2, #19
  4038a6:	f200 8104 	bhi.w	403ab2 <_realloc_r+0x28e>
  4038aa:	4603      	mov	r3, r0
  4038ac:	4632      	mov	r2, r6
  4038ae:	6811      	ldr	r1, [r2, #0]
  4038b0:	6019      	str	r1, [r3, #0]
  4038b2:	6851      	ldr	r1, [r2, #4]
  4038b4:	6059      	str	r1, [r3, #4]
  4038b6:	6892      	ldr	r2, [r2, #8]
  4038b8:	609a      	str	r2, [r3, #8]
  4038ba:	4631      	mov	r1, r6
  4038bc:	4648      	mov	r0, r9
  4038be:	f7ff f873 	bl	4029a8 <_free_r>
  4038c2:	4648      	mov	r0, r9
  4038c4:	f7ff ffac 	bl	403820 <__malloc_unlock>
  4038c8:	4638      	mov	r0, r7
  4038ca:	b003      	add	sp, #12
  4038cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038d0:	f025 0507 	bic.w	r5, r5, #7
  4038d4:	2d00      	cmp	r5, #0
  4038d6:	462a      	mov	r2, r5
  4038d8:	dabb      	bge.n	403852 <_realloc_r+0x2e>
  4038da:	230c      	movs	r3, #12
  4038dc:	2000      	movs	r0, #0
  4038de:	f8c9 3000 	str.w	r3, [r9]
  4038e2:	b003      	add	sp, #12
  4038e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038e8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4038ec:	ebc3 0a08 	rsb	sl, r3, r8
  4038f0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4038f4:	f023 0c03 	bic.w	ip, r3, #3
  4038f8:	eb04 030c 	add.w	r3, r4, ip
  4038fc:	4293      	cmp	r3, r2
  4038fe:	dbbd      	blt.n	40387c <_realloc_r+0x58>
  403900:	4657      	mov	r7, sl
  403902:	f8da 100c 	ldr.w	r1, [sl, #12]
  403906:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40390a:	1f22      	subs	r2, r4, #4
  40390c:	2a24      	cmp	r2, #36	; 0x24
  40390e:	60c1      	str	r1, [r0, #12]
  403910:	6088      	str	r0, [r1, #8]
  403912:	f200 8117 	bhi.w	403b44 <_realloc_r+0x320>
  403916:	2a13      	cmp	r2, #19
  403918:	f240 8112 	bls.w	403b40 <_realloc_r+0x31c>
  40391c:	6831      	ldr	r1, [r6, #0]
  40391e:	f8ca 1008 	str.w	r1, [sl, #8]
  403922:	6871      	ldr	r1, [r6, #4]
  403924:	f8ca 100c 	str.w	r1, [sl, #12]
  403928:	2a1b      	cmp	r2, #27
  40392a:	f200 812b 	bhi.w	403b84 <_realloc_r+0x360>
  40392e:	3608      	adds	r6, #8
  403930:	f10a 0210 	add.w	r2, sl, #16
  403934:	6831      	ldr	r1, [r6, #0]
  403936:	6011      	str	r1, [r2, #0]
  403938:	6871      	ldr	r1, [r6, #4]
  40393a:	6051      	str	r1, [r2, #4]
  40393c:	68b1      	ldr	r1, [r6, #8]
  40393e:	6091      	str	r1, [r2, #8]
  403940:	463e      	mov	r6, r7
  403942:	461c      	mov	r4, r3
  403944:	46d0      	mov	r8, sl
  403946:	1b63      	subs	r3, r4, r5
  403948:	2b0f      	cmp	r3, #15
  40394a:	d81d      	bhi.n	403988 <_realloc_r+0x164>
  40394c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403950:	f003 0301 	and.w	r3, r3, #1
  403954:	4323      	orrs	r3, r4
  403956:	4444      	add	r4, r8
  403958:	f8c8 3004 	str.w	r3, [r8, #4]
  40395c:	6863      	ldr	r3, [r4, #4]
  40395e:	f043 0301 	orr.w	r3, r3, #1
  403962:	6063      	str	r3, [r4, #4]
  403964:	4648      	mov	r0, r9
  403966:	f7ff ff5b 	bl	403820 <__malloc_unlock>
  40396a:	4630      	mov	r0, r6
  40396c:	b003      	add	sp, #12
  40396e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403972:	f021 0103 	bic.w	r1, r1, #3
  403976:	4421      	add	r1, r4
  403978:	4291      	cmp	r1, r2
  40397a:	db21      	blt.n	4039c0 <_realloc_r+0x19c>
  40397c:	68c3      	ldr	r3, [r0, #12]
  40397e:	6882      	ldr	r2, [r0, #8]
  403980:	460c      	mov	r4, r1
  403982:	60d3      	str	r3, [r2, #12]
  403984:	609a      	str	r2, [r3, #8]
  403986:	e7de      	b.n	403946 <_realloc_r+0x122>
  403988:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40398c:	eb08 0105 	add.w	r1, r8, r5
  403990:	f002 0201 	and.w	r2, r2, #1
  403994:	4315      	orrs	r5, r2
  403996:	f043 0201 	orr.w	r2, r3, #1
  40399a:	440b      	add	r3, r1
  40399c:	f8c8 5004 	str.w	r5, [r8, #4]
  4039a0:	604a      	str	r2, [r1, #4]
  4039a2:	685a      	ldr	r2, [r3, #4]
  4039a4:	f042 0201 	orr.w	r2, r2, #1
  4039a8:	3108      	adds	r1, #8
  4039aa:	605a      	str	r2, [r3, #4]
  4039ac:	4648      	mov	r0, r9
  4039ae:	f7fe fffb 	bl	4029a8 <_free_r>
  4039b2:	e7d7      	b.n	403964 <_realloc_r+0x140>
  4039b4:	4611      	mov	r1, r2
  4039b6:	b003      	add	sp, #12
  4039b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039bc:	f7ff bb12 	b.w	402fe4 <_malloc_r>
  4039c0:	f01e 0f01 	tst.w	lr, #1
  4039c4:	f47f af5a 	bne.w	40387c <_realloc_r+0x58>
  4039c8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4039cc:	ebc3 0a08 	rsb	sl, r3, r8
  4039d0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4039d4:	f023 0c03 	bic.w	ip, r3, #3
  4039d8:	eb01 0e0c 	add.w	lr, r1, ip
  4039dc:	4596      	cmp	lr, r2
  4039de:	db8b      	blt.n	4038f8 <_realloc_r+0xd4>
  4039e0:	68c3      	ldr	r3, [r0, #12]
  4039e2:	6882      	ldr	r2, [r0, #8]
  4039e4:	4657      	mov	r7, sl
  4039e6:	60d3      	str	r3, [r2, #12]
  4039e8:	609a      	str	r2, [r3, #8]
  4039ea:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4039ee:	f8da 300c 	ldr.w	r3, [sl, #12]
  4039f2:	60cb      	str	r3, [r1, #12]
  4039f4:	1f22      	subs	r2, r4, #4
  4039f6:	2a24      	cmp	r2, #36	; 0x24
  4039f8:	6099      	str	r1, [r3, #8]
  4039fa:	f200 8099 	bhi.w	403b30 <_realloc_r+0x30c>
  4039fe:	2a13      	cmp	r2, #19
  403a00:	d962      	bls.n	403ac8 <_realloc_r+0x2a4>
  403a02:	6833      	ldr	r3, [r6, #0]
  403a04:	f8ca 3008 	str.w	r3, [sl, #8]
  403a08:	6873      	ldr	r3, [r6, #4]
  403a0a:	f8ca 300c 	str.w	r3, [sl, #12]
  403a0e:	2a1b      	cmp	r2, #27
  403a10:	f200 80a0 	bhi.w	403b54 <_realloc_r+0x330>
  403a14:	3608      	adds	r6, #8
  403a16:	f10a 0310 	add.w	r3, sl, #16
  403a1a:	e056      	b.n	403aca <_realloc_r+0x2a6>
  403a1c:	f021 0b03 	bic.w	fp, r1, #3
  403a20:	44a3      	add	fp, r4
  403a22:	f105 0010 	add.w	r0, r5, #16
  403a26:	4583      	cmp	fp, r0
  403a28:	da59      	bge.n	403ade <_realloc_r+0x2ba>
  403a2a:	f01e 0f01 	tst.w	lr, #1
  403a2e:	f47f af25 	bne.w	40387c <_realloc_r+0x58>
  403a32:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403a36:	ebc1 0a08 	rsb	sl, r1, r8
  403a3a:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a3e:	f021 0c03 	bic.w	ip, r1, #3
  403a42:	44e3      	add	fp, ip
  403a44:	4558      	cmp	r0, fp
  403a46:	f73f af57 	bgt.w	4038f8 <_realloc_r+0xd4>
  403a4a:	4657      	mov	r7, sl
  403a4c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a50:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403a54:	1f22      	subs	r2, r4, #4
  403a56:	2a24      	cmp	r2, #36	; 0x24
  403a58:	60c1      	str	r1, [r0, #12]
  403a5a:	6088      	str	r0, [r1, #8]
  403a5c:	f200 80b4 	bhi.w	403bc8 <_realloc_r+0x3a4>
  403a60:	2a13      	cmp	r2, #19
  403a62:	f240 80a5 	bls.w	403bb0 <_realloc_r+0x38c>
  403a66:	6831      	ldr	r1, [r6, #0]
  403a68:	f8ca 1008 	str.w	r1, [sl, #8]
  403a6c:	6871      	ldr	r1, [r6, #4]
  403a6e:	f8ca 100c 	str.w	r1, [sl, #12]
  403a72:	2a1b      	cmp	r2, #27
  403a74:	f200 80af 	bhi.w	403bd6 <_realloc_r+0x3b2>
  403a78:	3608      	adds	r6, #8
  403a7a:	f10a 0210 	add.w	r2, sl, #16
  403a7e:	6831      	ldr	r1, [r6, #0]
  403a80:	6011      	str	r1, [r2, #0]
  403a82:	6871      	ldr	r1, [r6, #4]
  403a84:	6051      	str	r1, [r2, #4]
  403a86:	68b1      	ldr	r1, [r6, #8]
  403a88:	6091      	str	r1, [r2, #8]
  403a8a:	eb0a 0105 	add.w	r1, sl, r5
  403a8e:	ebc5 020b 	rsb	r2, r5, fp
  403a92:	f042 0201 	orr.w	r2, r2, #1
  403a96:	6099      	str	r1, [r3, #8]
  403a98:	604a      	str	r2, [r1, #4]
  403a9a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403a9e:	f003 0301 	and.w	r3, r3, #1
  403aa2:	431d      	orrs	r5, r3
  403aa4:	4648      	mov	r0, r9
  403aa6:	f8ca 5004 	str.w	r5, [sl, #4]
  403aaa:	f7ff feb9 	bl	403820 <__malloc_unlock>
  403aae:	4638      	mov	r0, r7
  403ab0:	e75c      	b.n	40396c <_realloc_r+0x148>
  403ab2:	6833      	ldr	r3, [r6, #0]
  403ab4:	6003      	str	r3, [r0, #0]
  403ab6:	6873      	ldr	r3, [r6, #4]
  403ab8:	6043      	str	r3, [r0, #4]
  403aba:	2a1b      	cmp	r2, #27
  403abc:	d827      	bhi.n	403b0e <_realloc_r+0x2ea>
  403abe:	f100 0308 	add.w	r3, r0, #8
  403ac2:	f106 0208 	add.w	r2, r6, #8
  403ac6:	e6f2      	b.n	4038ae <_realloc_r+0x8a>
  403ac8:	463b      	mov	r3, r7
  403aca:	6832      	ldr	r2, [r6, #0]
  403acc:	601a      	str	r2, [r3, #0]
  403ace:	6872      	ldr	r2, [r6, #4]
  403ad0:	605a      	str	r2, [r3, #4]
  403ad2:	68b2      	ldr	r2, [r6, #8]
  403ad4:	609a      	str	r2, [r3, #8]
  403ad6:	463e      	mov	r6, r7
  403ad8:	4674      	mov	r4, lr
  403ada:	46d0      	mov	r8, sl
  403adc:	e733      	b.n	403946 <_realloc_r+0x122>
  403ade:	eb08 0105 	add.w	r1, r8, r5
  403ae2:	ebc5 0b0b 	rsb	fp, r5, fp
  403ae6:	f04b 0201 	orr.w	r2, fp, #1
  403aea:	6099      	str	r1, [r3, #8]
  403aec:	604a      	str	r2, [r1, #4]
  403aee:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403af2:	f003 0301 	and.w	r3, r3, #1
  403af6:	431d      	orrs	r5, r3
  403af8:	4648      	mov	r0, r9
  403afa:	f846 5c04 	str.w	r5, [r6, #-4]
  403afe:	f7ff fe8f 	bl	403820 <__malloc_unlock>
  403b02:	4630      	mov	r0, r6
  403b04:	e732      	b.n	40396c <_realloc_r+0x148>
  403b06:	4631      	mov	r1, r6
  403b08:	f7ff fe24 	bl	403754 <memmove>
  403b0c:	e6d5      	b.n	4038ba <_realloc_r+0x96>
  403b0e:	68b3      	ldr	r3, [r6, #8]
  403b10:	6083      	str	r3, [r0, #8]
  403b12:	68f3      	ldr	r3, [r6, #12]
  403b14:	60c3      	str	r3, [r0, #12]
  403b16:	2a24      	cmp	r2, #36	; 0x24
  403b18:	d028      	beq.n	403b6c <_realloc_r+0x348>
  403b1a:	f100 0310 	add.w	r3, r0, #16
  403b1e:	f106 0210 	add.w	r2, r6, #16
  403b22:	e6c4      	b.n	4038ae <_realloc_r+0x8a>
  403b24:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403b28:	f023 0303 	bic.w	r3, r3, #3
  403b2c:	441c      	add	r4, r3
  403b2e:	e70a      	b.n	403946 <_realloc_r+0x122>
  403b30:	4631      	mov	r1, r6
  403b32:	4638      	mov	r0, r7
  403b34:	4674      	mov	r4, lr
  403b36:	46d0      	mov	r8, sl
  403b38:	f7ff fe0c 	bl	403754 <memmove>
  403b3c:	463e      	mov	r6, r7
  403b3e:	e702      	b.n	403946 <_realloc_r+0x122>
  403b40:	463a      	mov	r2, r7
  403b42:	e6f7      	b.n	403934 <_realloc_r+0x110>
  403b44:	4631      	mov	r1, r6
  403b46:	4638      	mov	r0, r7
  403b48:	461c      	mov	r4, r3
  403b4a:	46d0      	mov	r8, sl
  403b4c:	f7ff fe02 	bl	403754 <memmove>
  403b50:	463e      	mov	r6, r7
  403b52:	e6f8      	b.n	403946 <_realloc_r+0x122>
  403b54:	68b3      	ldr	r3, [r6, #8]
  403b56:	f8ca 3010 	str.w	r3, [sl, #16]
  403b5a:	68f3      	ldr	r3, [r6, #12]
  403b5c:	f8ca 3014 	str.w	r3, [sl, #20]
  403b60:	2a24      	cmp	r2, #36	; 0x24
  403b62:	d01b      	beq.n	403b9c <_realloc_r+0x378>
  403b64:	3610      	adds	r6, #16
  403b66:	f10a 0318 	add.w	r3, sl, #24
  403b6a:	e7ae      	b.n	403aca <_realloc_r+0x2a6>
  403b6c:	6933      	ldr	r3, [r6, #16]
  403b6e:	6103      	str	r3, [r0, #16]
  403b70:	6973      	ldr	r3, [r6, #20]
  403b72:	6143      	str	r3, [r0, #20]
  403b74:	f106 0218 	add.w	r2, r6, #24
  403b78:	f100 0318 	add.w	r3, r0, #24
  403b7c:	e697      	b.n	4038ae <_realloc_r+0x8a>
  403b7e:	bf00      	nop
  403b80:	200005a8 	.word	0x200005a8
  403b84:	68b1      	ldr	r1, [r6, #8]
  403b86:	f8ca 1010 	str.w	r1, [sl, #16]
  403b8a:	68f1      	ldr	r1, [r6, #12]
  403b8c:	f8ca 1014 	str.w	r1, [sl, #20]
  403b90:	2a24      	cmp	r2, #36	; 0x24
  403b92:	d00f      	beq.n	403bb4 <_realloc_r+0x390>
  403b94:	3610      	adds	r6, #16
  403b96:	f10a 0218 	add.w	r2, sl, #24
  403b9a:	e6cb      	b.n	403934 <_realloc_r+0x110>
  403b9c:	6933      	ldr	r3, [r6, #16]
  403b9e:	f8ca 3018 	str.w	r3, [sl, #24]
  403ba2:	6973      	ldr	r3, [r6, #20]
  403ba4:	f8ca 301c 	str.w	r3, [sl, #28]
  403ba8:	3618      	adds	r6, #24
  403baa:	f10a 0320 	add.w	r3, sl, #32
  403bae:	e78c      	b.n	403aca <_realloc_r+0x2a6>
  403bb0:	463a      	mov	r2, r7
  403bb2:	e764      	b.n	403a7e <_realloc_r+0x25a>
  403bb4:	6932      	ldr	r2, [r6, #16]
  403bb6:	f8ca 2018 	str.w	r2, [sl, #24]
  403bba:	6972      	ldr	r2, [r6, #20]
  403bbc:	f8ca 201c 	str.w	r2, [sl, #28]
  403bc0:	3618      	adds	r6, #24
  403bc2:	f10a 0220 	add.w	r2, sl, #32
  403bc6:	e6b5      	b.n	403934 <_realloc_r+0x110>
  403bc8:	4631      	mov	r1, r6
  403bca:	4638      	mov	r0, r7
  403bcc:	9301      	str	r3, [sp, #4]
  403bce:	f7ff fdc1 	bl	403754 <memmove>
  403bd2:	9b01      	ldr	r3, [sp, #4]
  403bd4:	e759      	b.n	403a8a <_realloc_r+0x266>
  403bd6:	68b1      	ldr	r1, [r6, #8]
  403bd8:	f8ca 1010 	str.w	r1, [sl, #16]
  403bdc:	68f1      	ldr	r1, [r6, #12]
  403bde:	f8ca 1014 	str.w	r1, [sl, #20]
  403be2:	2a24      	cmp	r2, #36	; 0x24
  403be4:	d003      	beq.n	403bee <_realloc_r+0x3ca>
  403be6:	3610      	adds	r6, #16
  403be8:	f10a 0218 	add.w	r2, sl, #24
  403bec:	e747      	b.n	403a7e <_realloc_r+0x25a>
  403bee:	6932      	ldr	r2, [r6, #16]
  403bf0:	f8ca 2018 	str.w	r2, [sl, #24]
  403bf4:	6972      	ldr	r2, [r6, #20]
  403bf6:	f8ca 201c 	str.w	r2, [sl, #28]
  403bfa:	3618      	adds	r6, #24
  403bfc:	f10a 0220 	add.w	r2, sl, #32
  403c00:	e73d      	b.n	403a7e <_realloc_r+0x25a>
  403c02:	bf00      	nop

00403c04 <_sbrk_r>:
  403c04:	b538      	push	{r3, r4, r5, lr}
  403c06:	4c07      	ldr	r4, [pc, #28]	; (403c24 <_sbrk_r+0x20>)
  403c08:	2300      	movs	r3, #0
  403c0a:	4605      	mov	r5, r0
  403c0c:	4608      	mov	r0, r1
  403c0e:	6023      	str	r3, [r4, #0]
  403c10:	f7fd faca 	bl	4011a8 <_sbrk>
  403c14:	1c43      	adds	r3, r0, #1
  403c16:	d000      	beq.n	403c1a <_sbrk_r+0x16>
  403c18:	bd38      	pop	{r3, r4, r5, pc}
  403c1a:	6823      	ldr	r3, [r4, #0]
  403c1c:	2b00      	cmp	r3, #0
  403c1e:	d0fb      	beq.n	403c18 <_sbrk_r+0x14>
  403c20:	602b      	str	r3, [r5, #0]
  403c22:	bd38      	pop	{r3, r4, r5, pc}
  403c24:	20000aa0 	.word	0x20000aa0

00403c28 <__sread>:
  403c28:	b510      	push	{r4, lr}
  403c2a:	460c      	mov	r4, r1
  403c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c30:	f000 f9c4 	bl	403fbc <_read_r>
  403c34:	2800      	cmp	r0, #0
  403c36:	db03      	blt.n	403c40 <__sread+0x18>
  403c38:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403c3a:	4403      	add	r3, r0
  403c3c:	6523      	str	r3, [r4, #80]	; 0x50
  403c3e:	bd10      	pop	{r4, pc}
  403c40:	89a3      	ldrh	r3, [r4, #12]
  403c42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403c46:	81a3      	strh	r3, [r4, #12]
  403c48:	bd10      	pop	{r4, pc}
  403c4a:	bf00      	nop

00403c4c <__swrite>:
  403c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c50:	4616      	mov	r6, r2
  403c52:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403c56:	461f      	mov	r7, r3
  403c58:	05d3      	lsls	r3, r2, #23
  403c5a:	460c      	mov	r4, r1
  403c5c:	4605      	mov	r5, r0
  403c5e:	d507      	bpl.n	403c70 <__swrite+0x24>
  403c60:	2200      	movs	r2, #0
  403c62:	2302      	movs	r3, #2
  403c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c68:	f000 f992 	bl	403f90 <_lseek_r>
  403c6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403c74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403c78:	81a2      	strh	r2, [r4, #12]
  403c7a:	463b      	mov	r3, r7
  403c7c:	4632      	mov	r2, r6
  403c7e:	4628      	mov	r0, r5
  403c80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403c84:	f000 b8a2 	b.w	403dcc <_write_r>

00403c88 <__sseek>:
  403c88:	b510      	push	{r4, lr}
  403c8a:	460c      	mov	r4, r1
  403c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c90:	f000 f97e 	bl	403f90 <_lseek_r>
  403c94:	89a3      	ldrh	r3, [r4, #12]
  403c96:	1c42      	adds	r2, r0, #1
  403c98:	bf0e      	itee	eq
  403c9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403c9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403ca2:	6520      	strne	r0, [r4, #80]	; 0x50
  403ca4:	81a3      	strh	r3, [r4, #12]
  403ca6:	bd10      	pop	{r4, pc}

00403ca8 <__sclose>:
  403ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cac:	f000 b8f6 	b.w	403e9c <_close_r>

00403cb0 <__swbuf_r>:
  403cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403cb2:	460d      	mov	r5, r1
  403cb4:	4614      	mov	r4, r2
  403cb6:	4606      	mov	r6, r0
  403cb8:	b110      	cbz	r0, 403cc0 <__swbuf_r+0x10>
  403cba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cbc:	2b00      	cmp	r3, #0
  403cbe:	d04a      	beq.n	403d56 <__swbuf_r+0xa6>
  403cc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cc4:	69a3      	ldr	r3, [r4, #24]
  403cc6:	60a3      	str	r3, [r4, #8]
  403cc8:	b291      	uxth	r1, r2
  403cca:	0708      	lsls	r0, r1, #28
  403ccc:	d538      	bpl.n	403d40 <__swbuf_r+0x90>
  403cce:	6923      	ldr	r3, [r4, #16]
  403cd0:	2b00      	cmp	r3, #0
  403cd2:	d035      	beq.n	403d40 <__swbuf_r+0x90>
  403cd4:	0489      	lsls	r1, r1, #18
  403cd6:	b2ef      	uxtb	r7, r5
  403cd8:	d515      	bpl.n	403d06 <__swbuf_r+0x56>
  403cda:	6822      	ldr	r2, [r4, #0]
  403cdc:	6961      	ldr	r1, [r4, #20]
  403cde:	1ad3      	subs	r3, r2, r3
  403ce0:	428b      	cmp	r3, r1
  403ce2:	da1c      	bge.n	403d1e <__swbuf_r+0x6e>
  403ce4:	3301      	adds	r3, #1
  403ce6:	68a1      	ldr	r1, [r4, #8]
  403ce8:	1c50      	adds	r0, r2, #1
  403cea:	3901      	subs	r1, #1
  403cec:	60a1      	str	r1, [r4, #8]
  403cee:	6020      	str	r0, [r4, #0]
  403cf0:	7015      	strb	r5, [r2, #0]
  403cf2:	6962      	ldr	r2, [r4, #20]
  403cf4:	429a      	cmp	r2, r3
  403cf6:	d01a      	beq.n	403d2e <__swbuf_r+0x7e>
  403cf8:	89a3      	ldrh	r3, [r4, #12]
  403cfa:	07db      	lsls	r3, r3, #31
  403cfc:	d501      	bpl.n	403d02 <__swbuf_r+0x52>
  403cfe:	2f0a      	cmp	r7, #10
  403d00:	d015      	beq.n	403d2e <__swbuf_r+0x7e>
  403d02:	4638      	mov	r0, r7
  403d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d06:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403d0c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403d10:	81a2      	strh	r2, [r4, #12]
  403d12:	6822      	ldr	r2, [r4, #0]
  403d14:	6661      	str	r1, [r4, #100]	; 0x64
  403d16:	6961      	ldr	r1, [r4, #20]
  403d18:	1ad3      	subs	r3, r2, r3
  403d1a:	428b      	cmp	r3, r1
  403d1c:	dbe2      	blt.n	403ce4 <__swbuf_r+0x34>
  403d1e:	4621      	mov	r1, r4
  403d20:	4630      	mov	r0, r6
  403d22:	f7fe fce3 	bl	4026ec <_fflush_r>
  403d26:	b940      	cbnz	r0, 403d3a <__swbuf_r+0x8a>
  403d28:	6822      	ldr	r2, [r4, #0]
  403d2a:	2301      	movs	r3, #1
  403d2c:	e7db      	b.n	403ce6 <__swbuf_r+0x36>
  403d2e:	4621      	mov	r1, r4
  403d30:	4630      	mov	r0, r6
  403d32:	f7fe fcdb 	bl	4026ec <_fflush_r>
  403d36:	2800      	cmp	r0, #0
  403d38:	d0e3      	beq.n	403d02 <__swbuf_r+0x52>
  403d3a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
  403d3e:	e7e0      	b.n	403d02 <__swbuf_r+0x52>
  403d40:	4621      	mov	r1, r4
  403d42:	4630      	mov	r0, r6
  403d44:	f7fe fbba 	bl	4024bc <__swsetup_r>
  403d48:	2800      	cmp	r0, #0
  403d4a:	d1f6      	bne.n	403d3a <__swbuf_r+0x8a>
  403d4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d50:	6923      	ldr	r3, [r4, #16]
  403d52:	b291      	uxth	r1, r2
  403d54:	e7be      	b.n	403cd4 <__swbuf_r+0x24>
  403d56:	f7fe fd5d 	bl	402814 <__sinit>
  403d5a:	e7b1      	b.n	403cc0 <__swbuf_r+0x10>

00403d5c <_wcrtomb_r>:
  403d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d5e:	4606      	mov	r6, r0
  403d60:	b085      	sub	sp, #20
  403d62:	461f      	mov	r7, r3
  403d64:	b189      	cbz	r1, 403d8a <_wcrtomb_r+0x2e>
  403d66:	4c10      	ldr	r4, [pc, #64]	; (403da8 <_wcrtomb_r+0x4c>)
  403d68:	4d10      	ldr	r5, [pc, #64]	; (403dac <_wcrtomb_r+0x50>)
  403d6a:	6824      	ldr	r4, [r4, #0]
  403d6c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403d6e:	2c00      	cmp	r4, #0
  403d70:	bf08      	it	eq
  403d72:	462c      	moveq	r4, r5
  403d74:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403d78:	47a0      	blx	r4
  403d7a:	1c43      	adds	r3, r0, #1
  403d7c:	d103      	bne.n	403d86 <_wcrtomb_r+0x2a>
  403d7e:	2200      	movs	r2, #0
  403d80:	238a      	movs	r3, #138	; 0x8a
  403d82:	603a      	str	r2, [r7, #0]
  403d84:	6033      	str	r3, [r6, #0]
  403d86:	b005      	add	sp, #20
  403d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d8a:	460c      	mov	r4, r1
  403d8c:	4906      	ldr	r1, [pc, #24]	; (403da8 <_wcrtomb_r+0x4c>)
  403d8e:	4a07      	ldr	r2, [pc, #28]	; (403dac <_wcrtomb_r+0x50>)
  403d90:	6809      	ldr	r1, [r1, #0]
  403d92:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403d94:	2900      	cmp	r1, #0
  403d96:	bf08      	it	eq
  403d98:	4611      	moveq	r1, r2
  403d9a:	4622      	mov	r2, r4
  403d9c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403da0:	a901      	add	r1, sp, #4
  403da2:	47a0      	blx	r4
  403da4:	e7e9      	b.n	403d7a <_wcrtomb_r+0x1e>
  403da6:	bf00      	nop
  403da8:	20000438 	.word	0x20000438
  403dac:	2000043c 	.word	0x2000043c

00403db0 <__ascii_wctomb>:
  403db0:	b121      	cbz	r1, 403dbc <__ascii_wctomb+0xc>
  403db2:	2aff      	cmp	r2, #255	; 0xff
  403db4:	d804      	bhi.n	403dc0 <__ascii_wctomb+0x10>
  403db6:	700a      	strb	r2, [r1, #0]
  403db8:	2001      	movs	r0, #1
  403dba:	4770      	bx	lr
  403dbc:	4608      	mov	r0, r1
  403dbe:	4770      	bx	lr
  403dc0:	238a      	movs	r3, #138	; 0x8a
  403dc2:	6003      	str	r3, [r0, #0]
  403dc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  403dc8:	4770      	bx	lr
  403dca:	bf00      	nop

00403dcc <_write_r>:
  403dcc:	b570      	push	{r4, r5, r6, lr}
  403dce:	460d      	mov	r5, r1
  403dd0:	4c08      	ldr	r4, [pc, #32]	; (403df4 <_write_r+0x28>)
  403dd2:	4611      	mov	r1, r2
  403dd4:	4606      	mov	r6, r0
  403dd6:	461a      	mov	r2, r3
  403dd8:	4628      	mov	r0, r5
  403dda:	2300      	movs	r3, #0
  403ddc:	6023      	str	r3, [r4, #0]
  403dde:	f7fc f9e5 	bl	4001ac <_write>
  403de2:	1c43      	adds	r3, r0, #1
  403de4:	d000      	beq.n	403de8 <_write_r+0x1c>
  403de6:	bd70      	pop	{r4, r5, r6, pc}
  403de8:	6823      	ldr	r3, [r4, #0]
  403dea:	2b00      	cmp	r3, #0
  403dec:	d0fb      	beq.n	403de6 <_write_r+0x1a>
  403dee:	6033      	str	r3, [r6, #0]
  403df0:	bd70      	pop	{r4, r5, r6, pc}
  403df2:	bf00      	nop
  403df4:	20000aa0 	.word	0x20000aa0

00403df8 <__register_exitproc>:
  403df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403dfc:	4c25      	ldr	r4, [pc, #148]	; (403e94 <__register_exitproc+0x9c>)
  403dfe:	6825      	ldr	r5, [r4, #0]
  403e00:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403e04:	4606      	mov	r6, r0
  403e06:	4688      	mov	r8, r1
  403e08:	4692      	mov	sl, r2
  403e0a:	4699      	mov	r9, r3
  403e0c:	b3c4      	cbz	r4, 403e80 <__register_exitproc+0x88>
  403e0e:	6860      	ldr	r0, [r4, #4]
  403e10:	281f      	cmp	r0, #31
  403e12:	dc17      	bgt.n	403e44 <__register_exitproc+0x4c>
  403e14:	1c43      	adds	r3, r0, #1
  403e16:	b176      	cbz	r6, 403e36 <__register_exitproc+0x3e>
  403e18:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403e1c:	2201      	movs	r2, #1
  403e1e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403e22:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403e26:	4082      	lsls	r2, r0
  403e28:	4311      	orrs	r1, r2
  403e2a:	2e02      	cmp	r6, #2
  403e2c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403e30:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403e34:	d01e      	beq.n	403e74 <__register_exitproc+0x7c>
  403e36:	3002      	adds	r0, #2
  403e38:	6063      	str	r3, [r4, #4]
  403e3a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403e3e:	2000      	movs	r0, #0
  403e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e44:	4b14      	ldr	r3, [pc, #80]	; (403e98 <__register_exitproc+0xa0>)
  403e46:	b303      	cbz	r3, 403e8a <__register_exitproc+0x92>
  403e48:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e4c:	f7ff f8c2 	bl	402fd4 <malloc>
  403e50:	4604      	mov	r4, r0
  403e52:	b1d0      	cbz	r0, 403e8a <__register_exitproc+0x92>
  403e54:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403e58:	2700      	movs	r7, #0
  403e5a:	e880 0088 	stmia.w	r0, {r3, r7}
  403e5e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e62:	4638      	mov	r0, r7
  403e64:	2301      	movs	r3, #1
  403e66:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403e6a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403e6e:	2e00      	cmp	r6, #0
  403e70:	d0e1      	beq.n	403e36 <__register_exitproc+0x3e>
  403e72:	e7d1      	b.n	403e18 <__register_exitproc+0x20>
  403e74:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403e78:	430a      	orrs	r2, r1
  403e7a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403e7e:	e7da      	b.n	403e36 <__register_exitproc+0x3e>
  403e80:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403e84:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e88:	e7c1      	b.n	403e0e <__register_exitproc+0x16>
  403e8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  403e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e92:	bf00      	nop
  403e94:	0040443c 	.word	0x0040443c
  403e98:	00402fd5 	.word	0x00402fd5

00403e9c <_close_r>:
  403e9c:	b538      	push	{r3, r4, r5, lr}
  403e9e:	4c07      	ldr	r4, [pc, #28]	; (403ebc <_close_r+0x20>)
  403ea0:	2300      	movs	r3, #0
  403ea2:	4605      	mov	r5, r0
  403ea4:	4608      	mov	r0, r1
  403ea6:	6023      	str	r3, [r4, #0]
  403ea8:	f7fd f998 	bl	4011dc <_close>
  403eac:	1c43      	adds	r3, r0, #1
  403eae:	d000      	beq.n	403eb2 <_close_r+0x16>
  403eb0:	bd38      	pop	{r3, r4, r5, pc}
  403eb2:	6823      	ldr	r3, [r4, #0]
  403eb4:	2b00      	cmp	r3, #0
  403eb6:	d0fb      	beq.n	403eb0 <_close_r+0x14>
  403eb8:	602b      	str	r3, [r5, #0]
  403eba:	bd38      	pop	{r3, r4, r5, pc}
  403ebc:	20000aa0 	.word	0x20000aa0

00403ec0 <_fclose_r>:
  403ec0:	2900      	cmp	r1, #0
  403ec2:	d03d      	beq.n	403f40 <_fclose_r+0x80>
  403ec4:	b570      	push	{r4, r5, r6, lr}
  403ec6:	4605      	mov	r5, r0
  403ec8:	460c      	mov	r4, r1
  403eca:	b108      	cbz	r0, 403ed0 <_fclose_r+0x10>
  403ecc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ece:	b37b      	cbz	r3, 403f30 <_fclose_r+0x70>
  403ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ed4:	b90b      	cbnz	r3, 403eda <_fclose_r+0x1a>
  403ed6:	2000      	movs	r0, #0
  403ed8:	bd70      	pop	{r4, r5, r6, pc}
  403eda:	4621      	mov	r1, r4
  403edc:	4628      	mov	r0, r5
  403ede:	f7fe fb61 	bl	4025a4 <__sflush_r>
  403ee2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ee4:	4606      	mov	r6, r0
  403ee6:	b133      	cbz	r3, 403ef6 <_fclose_r+0x36>
  403ee8:	69e1      	ldr	r1, [r4, #28]
  403eea:	4628      	mov	r0, r5
  403eec:	4798      	blx	r3
  403eee:	2800      	cmp	r0, #0
  403ef0:	bfb8      	it	lt
  403ef2:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
  403ef6:	89a3      	ldrh	r3, [r4, #12]
  403ef8:	061b      	lsls	r3, r3, #24
  403efa:	d41c      	bmi.n	403f36 <_fclose_r+0x76>
  403efc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403efe:	b141      	cbz	r1, 403f12 <_fclose_r+0x52>
  403f00:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f04:	4299      	cmp	r1, r3
  403f06:	d002      	beq.n	403f0e <_fclose_r+0x4e>
  403f08:	4628      	mov	r0, r5
  403f0a:	f7fe fd4d 	bl	4029a8 <_free_r>
  403f0e:	2300      	movs	r3, #0
  403f10:	6323      	str	r3, [r4, #48]	; 0x30
  403f12:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403f14:	b121      	cbz	r1, 403f20 <_fclose_r+0x60>
  403f16:	4628      	mov	r0, r5
  403f18:	f7fe fd46 	bl	4029a8 <_free_r>
  403f1c:	2300      	movs	r3, #0
  403f1e:	6463      	str	r3, [r4, #68]	; 0x44
  403f20:	f7fe fc7e 	bl	402820 <__sfp_lock_acquire>
  403f24:	2300      	movs	r3, #0
  403f26:	81a3      	strh	r3, [r4, #12]
  403f28:	f7fe fc7c 	bl	402824 <__sfp_lock_release>
  403f2c:	4630      	mov	r0, r6
  403f2e:	bd70      	pop	{r4, r5, r6, pc}
  403f30:	f7fe fc70 	bl	402814 <__sinit>
  403f34:	e7cc      	b.n	403ed0 <_fclose_r+0x10>
  403f36:	6921      	ldr	r1, [r4, #16]
  403f38:	4628      	mov	r0, r5
  403f3a:	f7fe fd35 	bl	4029a8 <_free_r>
  403f3e:	e7dd      	b.n	403efc <_fclose_r+0x3c>
  403f40:	2000      	movs	r0, #0
  403f42:	4770      	bx	lr

00403f44 <_fstat_r>:
  403f44:	b538      	push	{r3, r4, r5, lr}
  403f46:	460b      	mov	r3, r1
  403f48:	4c07      	ldr	r4, [pc, #28]	; (403f68 <_fstat_r+0x24>)
  403f4a:	4605      	mov	r5, r0
  403f4c:	4611      	mov	r1, r2
  403f4e:	4618      	mov	r0, r3
  403f50:	2300      	movs	r3, #0
  403f52:	6023      	str	r3, [r4, #0]
  403f54:	f7fd f946 	bl	4011e4 <_fstat>
  403f58:	1c43      	adds	r3, r0, #1
  403f5a:	d000      	beq.n	403f5e <_fstat_r+0x1a>
  403f5c:	bd38      	pop	{r3, r4, r5, pc}
  403f5e:	6823      	ldr	r3, [r4, #0]
  403f60:	2b00      	cmp	r3, #0
  403f62:	d0fb      	beq.n	403f5c <_fstat_r+0x18>
  403f64:	602b      	str	r3, [r5, #0]
  403f66:	bd38      	pop	{r3, r4, r5, pc}
  403f68:	20000aa0 	.word	0x20000aa0

00403f6c <_isatty_r>:
  403f6c:	b538      	push	{r3, r4, r5, lr}
  403f6e:	4c07      	ldr	r4, [pc, #28]	; (403f8c <_isatty_r+0x20>)
  403f70:	2300      	movs	r3, #0
  403f72:	4605      	mov	r5, r0
  403f74:	4608      	mov	r0, r1
  403f76:	6023      	str	r3, [r4, #0]
  403f78:	f7fd f93a 	bl	4011f0 <_isatty>
  403f7c:	1c43      	adds	r3, r0, #1
  403f7e:	d000      	beq.n	403f82 <_isatty_r+0x16>
  403f80:	bd38      	pop	{r3, r4, r5, pc}
  403f82:	6823      	ldr	r3, [r4, #0]
  403f84:	2b00      	cmp	r3, #0
  403f86:	d0fb      	beq.n	403f80 <_isatty_r+0x14>
  403f88:	602b      	str	r3, [r5, #0]
  403f8a:	bd38      	pop	{r3, r4, r5, pc}
  403f8c:	20000aa0 	.word	0x20000aa0

00403f90 <_lseek_r>:
  403f90:	b570      	push	{r4, r5, r6, lr}
  403f92:	460d      	mov	r5, r1
  403f94:	4c08      	ldr	r4, [pc, #32]	; (403fb8 <_lseek_r+0x28>)
  403f96:	4611      	mov	r1, r2
  403f98:	4606      	mov	r6, r0
  403f9a:	461a      	mov	r2, r3
  403f9c:	4628      	mov	r0, r5
  403f9e:	2300      	movs	r3, #0
  403fa0:	6023      	str	r3, [r4, #0]
  403fa2:	f7fd f927 	bl	4011f4 <_lseek>
  403fa6:	1c43      	adds	r3, r0, #1
  403fa8:	d000      	beq.n	403fac <_lseek_r+0x1c>
  403faa:	bd70      	pop	{r4, r5, r6, pc}
  403fac:	6823      	ldr	r3, [r4, #0]
  403fae:	2b00      	cmp	r3, #0
  403fb0:	d0fb      	beq.n	403faa <_lseek_r+0x1a>
  403fb2:	6033      	str	r3, [r6, #0]
  403fb4:	bd70      	pop	{r4, r5, r6, pc}
  403fb6:	bf00      	nop
  403fb8:	20000aa0 	.word	0x20000aa0

00403fbc <_read_r>:
  403fbc:	b570      	push	{r4, r5, r6, lr}
  403fbe:	460d      	mov	r5, r1
  403fc0:	4c08      	ldr	r4, [pc, #32]	; (403fe4 <_read_r+0x28>)
  403fc2:	4611      	mov	r1, r2
  403fc4:	4606      	mov	r6, r0
  403fc6:	461a      	mov	r2, r3
  403fc8:	4628      	mov	r0, r5
  403fca:	2300      	movs	r3, #0
  403fcc:	6023      	str	r3, [r4, #0]
  403fce:	f7fc f8cf 	bl	400170 <_read>
  403fd2:	1c43      	adds	r3, r0, #1
  403fd4:	d000      	beq.n	403fd8 <_read_r+0x1c>
  403fd6:	bd70      	pop	{r4, r5, r6, pc}
  403fd8:	6823      	ldr	r3, [r4, #0]
  403fda:	2b00      	cmp	r3, #0
  403fdc:	d0fb      	beq.n	403fd6 <_read_r+0x1a>
  403fde:	6033      	str	r3, [r6, #0]
  403fe0:	bd70      	pop	{r4, r5, r6, pc}
  403fe2:	bf00      	nop
  403fe4:	20000aa0 	.word	0x20000aa0

00403fe8 <__aeabi_uldivmod>:
  403fe8:	b953      	cbnz	r3, 404000 <__aeabi_uldivmod+0x18>
  403fea:	b94a      	cbnz	r2, 404000 <__aeabi_uldivmod+0x18>
  403fec:	2900      	cmp	r1, #0
  403fee:	bf08      	it	eq
  403ff0:	2800      	cmpeq	r0, #0
  403ff2:	bf1c      	itt	ne
  403ff4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
  403ff8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  403ffc:	f000 b97e 	b.w	4042fc <__aeabi_idiv0>
  404000:	f1ad 0c08 	sub.w	ip, sp, #8
  404004:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404008:	f000 f806 	bl	404018 <__udivmoddi4>
  40400c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404010:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404014:	b004      	add	sp, #16
  404016:	4770      	bx	lr

00404018 <__udivmoddi4>:
  404018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40401c:	468c      	mov	ip, r1
  40401e:	460e      	mov	r6, r1
  404020:	4604      	mov	r4, r0
  404022:	9d08      	ldr	r5, [sp, #32]
  404024:	2b00      	cmp	r3, #0
  404026:	d150      	bne.n	4040ca <__udivmoddi4+0xb2>
  404028:	428a      	cmp	r2, r1
  40402a:	4617      	mov	r7, r2
  40402c:	d96c      	bls.n	404108 <__udivmoddi4+0xf0>
  40402e:	fab2 fe82 	clz	lr, r2
  404032:	f1be 0f00 	cmp.w	lr, #0
  404036:	d00b      	beq.n	404050 <__udivmoddi4+0x38>
  404038:	f1ce 0420 	rsb	r4, lr, #32
  40403c:	fa20 f404 	lsr.w	r4, r0, r4
  404040:	fa01 f60e 	lsl.w	r6, r1, lr
  404044:	ea44 0c06 	orr.w	ip, r4, r6
  404048:	fa02 f70e 	lsl.w	r7, r2, lr
  40404c:	fa00 f40e 	lsl.w	r4, r0, lr
  404050:	ea4f 4917 	mov.w	r9, r7, lsr #16
  404054:	0c22      	lsrs	r2, r4, #16
  404056:	fbbc f0f9 	udiv	r0, ip, r9
  40405a:	fa1f f887 	uxth.w	r8, r7
  40405e:	fb09 c610 	mls	r6, r9, r0, ip
  404062:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404066:	fb00 f308 	mul.w	r3, r0, r8
  40406a:	42b3      	cmp	r3, r6
  40406c:	d909      	bls.n	404082 <__udivmoddi4+0x6a>
  40406e:	19f6      	adds	r6, r6, r7
  404070:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
  404074:	f080 8122 	bcs.w	4042bc <__udivmoddi4+0x2a4>
  404078:	42b3      	cmp	r3, r6
  40407a:	f240 811f 	bls.w	4042bc <__udivmoddi4+0x2a4>
  40407e:	3802      	subs	r0, #2
  404080:	443e      	add	r6, r7
  404082:	1af6      	subs	r6, r6, r3
  404084:	b2a2      	uxth	r2, r4
  404086:	fbb6 f3f9 	udiv	r3, r6, r9
  40408a:	fb09 6613 	mls	r6, r9, r3, r6
  40408e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  404092:	fb03 f808 	mul.w	r8, r3, r8
  404096:	45a0      	cmp	r8, r4
  404098:	d909      	bls.n	4040ae <__udivmoddi4+0x96>
  40409a:	19e4      	adds	r4, r4, r7
  40409c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
  4040a0:	f080 810a 	bcs.w	4042b8 <__udivmoddi4+0x2a0>
  4040a4:	45a0      	cmp	r8, r4
  4040a6:	f240 8107 	bls.w	4042b8 <__udivmoddi4+0x2a0>
  4040aa:	3b02      	subs	r3, #2
  4040ac:	443c      	add	r4, r7
  4040ae:	ebc8 0404 	rsb	r4, r8, r4
  4040b2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4040b6:	2100      	movs	r1, #0
  4040b8:	2d00      	cmp	r5, #0
  4040ba:	d062      	beq.n	404182 <__udivmoddi4+0x16a>
  4040bc:	fa24 f40e 	lsr.w	r4, r4, lr
  4040c0:	2300      	movs	r3, #0
  4040c2:	602c      	str	r4, [r5, #0]
  4040c4:	606b      	str	r3, [r5, #4]
  4040c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040ca:	428b      	cmp	r3, r1
  4040cc:	d907      	bls.n	4040de <__udivmoddi4+0xc6>
  4040ce:	2d00      	cmp	r5, #0
  4040d0:	d055      	beq.n	40417e <__udivmoddi4+0x166>
  4040d2:	2100      	movs	r1, #0
  4040d4:	e885 0041 	stmia.w	r5, {r0, r6}
  4040d8:	4608      	mov	r0, r1
  4040da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040de:	fab3 f183 	clz	r1, r3
  4040e2:	2900      	cmp	r1, #0
  4040e4:	f040 8090 	bne.w	404208 <__udivmoddi4+0x1f0>
  4040e8:	42b3      	cmp	r3, r6
  4040ea:	d302      	bcc.n	4040f2 <__udivmoddi4+0xda>
  4040ec:	4282      	cmp	r2, r0
  4040ee:	f200 80f8 	bhi.w	4042e2 <__udivmoddi4+0x2ca>
  4040f2:	1a84      	subs	r4, r0, r2
  4040f4:	eb66 0603 	sbc.w	r6, r6, r3
  4040f8:	2001      	movs	r0, #1
  4040fa:	46b4      	mov	ip, r6
  4040fc:	2d00      	cmp	r5, #0
  4040fe:	d040      	beq.n	404182 <__udivmoddi4+0x16a>
  404100:	e885 1010 	stmia.w	r5, {r4, ip}
  404104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404108:	b912      	cbnz	r2, 404110 <__udivmoddi4+0xf8>
  40410a:	2701      	movs	r7, #1
  40410c:	fbb7 f7f2 	udiv	r7, r7, r2
  404110:	fab7 fe87 	clz	lr, r7
  404114:	f1be 0f00 	cmp.w	lr, #0
  404118:	d135      	bne.n	404186 <__udivmoddi4+0x16e>
  40411a:	1bf3      	subs	r3, r6, r7
  40411c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404120:	fa1f fc87 	uxth.w	ip, r7
  404124:	2101      	movs	r1, #1
  404126:	fbb3 f0f8 	udiv	r0, r3, r8
  40412a:	0c22      	lsrs	r2, r4, #16
  40412c:	fb08 3610 	mls	r6, r8, r0, r3
  404130:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404134:	fb0c f300 	mul.w	r3, ip, r0
  404138:	42b3      	cmp	r3, r6
  40413a:	d907      	bls.n	40414c <__udivmoddi4+0x134>
  40413c:	19f6      	adds	r6, r6, r7
  40413e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
  404142:	d202      	bcs.n	40414a <__udivmoddi4+0x132>
  404144:	42b3      	cmp	r3, r6
  404146:	f200 80ce 	bhi.w	4042e6 <__udivmoddi4+0x2ce>
  40414a:	4610      	mov	r0, r2
  40414c:	1af6      	subs	r6, r6, r3
  40414e:	b2a2      	uxth	r2, r4
  404150:	fbb6 f3f8 	udiv	r3, r6, r8
  404154:	fb08 6613 	mls	r6, r8, r3, r6
  404158:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40415c:	fb0c fc03 	mul.w	ip, ip, r3
  404160:	45a4      	cmp	ip, r4
  404162:	d907      	bls.n	404174 <__udivmoddi4+0x15c>
  404164:	19e4      	adds	r4, r4, r7
  404166:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
  40416a:	d202      	bcs.n	404172 <__udivmoddi4+0x15a>
  40416c:	45a4      	cmp	ip, r4
  40416e:	f200 80b5 	bhi.w	4042dc <__udivmoddi4+0x2c4>
  404172:	4613      	mov	r3, r2
  404174:	ebcc 0404 	rsb	r4, ip, r4
  404178:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40417c:	e79c      	b.n	4040b8 <__udivmoddi4+0xa0>
  40417e:	4629      	mov	r1, r5
  404180:	4628      	mov	r0, r5
  404182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404186:	f1ce 0120 	rsb	r1, lr, #32
  40418a:	fa06 f30e 	lsl.w	r3, r6, lr
  40418e:	fa07 f70e 	lsl.w	r7, r7, lr
  404192:	fa20 f901 	lsr.w	r9, r0, r1
  404196:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40419a:	40ce      	lsrs	r6, r1
  40419c:	ea49 0903 	orr.w	r9, r9, r3
  4041a0:	fbb6 faf8 	udiv	sl, r6, r8
  4041a4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4041a8:	fb08 661a 	mls	r6, r8, sl, r6
  4041ac:	fa1f fc87 	uxth.w	ip, r7
  4041b0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4041b4:	fb0a f20c 	mul.w	r2, sl, ip
  4041b8:	429a      	cmp	r2, r3
  4041ba:	fa00 f40e 	lsl.w	r4, r0, lr
  4041be:	d90a      	bls.n	4041d6 <__udivmoddi4+0x1be>
  4041c0:	19db      	adds	r3, r3, r7
  4041c2:	f10a 31ff 	add.w	r1, sl, #4294967295	; 0xffffffff
  4041c6:	f080 8087 	bcs.w	4042d8 <__udivmoddi4+0x2c0>
  4041ca:	429a      	cmp	r2, r3
  4041cc:	f240 8084 	bls.w	4042d8 <__udivmoddi4+0x2c0>
  4041d0:	f1aa 0a02 	sub.w	sl, sl, #2
  4041d4:	443b      	add	r3, r7
  4041d6:	1a9b      	subs	r3, r3, r2
  4041d8:	fa1f f989 	uxth.w	r9, r9
  4041dc:	fbb3 f1f8 	udiv	r1, r3, r8
  4041e0:	fb08 3311 	mls	r3, r8, r1, r3
  4041e4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4041e8:	fb01 f60c 	mul.w	r6, r1, ip
  4041ec:	429e      	cmp	r6, r3
  4041ee:	d907      	bls.n	404200 <__udivmoddi4+0x1e8>
  4041f0:	19db      	adds	r3, r3, r7
  4041f2:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
  4041f6:	d26b      	bcs.n	4042d0 <__udivmoddi4+0x2b8>
  4041f8:	429e      	cmp	r6, r3
  4041fa:	d969      	bls.n	4042d0 <__udivmoddi4+0x2b8>
  4041fc:	3902      	subs	r1, #2
  4041fe:	443b      	add	r3, r7
  404200:	1b9b      	subs	r3, r3, r6
  404202:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404206:	e78e      	b.n	404126 <__udivmoddi4+0x10e>
  404208:	f1c1 0e20 	rsb	lr, r1, #32
  40420c:	fa22 f40e 	lsr.w	r4, r2, lr
  404210:	408b      	lsls	r3, r1
  404212:	4323      	orrs	r3, r4
  404214:	fa20 f70e 	lsr.w	r7, r0, lr
  404218:	fa06 f401 	lsl.w	r4, r6, r1
  40421c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404220:	fa26 f60e 	lsr.w	r6, r6, lr
  404224:	433c      	orrs	r4, r7
  404226:	fbb6 f9fc 	udiv	r9, r6, ip
  40422a:	0c27      	lsrs	r7, r4, #16
  40422c:	fb0c 6619 	mls	r6, ip, r9, r6
  404230:	fa1f f883 	uxth.w	r8, r3
  404234:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404238:	fb09 f708 	mul.w	r7, r9, r8
  40423c:	42b7      	cmp	r7, r6
  40423e:	fa02 f201 	lsl.w	r2, r2, r1
  404242:	fa00 fa01 	lsl.w	sl, r0, r1
  404246:	d908      	bls.n	40425a <__udivmoddi4+0x242>
  404248:	18f6      	adds	r6, r6, r3
  40424a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
  40424e:	d241      	bcs.n	4042d4 <__udivmoddi4+0x2bc>
  404250:	42b7      	cmp	r7, r6
  404252:	d93f      	bls.n	4042d4 <__udivmoddi4+0x2bc>
  404254:	f1a9 0902 	sub.w	r9, r9, #2
  404258:	441e      	add	r6, r3
  40425a:	1bf6      	subs	r6, r6, r7
  40425c:	b2a0      	uxth	r0, r4
  40425e:	fbb6 f4fc 	udiv	r4, r6, ip
  404262:	fb0c 6614 	mls	r6, ip, r4, r6
  404266:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40426a:	fb04 f808 	mul.w	r8, r4, r8
  40426e:	45b8      	cmp	r8, r7
  404270:	d907      	bls.n	404282 <__udivmoddi4+0x26a>
  404272:	18ff      	adds	r7, r7, r3
  404274:	f104 30ff 	add.w	r0, r4, #4294967295	; 0xffffffff
  404278:	d228      	bcs.n	4042cc <__udivmoddi4+0x2b4>
  40427a:	45b8      	cmp	r8, r7
  40427c:	d926      	bls.n	4042cc <__udivmoddi4+0x2b4>
  40427e:	3c02      	subs	r4, #2
  404280:	441f      	add	r7, r3
  404282:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  404286:	ebc8 0707 	rsb	r7, r8, r7
  40428a:	fba0 8902 	umull	r8, r9, r0, r2
  40428e:	454f      	cmp	r7, r9
  404290:	4644      	mov	r4, r8
  404292:	464e      	mov	r6, r9
  404294:	d314      	bcc.n	4042c0 <__udivmoddi4+0x2a8>
  404296:	d029      	beq.n	4042ec <__udivmoddi4+0x2d4>
  404298:	b365      	cbz	r5, 4042f4 <__udivmoddi4+0x2dc>
  40429a:	ebba 0304 	subs.w	r3, sl, r4
  40429e:	eb67 0706 	sbc.w	r7, r7, r6
  4042a2:	fa07 fe0e 	lsl.w	lr, r7, lr
  4042a6:	40cb      	lsrs	r3, r1
  4042a8:	40cf      	lsrs	r7, r1
  4042aa:	ea4e 0303 	orr.w	r3, lr, r3
  4042ae:	e885 0088 	stmia.w	r5, {r3, r7}
  4042b2:	2100      	movs	r1, #0
  4042b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042b8:	4613      	mov	r3, r2
  4042ba:	e6f8      	b.n	4040ae <__udivmoddi4+0x96>
  4042bc:	4610      	mov	r0, r2
  4042be:	e6e0      	b.n	404082 <__udivmoddi4+0x6a>
  4042c0:	ebb8 0402 	subs.w	r4, r8, r2
  4042c4:	eb69 0603 	sbc.w	r6, r9, r3
  4042c8:	3801      	subs	r0, #1
  4042ca:	e7e5      	b.n	404298 <__udivmoddi4+0x280>
  4042cc:	4604      	mov	r4, r0
  4042ce:	e7d8      	b.n	404282 <__udivmoddi4+0x26a>
  4042d0:	4611      	mov	r1, r2
  4042d2:	e795      	b.n	404200 <__udivmoddi4+0x1e8>
  4042d4:	4681      	mov	r9, r0
  4042d6:	e7c0      	b.n	40425a <__udivmoddi4+0x242>
  4042d8:	468a      	mov	sl, r1
  4042da:	e77c      	b.n	4041d6 <__udivmoddi4+0x1be>
  4042dc:	3b02      	subs	r3, #2
  4042de:	443c      	add	r4, r7
  4042e0:	e748      	b.n	404174 <__udivmoddi4+0x15c>
  4042e2:	4608      	mov	r0, r1
  4042e4:	e70a      	b.n	4040fc <__udivmoddi4+0xe4>
  4042e6:	3802      	subs	r0, #2
  4042e8:	443e      	add	r6, r7
  4042ea:	e72f      	b.n	40414c <__udivmoddi4+0x134>
  4042ec:	45c2      	cmp	sl, r8
  4042ee:	d3e7      	bcc.n	4042c0 <__udivmoddi4+0x2a8>
  4042f0:	463e      	mov	r6, r7
  4042f2:	e7d1      	b.n	404298 <__udivmoddi4+0x280>
  4042f4:	4629      	mov	r1, r5
  4042f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042fa:	bf00      	nop

004042fc <__aeabi_idiv0>:
  4042fc:	4770      	bx	lr
  4042fe:	bf00      	nop
  404300:	0a0d0a0d 	.word	0x0a0d0a0d
  404304:	346d6173 	.word	0x346d6173
  404308:	63323364 	.word	0x63323364
  40430c:	756d6920 	.word	0x756d6920
  404310:	6d656420 	.word	0x6d656420
  404314:	2e2e2e6f 	.word	0x2e2e2e6f
  404318:	00000a0d 	.word	0x00000a0d
  40431c:	0000002e 	.word	0x0000002e
  404320:	5f756d69 	.word	0x5f756d69
  404324:	706d6574 	.word	0x706d6574
  404328:	74617265 	.word	0x74617265
  40432c:	3a657275 	.word	0x3a657275
  404330:	0d642520 	.word	0x0d642520
  404334:	0000000a 	.word	0x0000000a
  404338:	636f6c63 	.word	0x636f6c63
  40433c:	6f735f6b 	.word	0x6f735f6b
  404340:	65637275 	.word	0x65637275
  404344:	6425203a 	.word	0x6425203a
  404348:	00000a0d 	.word	0x00000a0d
  40434c:	5f756d69 	.word	0x5f756d69
  404350:	6f727967 	.word	0x6f727967
  404354:	6163735f 	.word	0x6163735f
  404358:	203a656c 	.word	0x203a656c
  40435c:	0a0d6425 	.word	0x0a0d6425
  404360:	00000000 	.word	0x00000000
  404364:	5f756d69 	.word	0x5f756d69
  404368:	65636361 	.word	0x65636361
  40436c:	61725f6c 	.word	0x61725f6c
  404370:	3a65676e 	.word	0x3a65676e
  404374:	0d642520 	.word	0x0d642520
  404378:	0000000a 	.word	0x0000000a
  40437c:	5f756d69 	.word	0x5f756d69
  404380:	65656c73 	.word	0x65656c73
  404384:	6e655f70 	.word	0x6e655f70
  404388:	656c6261 	.word	0x656c6261
  40438c:	25203a64 	.word	0x25203a64
  404390:	000a0d64 	.word	0x000a0d64
  404394:	74697277 	.word	0x74697277
  404398:	65725f65 	.word	0x65725f65
  40439c:	74736967 	.word	0x74736967
  4043a0:	203a7265 	.word	0x203a7265
  4043a4:	63637573 	.word	0x63637573
  4043a8:	0d737365 	.word	0x0d737365
  4043ac:	0000000a 	.word	0x0000000a
  4043b0:	5f697774 	.word	0x5f697774
  4043b4:	7473616d 	.word	0x7473616d
  4043b8:	695f7265 	.word	0x695f7265
  4043bc:	3a74696e 	.word	0x3a74696e
  4043c0:	69616620 	.word	0x69616620
  4043c4:	0d64656c 	.word	0x0d64656c
  4043c8:	0000000a 	.word	0x0000000a
  4043cc:	5f697774 	.word	0x5f697774
  4043d0:	7473616d 	.word	0x7473616d
  4043d4:	695f7265 	.word	0x695f7265
  4043d8:	3a74696e 	.word	0x3a74696e
  4043dc:	63757320 	.word	0x63757320
  4043e0:	73736563 	.word	0x73736563
  4043e4:	00000a0d 	.word	0x00000a0d
  4043e8:	5f697774 	.word	0x5f697774
  4043ec:	626f7270 	.word	0x626f7270
  4043f0:	66203a65 	.word	0x66203a65
  4043f4:	656c6961 	.word	0x656c6961
  4043f8:	000a0d64 	.word	0x000a0d64
  4043fc:	5f697774 	.word	0x5f697774
  404400:	626f7270 	.word	0x626f7270
  404404:	73203a65 	.word	0x73203a65
  404408:	65636375 	.word	0x65636375
  40440c:	0a0d7373 	.word	0x0a0d7373
  404410:	00000000 	.word	0x00000000
  404414:	5f6f6877 	.word	0x5f6f6877
  404418:	695f6d61 	.word	0x695f6d61
  40441c:	7830203a 	.word	0x7830203a
  404420:	0d783125 	.word	0x0d783125
  404424:	0000000a 	.word	0x0000000a
  404428:	5f6f6877 	.word	0x5f6f6877
  40442c:	695f6d61 	.word	0x695f6d61
  404430:	7573203a 	.word	0x7573203a
  404434:	73656363 	.word	0x73656363
  404438:	000a0d73 	.word	0x000a0d73

0040443c <_global_impure_ptr>:
  40443c:	20000010                                ... 

00404440 <zeroes.7250>:
  404440:	30303030 30303030 30303030 30303030     0000000000000000
  404450:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404460:	00000000 33323130 37363534 62613938     ....0123456789ab
  404470:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404480 <blanks.7249>:
  404480:	20202020 20202020 20202020 20202020                     
  404490:	00000043 49534f50 00000058              C...POSIX...

0040449c <_ctype_>:
  40449c:	20202000 20202020 28282020 20282828     .         ((((( 
  4044ac:	20202020 20202020 20202020 20202020                     
  4044bc:	10108820 10101010 10101010 10101010      ...............
  4044cc:	04040410 04040404 10040404 10101010     ................
  4044dc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4044ec:	01010101 01010101 01010101 10101010     ................
  4044fc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40450c:	02020202 02020202 02020202 10101010     ................
  40451c:	00000020 00000000 00000000 00000000      ...............
	...

004045a0 <_init>:
  4045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045a2:	bf00      	nop
  4045a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045a6:	bc08      	pop	{r3}
  4045a8:	469e      	mov	lr, r3
  4045aa:	4770      	bx	lr

004045ac <__init_array_start>:
  4045ac:	00402585 	.word	0x00402585

004045b0 <__frame_dummy_init_array_entry>:
  4045b0:	004000f1                                ..@.

004045b4 <_fini>:
  4045b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045b6:	bf00      	nop
  4045b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045ba:	bc08      	pop	{r3}
  4045bc:	469e      	mov	lr, r3
  4045be:	4770      	bx	lr

004045c0 <__portable_delay_cycles_veneer>:
  4045c0:	f85f f000 	ldr.w	pc, [pc]	; 4045c4 <__portable_delay_cycles_veneer+0x4>
  4045c4:	20000001 	.word	0x20000001

004045c8 <__fini_array_start>:
  4045c8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <impure_data>:
20000010:	0000 0000 02fc 2000 0364 2000 03cc 2000     ....... d.. ... 
	...
200000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000438 <_impure_ptr>:
20000438:	0010 2000                                   ... 

2000043c <__global_locale>:
2000043c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000051c:	3db1 0040 3555 0040 0000 0000 449c 0040     .=@.U5@......D@.
2000052c:	431c 0040 4360 0040 4360 0040 4360 0040     .C@.`C@.`C@.`C@.
2000053c:	4360 0040 4360 0040 4360 0040 4360 0040     `C@.`C@.`C@.`C@.
2000054c:	4360 0040 4360 0040 ffff ffff ffff ffff     `C@.`C@.........
2000055c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000584:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200005a8 <__malloc_av_>:
	...
200005b0:	05a8 2000 05a8 2000 05b0 2000 05b0 2000     ... ... ... ... 
200005c0:	05b8 2000 05b8 2000 05c0 2000 05c0 2000     ... ... ... ... 
200005d0:	05c8 2000 05c8 2000 05d0 2000 05d0 2000     ... ... ... ... 
200005e0:	05d8 2000 05d8 2000 05e0 2000 05e0 2000     ... ... ... ... 
200005f0:	05e8 2000 05e8 2000 05f0 2000 05f0 2000     ... ... ... ... 
20000600:	05f8 2000 05f8 2000 0600 2000 0600 2000     ... ... ... ... 
20000610:	0608 2000 0608 2000 0610 2000 0610 2000     ... ... ... ... 
20000620:	0618 2000 0618 2000 0620 2000 0620 2000     ... ...  ..  .. 
20000630:	0628 2000 0628 2000 0630 2000 0630 2000     (.. (.. 0.. 0.. 
20000640:	0638 2000 0638 2000 0640 2000 0640 2000     8.. 8.. @.. @.. 
20000650:	0648 2000 0648 2000 0650 2000 0650 2000     H.. H.. P.. P.. 
20000660:	0658 2000 0658 2000 0660 2000 0660 2000     X.. X.. `.. `.. 
20000670:	0668 2000 0668 2000 0670 2000 0670 2000     h.. h.. p.. p.. 
20000680:	0678 2000 0678 2000 0680 2000 0680 2000     x.. x.. ... ... 
20000690:	0688 2000 0688 2000 0690 2000 0690 2000     ... ... ... ... 
200006a0:	0698 2000 0698 2000 06a0 2000 06a0 2000     ... ... ... ... 
200006b0:	06a8 2000 06a8 2000 06b0 2000 06b0 2000     ... ... ... ... 
200006c0:	06b8 2000 06b8 2000 06c0 2000 06c0 2000     ... ... ... ... 
200006d0:	06c8 2000 06c8 2000 06d0 2000 06d0 2000     ... ... ... ... 
200006e0:	06d8 2000 06d8 2000 06e0 2000 06e0 2000     ... ... ... ... 
200006f0:	06e8 2000 06e8 2000 06f0 2000 06f0 2000     ... ... ... ... 
20000700:	06f8 2000 06f8 2000 0700 2000 0700 2000     ... ... ... ... 
20000710:	0708 2000 0708 2000 0710 2000 0710 2000     ... ... ... ... 
20000720:	0718 2000 0718 2000 0720 2000 0720 2000     ... ...  ..  .. 
20000730:	0728 2000 0728 2000 0730 2000 0730 2000     (.. (.. 0.. 0.. 
20000740:	0738 2000 0738 2000 0740 2000 0740 2000     8.. 8.. @.. @.. 
20000750:	0748 2000 0748 2000 0750 2000 0750 2000     H.. H.. P.. P.. 
20000760:	0758 2000 0758 2000 0760 2000 0760 2000     X.. X.. `.. `.. 
20000770:	0768 2000 0768 2000 0770 2000 0770 2000     h.. h.. p.. p.. 
20000780:	0778 2000 0778 2000 0780 2000 0780 2000     x.. x.. ... ... 
20000790:	0788 2000 0788 2000 0790 2000 0790 2000     ... ... ... ... 
200007a0:	0798 2000 0798 2000 07a0 2000 07a0 2000     ... ... ... ... 
200007b0:	07a8 2000 07a8 2000 07b0 2000 07b0 2000     ... ... ... ... 
200007c0:	07b8 2000 07b8 2000 07c0 2000 07c0 2000     ... ... ... ... 
200007d0:	07c8 2000 07c8 2000 07d0 2000 07d0 2000     ... ... ... ... 
200007e0:	07d8 2000 07d8 2000 07e0 2000 07e0 2000     ... ... ... ... 
200007f0:	07e8 2000 07e8 2000 07f0 2000 07f0 2000     ... ... ... ... 
20000800:	07f8 2000 07f8 2000 0800 2000 0800 2000     ... ... ... ... 
20000810:	0808 2000 0808 2000 0810 2000 0810 2000     ... ... ... ... 
20000820:	0818 2000 0818 2000 0820 2000 0820 2000     ... ...  ..  .. 
20000830:	0828 2000 0828 2000 0830 2000 0830 2000     (.. (.. 0.. 0.. 
20000840:	0838 2000 0838 2000 0840 2000 0840 2000     8.. 8.. @.. @.. 
20000850:	0848 2000 0848 2000 0850 2000 0850 2000     H.. H.. P.. P.. 
20000860:	0858 2000 0858 2000 0860 2000 0860 2000     X.. X.. `.. `.. 
20000870:	0868 2000 0868 2000 0870 2000 0870 2000     h.. h.. p.. p.. 
20000880:	0878 2000 0878 2000 0880 2000 0880 2000     x.. x.. ... ... 
20000890:	0888 2000 0888 2000 0890 2000 0890 2000     ... ... ... ... 
200008a0:	0898 2000 0898 2000 08a0 2000 08a0 2000     ... ... ... ... 
200008b0:	08a8 2000 08a8 2000 08b0 2000 08b0 2000     ... ... ... ... 
200008c0:	08b8 2000 08b8 2000 08c0 2000 08c0 2000     ... ... ... ... 
200008d0:	08c8 2000 08c8 2000 08d0 2000 08d0 2000     ... ... ... ... 
200008e0:	08d8 2000 08d8 2000 08e0 2000 08e0 2000     ... ... ... ... 
200008f0:	08e8 2000 08e8 2000 08f0 2000 08f0 2000     ... ... ... ... 
20000900:	08f8 2000 08f8 2000 0900 2000 0900 2000     ... ... ... ... 
20000910:	0908 2000 0908 2000 0910 2000 0910 2000     ... ... ... ... 
20000920:	0918 2000 0918 2000 0920 2000 0920 2000     ... ...  ..  .. 
20000930:	0928 2000 0928 2000 0930 2000 0930 2000     (.. (.. 0.. 0.. 
20000940:	0938 2000 0938 2000 0940 2000 0940 2000     8.. 8.. @.. @.. 
20000950:	0948 2000 0948 2000 0950 2000 0950 2000     H.. H.. P.. P.. 
20000960:	0958 2000 0958 2000 0960 2000 0960 2000     X.. X.. `.. `.. 
20000970:	0968 2000 0968 2000 0970 2000 0970 2000     h.. h.. p.. p.. 
20000980:	0978 2000 0978 2000 0980 2000 0980 2000     x.. x.. ... ... 
20000990:	0988 2000 0988 2000 0990 2000 0990 2000     ... ... ... ... 
200009a0:	0998 2000 0998 2000 09a0 2000 09a0 2000     ... ... ... ... 

200009b0 <__malloc_trim_threshold>:
200009b0:	0000 0002                                   ....

200009b4 <__malloc_sbrk_base>:
200009b4:	ffff ffff                                   ....
