Date Thu Nov GMT Server NCSA Content type text html Northwest Laboratory for Integrated Systems Northwest Laboratory for Integrated Systems Department Computer Science Engineering University Washington Box Seattle USA The Department Computer Science and Engineering the University Washington has been engaged Very Large Scale Integration VLSI and Computer Aided Design CAD research development and education since the late Today the Northwest Laboratory for Integrated Systems the focus wide variety VLSI architectures embedded sytems and CAD research Current Research ProjectsAsynchronous Circuits and Verification Time Separation Events Specification synthesis and verification timed asynchronous circuits Asynchronous Circuits Survey current asynchronous design methodologies well the first FPGA for asynchronous circuits FPGAs and Rapid Prototyping Triptych Montage FPGA Architectures Development the Triptych and Montage FPGA architectures architectures with improved densities over current commercial FPGAs Multi FPGA Systems Rapid Prototyping Development the Springbok Rapid Prototyping System for Board Level Designs well partitioning pin assignment and routing topology work for general multi FPGA systems Emerald Architecture Adaptive Toolset for FPGAs complete set mapping placement and routing tools can generated automatically from description FPGA architecture Architecture specific metrics can incorporated into the various tools improve the results Embedded Systems The Chinook Project Hardware Software design synthesis and simulation system for embedded applications Performance Optimization Synchronous Circuits Retiming Level Clocked Circuits Efficient algorithms for retiming circuits that use level sensitive latches improve performance reduce cost and increase tolerance clock skew Architectural Retiming Methods for improving the performance synchronous circuits that have latency feedback contraints Network RouterThe Chaotic Routing Project Self Tuned Systems Self tuned systems are directed Ted Kehl Previous Research Projects Gemini Validating layout comparing the specification circuit the implemented circuit MacTester low cost digital functional tester for chips and circuits with TTL CMOS voltage levels 