[    8.262754] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.262761] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.262768] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.262774] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.262781] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.262788] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.262794] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.262800] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.264045] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.284122] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.297331] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.312914] RTW: module init ret=0
[    8.941867] RTW: txpath=0x1, rxpath=0x1
[    8.941879] RTW: txpath_1ss:0x1, num:1
[    9.030069] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.713098] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.991838] RTW: start auth
[   10.996760] RTW: auth success, start assoc
[   11.001968] RTW: assoc success
[   11.002060] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.003540] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.003551] RTW: mac_id : 0
[   11.003557] RTW: wireless_mode : 0x0b
[   11.003562] RTW: mimo_type : 0
[   11.003568] RTW: static smps : N
[   11.003574] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.003579] RTW: rate_id : 3
[   11.003586] RTW: rssi : -1 (%), rssi_level : 0
[   11.003591] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.003597] RTW: disable_ra : N, disable_pt : N
[   11.003602] RTW: is_noisy : N
[   11.003608] RTW: txrx_state : 0
[   11.003614] RTW: curr_tx_rate : CCK_1M (L)
[   11.003620] RTW: curr_tx_bw : 20MHz
[   11.003625] RTW: curr_retry_ratio : 0
[   11.003631] RTW: ra_mask : 0x00000000000fffff
[   11.003631] 
[   11.005568] RTW: recv eapol packet 1/4
[   11.006725] RTW: send eapol packet 2/4
[   11.012525] RTW: recv eapol packet 3/4
[   11.012894] RTW: send eapol packet 4/4
[   11.014077] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.014372] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.806192] codec_codec_ctl: set repaly channel...
[   13.806230] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.806237] codec_codec_ctl: set sample rate...
[   13.806323] codec_codec_ctl: set device...
[   14.039172] codec_set_device: set device: speaker...
[   24.561602] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   24.564299] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   24.564319] *** PROBE: ISP device allocated successfully: 85f90000 ***
[   24.564336] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   24.564341] *** PROBE: ISP device mutex and spinlock initialized ***
[   24.564349] *** PROBE: Event callback structure initialized at 0x846c2b00 (offset 0xc from isp_dev) ***
[   24.564359] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   24.564367] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   24.564373] *** PROBE: Platform data: c06b7580 ***
[   24.564378] *** PROBE: Platform data validation passed ***
[   24.564383] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   24.564389] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   24.564395] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   24.564400] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   24.564406] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   24.592190] All ISP subdev platform drivers registered successfully
[   24.596014] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   24.596028] *** Registering platform device 0 from platform data ***
[   24.598703] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   24.598718] *** tx_isp_subdev_init: pdev=c06b7278, sd=85217400, ops=c06b7880 ***
[   24.598724] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   24.598731] *** tx_isp_subdev_init: ops=c06b7880, ops->core=c06b78b4 ***
[   24.598737] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   24.598744] *** tx_isp_subdev_init: Set sd->dev=c06b7288, sd->pdev=c06b7278 ***
[   24.598750] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   24.598756] tx_isp_module_init: Module initialized for isp-w01
[   24.598762] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.598768] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   24.598775] tx_isp_subdev_init: platform_get_resource returned c06b7368 for device isp-w01
[   24.598782] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   24.598791] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.598797] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   24.598805] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7278, sd=85217400, ourISPdev=85f90000 ***
[   24.598812] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f90000 ***
[   24.598818] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.598823] *** DEBUG: About to check device name matches ***
[   24.598829] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   24.598836] *** LINKED CSI device: 85217400, regs: b0022000 ***
[   24.598842] *** CSI PROBE: Set dev_priv to csi_dev 85217400 AFTER subdev_init ***
[   24.598848] *** CSI PROBE: Set host_priv to csi_dev 85217400 AFTER subdev_init ***
[   24.598855] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   24.598861] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.598880] *** Platform device 0 (isp-w01) registered successfully ***
[   24.598886] *** Registering platform device 1 from platform data ***
[   24.602781] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   24.602795] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   24.602802] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   24.602808] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   24.602814] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   24.602820] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   24.602826] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   24.602831] *** VIC will operate in FULL mode with complete buffer operations ***
[   24.602837] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   24.602844] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   24.602849] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   24.602856] *** VIC PROBE: Stored vic_dev pointer 84650000 in subdev dev_priv ***
[   24.602862] *** VIC PROBE: Set host_priv to vic_dev 84650000 for Binary Ninja compatibility ***
[   24.602868] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   24.602875] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   24.602882] *** tx_isp_subdev_init: pdev=c06b7388, sd=84650000, ops=c06b7800 ***
[   24.602888] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   24.602895] *** tx_isp_subdev_init: ops=c06b7800, ops->core=c06b781c ***
[   24.602901] *** tx_isp_subdev_init: ops->core->init=c0682b2c ***
[   24.602908] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[   24.602914] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   24.602920] tx_isp_module_init: Module initialized for isp-w02
[   24.602926] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.602934] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   24.602940] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   24.602950] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=85f90000) ***
[   24.602959] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   24.606564] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.606576] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   24.606583] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   24.606592] tx_isp_subdev_init: platform_get_resource returned c06b7470 for device isp-w02
[   24.606612] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   24.606621] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.606627] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   24.606635] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7388, sd=84650000, ourISPdev=85f90000 ***
[   24.606642] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f90000 ***
[   24.606648] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   24.606653] *** DEBUG: About to check device name matches ***
[   24.606658] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   24.606664] *** DEBUG: Retrieved vic_dev from subdev data: 84650000 ***
[   24.606670] *** DEBUG: About to set ourISPdev->vic_dev = 84650000 ***
[   24.606676] *** DEBUG: ourISPdev before linking: 85f90000 ***
[   24.606682] *** DEBUG: ourISPdev->vic_dev set to: 84650000 ***
[   24.606688] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   24.606693] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   24.606699] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   24.606706] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.606712] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   24.606718] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   24.606723] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   24.606744] *** Platform device 1 (isp-w02) registered successfully ***
[   24.606751] *** Registering platform device 2 from platform data ***
[   24.607474] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   24.607490] *** tx_isp_subdev_init: pdev=c06b71a0, sd=846d0400, ops=c06b86e4 ***
[   24.607496] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   24.607503] *** tx_isp_subdev_init: ops=c06b86e4, ops->core=c06b8704 ***
[   24.607509] *** tx_isp_subdev_init: ops->core->init=c068f0f0 ***
[   24.607516] *** tx_isp_subdev_init: Set sd->dev=c06b71b0, sd->pdev=c06b71a0 ***
[   24.607522] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b86e4 ***
[   24.607529] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7880 ***
[   24.607535] tx_isp_module_init: Module initialized for isp-w00
[   24.607540] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.607549] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71a0, sd=846d0400, ourISPdev=85f90000 ***
[   24.607556] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f90000 ***
[   24.607562] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   24.607567] *** DEBUG: About to check device name matches ***
[   24.607574] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   24.607581] *** VIN PROBE: Set dev_priv to vin_dev 846d0400 AFTER subdev_init ***
[   24.607587] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.607606] *** Platform device 2 (isp-w00) registered successfully ***
[   24.607614] *** Registering platform device 3 from platform data ***
[   24.618626] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.618642] *** tx_isp_subdev_init: pdev=c06b7060, sd=846d0200, ops=c06b7934 ***
[   24.618648] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   24.618655] *** tx_isp_subdev_init: ops=c06b7934, ops->core=c06be7bc ***
[   24.618661] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.618668] *** tx_isp_subdev_init: Set sd->dev=c06b7070, sd->pdev=c06b7060 ***
[   24.618674] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7934 ***
[   24.618681] *** tx_isp_subdev_init: ops->sensor=c06be7b0, csi_subdev_ops=c06b7880 ***
[   24.618687] tx_isp_module_init: Module initialized for isp-fs
[   24.618692] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.618698] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.618705] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.618711] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.618718] *** FS PROBE: Set dev_priv to fs_dev 846d0200 AFTER subdev_init ***
[   24.618724] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.618744] *** Platform device 3 (isp-fs) registered successfully ***
[   24.618750] *** Registering platform device 4 from platform data ***
[   24.621456] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.621470] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.621479] *** tx_isp_create_core_device: Core device created successfully: 84650400 ***
[   24.621486] *** CORE PROBE: Set dev_priv to core_dev 84650400 ***
[   24.621492] *** CORE PROBE: Set host_priv to core_dev 84650400 - PREVENTS BadVA CRASH ***
[   24.621498] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.621506] *** tx_isp_subdev_init: pdev=c06b6f30, sd=84650400, ops=c06b7638 ***
[   24.621512] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   24.621519] *** tx_isp_subdev_init: ops=c06b7638, ops->core=c06b7664 ***
[   24.621524] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.621531] *** tx_isp_subdev_init: Set sd->dev=c06b6f40, sd->pdev=c06b6f30 ***
[   24.621538] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   24.621544] tx_isp_module_init: Module initialized for isp-m0
[   24.621549] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.621557] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.621564] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.621574] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=85f90000) ***
[   24.621582] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   24.623848] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.623859] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.623866] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.623874] tx_isp_subdev_init: platform_get_resource returned c06b7028 for device isp-m0
[   24.623882] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.623892] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.623898] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   24.623906] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6f30, sd=84650400, ourISPdev=85f90000 ***
[   24.623914] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f90000 ***
[   24.623919] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.623924] *** DEBUG: About to check device name matches ***
[   24.623930] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.623937] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.623944] *** tx_isp_link_core_device: Linking core device 84650400 to ISP device 85f90000 ***
[   24.623950] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.623956] *** Core subdev already registered at slot 2: 84650400 ***
[   24.623962] *** LINKED CORE device: 84650400 ***
[   24.623968] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.623973] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.623980] *** tx_isp_core_device_init: Initializing core device: 84650400 ***
[   24.623990] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.623996] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.624002] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.624009] *** tx_isp_link_core_device: Linking core device 84650400 to ISP device 85f90000 ***
[   24.624014] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.624020] *** Core subdev already registered at slot 2: 84650400 ***
[   24.624034] *** tx_isp_core_probe: Assigned frame_channels=84650800 to core_dev ***
[   24.624040] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.624046] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.624051] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.624056] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.624062] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   24.624068] *** tx_isp_core_probe: Core device setup complete ***
[   24.624073] ***   - Core device: 84650400 ***
[   24.624078] ***   - Channel count: 6 ***
[   24.624084] ***   - Linked to ISP device: 85f90000 ***
[   24.624089] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.624094] isp_core_tuning_init: Initializing tuning data structure
[   24.624108] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   24.624114] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.624119] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.624124] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.624129] *** tx_isp_core_probe: Set platform driver data ***
[   24.624134] *** tx_isp_core_probe: Set global core device reference ***
[   24.624140] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.624145] ***   - Core device: 84650400 ***
[   24.624151] ***   - Tuning device: 84d36000 ***
[   24.624156] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.624161] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.624524] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.629328] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.637071] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.639422] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.639432] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.639438] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.639443] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.639448] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.639457] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.647194] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.647205] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.647211] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.647231] *** Platform device 4 (isp-m0) registered successfully ***
[   24.647237] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.647260] *** Created /proc/jz/isp directory ***
[   24.647268] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.647276] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.647283] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.647290] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684b7c ***
[   24.647298] *** PROC ENTRY FIX: Using ISP device 85f90000 instead of VIC device 84650000 for isp-w02 ***
[   24.647306] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.647312] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.647321] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.647330] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.647339] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.647344] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.647350] *** Misc device registration handled via main tx-isp device ***
[   24.647355] *** Misc device registration handled via main tx-isp device ***
[   24.647360] *** Misc device registration handled via main tx-isp device ***
[   24.647366] *** Misc device registration handled via main tx-isp device ***
[   24.647371] *** Misc device registration handled via main tx-isp device ***
[   24.647376] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.647385] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.647392] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.647398] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.647405] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 84650000 ***
[   24.647410] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.647415] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.647422] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.647429] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.647434] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.647440] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.647445] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.647450] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.647456] *** PROBE: Binary Ninja reference implementation complete ***
[   24.649389] *** tx_isp_init: Platform device and driver registered successfully ***
[   25.946681] === gc2053 SENSOR MODULE INIT ===
[   25.949078] gc2053 I2C driver registered, waiting for device creation by ISP
[   29.770177] ISP opened successfully
[   29.770511] ISP IOCTL: cmd=0x805056c1 arg=0x76f2ad60
[   29.770525] subdev_sensor_ops_ioctl: cmd=0x2000000
[   29.770531] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   29.770537] *** Creating I2C sensor device on adapter 0 ***
[   29.770545] *** Creating I2C device: gc2053 at 0x37 ***
[   29.770551] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   29.770559] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   29.770564] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   29.777635] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   29.782027] === GC2053 SENSOR PROBE START ===
[   29.782043] sensor_probe: client=85418d00, addr=0x37, adapter=84074c10 (i2c0)
[   29.782049] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   29.782055] Requesting reset GPIO 18
[   29.782063] GPIO reset sequence: HIGH -> LOW -> HIGH
[   30.009144] GPIO reset sequence completed successfully
[   30.009157] === GPIO INITIALIZATION COMPLETE ===
[   30.009167] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   30.009181] sensor_probe: data_interface=1, sensor_max_fps=30
[   30.009187] sensor_probe: MIPI 30fps
[   30.009194] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   30.009202] *** tx_isp_subdev_init: pdev=c06e1168, sd=846e5400, ops=c06e1248 ***
[   30.009208] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   30.009215] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   30.009221] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   30.009227] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   30.009235] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   30.009240] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   30.009247] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846e5400 ***
[   30.009254] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   30.009259] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   30.009265] tx_isp_module_init: Module initialized for (null)
[   30.009271] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   30.009279] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=846e5400, ourISPdev=85f90000 ***
[   30.009287] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f90000 ***
[   30.009293] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   30.009297] *** DEBUG: About to check device name matches ***
[   30.009304] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   30.009311] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   30.009317] *** SENSOR subdev: 846e5400, ops: c06e1248 ***
[   30.009323] *** SENSOR ops->sensor: c06e125c ***
[   30.009328] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   30.009334] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   30.009408] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.009415] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   30.009422] sensor_probe: I2C client association complete
[   30.009431]   sd=846e5400, client=85418d00, addr=0x37, adapter=i2c0
[   30.009436] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   30.009444] sensor_read: reg=0xf0, client=85418d00, adapter=i2c0, addr=0x37
[   30.009853] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   30.009861] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   30.009867] *** SUCCESS: I2C communication working after GPIO reset! ***
[   30.009876] sensor_read: reg=0xf1, client=85418d00, adapter=i2c0, addr=0x37
[   30.010365] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   30.010373] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   30.010378] === I2C COMMUNICATION TEST COMPLETE ===
[   30.010385] Registering gc2053 with ISP framework (sd=846e5400, sensor=846e5400)
[   30.010391] gc2053 registered with ISP framework successfully
[   30.010411] *** MIPS-SAFE: I2C device created successfully at 0x85418d00 ***
[   30.010419] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   30.010425] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   30.010431] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   30.010438] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   30.010474] ISP IOCTL: cmd=0xc050561a arg=0x7fc9b808
[   30.010481] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   30.010488] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   30.010496] ISP IOCTL: cmd=0xc050561a arg=0x7fc9b808
[   30.010501] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   30.010507] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   30.010515] ISP IOCTL: cmd=0xc0045627 arg=0x7fc9b860
[   30.010525] ISP IOCTL: cmd=0x800856d5 arg=0x7fc9b858
[   30.010531] TX_ISP_GET_BUF: IOCTL handler called
[   30.010538] TX_ISP_GET_BUF: core_dev=84650400, isp_dev=85f90000
[   30.010544] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   30.010551] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   25.949078] gc2053 I2C driver registered, waiting for device creation by ISP
[   29.770177] ISP opened successfully
[   29.770511] ISP IOCTL: cmd=0x805056c1 arg=0x76f2ad60
[   29.770525] subdev_sensor_ops_ioctl: cmd=0x2000000
[   29.770531] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   29.770537] *** Creating I2C sensor device on adapter 0 ***
[   29.770545] *** Creating I2C device: gc2053 at 0x37 ***
[   29.770551] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   29.770559] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   29.770564] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   29.777635] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   29.782027] === GC2053 SENSOR PROBE START ===
[   29.782043] sensor_probe: client=85418d00, addr=0x37, adapter=84074c10 (i2c0)
[   29.782049] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   29.782055] Requesting reset GPIO 18
[   29.782063] GPIO reset sequence: HIGH -> LOW -> HIGH
[   30.009144] GPIO reset sequence completed successfully
[   30.009157] === GPIO INITIALIZATION COMPLETE ===
[   30.009167] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   30.009181] sensor_probe: data_interface=1, sensor_max_fps=30
[   30.009187] sensor_probe: MIPI 30fps
[   30.009194] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   30.009202] *** tx_isp_subdev_init: pdev=c06e1168, sd=846e5400, ops=c06e1248 ***
[   30.009208] *** tx_isp_subdev_init: ourISPdev=85f90000 ***
[   30.009215] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   30.009221] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   30.009227] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   30.009235] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   30.009240] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   30.009247] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846e5400 ***
[   30.009254] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   30.009259] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   30.009265] tx_isp_module_init: Module initialized for (null)
[   30.009271] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   30.009279] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=846e5400, ourISPdev=85f90000 ***
[   30.009287] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f90000 ***
[   30.009293] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   30.009297] *** DEBUG: About to check device name matches ***
[   30.009304] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   30.009311] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   30.009317] *** SENSOR subdev: 846e5400, ops: c06e1248 ***
[   30.009323] *** SENSOR ops->sensor: c06e125c ***
[   30.009328] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   30.009334] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   30.009408] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.009415] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   30.009422] sensor_probe: I2C client association complete
[   30.009431]   sd=846e5400, client=85418d00, addr=0x37, adapter=i2c0
[   30.009436] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   30.009444] sensor_read: reg=0xf0, client=85418d00, adapter=i2c0, addr=0x37
[   30.009853] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   30.009861] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   30.009867] *** SUCCESS: I2C communication working after GPIO reset! ***
[   30.009876] sensor_read: reg=0xf1, client=85418d00, adapter=i2c0, addr=0x37
[   30.010365] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   30.010373] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   30.010378] === I2C COMMUNICATION TEST COMPLETE ===
[   30.010385] Registering gc2053 with ISP framework (sd=846e5400, sensor=846e5400)
[   30.010391] gc2053 registered with ISP framework successfully
[   30.010411] *** MIPS-SAFE: I2C device created successfully at 0x85418d00 ***
[   30.010419] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   30.010425] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   30.010431] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   30.010438] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   30.010474] ISP IOCTL: cmd=0xc050561a arg=0x7fc9b808
[   30.010481] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   30.010488] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   30.010496] ISP IOCTL: cmd=0xc050561a arg=0x7fc9b808
[   30.010501] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   30.010507] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   30.010515] ISP IOCTL: cmd=0xc0045627 arg=0x7fc9b860
[   30.010525] ISP IOCTL: cmd=0x800856d5 arg=0x7fc9b858
[   30.010531] TX_ISP_GET_BUF: IOCTL handler called
[   30.010538] TX_ISP_GET_BUF: core_dev=84650400, isp_dev=85f90000
[   30.010544] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   30.010551] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   30.090288] ISP IOCTL: cmd=0x800856d4 arg=0x7fc9b858
[   30.090302] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   30.095509] ISP IOCTL: cmd=0x40045626 arg=0x7fc9b870
[   30.095523] subdev_sensor_ops_ioctl: cmd=0x2000003
[   30.095529] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   30.095535] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   30.095541] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   30.095550] ISP IOCTL: cmd=0x80045612 arg=0x0
[   30.095557] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   30.095562] === ISP Subdevice Array Status ===
[   30.095570]   [0]: isp-w01 (sd=85217400)
[   30.095577]   [1]: isp-w02 (sd=84650000)
[   30.095584]   [2]: isp-m0 (sd=84650400)
[   30.095590]   [3]: gc2053 (sd=846e5400)
[   30.095595]   [4]: (empty)
[   30.095601]   [5]: gc2053 (sd=846e5400)
[   30.095606]   [6]: (empty)
[   30.095611]   [7]: (empty)
[   30.095616]   [8]: (empty)
[   30.095621]   [9]: (empty)
[   30.095626]   [10]: (empty)
[   30.095631]   [11]: (empty)
[   30.095636]   [12]: (empty)
[   30.095641]   [13]: (empty)
[   30.095646]   [14]: (empty)
[   30.095651]   [15]: (empty)
[   30.095656] === End Subdevice Array ===
[   30.095660] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   30.095666] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   30.095672] *** ispcore_activate_module: Fixed for our struct layouts ***
[   30.095677] *** VIC device in state 1, proceeding with activation ***
[   30.095684] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   30.095688] *** SUBDEVICE VALIDATION SECTION ***
[   30.095694] VIC device state set to 2 (activated)
[   30.095698] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   30.095704] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   30.095709] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   30.095714] *** SUBDEVICE INITIALIZATION LOOP ***
[   30.095719] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   30.095725] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   30.095732] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.095740] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   30.095747] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   30.095756] sensor_write: reg=0xfe val=0x80, client=85418d00, adapter=i2c0, addr=0x37
[   30.096076] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.096084] sensor_write_array: reg[1] 0xfe=0x80 OK
[   30.096092] sensor_write: reg=0xfe val=0x80, client=85418d00, adapter=i2c0, addr=0x37
[   30.096412] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.096420] sensor_write_array: reg[2] 0xfe=0x80 OK
[   30.096428] sensor_write: reg=0xfe val=0x80, client=85418d00, adapter=i2c0, addr=0x37
[   30.096742] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.096748] sensor_write_array: reg[3] 0xfe=0x80 OK
[   30.096756] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.097070] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.097077] sensor_write_array: reg[4] 0xfe=0x00 OK
[   30.097085] sensor_write: reg=0xf2 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.097398] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   30.097405] sensor_write_array: reg[5] 0xf2=0x00 OK
[   30.097413] sensor_write: reg=0xf3 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.097726] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   30.097733] sensor_write_array: reg[6] 0xf3=0x00 OK
[   30.097741] sensor_write: reg=0xf4 val=0x36, client=85418d00, adapter=i2c0, addr=0x37
[   30.098054] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   30.098061] sensor_write_array: reg[7] 0xf4=0x36 OK
[   30.098069] sensor_write: reg=0xf5 val=0xc0, client=85418d00, adapter=i2c0, addr=0x37
[   30.098382] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   30.098389] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   30.098397] sensor_write: reg=0xf6 val=0x44, client=85418d00, adapter=i2c0, addr=0x37
[   30.098710] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   30.098717] sensor_write_array: reg[9] 0xf6=0x44 OK
[   30.098725] sensor_write: reg=0xf7 val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.099038] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   30.099045] sensor_write_array: reg[10] 0xf7=0x01 OK
[   30.099053] sensor_write: reg=0xf8 val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.099395] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   30.099404] sensor_write: reg=0xf9 val=0x40, client=85418d00, adapter=i2c0, addr=0x37
[   30.105613] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   30.105628] sensor_write: reg=0xfc val=0x8e, client=85418d00, adapter=i2c0, addr=0x37
[   30.105946] sensor_write: reg=0xfc val=0x8e SUCCESS
[   30.105954] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.106272] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.106280] sensor_write: reg=0x87 val=0x18, client=85418d00, adapter=i2c0, addr=0x37
[   30.106594] sensor_write: reg=0x87 val=0x18 SUCCESS
[   30.106602] sensor_write: reg=0xee val=0x30, client=85418d00, adapter=i2c0, addr=0x37
[   30.106914] sensor_write: reg=0xee val=0x30 SUCCESS
[   30.106923] sensor_write: reg=0xd0 val=0xb7, client=85418d00, adapter=i2c0, addr=0x37
[   30.107236] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   30.107244] sensor_write: reg=0x03 val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.107557] sensor_write: reg=0x03 val=0x04 SUCCESS
[   30.107565] sensor_write: reg=0x04 val=0x60, client=85418d00, adapter=i2c0, addr=0x37
[   30.107878] sensor_write: reg=0x04 val=0x60 SUCCESS
[   30.107886] sensor_write: reg=0x05 val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.108199] sensor_write: reg=0x05 val=0x04 SUCCESS
[   30.108208] sensor_write: reg=0x06 val=0x4c, client=85418d00, adapter=i2c0, addr=0x37
[   30.108520] sensor_write: reg=0x06 val=0x4c SUCCESS
[   30.108528] sensor_write: reg=0x07 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.108841] sensor_write: reg=0x07 val=0x00 SUCCESS
[   30.108850] sensor_write: reg=0x08 val=0x11, client=85418d00, adapter=i2c0, addr=0x37
[   30.109205] sensor_write: reg=0x08 val=0x11 SUCCESS
[   30.109215] sensor_write: reg=0x09 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.109526] sensor_write: reg=0x09 val=0x00 SUCCESS
[   30.109535] sensor_write: reg=0x0a val=0x02, client=85418d00, adapter=i2c0, addr=0x37
[   30.109853] sensor_write: reg=0x0a val=0x02 SUCCESS
[   30.109862] sensor_write: reg=0x0b val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.110176] sensor_write: reg=0x0b val=0x00 SUCCESS
[   30.110184] sensor_write: reg=0x0c val=0x02, client=85418d00, adapter=i2c0, addr=0x37
[   30.110497] sensor_write: reg=0x0c val=0x02 SUCCESS
[   30.110506] sensor_write: reg=0x0d val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.110818] sensor_write: reg=0x0d val=0x04 SUCCESS
[   30.110827] sensor_write: reg=0x0e val=0x40, client=85418d00, adapter=i2c0, addr=0x37
[   30.112814] sensor_write: reg=0x0e val=0x40 SUCCESS
[   30.112830] sensor_write: reg=0x12 val=0xe2, client=85418d00, adapter=i2c0, addr=0x37
[   30.113146] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   30.113155] sensor_write: reg=0x13 val=0x16, client=85418d00, adapter=i2c0, addr=0x37
[   30.115732] sensor_write: reg=0x13 val=0x16 SUCCESS
[   30.115748] sensor_write: reg=0x19 val=0x0a, client=85418d00, adapter=i2c0, addr=0x37
[   30.116066] sensor_write: reg=0x19 val=0x0a SUCCESS
[   30.116074] sensor_write: reg=0x21 val=0x1c, client=85418d00, adapter=i2c0, addr=0x37
[   30.116392] sensor_write: reg=0x21 val=0x1c SUCCESS
[   30.116400] sensor_write: reg=0x28 val=0x0a, client=85418d00, adapter=i2c0, addr=0x37
[   30.116714] sensor_write: reg=0x28 val=0x0a SUCCESS
[   30.116722] sensor_write: reg=0x29 val=0x24, client=85418d00, adapter=i2c0, addr=0x37
[   30.117036] sensor_write: reg=0x29 val=0x24 SUCCESS
[   30.117044] sensor_write: reg=0x2b val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.117357] sensor_write: reg=0x2b val=0x04 SUCCESS
[   30.117366] sensor_write: reg=0x32 val=0xf8, client=85418d00, adapter=i2c0, addr=0x37
[   30.118923] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   30.118939] sensor_write: reg=0x37 val=0x03, client=85418d00, adapter=i2c0, addr=0x37
[   30.119313] sensor_write: reg=0x37 val=0x03 SUCCESS
[   30.119323] sensor_write: reg=0x39 val=0x15, client=85418d00, adapter=i2c0, addr=0x37
[   30.119640] sensor_write: reg=0x39 val=0x15 SUCCESS
[   30.119648] sensor_write: reg=0x43 val=0x07, client=85418d00, adapter=i2c0, addr=0x37
[   30.125846] sensor_write: reg=0x43 val=0x07 SUCCESS
[   30.125860] sensor_write: reg=0x44 val=0x40, client=85418d00, adapter=i2c0, addr=0x37
[   30.126178] sensor_write: reg=0x44 val=0x40 SUCCESS
[   30.126187] sensor_write: reg=0x46 val=0x0b, client=85418d00, adapter=i2c0, addr=0x37
[   30.126505] sensor_write: reg=0x46 val=0x0b SUCCESS
[   30.126514] sensor_write: reg=0x4b val=0x20, client=85418d00, adapter=i2c0, addr=0x37
[   30.126828] sensor_write: reg=0x4b val=0x20 SUCCESS
[   30.126837] sensor_write: reg=0x4e val=0x08, client=85418d00, adapter=i2c0, addr=0x37
[   30.127150] sensor_write: reg=0x4e val=0x08 SUCCESS
[   30.127158] sensor_write: reg=0x55 val=0x20, client=85418d00, adapter=i2c0, addr=0x37
[   30.127471] sensor_write: reg=0x55 val=0x20 SUCCESS
[   30.127480] sensor_write: reg=0x66 val=0x05, client=85418d00, adapter=i2c0, addr=0x37
[   30.127792] sensor_write: reg=0x66 val=0x05 SUCCESS
[   30.127800] sensor_write: reg=0x67 val=0x05, client=85418d00, adapter=i2c0, addr=0x37
[   30.128114] sensor_write: reg=0x67 val=0x05 SUCCESS
[   30.128122] sensor_write: reg=0x77 val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.128434] sensor_write: reg=0x77 val=0x01 SUCCESS
[   30.128443] sensor_write: reg=0x78 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.128756] sensor_write: reg=0x78 val=0x00 SUCCESS
[   30.128764] sensor_write: reg=0x7c val=0x93, client=85418d00, adapter=i2c0, addr=0x37
[   30.129077] sensor_write: reg=0x7c val=0x93 SUCCESS
[   30.129084] sensor_write_array: reg[50] 0x7c=0x93 OK
[   30.129092] sensor_write: reg=0x8c val=0x12, client=85418d00, adapter=i2c0, addr=0x37
[   30.129432] sensor_write: reg=0x8c val=0x12 SUCCESS
[   30.129442] sensor_write: reg=0x8d val=0x92, client=85418d00, adapter=i2c0, addr=0x37
[   30.129764] sensor_write: reg=0x8d val=0x92 SUCCESS
[   30.129773] sensor_write: reg=0x90 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.130088] sensor_write: reg=0x90 val=0x00 SUCCESS
[   30.130097] sensor_write: reg=0x41 val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.130411] sensor_write: reg=0x41 val=0x04 SUCCESS
[   30.130420] sensor_write: reg=0x42 val=0x9d, client=85418d00, adapter=i2c0, addr=0x37
[   30.130733] sensor_write: reg=0x42 val=0x9d SUCCESS
[   30.130741] sensor_write: reg=0x9d val=0x10, client=85418d00, adapter=i2c0, addr=0x37
[   30.131054] sensor_write: reg=0x9d val=0x10 SUCCESS
[   30.131063] sensor_write: reg=0xce val=0x7c, client=85418d00, adapter=i2c0, addr=0x37
[   30.131376] sensor_write: reg=0xce val=0x7c SUCCESS
[   30.131384] sensor_write: reg=0xd2 val=0x41, client=85418d00, adapter=i2c0, addr=0x37
[   30.135956] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   30.135970] sensor_write: reg=0xd3 val=0xdc, client=85418d00, adapter=i2c0, addr=0x37
[   30.136294] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   30.136304] sensor_write: reg=0xe6 val=0x50, client=85418d00, adapter=i2c0, addr=0x37
[   30.136618] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   30.136627] sensor_write: reg=0xb6 val=0xc0, client=85418d00, adapter=i2c0, addr=0x37
[   30.136940] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   30.136949] sensor_write: reg=0xb0 val=0x70, client=85418d00, adapter=i2c0, addr=0x37
[   30.137262] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   30.137270] sensor_write: reg=0xb1 val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.137583] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   30.137592] sensor_write: reg=0xb2 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.137904] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   30.137913] sensor_write: reg=0xb3 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.138226] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   30.138234] sensor_write: reg=0xb4 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.138547] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   30.138555] sensor_write: reg=0xb8 val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.138868] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   30.138876] sensor_write: reg=0xb9 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.139212] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   30.139222] sensor_write: reg=0x26 val=0x30, client=85418d00, adapter=i2c0, addr=0x37
[   30.139538] sensor_write: reg=0x26 val=0x30 SUCCESS
[   30.139547] sensor_write: reg=0xfe val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.139861] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.139870] sensor_write: reg=0x40 val=0x23, client=85418d00, adapter=i2c0, addr=0x37
[   30.140815] sensor_write: reg=0x40 val=0x23 SUCCESS
[   30.140828] sensor_write: reg=0x55 val=0x07, client=85418d00, adapter=i2c0, addr=0x37
[   30.146073] sensor_write: reg=0x55 val=0x07 SUCCESS
[   30.146089] sensor_write: reg=0x60 val=0x40, client=85418d00, adapter=i2c0, addr=0x37
[   30.146408] sensor_write: reg=0x60 val=0x40 SUCCESS
[   30.146416] sensor_write: reg=0xfe val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.146734] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.146743] sensor_write: reg=0x14 val=0x78, client=85418d00, adapter=i2c0, addr=0x37
[   30.147057] sensor_write: reg=0x14 val=0x78 SUCCESS
[   30.147066] sensor_write: reg=0x15 val=0x78, client=85418d00, adapter=i2c0, addr=0x37
[   30.147379] sensor_write: reg=0x15 val=0x78 SUCCESS
[   30.147388] sensor_write: reg=0x16 val=0x78, client=85418d00, adapter=i2c0, addr=0x37
[   30.147700] sensor_write: reg=0x16 val=0x78 SUCCESS
[   30.147709] sensor_write: reg=0x17 val=0x78, client=85418d00, adapter=i2c0, addr=0x37
[   30.148022] sensor_write: reg=0x17 val=0x78 SUCCESS
[   30.148030] sensor_write: reg=0xfe val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.148343] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.148352] sensor_write: reg=0x92 val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.148664] sensor_write: reg=0x92 val=0x00 SUCCESS
[   30.148673] sensor_write: reg=0x94 val=0x03, client=85418d00, adapter=i2c0, addr=0x37
[   30.148990] sensor_write: reg=0x94 val=0x03 SUCCESS
[   30.148998] sensor_write: reg=0x95 val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.149332] sensor_write: reg=0x95 val=0x04 SUCCESS
[   30.149342] sensor_write: reg=0x96 val=0x38, client=85418d00, adapter=i2c0, addr=0x37
[   30.149660] sensor_write: reg=0x96 val=0x38 SUCCESS
[   30.149669] sensor_write: reg=0x97 val=0x07, client=85418d00, adapter=i2c0, addr=0x37
[   30.149984] sensor_write: reg=0x97 val=0x07 SUCCESS
[   30.149993] sensor_write: reg=0x98 val=0x80, client=85418d00, adapter=i2c0, addr=0x37
[   30.150306] sensor_write: reg=0x98 val=0x80 SUCCESS
[   30.150315] sensor_write: reg=0xfe val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.150628] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.150636] sensor_write: reg=0x01 val=0x05, client=85418d00, adapter=i2c0, addr=0x37
[   30.150949] sensor_write: reg=0x01 val=0x05 SUCCESS
[   30.150957] sensor_write: reg=0x02 val=0x89, client=85418d00, adapter=i2c0, addr=0x37
[   30.156638] sensor_write: reg=0x02 val=0x89 SUCCESS
[   30.156654] sensor_write: reg=0x04 val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.156970] sensor_write: reg=0x04 val=0x01 SUCCESS
[   30.156979] sensor_write: reg=0x07 val=0xa6, client=85418d00, adapter=i2c0, addr=0x37
[   30.157315] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   30.157324] sensor_write: reg=0x08 val=0xa9, client=85418d00, adapter=i2c0, addr=0x37
[   30.157636] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   30.157645] sensor_write: reg=0x09 val=0xa8, client=85418d00, adapter=i2c0, addr=0x37
[   30.157959] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   30.157968] sensor_write: reg=0x0a val=0xa7, client=85418d00, adapter=i2c0, addr=0x37
[   30.158282] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   30.158290] sensor_write: reg=0x0b val=0xff, client=85418d00, adapter=i2c0, addr=0x37
[   30.158603] sensor_write: reg=0x0b val=0xff SUCCESS
[   30.158612] sensor_write: reg=0x0c val=0xff, client=85418d00, adapter=i2c0, addr=0x37
[   30.158924] sensor_write: reg=0x0c val=0xff SUCCESS
[   30.158932] sensor_write: reg=0x0f val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.159272] sensor_write: reg=0x0f val=0x00 SUCCESS
[   30.159282] sensor_write: reg=0x50 val=0x1c, client=85418d00, adapter=i2c0, addr=0x37
[   30.159597] sensor_write: reg=0x50 val=0x1c SUCCESS
[   30.159606] sensor_write: reg=0x89 val=0x03, client=85418d00, adapter=i2c0, addr=0x37
[   30.159920] sensor_write: reg=0x89 val=0x03 SUCCESS
[   30.159928] sensor_write: reg=0xfe val=0x04, client=85418d00, adapter=i2c0, addr=0x37
[   30.160241] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.160250] sensor_write: reg=0x28 val=0x86, client=85418d00, adapter=i2c0, addr=0x37
[   30.160562] sensor_write: reg=0x28 val=0x86 SUCCESS
[   30.160570] sensor_write_array: reg[100] 0x28=0x86 OK
[   30.160578] sensor_write: reg=0x29 val=0x86, client=85418d00, adapter=i2c0, addr=0x37
[   30.163786] sensor_write: reg=0x29 val=0x86 SUCCESS
[   30.163802] sensor_write: reg=0x2a val=0x86, client=85418d00, adapter=i2c0, addr=0x37
[   30.164119] sensor_write: reg=0x2a val=0x86 SUCCESS
[   30.164128] sensor_write: reg=0x2b val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.164462] sensor_write: reg=0x2b val=0x68 SUCCESS
[   30.164471] sensor_write: reg=0x2c val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.164783] sensor_write: reg=0x2c val=0x68 SUCCESS
[   30.164792] sensor_write: reg=0x2d val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.166698] sensor_write: reg=0x2d val=0x68 SUCCESS
[   30.166711] sensor_write: reg=0x2e val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.167028] sensor_write: reg=0x2e val=0x68 SUCCESS
[   30.167038] sensor_write: reg=0x2f val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.167354] sensor_write: reg=0x2f val=0x68 SUCCESS
[   30.167363] sensor_write: reg=0x30 val=0x4f, client=85418d00, adapter=i2c0, addr=0x37
[   30.167675] sensor_write: reg=0x30 val=0x4f SUCCESS
[   30.167683] sensor_write: reg=0x31 val=0x68, client=85418d00, adapter=i2c0, addr=0x37
[   30.167996] sensor_write: reg=0x31 val=0x68 SUCCESS
[   30.168005] sensor_write: reg=0x32 val=0x67, client=85418d00, adapter=i2c0, addr=0x37
[   30.176814] sensor_write: reg=0x32 val=0x67 SUCCESS
[   30.176830] sensor_write: reg=0x33 val=0x66, client=85418d00, adapter=i2c0, addr=0x37
[   30.177150] sensor_write: reg=0x33 val=0x66 SUCCESS
[   30.177158] sensor_write: reg=0x34 val=0x66, client=85418d00, adapter=i2c0, addr=0x37
[   30.177475] sensor_write: reg=0x34 val=0x66 SUCCESS
[   30.177484] sensor_write: reg=0x35 val=0x66, client=85418d00, adapter=i2c0, addr=0x37
[   30.177798] sensor_write: reg=0x35 val=0x66 SUCCESS
[   30.177806] sensor_write: reg=0x36 val=0x66, client=85418d00, adapter=i2c0, addr=0x37
[   30.178120] sensor_write: reg=0x36 val=0x66 SUCCESS
[   30.178128] sensor_write: reg=0x37 val=0x66, client=85418d00, adapter=i2c0, addr=0x37
[   30.178441] sensor_write: reg=0x37 val=0x66 SUCCESS
[   30.178450] sensor_write: reg=0x38 val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.178762] sensor_write: reg=0x38 val=0x62 SUCCESS
[   30.178771] sensor_write: reg=0x39 val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.179084] sensor_write: reg=0x39 val=0x62 SUCCESS
[   30.179092] sensor_write: reg=0x3a val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.179429] sensor_write: reg=0x3a val=0x62 SUCCESS
[   30.179438] sensor_write: reg=0x3b val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.179753] sensor_write: reg=0x3b val=0x62 SUCCESS
[   30.179762] sensor_write: reg=0x3c val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.180076] sensor_write: reg=0x3c val=0x62 SUCCESS
[   30.180084] sensor_write: reg=0x3d val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.180398] sensor_write: reg=0x3d val=0x62 SUCCESS
[   30.180406] sensor_write: reg=0x3e val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.180719] sensor_write: reg=0x3e val=0x62 SUCCESS
[   30.180728] sensor_write: reg=0x3f val=0x62, client=85418d00, adapter=i2c0, addr=0x37
[   30.181210] sensor_write: reg=0x3f val=0x62 SUCCESS
[   30.181222] sensor_write: reg=0xfe val=0x01, client=85418d00, adapter=i2c0, addr=0x37
[   30.181536] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.181545] sensor_write: reg=0x9a val=0x06, client=85418d00, adapter=i2c0, addr=0x37
[   30.181862] sensor_write: reg=0x9a val=0x06 SUCCESS
[   30.181871] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.182184] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.182193] sensor_write: reg=0x7b val=0x2a, client=85418d00, adapter=i2c0, addr=0x37
[   30.182506] sensor_write: reg=0x7b val=0x2a SUCCESS
[   30.182515] sensor_write: reg=0x23 val=0x2d, client=85418d00, adapter=i2c0, addr=0x37
[   30.182828] sensor_write: reg=0x23 val=0x2d SUCCESS
[   30.182836] sensor_write: reg=0xfe val=0x03, client=85418d00, adapter=i2c0, addr=0x37
[   30.183150] sensor_write: reg=0xfe val=0x03 SUCCESS
[   30.183158] sensor_write: reg=0x01 val=0x27, client=85418d00, adapter=i2c0, addr=0x37
[   30.183470] sensor_write: reg=0x01 val=0x27 SUCCESS
[   30.183479] sensor_write: reg=0x02 val=0x56, client=85418d00, adapter=i2c0, addr=0x37
[   30.183792] sensor_write: reg=0x02 val=0x56 SUCCESS
[   30.183800] sensor_write: reg=0x03 val=0x8e, client=85418d00, adapter=i2c0, addr=0x37
[   30.184113] sensor_write: reg=0x03 val=0x8e SUCCESS
[   30.184122] sensor_write: reg=0x12 val=0x80, client=85418d00, adapter=i2c0, addr=0x37
[   30.184434] sensor_write: reg=0x12 val=0x80 SUCCESS
[   30.184442] sensor_write: reg=0x13 val=0x07, client=85418d00, adapter=i2c0, addr=0x37
[   30.184756] sensor_write: reg=0x13 val=0x07 SUCCESS
[   30.184764] sensor_write: reg=0x15 val=0x12, client=85418d00, adapter=i2c0, addr=0x37
[   30.186924] sensor_write: reg=0x15 val=0x12 SUCCESS
[   30.186938] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   30.187257] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.187266] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   30.187585] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.187592] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   30.187599] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   30.187605] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   30.187612] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   30.187619] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.187625] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.187631] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.187638] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   30.187645] *** vic_core_ops_init: ENTRY - sd=84650000, enable=1 ***
[   30.187651] *** vic_core_ops_init: vic_dev=84650000, current state check ***
[   30.187658] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.187663] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.187669] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.187675] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.187680] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.187686] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.187694] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.187699] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.187705] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.187711] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.187716] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.187722] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.187728] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.187736] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.187741] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.187747] *** tx_vic_enable_irq: completed successfully ***
[   30.187753] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   30.187760] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   30.187766] *** VIC device final state set to 2 (fully activated) ***
[   30.187772] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   30.187778] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   30.187784] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   30.187790] *** vic_core_ops_init: ENTRY - sd=84650000, enable=1 ***
[   30.187796] *** vic_core_ops_init: vic_dev=84650000, current state check ***
[   30.187802] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.187808] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.187813] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.187818] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.187824] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.187830] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.187837] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.187843] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.187848] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.187854] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.187860] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.187866] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.187872] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.187878] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.187883] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.187888] *** tx_vic_enable_irq: completed successfully ***
[   30.187894] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.187900] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.187906] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.187914] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.187922] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   30.187928] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   30.187934] isp_subdev_init_clks: Using platform data clock arrays: c06b7360
[   30.187942] isp_subdev_init_clks: Using platform data clock configs
[   30.187948] Platform data clock[0]: name=csi, rate=65535
[   30.187958] Clock csi enabled successfully
[   30.209160] CPM clock gates configured
[   30.209175] isp_subdev_init_clks: Successfully initialized 1 clocks
[   30.209184] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.209190] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.209198] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   30.209204] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.209214] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   30.209220] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   30.209227] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.209232] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   30.289156] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.289170] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.289178] *** vic_core_ops_init: ENTRY - sd=84650000, enable=1 ***
[   30.289185] *** vic_core_ops_init: vic_dev=84650000, current state check ***
[   30.289191] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.289196] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.289202] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   30.289210] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.289217] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.289223] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.289228] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.289234] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   30.289241] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.289246] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.289253] csi_video_s_stream: sd=85217400, enable=1
[   30.289259] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.289265] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.289272] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.289278] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=1 ***
[   30.289284] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.289290] *** vic_core_s_stream: STREAM ON ***
[   30.289295] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.289301] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.289307] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.289315] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   30.289322] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   30.289328] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.289333] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.319154] STREAMING: CPM clocks configured for VIC access
[   30.319168] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.319174] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.319181] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   30.319187] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.319193] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.319198] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.319206] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.319212] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.319219] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.319224] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.319230] *** VIC unlock: Commands written, checking VIC status register ***
[   30.319236] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.319242] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.319248] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.319253] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.319258] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.319264] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.319338] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.319346] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.319354] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   30.319361] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   30.319368] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.319374] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.319381] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   30.319387] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.319393] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.319398] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.319404] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.319410] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   30.319416] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.319422] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.319428] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   30.319434] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.319440] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.319446] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.319452] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.319458] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.319463] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.319470] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   30.319476] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.319484] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   30.319491] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.319496] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.319504] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   30.319510] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.319516] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.319521] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.319527] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.319534] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.319540] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.319548] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   30.319554] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.319560] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.319566] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.319572] ispvic_frame_channel_s_stream: arg1=84650000, arg2=1
[   30.319578] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84650000
[   30.319585] ispvic_frame_channel_s_stream[2441]: streamon
[   30.319592] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.319598] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.319603] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.319609] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.319614] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.319622] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.319627] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.319634] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.319640] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.319646] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.319651] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.319657] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.319664] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.319671] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.319678] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.319686] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.319694] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.319701] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.319707] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.319712] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.319718] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.319725] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.319731] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   30.319736] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.319742] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.319748] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   30.319754] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.319765] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.319773] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   30.319837] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.319847] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.319854] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   30.319862] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.319868] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.319874] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.319880] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   30.319887] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.320894] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.320899] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.320904] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.321012] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.321119] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.321126] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   30.321131] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.321137] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.321142] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.321148] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.321156] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.321162] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.321167] *** tx_vic_enable_irq: completed successfully ***
[   30.804508] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.804521] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.804527] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.804533] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.804541] ispcore_slake_module: VIC device=84650000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.804549] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.804559] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   30.804565] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   30.804571] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.804577] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85f90000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.804585] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.804595] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.804601] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.804607] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   30.804614] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.804620] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.804625] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.804631] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.804636] tisp_event_init: Initializing ISP event system
[   30.804643] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.804649] tisp_event_set_cb: Setting callback for event 4
[   30.804656] tisp_event_set_cb: Event 4 callback set to c06857a4
[   30.804661] tisp_event_set_cb: Setting callback for event 5
[   30.804668] tisp_event_set_cb: Event 5 callback set to c0685c6c
[   30.804673] tisp_event_set_cb: Setting callback for event 7
[   30.804679] tisp_event_set_cb: Event 7 callback set to c0685838
[   30.804685] tisp_event_set_cb: Setting callback for event 9
[   30.804691] tisp_event_set_cb: Event 9 callback set to c06858c0
[   30.804697] tisp_event_set_cb: Setting callback for event 8
[   30.804703] tisp_event_set_cb: Event 8 callback set to c0685984
[   30.804710] *** system_irq_func_set: Registered handler c067e710 at index 13 ***
[   30.823934] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.823951] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.823957] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.823964] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.823971] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.823978] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.823985] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.823993] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.824000] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.824007] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.824014] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.824021] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.824028] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.824035] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.824041] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.824048] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.824055] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.824060] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.824067] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.824073] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.824080] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.824087] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.824092] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.824097] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.824105] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.824111] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.824118] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.824125] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.824131] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.824138] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.824145] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.824152] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.824157] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.824164] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.824171] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.824177] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.824184] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.824191] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.824197] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.824204] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.824210] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.824217] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.824223] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.824229] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.824237] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.824244] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.824250] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.824257] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.824263] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.824269] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.824275] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.824281] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.824287] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.824293] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.824300] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.824305] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.824312] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.824317] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.824323] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.824330] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.824337] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.824344] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.824351] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.824357] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.824364] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.824369] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.824376] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.824383] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.824389] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.824395] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.824402] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.824409] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.824415] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.824424] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.824431] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.824438] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.824445] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.824451] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.824457] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.824463] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.824469] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.824474] *** This should eliminate green frames by enabling proper color processing ***
[   30.824481] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.824487] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.824493] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.824500] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.824507] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.824513] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.824519] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.824526] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.824533] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.824538] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.824543] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.824549] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.824554] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.824559] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.824565] tisp_set_csc_version: Setting CSC version 0
[   30.824572] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.824579] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.824584] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.824591] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.824597] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.824603] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.824608] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.824615] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.824621] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.824627] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.824633] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.824639] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.824645] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.824651] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.824657] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.824663] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.824670] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.824677] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.824681] tisp_init: ISP memory buffers configured
[   30.824687] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.824694] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.824702] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.824713] tiziano_ae_params_refresh: AE parameters refreshed
[   30.824719] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.824725] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.824730] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.824735] tiziano_ae_para_addr: AE parameter addresses configured
[   30.824741] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.824748] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.824755] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.824762] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.824769] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.824775] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.824782] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.824789] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   30.824796] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.824803] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.824809] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.824816] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.824821] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.824828] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.824834] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.824841] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.824847] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.824854] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.824860] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.824867] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.824873] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.824880] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.824886] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.824893] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.824899] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.824905] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.824911] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.824918] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   30.837827] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   30.849178] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   30.867005] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   30.884463] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   30.899154] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   30.916919] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   30.927042] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
root@ing-wyze-cam3-a000 ~# dm---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.824854] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.824860] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.824867] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.824873] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.824880] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.824886] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.824893] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.824899] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.824905] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.824911] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.824918] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   30.837827] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   30.849178] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   30.867005] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   30.884463] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   30.899154] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   30.916919] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   30.927042] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   30.949869] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   30.967694] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   30.985606] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.985627] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.985634] tisp_event_set_cb: Setting callback for event 1
[   30.985641] tisp_event_set_cb: Event 1 callback set to c068657c
[   30.985647] tisp_event_set_cb: Setting callback for event 6
[   30.985653] tisp_event_set_cb: Event 6 callback set to c0685adc
[   30.985659] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.985665] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.985672] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.985679] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.985686] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.985691] tiziano_awb_init: AWB hardware blocks enabled
[   30.985697] tiziano_gamma_init: Initializing Gamma processing
[   30.985702] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.985727] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.985733] tiziano_gib_init: Initializing GIB processing
[   30.985738] tiziano_lsc_init: Initializing LSC processing
[   30.985743] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.985750] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.985757] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.985763] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.985769] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.985804] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.985809] tiziano_ccm_init: Using linear CCM parameters
[   30.985815] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.985821] jz_isp_ccm: EV=64, CT=9984
[   30.985828] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.985833] cm_control: saturation=128
[   30.985839] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.985844] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.985849] tiziano_ccm_init: CCM initialized successfully
[   30.985855] tiziano_dmsc_init: Initializing DMSC processing
[   30.985860] tiziano_sharpen_init: Initializing Sharpening
[   30.985865] tiziano_sharpen_init: Using linear sharpening parameters
[   30.985871] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.985877] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.985883] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.985897] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.985903] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.985909] tiziano_sharpen_init: Sharpening initialized successfully
[   30.985914] tiziano_sdns_init: Initializing SDNS processing
[   30.985922] tiziano_sdns_init: Using linear SDNS parameters
[   30.985928] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.985935] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.985940] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.985956] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.985963] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.985968] tiziano_sdns_init: SDNS processing initialized successfully
[   30.985975] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.985980] tiziano_mdns_init: Using linear MDNS parameters
[   30.985987] tiziano_mdns_init: MDNS processing initialized successfully
[   30.985992] tiziano_clm_init: Initializing CLM processing
[   30.985997] tiziano_dpc_init: Initializing DPC processing
[   30.986003] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.986009] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.986015] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.986021] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.986029] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.986036] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.986041] tiziano_hldc_init: Initializing HLDC processing
[   30.986048] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.986055] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.986061] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.986067] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.986075] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.986081] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.986088] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.986095] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.986102] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.986109] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.986115] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.986122] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.986129] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.986134] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.986140] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.986145] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.986152] tisp_adr_set_params: Writing ADR parameters to registers
[   30.986167] tisp_adr_set_params: ADR parameters written to hardware
[   30.986173] tisp_event_set_cb: Setting callback for event 18
[   30.986179] tisp_event_set_cb: Event 18 callback set to c0686c74
[   30.986185] tisp_event_set_cb: Setting callback for event 2
[   30.986191] tisp_event_set_cb: Event 2 callback set to c0685778
[   30.986196] tiziano_adr_init: ADR processing initialized successfully
[   30.986203] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.986208] tiziano_bcsh_init: Initializing BCSH processing
[   30.986213] tiziano_ydns_init: Initializing YDNS processing
[   30.986218] tiziano_rdns_init: Initializing RDNS processing
[   30.986223] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.986237] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x568000 (Binary Ninja EXACT) ***
[   30.986244] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x569000 (Binary Ninja EXACT) ***
[   30.986251] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x56a000 (Binary Ninja EXACT) ***
[   30.986257] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x56b000 (Binary Ninja EXACT) ***
[   30.986264] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x56c000 (Binary Ninja EXACT) ***
[   30.986271] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x56c800 (Binary Ninja EXACT) ***
[   30.986278] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x56d000 (Binary Ninja EXACT) ***
[   30.986285] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x56d800 (Binary Ninja EXACT) ***
[   30.986291] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.986297] *** tisp_init: AE0 buffer allocated at 0x00568000 ***
[   30.986303] *** CRITICAL FIX: data_b2f3c initialized to 0x80568000 (prevents stack corruption) ***
[   30.986312] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x520000 (Binary Ninja EXACT) ***
[   30.986319] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x521000 (Binary Ninja EXACT) ***
[   30.986326] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x522000 (Binary Ninja EXACT) ***
[   30.986333] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x523000 (Binary Ninja EXACT) ***
[   30.986340] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x524000 (Binary Ninja EXACT) ***
[   30.986347] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x524800 (Binary Ninja EXACT) ***
[   30.986353] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x525000 (Binary Ninja EXACT) ***
[   30.986360] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x525800 (Binary Ninja EXACT) ***
[   30.986367] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.986373] *** tisp_init: AE1 buffer allocated at 0x00520000 ***
[   30.986378] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.986384] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.986390] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.986396] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.986401] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.986409] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.986417] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.986427] tiziano_ae_params_refresh: AE parameters refreshed
[   30.986433] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.986439] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.986444] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.986449] tiziano_ae_para_addr: AE parameter addresses configured
[   30.986455] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.986463] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.986469] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.986476] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.986483] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.986489] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.986497] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.986503] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b864814 (Binary Ninja EXACT) ***
[   30.986510] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.986517] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.986523] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.986530] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.986536] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.986542] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.986549] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.986555] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.986561] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.986568] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.986575] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.986581] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.986587] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.986594] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.986601] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.986607] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.986613] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.986619] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.986625] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.986632] *** system_irq_func_set: Registered handler c068697c at index 10 ***
[   31.001687] *** system_irq_func_set: Registered handler c0686a70 at index 27 ***
[   31.019143] *** system_irq_func_set: Registered handler c068697c at index 26 ***
[   31.037111] *** system_irq_func_set: Registered handler c0686b58 at index 29 ***
[   31.052089] *** system_irq_func_set: Registered handler c0686ae4 at index 28 ***
[   31.069159] *** system_irq_func_set: Registered handler c0686bcc at index 30 ***
[   31.086659] *** system_irq_func_set: Registered handler c0686c20 at index 20 ***
[   31.101753] *** system_irq_func_set: Registered handler c0686c74 at index 18 ***
[   31.116752] *** system_irq_func_set: Registered handler c0686cc8 at index 31 ***
[   31.134593] *** system_irq_func_set: Registered handler c0686d1c at index 11 ***
[   31.149164] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.149186] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.149193] tisp_event_set_cb: Setting callback for event 1
[   31.149201] tisp_event_set_cb: Event 1 callback set to c068657c
[   31.149206] tisp_event_set_cb: Setting callback for event 6
[   31.149213] tisp_event_set_cb: Event 6 callback set to c0685adc
[   31.149218] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.149224] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.149231] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.149239] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.149245] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.149251] tiziano_awb_init: AWB hardware blocks enabled
[   31.149256] tiziano_gamma_init: Initializing Gamma processing
[   31.149261] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.149286] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.149292] tiziano_gib_init: Initializing GIB processing
[   31.149297] tiziano_lsc_init: Initializing LSC processing
[   31.149302] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.149309] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.149315] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.149322] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.149327] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.149363] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.149368] tiziano_ccm_init: Using linear CCM parameters
[   31.149374] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.149380] jz_isp_ccm: EV=64, CT=9984
[   31.149387] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.149393] cm_control: saturation=128
[   31.149409] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.149415] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.149421] tiziano_ccm_init: CCM initialized successfully
[   31.149426] tiziano_dmsc_init: Initializing DMSC processing
[   31.149431] tiziano_sharpen_init: Initializing Sharpening
[   31.149436] tiziano_sharpen_init: Using linear sharpening parameters
[   31.149442] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.149449] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.149454] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.149468] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.149475] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.149480] tiziano_sharpen_init: Sharpening initialized successfully
[   31.149485] tiziano_sdns_init: Initializing SDNS processing
[   31.149493] tiziano_sdns_init: Using linear SDNS parameters
[   31.149499] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.149505] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.149511] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.149527] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.149534] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.149539] tiziano_sdns_init: SDNS processing initialized successfully
[   31.149546] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.149551] tiziano_mdns_init: Using linear MDNS parameters
[   31.149558] tiziano_mdns_init: MDNS processing initialized successfully
[   31.149563] tiziano_clm_init: Initializing CLM processing
[   31.149569] tiziano_dpc_init: Initializing DPC processing
[   31.149574] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.149580] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.149587] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.149592] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.149601] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.149607] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.149613] tiziano_hldc_init: Initializing HLDC processing
[   31.149619] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.149626] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.149632] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.149639] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.149646] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.149653] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.149659] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.149667] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.149673] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.149680] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.149687] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.149694] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.149701] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.149706] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.149712] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.149717] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.149723] tisp_adr_set_params: Writing ADR parameters to registers
[   31.149739] tisp_adr_set_params: ADR parameters written to hardware
[   31.149744] tisp_event_set_cb: Setting callback for event 18
[   31.149751] tisp_event_set_cb: Event 18 callback set to c0686c74
[   31.149757] tisp_event_set_cb: Setting callback for event 2
[   31.149763] tisp_event_set_cb: Event 2 callback set to c0685778
[   31.149768] tiziano_adr_init: ADR processing initialized successfully
[   31.149774] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.149779] tiziano_bcsh_init: Initializing BCSH processing
[   31.149785] tiziano_ydns_init: Initializing YDNS processing
[   31.149789] tiziano_rdns_init: Initializing RDNS processing
[   31.149795] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.149800] tisp_event_init: Initializing ISP event system
[   31.149807] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.149887] tisp_event_set_cb: Setting callback for event 4
[   31.150011] tisp_event_set_cb: Event 4 callback set to c06857a4
[   31.150021] tisp_event_set_cb: Setting callback for event 5
[   31.150027] tisp_event_set_cb: Event 5 callback set to c0685c6c
[   31.150033] tisp_event_set_cb: Setting callback for event 7
[   31.150039] tisp_event_set_cb: Event 7 callback set to c0685838
[   31.150045] tisp_event_set_cb: Setting callback for event 9
[   31.150051] tisp_event_set_cb: Event 9 callback set to c06858c0
[   31.150056] tisp_event_set_cb: Setting callback for event 8
[   31.150063] tisp_event_set_cb: Event 8 callback set to c0685984
[   31.150069] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.150074] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.150080] tisp_param_operate_init: Initializing parameter operations
[   31.150087] tisp_netlink_init: Initializing netlink communication
[   31.150092] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.150121] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.150131] tisp_netlink_init: Netlink socket created successfully
[   31.150137] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.150142] tisp_code_create_tuning_node: Device already created, skipping
[   31.150148] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.150154] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.150161] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   31.150167] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   31.150176] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   31.150184] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   31.150192] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   31.150200] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   31.150207] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   31.150215] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f90000, isp_dev->subdevs=85f93274 ***
[   31.150228] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   31.150235] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   31.150240] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   31.150246] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.150252] csi_video_s_stream: sd=85217400, enable=0
[   31.150259] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.150265] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   31.150272] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=0
[   31.150279] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   31.150285] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   31.150291] ispcore_slake_module: CSI slake success
[   31.150295] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   31.150301] *** tx_isp_vic_slake_subdev: ENTRY - sd=84650000 ***
[   31.150308] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=84650000, current state=1 ***
[   31.150315] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   31.150320] ispcore_slake_module: VIC slake success
[   31.150325] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   31.150331] ispcore_slake_module: Skipping Disabling ISP clocks
[   31.150335] ispcore_slake_module: Complete, result=0<6>[   31.150341] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   31.150347] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   31.150353] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.150361] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   31.150369] gc2053: s_stream called with enable=1
[   31.150375] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.150381] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.150388] gc2053: About to write streaming registers for interface 1
[   31.150394] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.150404] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.150727] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.150735] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.150743] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   31.151065] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.151073] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.151079] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.151086] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.151092] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.151098] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.151104] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   31.151111] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.151117] gc2053: s_stream called with enable=1
[   31.151123] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.151129] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.151135] gc2053: About to write streaming registers for interface 1
[   31.151141] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.151150] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.151463] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.151470] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.151479] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   31.151792] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.151799] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.151805] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.151811] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.151817] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.151823] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.151829] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.151835] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   31.169203] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   31.169214] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   31.215051] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   31.215098] ISP IOCTL: cmd=0x800456d0 arg=0x7fc9b870
[   31.215106] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.215112] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.215119] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.215125] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.215131] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.215139] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.215146] VIC activated: state 1 -> 2 (READY)
[   31.215151] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   31.215157] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   31.215189] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   31.215196] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   31.215203] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.215209] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.215215] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.215223] csi_video_s_stream: sd=85217400, enable=1
[   31.215229] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.215237] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=1 ***
[   31.215243] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.215248] *** vic_core_s_stream: STREAM ON ***
[   31.215253] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.215259] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.215265] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.215275] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   31.215281] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   31.215288] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.215293] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.239167] STREAMING: CPM clocks configured for VIC access
[   31.239182] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.239187] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.239195] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.239201] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.239207] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.239212] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.239219] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.239226] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.239233] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.239238] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.239243] *** VIC unlock: Commands written, checking VIC status register ***
[   31.239250] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.239255] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.239261] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.239267] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.239273] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.239278] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.239353] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.239361] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.239367] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.239375] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.239381] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.239388] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.239394] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.239400] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.239405] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.239411] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.239418] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.239423] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.239429] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.239435] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.239441] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.239447] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.239453] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.239459] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.239465] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.239471] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.239477] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.239483] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.239492] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.239498] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.239504] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.239511] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.239517] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.239523] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.239528] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.239534] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.239541] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.239547] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.239555] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.239561] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.239567] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.239573] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.239579] ispvic_frame_channel_s_stream: arg1=84650000, arg2=1
[   31.239585] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84650000
[   31.239592] ispvic_frame_channel_s_stream[2441]: streamon
[   31.239598] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.239604] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.239610] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.239615] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.239621] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.239629] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.239634] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.239641] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.239647] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.239653] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.239658] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.239664] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.239671] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.239678] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.239685] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.239693] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.239700] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.239708] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.239713] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.239719] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.239725] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.239732] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.239738] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.239743] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.239749] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.239755] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.239761] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.239772] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.239780] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.239844] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.239854] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.239860] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.239869] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.239875] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.239881] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.239887] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.239894] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.240901] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.240906] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.240911] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.241018] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.241126] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.241133] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.241138] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.241144] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.241149] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.241155] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.241163] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.241169] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.241174] *** tx_vic_enable_irq: completed successfully ***
[   31.628106] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.628121] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   31.628128] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   31.628138] gc2053: s_stream called with enable=1
[   31.628145] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.628152] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.628158] gc2053: About to write streaming registers for interface 1
[   31.628164] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.628174] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.628496] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.628503] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.628511] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   31.639186] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.639199] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.639206] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.639212] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.639218] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.639224] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.639232] gc2053: s_stream called with enable=1
[   31.639239] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.639245] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.639251] gc2053: About to write streaming registers for interface 1
[   31.639257] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.639267] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.639570] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.639578] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.639587] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   31.639899] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.639906] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.639912] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.639918] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.639924] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.639930] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.736163] ISP M0 device open called from pid 2324
[   31.736192] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.736200] ISP M0 tuning buffer allocated: 81188000 (size=0x500c, aligned)
[   31.736207] tisp_par_ioctl global variable set: 81188000
[   31.736259] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.736267] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.736272] isp_core_tuning_init: Initializing tuning data structure
[   31.736290] isp_core_tuning_init: Tuning data structure initialized at 81190000
[   31.736297] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.736302] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.736309] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 81190000
[   31.736314] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.736320] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.736327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.736334] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.736340] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.736346] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.736351] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.736372] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.736379] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.736385] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.736393] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.736400] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.736406] CRITICAL: Cannot access saturation field at 81190024 - PREVENTING BadVA CRASH
[   31.739194] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739207] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.739214] Set control: cmd=0x980901 value=128
[   31.739420] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739430] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.739436] Set control: cmd=0x98091b value=128
[   31.739646] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739657] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.739664] Set control: cmd=0x980902 value=128
[   31.739670] tisp_bcsh_saturation: saturation=128
[   31.739676] tiziano_bcsh_update: Updating BCSH parameters
[   31.739683]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.739688] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.739824] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739834] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.739840] Set control: cmd=0x980900 value=128
[   31.739989] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739999] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.740006] Set control: cmd=0x980901 value=128
[   31.740133] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740143] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.740150] Set control: cmd=0x98091b value=128
[   31.740272] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740281] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.740288] Set control: cmd=0x980902 value=128
[   31.740294] tisp_bcsh_saturation: saturation=128
[   31.740299] tiziano_bcsh_update: Updating BCSH parameters
[   31.740306]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.740312] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.740434] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740443] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.740449] Set control: cmd=0x980900 value=128
[   31.740580] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.740589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.740595] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.740730] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.740740] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.740746] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.740868] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740877] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   31.740884] Set control: cmd=0x980914 value=0
[   31.741002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.741012] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   31.741018] Set control: cmd=0x980915 value=0
[   31.741136] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.741144] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.741150] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.741285] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   31.741296] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   31.741302] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.741309] csi_video_s_stream: sd=85217400, enable=0
[   31.741316] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.741324] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=0 ***
[   31.741330] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.741336] *** vic_core_s_stream: STREAM OFF ***
[   31.741344] gc2053: s_stream called with enable=0
[   31.741352] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.741358] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.741364] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.741373] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.741696] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.741704] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.741712] sensor_write: reg=0x3e val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.742129] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.742140] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.742146] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.742152] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.742157] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.743992] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.744006] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.744012] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.744020] gc2053: Sensor hardware streaming stopped
[   31.744027] gc2053: s_stream called with enable=0
[   31.744034] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.744040] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.744046] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.744056] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.744377] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.744384] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.744392] sensor_write: reg=0x3e val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.744710] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.744717] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.744724] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.744730] gc2053: Sensor hardware streaming stopped
[   31.744744] ISP IOCTL: cmd=0x800456d1 arg=0x7fc9b870
[   31.744751] tx_isp_video_link_destroy: Destroying links for config 0
[   31.744758] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   31.744768] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.744775] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   31.744782] Set control: cmd=0x8000164 value=1
[   31.744790] ISP IOCTL: cmd=0x800456d0 arg=0x7fc9b870
[   31.744795] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.744801] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   31.744807] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   31.744814] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.744820] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.744826] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.744832] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.744840] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.744845] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.744851] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.744858] csi_video_s_stream: sd=85217400, enable=1
[   31.744864] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.744871] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=1 ***
[   31.744878] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.744882] *** vic_core_s_stream: STREAM ON ***
[   31.744888] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.744894] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.744900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.744908] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   31.744914] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   31.744920] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.744926] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.769165] STREAMING: CPM clocks configured for VIC access
[   31.769179] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.769185] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.769192] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.769198] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.769204] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.769210] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.769216] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.769224] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.769230] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.769236] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.769241] *** VIC unlock: Commands written, checking VIC status register ***
[   31.769248] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.769253] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.769258] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.769264] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.769270] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.769275] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.769347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.769355] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.769362] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.769369] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.769375] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.769382] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.769388] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.769394] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.769399] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.769405] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.769412] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.769417] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.769422] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.769429] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.769435] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.769440] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.769447] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.769452] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.769458] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.769464] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.769471] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.769495] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.769505] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.769512] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.769517] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.769524] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.769530] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.769536] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.769542] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.769547] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.769554] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.769560] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.769568] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.769574] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.769580] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.769586] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.769592] ispvic_frame_channel_s_stream: arg1=84650000, arg2=1
[   31.769598] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84650000
[   31.769605] ispvic_frame_channel_s_stream[2441]: streamon
[   31.769612] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.769618] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.769623] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.769629] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.769634] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.769642] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.769647] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.769654] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.769660] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.769666] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.769671] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.769677] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.769684] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.769691] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.769698] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.769706] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.769714] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.769721] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.769727] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.769732] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.769738] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.769745] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.769761] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.769767] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.769772] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.769779] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.769784] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.769796] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.769804] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.769868] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.769878] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.769884] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.769894] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.769900] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.769905] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.769912] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.769918] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.770925] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.770930] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.770936] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.771043] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.771150] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.771157] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.771162] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.771168] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.771174] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.771180] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.771187] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.771193] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.771198] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess
d[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.736400] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.736406] CRITICAL: Cannot access saturation field at 81190024 - PREVENTING BadVA CRASH
[   31.739194] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739207] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.739214] Set control: cmd=0x980901 value=128
[   31.739420] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739430] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.739436] Set control: cmd=0x98091b value=128
[   31.739646] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739657] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.739664] Set control: cmd=0x980902 value=128
[   31.739670] tisp_bcsh_saturation: saturation=128
[   31.739676] tiziano_bcsh_update: Updating BCSH parameters
[   31.739683]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.739688] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.739824] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739834] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.739840] Set control: cmd=0x980900 value=128
[   31.739989] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.739999] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.740006] Set control: cmd=0x980901 value=128
[   31.740133] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740143] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.740150] Set control: cmd=0x98091b value=128
[   31.740272] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740281] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.740288] Set control: cmd=0x980902 value=128
[   31.740294] tisp_bcsh_saturation: saturation=128
[   31.740299] tiziano_bcsh_update: Updating BCSH parameters
[   31.740306]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.740312] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.740434] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740443] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.740449] Set control: cmd=0x980900 value=128
[   31.740580] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.740589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.740595] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.740730] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.740740] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.740746] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.740868] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.740877] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   31.740884] Set control: cmd=0x980914 value=0
[   31.741002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.741012] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   31.741018] Set control: cmd=0x980915 value=0
[   31.741136] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.741144] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.741150] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.741285] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   31.741296] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   31.741302] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.741309] csi_video_s_stream: sd=85217400, enable=0
[   31.741316] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.741324] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=0 ***
[   31.741330] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.741336] *** vic_core_s_stream: STREAM OFF ***
[   31.741344] gc2053: s_stream called with enable=0
[   31.741352] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.741358] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.741364] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.741373] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.741696] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.741704] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.741712] sensor_write: reg=0x3e val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.742129] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.742140] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.742146] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.742152] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.742157] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.743992] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.744006] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.744012] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.744020] gc2053: Sensor hardware streaming stopped
[   31.744027] gc2053: s_stream called with enable=0
[   31.744034] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.744040] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.744046] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.744056] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.744377] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.744384] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.744392] sensor_write: reg=0x3e val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   31.744710] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.744717] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.744724] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.744730] gc2053: Sensor hardware streaming stopped
[   31.744744] ISP IOCTL: cmd=0x800456d1 arg=0x7fc9b870
[   31.744751] tx_isp_video_link_destroy: Destroying links for config 0
[   31.744758] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   31.744768] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.744775] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   31.744782] Set control: cmd=0x8000164 value=1
[   31.744790] ISP IOCTL: cmd=0x800456d0 arg=0x7fc9b870
[   31.744795] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.744801] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   31.744807] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   31.744814] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.744820] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.744826] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.744832] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.744840] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.744845] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.744851] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.744858] csi_video_s_stream: sd=85217400, enable=1
[   31.744864] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.744871] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84650000, enable=1 ***
[   31.744878] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.744882] *** vic_core_s_stream: STREAM ON ***
[   31.744888] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.744894] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.744900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.744908] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   31.744914] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   31.744920] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.744926] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.769165] STREAMING: CPM clocks configured for VIC access
[   31.769179] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.769185] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.769192] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.769198] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.769204] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.769210] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.769216] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.769224] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.769230] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.769236] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.769241] *** VIC unlock: Commands written, checking VIC status register ***
[   31.769248] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.769253] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.769258] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.769264] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.769270] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.769275] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.769347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.769355] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.769362] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.769369] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.769375] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.769382] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.769388] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.769394] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.769399] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.769405] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.769412] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.769417] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.769422] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.769429] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.769435] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.769440] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.769447] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.769452] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.769458] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.769464] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.769471] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.769495] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.769505] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.769512] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.769517] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.769524] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.769530] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.769536] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.769542] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.769547] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.769554] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.769560] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.769568] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.769574] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.769580] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.769586] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.769592] ispvic_frame_channel_s_stream: arg1=84650000, arg2=1
[   31.769598] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84650000
[   31.769605] ispvic_frame_channel_s_stream[2441]: streamon
[   31.769612] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.769618] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.769623] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.769629] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.769634] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.769642] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.769647] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.769654] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.769660] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.769666] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.769671] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.769677] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.769684] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.769691] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.769698] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.769706] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.769714] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.769721] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.769727] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.769732] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.769738] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.769745] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.769761] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.769767] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.769772] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.769779] ispvic_frame_channel_qbuf: arg1=84650000, arg2=  (null)
[   31.769784] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.769796] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.769804] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.769868] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.769878] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.769884] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.769894] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.769900] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.769905] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.769912] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.769918] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.770925] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.770930] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.770936] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.771043] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.771150] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.771157] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.771162] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.771168] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.771174] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.771180] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.771187] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.771193] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.771198] *** tx_vic_enable_irq: completed successfully ***
[   32.184160] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.184174] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   32.184181] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   32.184191] gc2053: s_stream called with enable=1
[   32.184199] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.184205] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.184211] gc2053: About to write streaming registers for interface 1
[   32.184217] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.184227] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   32.184547] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.184554] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.184563] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   32.188737] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.188750] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.188757] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.188765] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.188771] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.188777] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.188785] gc2053: s_stream called with enable=1
[   32.188791] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.188797] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.188803] gc2053: About to write streaming registers for interface 1
[   32.188809] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.188819] sensor_write: reg=0xfe val=0x00, client=85418d00, adapter=i2c0, addr=0x37
[   32.189259] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.189267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.189277] sensor_write: reg=0x3e val=0x91, client=85418d00, adapter=i2c0, addr=0x37
[   32.192598] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.192611] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.192617] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.192625] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.192631] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.192637] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.192879] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.192889] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.192897] Set control: cmd=0x980918 value=2
[   32.193041] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193051] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193057] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193192] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193201] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193207] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193330] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193339] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193345] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193467] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193473] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193623] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193638] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193769] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193775] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.193905] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.193914] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.193919] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.194045] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.194054] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.194059] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.194277] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.194285] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.194291] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.194425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.194433] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.194439] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.416782] *** FRAME CHANNEL OPEN: minor=54 ***
[   32.416795] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   32.416801] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   32.416807] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   32.416813] *** SAFE: Frame channel device stored in file->private_data ***
[   32.416819] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   32.416827] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   32.416845] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   32.416852] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   32.416861] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   32.417458] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   32.417469] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   32.417475] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   32.417483] Channel 0: Request 4 buffers, type=1 memory=2
[   32.417489] Channel 0: USERPTR mode - client will provide buffers
[   32.417495] Channel 0: USERPTR mode - 4 user buffers expected
[   32.417505] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 805eb980 ***
[   32.417511] *** Channel 0: VIC active_buffer_count set to 4 ***
[   32.417517] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.417523] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   32.417547] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.417555] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.417561] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.417567] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.417575] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.417582] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.417589] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.417596] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.417603] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.417609] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.417616] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.417623] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.417629] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.417636] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.417644] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.417652] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   32.417659] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=1 ***
[   32.417666] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.417673] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.417680] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.417690] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.417697] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.417703] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.417709] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.417716] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.417723] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.417730] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.417737] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.417743] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.417749] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.417756] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.417763] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.417768] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.417775] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.417783] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.417791] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   32.417798] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=2 ***
[   32.417805] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.417811] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.417817] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.417825] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.417833] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.417838] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.417844] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.417851] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.417859] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.417866] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.417873] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.417879] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.417885] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.417891] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.417897] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.417903] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.417910] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.417918] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.417926] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   32.417933] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=3 ***
[   32.417939] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.417947] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.417953] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.417961] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.417967] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.417973] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.417979] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.417987] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   32.417994] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   32.418001] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.418008] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   32.418014] *** Channel 0: QBUF - Queue buffer index=3 ***
[   32.418020] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   32.418027] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   32.418033] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.418039] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.418045] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   32.418053] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   32.418061] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   32.418069] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=4 ***
[   32.418075] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   32.418081] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   32.418088] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.418178] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.418187] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.418195] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.418201] Channel 0: STREAMON - Enqueuing buffers in driver
[   32.418207] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.426874] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.426887] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.426893] *** Channel 0: Frame completion wait ***
[   32.426899] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.426906] *** Channel 0: Frame wait returned 10 ***
[   32.426911] *** Channel 0: Frame was ready, consuming it ***
[   32.427014] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.427023] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.427029] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.427035] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.427045] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.427051] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.427058] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.427257] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.427269] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.427275] *** Channel 0: Frame completion wait ***
[   32.427281] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.481879] *** FRAME CHANNEL OPEN: minor=53 ***
[   32.481891] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   32.481897] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   32.481903] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   32.481909] *** SAFE: Frame channel device stored in file->private_data ***
[   32.481915] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   32.481923] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   32.481941] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   32.481948] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   32.481956] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   32.482799] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   32.482809] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   32.482815] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   32.482823] Channel 1: Request 2 buffers, type=1 memory=2
[   32.482829] Channel 1: USERPTR mode - client will provide buffers
[   32.482835] Channel 1: USERPTR mode - 2 user buffers expected
[   32.482845] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 805eb680 ***
[   32.482851] *** Channel 1: VIC active_buffer_count set to 2 ***
[   32.482857] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.482863] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   32.482878] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.482885] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.482891] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.482897] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.482905] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.482912] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.482919] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.482926] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.482932] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.482938] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.482946] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.482953] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.482961] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.482969] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   32.482976] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805eb680, vbm_buffer_count=1 ***
[   32.482983] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.482990] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.482997] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.483007] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.483013] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.483019] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.483025] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.483032] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.483039] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.483047] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.483053] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.483059] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.483065] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.483072] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.483079] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.483087] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.483095] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.483102] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805eb680, vbm_buffer_count=2 ***
[   32.483109] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.483115] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.483121] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.483215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.483225] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.483232] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.483238] Channel 1: STREAMON - Enqueuing buffers in driver
[   32.483245] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.489215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.489229] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.489235] *** Channel 1: Frame completion wait ***
[   32.489241] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.489247] *** Channel 1: Frame wait returned 10 ***
[   32.489253] *** Channel 1: Frame was ready, consuming it ***
[   32.489310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.489318] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.489325] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.489331] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.489341] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.489348] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.489354] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.489368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.489375] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.489381] *** Channel 1: Frame completion wait ***
[   32.489387] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.519169] *** Channel 0: Frame wait returned 0 ***
[   32.519181] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.519204] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.519212] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.519218] *** Channel 0: Frame completion wait ***
[   32.519224] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.519230] *** Channel 0: Frame wait returned 10 ***
[   32.519236] *** Channel 0: Frame was ready, consuming it ***
[   32.519243] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.519250] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.519256] *** Channel 0: Frame completion wait ***
[   32.519261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.589139] *** Channel 1: Frame wait returned 0 ***
[   32.589151] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.589173] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.589181] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.589187] *** Channel 1: Frame completion wait ***
[   32.589193] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.589199] *** Channel 1: Frame wait returned 10 ***
[   32.589204] *** Channel 1: Frame was ready, consuming it ***
[   32.589212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.589219] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.589224] *** Channel 1: Frame completion wait ***
[   32.589230] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.619145] *** Channel 0: DQBUF wait returned 0 ***
[   32.619156] *** Channel 0: DQBUF timeout, generating frame ***
[   32.619165] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.619203] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.619211] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.619217] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.619223] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.619229] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.619349] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.619360] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.619367] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.619373] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.619382] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.619389] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.619395] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.619414] *** Channel 0: Frame wait returned 0 ***
[   32.619421] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.619433] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.619440] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.619447] *** Channel 0: Frame completion wait ***
[   32.619452] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.619458] *** Channel 0: Frame wait returned 10 ***
[   32.619464] *** Channel 0: Frame was ready, consuming it ***
[   32.619472] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.619479] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.619484] *** Channel 0: Frame completion wait ***
[   32.619490] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.629220] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.629233] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.629240] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.629246] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.629254] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.629261] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.629268] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.629275] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.629281] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.629287] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.629295] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.629302] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.629309] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.629315] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.629323] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.629331] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   32.629339] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=4 ***
[   32.629346] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.629353] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.629365] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.629436] *** Channel 0: Frame wait returned 9 ***
[   32.629459] *** Channel 0: Frame was ready, consuming it ***
[   32.629473] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.629480] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.629486] *** Channel 0: Frame completion wait ***
[   32.629492] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.689152] *** Channel 1: DQBUF wait returned 0 ***
[   32.689163] *** Channel 1: DQBUF timeout, generating frame ***
[   32.689172] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.689287] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.689296] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.689303] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.689309] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.689319] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.689325] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.689332] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.689349] *** Channel 1: Frame wait returned 0 ***
[   32.689356] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.689367] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.689393] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.689399] *** Channel 1: Frame completion wait ***
[   32.689405] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.689411] *** Channel 1: Frame wait returned 10 ***
[   32.689417] *** Channel 1: Frame was ready, consuming it ***
[   32.689425] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.689432] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.689438] *** Channel 1: Frame completion wait ***
[   32.689443] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.691107] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.691120] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.691127] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.691133] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.691141] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.691148] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.691155] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.691162] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.691169] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.691175] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.691182] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.691189] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.691197] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.691205] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   32.691213] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805eb680, vbm_buffer_count=2 ***
[   32.691219] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.691227] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.691239] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.691305] *** Channel 1: Frame wait returned 10 ***
[   32.691312] *** Channel 1: Frame was ready, consuming it ***
[   32.691324] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.691331] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.691337] *** Channel 1: Frame completion wait ***
[   32.691343] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.729162] *** Channel 0: Frame wait returned 0 ***
[   32.729174] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.729195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.729203] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.729231] *** Channel 0: Frame completion wait ***
[   32.729238] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.729244] *** Channel 0: Frame wait returned 10 ***
[   32.729250] *** Channel 0: Frame was ready, consuming it ***
[   32.729259] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.729265] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.729271] *** Channel 0: Frame completion wait ***
[   32.729277] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.742467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.742479] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.742486] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.742491] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.742497] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.789147] *** Channel 1: Frame wait returned 0 ***
[   32.789158] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.789180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.789188] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.789194] *** Channel 1: Frame completion wait ***
[   32.789200] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.789206] *** Channel 1: Frame wait returned 10 ***
[   32.789211] *** Channel 1: Frame was ready, consuming it ***
[   32.789219] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.789226] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.789232] *** Channel 1: Frame completion wait ***
[   32.789237] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.819162] *** Channel 0: DQBUF wait returned 0 ***
[   32.819173] *** Channel 0: DQBUF timeout, generating frame ***
[   32.819182] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   32.819208] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.819215] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.819221] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.819227] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.819232] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.819348] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.819358] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.819364] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.819370] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.819380] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.819387] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.819393] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.829178] *** Channel 0: Frame wait returned 0 ***
[   32.829192] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.829214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.829221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.829228] *** Channel 0: Frame completion wait ***
[   32.829233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.829240] *** Channel 0: Frame wait returned 10 ***
[   32.829245] *** Channel 0: Frame was ready, consuming it ***
[   32.829252] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.829260] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.829265] *** Channel 0: Frame completion wait ***
[   32.829270] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.829434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.829443] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.829450] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.829456] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.829463] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.829470] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.829477] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.829484] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.829491] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.829496] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.829504] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.829511] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.829518] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.829525] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.829533] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.829541] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   32.829549] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=4 ***
[   32.829556] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.829562] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.829574] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.829638] *** Channel 0: DQBUF wait returned 19 ***
[   32.829649] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   32.829687] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.829695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.829701] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.829707] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.829712] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.829833] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.829844] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.829850] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.829856] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.829867] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.829874] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.829880] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.840046] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.840059] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.840066] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.840072] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.840079] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.840086] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.840094] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.840100] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.840107] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.840112] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.840120] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.840127] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.840134] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.840140] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.840148] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.840156] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   32.840164] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805eb980, vbm_buffer_count=4 ***
[   32.840171] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.840178] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.840190] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.840257] *** Channel 0: Frame wait returned 9 ***
[   32.840264] *** Channel 0: Frame was ready, consuming it ***
[   32.840277] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.840284] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.840290] *** Channel 0: Frame completion wait ***
[   32.840296] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.889144] *** Channel 1: DQBUF wait returned 0 ***
[   32.889156] *** Channel 1: DQBUF timeout, generating frame ***
[   32.889164] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   32.889268] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.889276] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.889283] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.889289] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.889299] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846e5400 (name=gc2053) ***
[   32.889306] *** tx_isp_get_sensor: Found real sensor: 846e5400 ***
[   32.889312] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.889329] *** Channel 1: Frame wait returned 0 ***
[   32.889336] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.889347] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.889354] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.889360] *** Channel 1: Frame completion wait ***
[   32.889366] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.889372] *** Channel 1: Frame wait returned 10 ***
[   32.889378] *** Channel 1: Frame was ready, consuming it ***
[   32.889385] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.889392] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.889398] *** Channel 1: Frame completion wait ***
[   32.889403] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.891778] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.891792] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.891798] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.891804] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.891812] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.891819] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.891826] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.891833] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.891839] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.891845] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.891853] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.891860] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.891868] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.891876] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.891884] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805eb680, vbm_buffer_count=2 ***
[   32.891890] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.891897] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.891909] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.891995] *** Channel 1: Frame wait returned 10 ***
[   32.892002] *** Channel 1: Frame was ready, consuming it ***
[   32.892015] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.892022] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.892028] *** Channel 1: Frame completion wait ***
[   32.892034] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.939147] *** Channel 0: Frame wait returned 0 ***
[   32.939159] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.939180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.939187] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.939193] *** Channel 0: Frame completion wait ***
[   32.939199] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.939205] *** Channel 0: Frame wait returned 10 ***
[   32.939211] *** Channel 0: Frame was ready, consuming it ***
[   32.939218] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.939225] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.939231] *** Channel 0: Frame completion wait ***
[   32.939236] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 170.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 170.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 810.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   6 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   3 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp      75.000MHz disable   0 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz disable   0 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   216 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
