global 0
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_bip
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_mim
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_dnw
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_18
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_bip_npn
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfrtmom
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_mos_cap_25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_18
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_disres
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_res
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_na
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmos_33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_hvt
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmvar
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmos_18
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_na
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_na33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_lvt
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfres_sa
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_na33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_esd
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmim
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_25od33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_25od33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_mos_cap
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_25ud18
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmos
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_25ud18
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_na25od33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfjvar
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmos_25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rtmom
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_na25od33
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_dio_na25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfres_rpo
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_hvt
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfind
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_rfmvar_25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_na25
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=tt_lvt
include "/home/nano01/a/agrawa64/mosis_65nm/mosis_65nm/tsmcN65/../models/spectre/crn65gplus_2d5_lk_v1d0.scs" section=stat_mis

// Library name: Sangamesh_SRAM
// Cell name: 6T_cell
// View name: schematic
subckt Sangamesh_SRAM_6T_cell_schematic BL BLB WL gnd vdd
    M6 (qb q vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M7 (q qb vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M11 (q WL BL gnd) nch_mac l=60n w=200n multi=1 nf=1 sigma=1 sd=200n \
        ad=3.5e-14 as=3.5e-14 pd=750n ps=750n nrd=0.5 nrs=0.5 sa=175n \
        sb=175n sca=0 scb=0 scc=0 mismatchflag=1
    M10 (q qb gnd gnd) nch_mac l=60n w=480.0n multi=1 nf=4 sigma=1 \
        sd=350.0n ad=9.3e-14 as=1.155e-13 pd=2u ps=2.6u nrd=0.364583 \
        nrs=0.364583 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M8 (qb WL BLB gnd) nch_mac l=60n w=200n multi=1 nf=1 sigma=1 sd=200n \
        ad=3.5e-14 as=3.5e-14 pd=750n ps=750n nrd=0.5 nrs=0.5 sa=175n \
        sb=175n sca=0 scb=0 scc=0 mismatchflag=1
    M9 (qb q gnd gnd) nch_mac l=60n w=480.0n multi=1 nf=4 sigma=1 \
        sd=350.0n ad=9.3e-14 as=1.155e-13 pd=2u ps=2.6u nrd=0.364583 \
        nrs=0.364583 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends Sangamesh_SRAM_6T_cell_schematic
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: Precharge
// View name: schematic
subckt Precharge Vpre VpreL VpreR vdd
    M2 (VpreL Vpre VpreR vdd) pch_mac l=60n w=200n multi=1 nf=1 sigma=1 \
        sd=200n ad=3.5e-14 as=3.5e-14 pd=750n ps=750n nrd=0.5 nrs=0.5 \
        sa=175n sb=175n sca=0 scb=0 scc=0 mismatchflag=1
    M1 (VpreR Vpre vdd vdd) pch_mac l=60n w=1.2u multi=1 nf=2 sigma=1 \
        sd=200n ad=1.2e-13 as=2.1e-13 pd=1.6u ps=3.1u nrd=0.0833333 \
        nrs=0.0833333 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M0 (VpreL Vpre vdd vdd) pch_mac l=60n w=1.2u multi=1 nf=2 sigma=1 \
        sd=200n ad=1.2e-13 as=2.1e-13 pd=1.6u ps=3.1u nrd=0.0833333 \
        nrs=0.0833333 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 \
        mismatchflag=1
ends Precharge
// End of subcircuit definition.

// Library name: Sangamesh_3TDRAM
// Cell name: INV
// View name: schematic
subckt INV A Out Vdd gnd
    M4 (Out A gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M5 (Out A Vdd Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends INV
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: Latched_Comparator_nmos
// View name: schematic
subckt Latched_Comparator_nmos Out\+ clk1 clk2 gnd in\+ in\- vdd
    I2 (net059 Out\+ vdd gnd) INV
    I1 (clk2 net062 vdd gnd) INV
    M42 (net059 net062 net060 vdd) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M41 (net055 clk1 vdd vdd) pch_mac l=60n w=600n multi=1 nf=3 sigma=1 \
        sd=200n ad=7.5e-14 as=7.5e-14 pd=1.55u ps=1.55u nrd=0.166667 \
        nrs=0.166667 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M37 (net64 in\+ net055 vdd) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
    M36 (net052 net060 net75 vdd) pch_mac l=60n w=800n multi=1 nf=4 \
        sigma=1 sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 \
        nrs=0.125 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
    M35 (net060 net052 net64 vdd) pch_mac l=60n w=800n multi=1 nf=4 \
        sigma=1 sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 \
        nrs=0.125 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
    M40 (net75 in\- net055 vdd) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
    M43 (net052 vdd net063 vdd) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M67 (net063 gnd net052 gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M66 (net060 clk2 net059 gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
    M65 (net75 clk1 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=0
    M64 (net64 clk1 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=0
    M62 (net060 clk1 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=0
    M63 (net052 clk1 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=0
    M61 (net052 net060 gnd gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=0
    M60 (net060 net052 gnd gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=0
ends Latched_Comparator_nmos
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: AND2
// View name: schematic
subckt AND2 A B Out gnd vdd
    M24 (net34 A net37 gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M29 (Out net34 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M25 (net37 B gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M28 (Out net34 vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M27 (net34 B vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M26 (net34 A vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends AND2
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: INV
// View name: schematic
subckt INV_schematic A Out Vdd gnd
    M4 (Out A gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M5 (Out A Vdd Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends INV_schematic
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: NOR3
// View name: schematic
subckt NOR3 A B C Out Vdd gnd
    M9 (Out C gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M7 (Out B gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M6 (Out A gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M11 (net39 A Vdd Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M10 (net38 B net39 Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M12 (Out C net38 Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends NOR3
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: Analog_Mux
// View name: schematic
subckt Analog_Mux S Vin0 Vin1 Vout gnd vdd
    M2 (Vin1 S Vout gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M0 (net23 S gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M84 (Vin0 net23 Vout gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M3 (Vout net23 Vin1 vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M1 (net23 S vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M85 (Vout S Vin0 vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends Analog_Mux
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: NAND3
// View name: schematic
subckt NAND3 A B C Out gnd vdd
    M2 (net16 C gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M1 (net15 B net16 gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M0 (Out A net15 gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M5 (Out C vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M4 (Out B vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M3 (Out A vdd vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends NAND3
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: DFF
// View name: schematic
subckt DFF Clk D gnd Q Qb Reset Set Vdd
    I10 (Q net13 Reset Qb gnd Vdd) NAND3
    I9 (Set net7 Qb Q gnd Vdd) NAND3
    I8 (net13 D Reset net16 gnd Vdd) NAND3
    I7 (net7 Clk net16 net13 gnd Vdd) NAND3
    I6 (net21 Clk Reset net7 gnd Vdd) NAND3
    I0 (Set net16 net7 net21 gnd Vdd) NAND3
ends DFF
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: OR2
// View name: schematic
subckt OR2 A B Out Vdd gnd
    M4 (Out net8 gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M1 (net8 B gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M0 (net8 A gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M5 (Out net8 Vdd Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M3 (net14 A Vdd Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
    M2 (net8 B net14 Vdd) pch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
ends OR2
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: 4b_Digital_logic
// View name: schematic
subckt Sangamesh_SRAM_4b_Digital_logic_schematic Clk_ShifReg CompOut R0 \
        R0b R1 R1b R2 R2b R3 R3b Reset Reset_ShiftReg Set Vdd clk gnd
    I18 (D3 net047 Vdd gnd) INV_schematic
    I17 (D0 net048 Vdd gnd) INV_schematic
    I12 (D1 net049 Vdd gnd) INV_schematic
    I11 (D2 net050 Vdd gnd) INV_schematic
    I16 (net047 CompOut R3b net207 Vdd gnd) NOR3
    I26 (net050 CompOut R2b net210 Vdd gnd) NOR3
    I23 (net049 CompOut R1b net209 Vdd gnd) NOR3
    I32 (net048 CompOut R0b net208 Vdd gnd) NOR3
    I14 (net207 net211 gnd net203 gnd Vdd) Analog_Mux
    I24 (net210 net214 gnd net206 gnd Vdd) Analog_Mux
    I20 (net209 net213 gnd net205 gnd Vdd) Analog_Mux
    I30 (net208 net212 gnd net204 gnd Vdd) Analog_Mux
    I5 (Clk_ShifReg D0 gnd D net219 Vdd Reset_ShiftReg Vdd) DFF
    I0 (Clk_ShifReg D1 gnd D0 net220 Reset_ShiftReg Vdd Vdd) DFF
    I3 (Clk_ShifReg D2 gnd D1 net221 Reset_ShiftReg Vdd Vdd) DFF
    I2 (Clk_ShifReg D3 gnd D2 net222 Reset_ShiftReg Vdd Vdd) DFF
    I1 (Clk_ShifReg D gnd D3 net223 Reset_ShiftReg Vdd Vdd) DFF
    I15 (clk net203 gnd R3 R3b Reset Set Vdd) DFF
    I25 (clk net206 gnd R2 R2b Reset Set Vdd) DFF
    I21 (clk net205 gnd R1 R1b Reset Set Vdd) DFF
    I31 (clk net204 gnd R0 R0b Reset Set Vdd) DFF
    I13 (R3 D3 net211 Vdd gnd) OR2
    I22 (R2 D2 net214 Vdd gnd) OR2
    I19 (R1 D1 net213 Vdd gnd) OR2
    I29 (R0 D0 net212 Vdd gnd) OR2
ends Sangamesh_SRAM_4b_Digital_logic_schematic
// End of subcircuit definition.

// Library name: Sangamesh_SRAM
// Cell name: 6T_MAC
// View name: schematic
M12 (product net021 sample gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M26 (net043 d1 vdd_adc gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M30 (net045 d0 vdd_adc gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M21 (net046 d3 vdd_adc gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M17 (net042 d2 vdd_adc gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M23 (vss_adc D3 net046 gnd) nch_mac l=60n w=1.2u multi=1 nf=6 sigma=1 \
        sd=200n ad=1.2e-13 as=1.5e-13 pd=2.4u ps=3.1u nrd=0.0833333 \
        nrs=0.0833333 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 \
        mismatchflag=1
M19 (net042 D2 vss_adc gnd) nch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M24 (net043 D1 vss_adc gnd) nch_mac l=60n w=400n multi=1 nf=2 sigma=1 \
        sd=200n ad=4e-14 as=7e-14 pd=800n ps=1.5u nrd=0.25 nrs=0.25 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M28 (net045 D0 vss_adc gnd) nch_mac l=60n w=200n multi=1 nf=1 sigma=1 \
        sd=200n ad=3.5e-14 as=3.5e-14 pd=750.0n ps=750.0n nrd=0.5 nrs=0.5 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M14 (net021 ensample gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 sigma=1 \
        sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n nrd=1.45833 \
        nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 mismatchflag=1
M8 (BLB0 en_sharing product gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M6 (BLB1 en_sharing product gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M2 (BLB3 en_sharing product gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M4 (BLB2 en_sharing product gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M10 (en_sharing_b en_sharing gnd gnd) nch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M25 (vss_adc d1 net043 vdd_pre) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M29 (vss_adc d0 net045 vdd_pre) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M22 (vss_adc d3 net046 vdd_pre) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M18 (vss_adc d2 net042 vdd_pre) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M20 (net046 D3 vdd_adc vdd_pre) pch_mac l=60n w=1.2u multi=1 nf=6 sigma=1 \
        sd=200n ad=1.2e-13 as=1.5e-13 pd=2.4u ps=3.1u nrd=0.0833333 \
        nrs=0.0833333 sa=175.00n sb=175.00n sca=0 scb=0 scc=0 \
        mismatchflag=1
M16 (vdd_adc D2 net042 vdd_pre) pch_mac l=60n w=800n multi=1 nf=4 sigma=1 \
        sd=200n ad=8e-14 as=1.1e-13 pd=1.6u ps=2.3u nrd=0.125 nrs=0.125 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M27 (vdd_adc D1 net043 vdd_pre) pch_mac l=60n w=400n multi=1 nf=2 sigma=1 \
        sd=200n ad=4e-14 as=7e-14 pd=800n ps=1.5u nrd=0.25 nrs=0.25 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M31 (vdd_adc D0 net045 vdd_pre) pch_mac l=60n w=200n multi=1 nf=1 sigma=1 \
        sd=200n ad=3.5e-14 as=3.5e-14 pd=750.0n ps=750.0n nrd=0.5 nrs=0.5 \
        sa=175.00n sb=175.00n sca=0 scb=0 scc=0 mismatchflag=1
M11 (product ensample sample vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M13 (net021 ensample vdd_pre vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M9 (en_sharing_b en_sharing vdd_pre vdd_pre) pch_mac l=60n w=120.0n \
        multi=1 nf=1 sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n \
        ps=800n nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M5 (product en_sharing_b BLB1 vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M1 (product en_sharing_b BLB3 vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M7 (product en_sharing_b BLB0 vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
M3 (product en_sharing_b BLB2 vdd_pre) pch_mac l=60n w=120.0n multi=1 nf=1 \
        sigma=1 sd=350.0n ad=3.45e-14 as=3.45e-14 pd=800n ps=800n \
        nrd=1.45833 nrs=1.45833 sa=100n sb=100n sca=0 scb=0 scc=0 \
        mismatchflag=1
C5 (BLB0 gnd) capacitor c=50f
C0 (BLB3 gnd) capacitor c=50f
C4 (BLB1 gnd) capacitor c=50f
C7 (BL1 gnd) capacitor c=50f
C6 (BL0 gnd) capacitor c=50f
C2 (BL2 gnd) capacitor c=50f
C3 (BLB2 gnd) capacitor c=50f
C1 (BL3 gnd) capacitor c=50f
I3 (Vpre0 BL0 BLB0 vdd_pre) Precharge
I2 (Vpre1 BL1 BLB1 vdd_pre) Precharge
I1 (Vpre2 BL2 BLB2 vdd_pre) Precharge
I0 (Vpre3 BL3 BLB3 vdd_pre) Precharge

//SK Array of 25 rows 
I_1_1 (BL3 BLB3 WL1 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_1_2 (BL2 BLB2 WL1 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_1_3 (BL1 BLB1 WL1 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_1_4 (BL0 BLB0 WL1 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_2_1 (BL3 BLB3 WL2 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_2_2 (BL2 BLB2 WL2 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_2_3 (BL1 BLB1 WL2 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_2_4 (BL0 BLB0 WL2 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_3_1 (BL3 BLB3 WL3 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_3_2 (BL2 BLB2 WL3 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_3_3 (BL1 BLB1 WL3 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_3_4 (BL0 BLB0 WL3 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_4_1 (BL3 BLB3 WL4 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_4_2 (BL2 BLB2 WL4 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_4_3 (BL1 BLB1 WL4 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_4_4 (BL0 BLB0 WL4 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_5_1 (BL3 BLB3 WL5 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_5_2 (BL2 BLB2 WL5 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_5_3 (BL1 BLB1 WL5 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_5_4 (BL0 BLB0 WL5 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_6_1 (BL3 BLB3 WL6 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_6_2 (BL2 BLB2 WL6 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_6_3 (BL1 BLB1 WL6 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_6_4 (BL0 BLB0 WL6 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_7_1 (BL3 BLB3 WL7 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_7_2 (BL2 BLB2 WL7 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_7_3 (BL1 BLB1 WL7 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_7_4 (BL0 BLB0 WL7 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_8_1 (BL3 BLB3 WL8 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_8_2 (BL2 BLB2 WL8 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_8_3 (BL1 BLB1 WL8 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_8_4 (BL0 BLB0 WL8 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_9_1 (BL3 BLB3 WL9 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_9_2 (BL2 BLB2 WL9 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_9_3 (BL1 BLB1 WL9 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_9_4 (BL0 BLB0 WL9 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_10_1 (BL3 BLB3 WL10 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_10_2 (BL2 BLB2 WL10 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_10_3 (BL1 BLB1 WL10 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_10_4 (BL0 BLB0 WL10 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_11_1 (BL3 BLB3 WL11 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_11_2 (BL2 BLB2 WL11 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_11_3 (BL1 BLB1 WL11 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_11_4 (BL0 BLB0 WL11 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_12_1 (BL3 BLB3 WL12 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_12_2 (BL2 BLB2 WL12 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_12_3 (BL1 BLB1 WL12 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_12_4 (BL0 BLB0 WL12 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_13_1 (BL3 BLB3 WL13 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_13_2 (BL2 BLB2 WL13 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_13_3 (BL1 BLB1 WL13 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_13_4 (BL0 BLB0 WL13 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_14_1 (BL3 BLB3 WL14 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_14_2 (BL2 BLB2 WL14 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_14_3 (BL1 BLB1 WL14 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_14_4 (BL0 BLB0 WL14 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_15_1 (BL3 BLB3 WL15 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_15_2 (BL2 BLB2 WL15 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_15_3 (BL1 BLB1 WL15 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_15_4 (BL0 BLB0 WL15 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_16_1 (BL3 BLB3 WL16 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_16_2 (BL2 BLB2 WL16 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_16_3 (BL1 BLB1 WL16 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_16_4 (BL0 BLB0 WL16 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_17_1 (BL3 BLB3 WL17 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_17_2 (BL2 BLB2 WL17 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_17_3 (BL1 BLB1 WL17 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_17_4 (BL0 BLB0 WL17 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_18_1 (BL3 BLB3 WL18 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_18_2 (BL2 BLB2 WL18 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_18_3 (BL1 BLB1 WL18 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_18_4 (BL0 BLB0 WL18 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_19_1 (BL3 BLB3 WL19 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_19_2 (BL2 BLB2 WL19 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_19_3 (BL1 BLB1 WL19 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_19_4 (BL0 BLB0 WL19 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_20_1 (BL3 BLB3 WL20 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_20_2 (BL2 BLB2 WL20 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_20_3 (BL1 BLB1 WL20 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_20_4 (BL0 BLB0 WL20 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_21_1 (BL3 BLB3 WL21 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_21_2 (BL2 BLB2 WL21 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_21_3 (BL1 BLB1 WL21 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_21_4 (BL0 BLB0 WL21 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_22_1 (BL3 BLB3 WL22 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_22_2 (BL2 BLB2 WL22 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_22_3 (BL1 BLB1 WL22 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_22_4 (BL0 BLB0 WL22 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_23_1 (BL3 BLB3 WL23 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_23_2 (BL2 BLB2 WL23 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_23_3 (BL1 BLB1 WL23 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_23_4 (BL0 BLB0 WL23 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_24_1 (BL3 BLB3 WL24 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_24_2 (BL2 BLB2 WL24 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_24_3 (BL1 BLB1 WL24 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_24_4 (BL0 BLB0 WL24 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_25_1 (BL3 BLB3 WL25 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_25_2 (BL2 BLB2 WL25 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_25_3 (BL1 BLB1 WL25 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
I_25_4 (BL0 BLB0 WL25 gnd vdd) Sangamesh_SRAM_6T_cell_schematic
//SK End array of 25 rows 

C20 (sample net102) mimcap_sin lt=2u wt=2u mimflag=3 mf=1 mismatchflag=0
C21 (net102 net103) mimcap_sin lt=2u wt=2u mimflag=3 mf=1 mismatchflag=0
C8 (accumulation gnd) mimcap_sin lt=6.87u wt=6.87u mimflag=3 mf=1 \
        mismatchflag=0
C23 (net103 net101) mimcap_sin lt=2u wt=2u mimflag=3 mf=1 mismatchflag=0
C22 (net101 gnd) mimcap_sin lt=2u wt=2u mimflag=3 mf=1 mismatchflag=0
M15 (sample enacc accumulation vdd_pre) pch_18_mac l=260n w=400n multi=1 \
        nf=1 sigma=1 sd=310n ad=9.2e-14 as=9.2e-14 pd=1.26u ps=1.26u \
        nrd=0.3875 nrs=0.3875 sa=230n sb=230n sca=0 scb=0 scc=0 \
        mismatchflag=1
I27 (compout net081 net087 gnd Vx accumulation vdd_pre) \
        Latched_Comparator_nmos
C12 (net046 Vx net046) moscap_rf25 wr=700n lr=700n br=2 gr=8 m=1
C15 (net042 Vx net042) moscap_rf25 wr=630.0n lr=630.0n br=2 gr=4 m=1
C14 (net043 Vx net043) moscap_rf25 wr=700n lr=700n br=2 gr=1 m=1
C9 (net067 Vx net067) moscap_rf25 wr=500n lr=500n br=2 gr=1 m=1
C13 (net045 net067 net045) moscap_rf25 wr=500n lr=500n br=2 gr=1 m=1
I30 (ADC_en clk_ShiftReg net086 gnd vdd_pre) AND2
I32 (ADC_en clk_logic net088 gnd vdd_pre) AND2
I29 (ADC_en clk_SA net081 gnd vdd_pre) AND2
I31 (ADC_en Output_valid net087 gnd vdd_pre) AND2
I28 (net086 compout D0 d0 D1 d1 D2 d2 D3 d3 Reset Reset_ShiftReg vdd_pre \
        vdd_pre net088 gnd) Sangamesh_SRAM_4b_Digital_logic_schematic