{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 19:02:58 2010 " "Info: Processing started: Thu Aug 19 19:02:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controlador -c Controlador " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controlador -c Controlador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKUC " "Info: Assuming node \"CLKUC\" is an undefined clock" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } } { "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKUC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MODOLOAD " "Info: Assuming node \"MODOLOAD\" is an undefined clock" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } } { "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MODOLOAD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKOSC " "Info: Assuming node \"CLKOSC\" is an undefined clock" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } } { "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKOSC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MUX_2:MUX_CLK\|OUT1~79bal " "Info: Detected gated clock \"MUX_2:MUX_CLK\|OUT1~79bal\" as buffer" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } } { "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/archivos de programa/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MUX_2:MUX_CLK\|OUT1~79bal" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLKUC register CONTROL:CONTROL0\|CUENTA\[3\] register CONTROL:CONTROL0\|LATCH 151.52 MHz 6.6 ns Internal " "Info: Clock \"CLKUC\" has Internal fmax of 151.52 MHz between source register \"CONTROL:CONTROL0\|CUENTA\[3\]\" and destination register \"CONTROL:CONTROL0\|LATCH\" (period= 6.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTROL:CONTROL0\|CUENTA\[3\] 1 REG LC58 68 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.800 ns) 3.100 ns CONTROL:CONTROL0\|LATCH~656 2 COMB SEXP6 1 " "Info: 2: + IC(1.300 ns) + CELL(1.800 ns) = 3.100 ns; Loc. = SEXP6; Fanout = 1; COMB Node = 'CONTROL:CONTROL0\|LATCH~656'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 4.600 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 4.600 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 71.74 % ) " "Info: Total cell delay = 3.300 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 28.26 % ) " "Info: Total interconnect delay = 1.300 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKUC destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKUC\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns CLKUC 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLKUC'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUC } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.100 ns) 3.700 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(0.600 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.200 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.200 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 69.35 % ) " "Info: Total cell delay = 4.300 ns ( 69.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 30.65 % ) " "Info: Total interconnect delay = 1.900 ns ( 30.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKUC source 6.200 ns - Longest register " "Info: - Longest clock path from clock \"CLKUC\" to source register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns CLKUC 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLKUC'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUC } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.100 ns) 3.700 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(0.600 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.200 ns CONTROL:CONTROL0\|CUENTA\[3\] 3 REG LC58 68 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.200 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 69.35 % ) " "Info: Total cell delay = 4.300 ns ( 69.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 30.65 % ) " "Info: Total interconnect delay = 1.900 ns ( 30.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MODOLOAD register CONTROL:CONTROL0\|CUENTA\[3\] register CONTROL:CONTROL0\|LATCH 151.52 MHz 6.6 ns Internal " "Info: Clock \"MODOLOAD\" has Internal fmax of 151.52 MHz between source register \"CONTROL:CONTROL0\|CUENTA\[3\]\" and destination register \"CONTROL:CONTROL0\|LATCH\" (period= 6.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTROL:CONTROL0\|CUENTA\[3\] 1 REG LC58 68 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.800 ns) 3.100 ns CONTROL:CONTROL0\|LATCH~656 2 COMB SEXP6 1 " "Info: 2: + IC(1.300 ns) + CELL(1.800 ns) = 3.100 ns; Loc. = SEXP6; Fanout = 1; COMB Node = 'CONTROL:CONTROL0\|LATCH~656'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 4.600 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 4.600 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 71.74 % ) " "Info: Total cell delay = 3.300 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 28.26 % ) " "Info: Total interconnect delay = 1.300 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODOLOAD destination 6.500 ns + Shortest register " "Info: + Shortest clock path from clock \"MODOLOAD\" to destination register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns MODOLOAD 1 CLK PIN_39 24 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_39; Fanout = 24; CLK Node = 'MODOLOAD'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODOLOAD } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.100 ns) 4.000 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(1.300 ns) + CELL(2.100 ns) = 4.000 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.500 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.500 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 60.00 % ) " "Info: Total cell delay = 3.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 2.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODOLOAD source 6.500 ns - Longest register " "Info: - Longest clock path from clock \"MODOLOAD\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns MODOLOAD 1 CLK PIN_39 24 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_39; Fanout = 24; CLK Node = 'MODOLOAD'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODOLOAD } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.100 ns) 4.000 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(1.300 ns) + CELL(2.100 ns) = 4.000 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.500 ns CONTROL:CONTROL0\|CUENTA\[3\] 3 REG LC58 68 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.500 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 60.00 % ) " "Info: Total cell delay = 3.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 2.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLKOSC register CONTROL:CONTROL0\|CUENTA\[3\] register CONTROL:CONTROL0\|LATCH 151.52 MHz 6.6 ns Internal " "Info: Clock \"CLKOSC\" has Internal fmax of 151.52 MHz between source register \"CONTROL:CONTROL0\|CUENTA\[3\]\" and destination register \"CONTROL:CONTROL0\|LATCH\" (period= 6.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTROL:CONTROL0\|CUENTA\[3\] 1 REG LC58 68 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.800 ns) 3.100 ns CONTROL:CONTROL0\|LATCH~656 2 COMB SEXP6 1 " "Info: 2: + IC(1.300 ns) + CELL(1.800 ns) = 3.100 ns; Loc. = SEXP6; Fanout = 1; COMB Node = 'CONTROL:CONTROL0\|LATCH~656'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 4.600 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 4.600 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 71.74 % ) " "Info: Total cell delay = 3.300 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 28.26 % ) " "Info: Total interconnect delay = 1.300 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKOSC destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKOSC\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns CLKOSC 1 CLK PIN_43 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_43; Fanout = 1; CLK Node = 'CLKOSC'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKOSC } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.100 ns) 3.700 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(0.600 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.200 ns CONTROL:CONTROL0\|LATCH 3 REG LC4 8 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.200 ns; Loc. = LC4; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|LATCH'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 69.35 % ) " "Info: Total cell delay = 4.300 ns ( 69.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 30.65 % ) " "Info: Total interconnect delay = 1.900 ns ( 30.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKOSC source 6.200 ns - Longest register " "Info: - Longest clock path from clock \"CLKOSC\" to source register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns CLKOSC 1 CLK PIN_43 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_43; Fanout = 1; CLK Node = 'CLKOSC'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKOSC } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.100 ns) 3.700 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(0.600 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.200 ns CONTROL:CONTROL0\|CUENTA\[3\] 3 REG LC58 68 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.200 ns; Loc. = LC58; Fanout = 68; REG Node = 'CONTROL:CONTROL0\|CUENTA\[3\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 69.35 % ) " "Info: Total cell delay = 4.300 ns ( 69.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 30.65 % ) " "Info: Total interconnect delay = 1.900 ns ( 30.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] CONTROL:CONTROL0|LATCH~656 CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { CONTROL:CONTROL0|CUENTA[3] {} CONTROL:CONTROL0|LATCH~656 {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 1.300ns 0.000ns } { 0.000ns 1.800ns 1.500ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|LATCH } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|LATCH {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKOSC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[3] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKOSC {} CLKOSC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[3] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "CONTROL:CONTROL0\|CUENTA\[5\] MODOLOAD CLKUC -1.100 ns register " "Info: tsu for register \"CONTROL:CONTROL0\|CUENTA\[5\]\" (data pin = \"MODOLOAD\", clock pin = \"CLKUC\") is -1.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.800 ns + Longest pin register " "Info: + Longest pin to register delay is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns MODOLOAD 1 CLK PIN_39 24 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_39; Fanout = 24; CLK Node = 'MODOLOAD'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODOLOAD } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.600 ns) 2.500 ns CONTROL:CONTROL0\|CUENTA~4020 2 COMB LC49 1 " "Info: 2: + IC(1.300 ns) + CELL(0.600 ns) = 2.500 ns; Loc. = LC49; Fanout = 1; COMB Node = 'CONTROL:CONTROL0\|CUENTA~4020'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { MODOLOAD CONTROL:CONTROL0|CUENTA~4020 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.800 ns CONTROL:CONTROL0\|CUENTA\[5\] 3 REG LC50 66 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 3.800 ns; Loc. = LC50; Fanout = 66; REG Node = 'CONTROL:CONTROL0\|CUENTA\[5\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CONTROL:CONTROL0|CUENTA~4020 CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 65.79 % ) " "Info: Total cell delay = 2.500 ns ( 65.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 34.21 % ) " "Info: Total interconnect delay = 1.300 ns ( 34.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { MODOLOAD CONTROL:CONTROL0|CUENTA~4020 CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { MODOLOAD {} MODOLOAD~out {} CONTROL:CONTROL0|CUENTA~4020 {} CONTROL:CONTROL0|CUENTA[5] {} } { 0.000ns 0.000ns 1.300ns 0.000ns } { 0.000ns 0.600ns 0.600ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKUC destination 6.200 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKUC\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns CLKUC 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLKUC'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUC } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.100 ns) 3.700 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(0.600 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.200 ns CONTROL:CONTROL0\|CUENTA\[5\] 3 REG LC50 66 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.200 ns; Loc. = LC50; Fanout = 66; REG Node = 'CONTROL:CONTROL0\|CUENTA\[5\]'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 69.35 % ) " "Info: Total cell delay = 4.300 ns ( 69.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 30.65 % ) " "Info: Total interconnect delay = 1.900 ns ( 30.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[5] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { MODOLOAD CONTROL:CONTROL0|CUENTA~4020 CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { MODOLOAD {} MODOLOAD~out {} CONTROL:CONTROL0|CUENTA~4020 {} CONTROL:CONTROL0|CUENTA[5] {} } { 0.000ns 0.000ns 1.300ns 0.000ns } { 0.000ns 0.600ns 0.600ns 1.300ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLKUC MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|CUENTA[5] } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLKUC {} CLKUC~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|CUENTA[5] {} } { 0.000ns 0.000ns 0.600ns 1.300ns } { 0.000ns 1.000ns 2.100ns 1.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "MODOLOAD INV CONTROL:CONTROL0\|INV~en 12.200 ns register " "Info: tco from clock \"MODOLOAD\" to destination pin \"INV\" through register \"CONTROL:CONTROL0\|INV~en\" is 12.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODOLOAD source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"MODOLOAD\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns MODOLOAD 1 CLK PIN_39 24 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_39; Fanout = 24; CLK Node = 'MODOLOAD'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODOLOAD } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.100 ns) 4.000 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(1.300 ns) + CELL(2.100 ns) = 4.000 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.500 ns CONTROL:CONTROL0\|INV~en 3 REG LC24 6 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.500 ns; Loc. = LC24; Fanout = 6; REG Node = 'CONTROL:CONTROL0\|INV~en'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~en } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 60.00 % ) " "Info: Total cell delay = 3.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 2.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~en } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|INV~en {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest register pin " "Info: + Longest register to pin delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTROL:CONTROL0\|INV~en 1 REG LC24 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 6; REG Node = 'CONTROL:CONTROL0\|INV~en'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL:CONTROL0|INV~en } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns INV 2 PIN PIN_40 0 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'INV'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CONTROL:CONTROL0|INV~en INV } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 80.00 % ) " "Info: Total cell delay = 4.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CONTROL:CONTROL0|INV~en INV } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { CONTROL:CONTROL0|INV~en {} INV {} } { 0.000ns 1.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~en } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|INV~en {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CONTROL:CONTROL0|INV~en INV } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { CONTROL:CONTROL0|INV~en {} INV {} } { 0.000ns 1.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SLEEP CK0 5.600 ns Longest " "Info: Longest tpd from source pin \"SLEEP\" to destination pin \"CK0\" is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns SLEEP 1 PIN PIN_44 1 " "Info: 1: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'SLEEP'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLEEP } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(4.000 ns) 5.600 ns CK0 2 PIN PIN_4 0 " "Info: 2: + IC(0.600 ns) + CELL(4.000 ns) = 5.600 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'CK0'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { SLEEP CK0 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 89.29 % ) " "Info: Total cell delay = 5.000 ns ( 89.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 10.71 % ) " "Info: Total interconnect delay = 0.600 ns ( 10.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { SLEEP CK0 } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { SLEEP {} SLEEP~out {} CK0 {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CONTROL:CONTROL0\|INV~reg0 INV1 MODOLOAD 4.000 ns register " "Info: th for register \"CONTROL:CONTROL0\|INV~reg0\" (data pin = \"INV1\", clock pin = \"MODOLOAD\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MODOLOAD destination 6.500 ns + Longest register " "Info: + Longest clock path from clock \"MODOLOAD\" to destination register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns MODOLOAD 1 CLK PIN_39 24 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_39; Fanout = 24; CLK Node = 'MODOLOAD'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODOLOAD } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.100 ns) 4.000 ns MUX_2:MUX_CLK\|OUT1~79bal 2 COMB LC38 35 " "Info: 2: + IC(1.300 ns) + CELL(2.100 ns) = 4.000 ns; Loc. = LC38; Fanout = 35; COMB Node = 'MUX_2:MUX_CLK\|OUT1~79bal'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 6.500 ns CONTROL:CONTROL0\|INV~reg0 3 REG LC62 8 " "Info: 3: + IC(1.300 ns) + CELL(1.200 ns) = 6.500 ns; Loc. = LC62; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|INV~reg0'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 60.00 % ) " "Info: Total cell delay = 3.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 2.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|INV~reg0 {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns INV1 1 PIN PIN_33 2 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 2; PIN Node = 'INV1'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { INV1 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.500 ns) 3.100 ns CONTROL:CONTROL0\|INV~reg0 2 REG LC62 8 " "Info: 2: + IC(1.000 ns) + CELL(1.500 ns) = 3.100 ns; Loc. = LC62; Fanout = 8; REG Node = 'CONTROL:CONTROL0\|INV~reg0'" {  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { INV1 CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "Controlador.vhd" "" { Text "D:/Ariel/Mis documentos/Facultad/Tesis/Placas/Controlador/CPLD/Controlador.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 67.74 % ) " "Info: Total cell delay = 2.100 ns ( 67.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 32.26 % ) " "Info: Total interconnect delay = 1.000 ns ( 32.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { INV1 CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { INV1 {} INV1~out {} CONTROL:CONTROL0|INV~reg0 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { MODOLOAD MUX_2:MUX_CLK|OUT1~79bal CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { MODOLOAD {} MODOLOAD~out {} MUX_2:MUX_CLK|OUT1~79bal {} CONTROL:CONTROL0|INV~reg0 {} } { 0.000ns 0.000ns 1.300ns 1.300ns } { 0.000ns 0.600ns 2.100ns 1.200ns } "" } } { "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/archivos de programa/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { INV1 CONTROL:CONTROL0|INV~reg0 } "NODE_NAME" } } { "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/archivos de programa/altera/80/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { INV1 {} INV1~out {} CONTROL:CONTROL0|INV~reg0 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "118 " "Info: Peak virtual memory: 118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 19 19:02:59 2010 " "Info: Processing ended: Thu Aug 19 19:02:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
