

================================================================
== Vitis HLS Report for 'decay_eligibility_traces'
================================================================
* Date:           Mon Dec  8 20:06:24 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     8197|     8197|  81.970 us|  81.970 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECAY_OUTER_DECAY_INNER  |     8195|     8195|         6|          2|          1|  4096|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    129|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     26|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    133|    -|
|Register         |        -|    -|     215|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     215|    288|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U256    |mul_16s_16s_32_1_1    |        0|   1|  0|   6|    0|
    |sparsemux_9_2_16_1_1_U255  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   1|  0|  26|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln202_1_fu_200_p2     |         +|   0|  0|  14|          13|           1|
    |add_ln202_fu_217_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln203_fu_279_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln202_fu_194_p2      |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln203_fu_223_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln205_fu_326_p2      |      icmp|   0|  0|  39|          32|           1|
    |select_ln202_1_fu_237_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln202_fu_229_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 129|          82|          36|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |i_fu_86                               |   9|          2|    7|         14|
    |indvar_flatten_fu_90                  |   9|          2|   13|         26|
    |j_fu_82                               |   9|          2|    7|         14|
    |p_ZL18eligibility_traces_0_d1_local   |  14|          3|   16|         48|
    |p_ZL18eligibility_traces_1_d1_local   |  14|          3|   16|         48|
    |p_ZL18eligibility_traces_2_d1_local   |  14|          3|   16|         48|
    |p_ZL18eligibility_traces_3_d1_local   |  14|          3|   16|         48|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 133|         29|  108|        281|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   2|   0|    2|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                       |   1|   0|    1|          0|
    |i_fu_86                                                |   7|   0|    7|          0|
    |icmp_ln202_reg_384                                     |   1|   0|    1|          0|
    |indvar_flatten_fu_90                                   |  13|   0|   13|          0|
    |j_fu_82                                                |   7|   0|    7|          0|
    |mul_ln205_reg_424                                      |  32|   0|   32|          0|
    |p_ZL18eligibility_traces_0_addr_reg_395                |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_0_addr_reg_395_pp0_iter1_reg  |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_1_addr_reg_401                |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_1_addr_reg_401_pp0_iter1_reg  |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_2_addr_reg_407                |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_2_addr_reg_407_pp0_iter1_reg  |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_3_addr_reg_413                |  10|   0|   10|          0|
    |p_ZL18eligibility_traces_3_addr_reg_413_pp0_iter1_reg  |  10|   0|   10|          0|
    |sext_ln205_reg_379                                     |  32|   0|   32|          0|
    |tmp_reg_419                                            |  16|   0|   16|          0|
    |trunc_ln203_1_reg_388                                  |   2|   0|    2|          0|
    |trunc_ln203_1_reg_388_pp0_iter1_reg                    |   2|   0|    2|          0|
    |trunc_ln_reg_433                                       |  16|   0|   16|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 215|   0|  215|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    decay_eligibility_traces|  return value|
|params_trace_decay_val               |   in|   16|     ap_none|      params_trace_decay_val|        scalar|
|p_ZL18eligibility_traces_0_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_1_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_2_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_3_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_3|         array|
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

