Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:40:09 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  140         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.023        0.000                      0                 1469        0.042        0.000                      0                 1469        2.225        0.000                       0                   667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.023        0.000                      0                 1469        0.042        0.000                      0                 1469        2.225        0.000                       0                   667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.317ns (44.551%)  route 1.639ns (55.449%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.961 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.986    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[29]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.329ns (45.136%)  route 1.615ns (54.864%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.948 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.974    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[31]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.304ns (44.291%)  route 1.640ns (55.709%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.948 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.974    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[30]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.329ns (45.152%)  route 1.614ns (54.848%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.948 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.973    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[29]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.316ns (44.893%)  route 1.615ns (55.107%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.935 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.961    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[30]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.287ns (43.982%)  route 1.639ns (56.018%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.931 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.956    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[28]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.283ns (43.891%)  route 1.640ns (56.109%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.927 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.953    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[27]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.277ns (43.790%)  route 1.639ns (56.210%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.921 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.946    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[25]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.299ns (44.587%)  route 1.614ns (55.413%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.918 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.943    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[28]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 1.295ns (44.495%)  route 1.615ns (55.505%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.914 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.940    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[27]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                  2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg_n_0
    SLICE_X44Y102        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_i_1_n_0
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y102        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y102        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/auto_restart_done_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_5_fu_144_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_11_reg_722_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y92         FDRE                                         r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[13]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/reg_5_fu_144[13]
    SLICE_X47Y91         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y91         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y91         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_11_reg_722_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.155%)  route 0.043ns (44.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready__0
    SLICE_X44Y104        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y104        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.672%)  route 0.044ns (45.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X44Y103        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_i_1/O
                         net (fo=1, routed)           0.016     0.109    bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt0
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y103        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.114%)  route 0.045ns (45.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X44Y103        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.017     0.110    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y103        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/ap_clk
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[29]/Q
                         net (fo=1, routed)           0.060     0.112    bd_0_i/hls_inst/inst/grp_fu_346_p2[29]
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y84         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/ap_clk
    SLICE_X53Y85         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/mul_17s_15ns_32_2_1_U5/buff0_reg[30]/Q
                         net (fo=1, routed)           0.061     0.112    bd_0_i/hls_inst/inst/grp_fu_346_p2[30]
    SLICE_X52Y85         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y85         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X52Y85         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/mul_ln25_4_reg_788_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[14]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/grp_fu_466_p2[14]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X46Y72         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_5_fu_144_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_11_reg_722_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y91         FDRE                                         r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[5]/Q
                         net (fo=1, routed)           0.063     0.115    bd_0_i/hls_inst/inst/reg_5_fu_144[5]
    SLICE_X47Y90         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y90         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y90         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/reg_11_reg_722_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_5_fu_144_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_11_reg_722_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y91         FDRE                                         r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_5_fu_144_reg[2]/Q
                         net (fo=1, routed)           0.064     0.116    bd_0_i/hls_inst/inst/reg_5_fu_144[2]
    SLICE_X47Y90         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y90         FDRE                                         r  bd_0_i/hls_inst/inst/reg_11_reg_722_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y90         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/reg_11_reg_722_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X44Y102  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X46Y91   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X46Y90   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter2_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X46Y90   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter3_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X46Y90   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X45Y90   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y102  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y102  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X45Y91   bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y96   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y102  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X44Y102  bd_0_i/hls_inst/inst/ap_done_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[3]
                                                                      r  s_axi_control_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[0]
                                                                      r  out_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[12]
                                                                      r  out_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[13]
                                                                      r  out_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[5]
                                                                      r  out_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            in_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X47Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.109    in_r_tready
                                                                      r  in_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y105        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.000     0.109    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y104        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.000     0.109    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[10]
                                                                      r  out_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.050    out_r_tdata[8]
                                                                      r  out_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[15]
                                                                      r  out_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[17]
                                                                      r  out_r_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[18]
                                                                      r  out_r_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[1]
                                                                      r  out_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[2]
                                                                      r  out_r_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[3]
                                                                      r  out_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[4]
                                                                      r  out_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[7]
                                                                      r  out_r_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[9]
                                                                      r  out_r_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           859 Endpoints
Min Delay           859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.188ns (9.603%)  route 1.770ns (90.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.603     1.958    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[25]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.188ns (9.603%)  route 1.770ns (90.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.603     1.958    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[26]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.188ns (9.603%)  route 1.770ns (90.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.603     1.958    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[27]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.188ns (9.603%)  route 1.770ns (90.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.603     1.958    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[28]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.188ns (9.613%)  route 1.768ns (90.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.601     1.956    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[21]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.188ns (9.613%)  route 1.768ns (90.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.601     1.956    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[22]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.188ns (9.613%)  route 1.768ns (90.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.601     1.956    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[23]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.188ns (9.613%)  route 1.768ns (90.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.601     1.956    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[24]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.188ns (9.780%)  route 1.734ns (90.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.567     1.922    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/E[0]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_13s_30_2_1_U9/buff0_reg[29]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.188ns (9.780%)  route 1.734ns (90.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X45Y92         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     0.100 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3/O
                         net (fo=10, routed)          0.167     0.267    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[18]_i_3_n_0
    SLICE_X46Y90         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     0.355 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/buff0[30]_i_1/O
                         net (fo=266, routed)         1.567     1.922    bd_0_i/hls_inst/inst/p_10_in
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=5, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y103        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 in_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[0]
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 in_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[12]
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 in_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[13]
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 in_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[15]
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 in_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[1]
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 in_r_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[5] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[5]
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[5]/C

Slack:                    inf
  Source:                 in_r_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[6] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[6]
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X51Y101        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 in_r_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[7] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[7]
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[7]/C





