
micromouse v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5d4  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007244  0800e830  0800e830  0000f830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015a74  08015a74  00017268  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015a74  08015a74  00016a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015a7c  08015a7c  00017268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015a7c  08015a7c  00016a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015a80  08015a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000268  20000000  08015a84  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c48  20000268  08015cec  00017268  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000eb0  08015cec  00017eb0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00017268  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0e1  00000000  00000000  0001729e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038be  00000000  00000000  0003237f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  00035c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001109  00000000  00000000  000372a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00034b00  00000000  00000000  000383b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d988  00000000  00000000  0006ceb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014c1f5  00000000  00000000  0008a839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d6a2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000703c  00000000  00000000  001d6a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  001ddab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000268 	.word	0x20000268
 8000274:	00000000 	.word	0x00000000
 8000278:	0800e814 	.word	0x0800e814

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000026c 	.word	0x2000026c
 8000294:	0800e814 	.word	0x0800e814

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c76:	463b      	mov	r3, r7
 8000c78:	2220      	movs	r2, #32
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f00b fcf1 	bl	800c664 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c84:	4a2b      	ldr	r2, [pc, #172]	@ (8000d34 <MX_ADC1_Init+0xc4>)
 8000c86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000c88:	4b29      	ldr	r3, [pc, #164]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c8a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c90:	4b27      	ldr	r3, [pc, #156]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c96:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c9c:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cae:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cc8:	4b19      	ldr	r3, [pc, #100]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cce:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000cd6:	4b16      	ldr	r3, [pc, #88]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cdc:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000ce2:	4b13      	ldr	r3, [pc, #76]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cea:	4811      	ldr	r0, [pc, #68]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000cec:	f004 fb8a 	bl	8005404 <HAL_ADC_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000cf6:	f000 fb5b 	bl	80013b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cfe:	2306      	movs	r3, #6
 8000d00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d06:	237f      	movs	r3, #127	@ 0x7f
 8000d08:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d12:	463b      	mov	r3, r7
 8000d14:	4619      	mov	r1, r3
 8000d16:	4806      	ldr	r0, [pc, #24]	@ (8000d30 <MX_ADC1_Init+0xc0>)
 8000d18:	f004 fcc8 	bl	80056ac <HAL_ADC_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000d22:	f000 fb45 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d26:	bf00      	nop
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000284 	.word	0x20000284
 8000d34:	42028000 	.word	0x42028000

08000d38 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d3e:	463b      	mov	r3, r7
 8000d40:	2220      	movs	r2, #32
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f00b fc8d 	bl	800c664 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <MX_ADC2_Init+0xc4>)
 8000d4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000d50:	4b29      	ldr	r3, [pc, #164]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d52:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d56:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d58:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d64:	4b24      	ldr	r3, [pc, #144]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d70:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d76:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d90:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000d96:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000d9e:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000da4:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 8000daa:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000db2:	4811      	ldr	r0, [pc, #68]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000db4:	f004 fb26 	bl	8005404 <HAL_ADC_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000dbe:	f000 faf7 	bl	80013b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <MX_ADC2_Init+0xc8>)
 8000dc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dc6:	2306      	movs	r3, #6
 8000dc8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dce:	237f      	movs	r3, #127	@ 0x7f
 8000dd0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4806      	ldr	r0, [pc, #24]	@ (8000df8 <MX_ADC2_Init+0xc0>)
 8000de0:	f004 fc64 	bl	80056ac <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000dea:	f000 fae1 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	3720      	adds	r7, #32
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	200002ec 	.word	0x200002ec
 8000dfc:	42028100 	.word	0x42028100
 8000e00:	2a000400 	.word	0x2a000400

08000e04 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0c2      	sub	sp, #264	@ 0x108
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000e12:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e24:	f107 0320 	add.w	r3, r7, #32
 8000e28:	22d0      	movs	r2, #208	@ 0xd0
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f00b fc19 	bl	800c664 <memset>
  if(adcHandle->Instance==ADC1)
 8000e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a61      	ldr	r2, [pc, #388]	@ (8000fc4 <HAL_ADC_MspInit+0x1c0>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d167      	bne.n	8000f14 <HAL_ADC_MspInit+0x110>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000e44:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e56:	f107 0320 	add.w	r3, r7, #32
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f006 fa84 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8000e66:	f000 faa3 	bl	80013b0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8000e6a:	4b57      	ldr	r3, [pc, #348]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	4a55      	ldr	r2, [pc, #340]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e72:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000e74:	4b54      	ldr	r3, [pc, #336]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d10e      	bne.n	8000e9a <HAL_ADC_MspInit+0x96>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000e7c:	4b53      	ldr	r3, [pc, #332]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e82:	4a52      	ldr	r2, [pc, #328]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e8c:	4b4f      	ldr	r3, [pc, #316]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e96:	61fb      	str	r3, [r7, #28]
 8000e98:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ea0:	4a4a      	ldr	r2, [pc, #296]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb0:	f003 0304 	and.w	r3, r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
 8000eb6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b44      	ldr	r3, [pc, #272]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ebe:	4a43      	ldr	r2, [pc, #268]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ec8:	4b40      	ldr	r3, [pc, #256]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	697b      	ldr	r3, [r7, #20]
    PC3     ------> ADC1_INP13
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = SOA_L_Pin|SOB_L_Pin|SOC_L_Pin;
 8000ed6:	230e      	movs	r3, #14
 8000ed8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000edc:	2303      	movs	r3, #3
 8000ede:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000eec:	4619      	mov	r1, r3
 8000eee:	4838      	ldr	r0, [pc, #224]	@ (8000fd0 <HAL_ADC_MspInit+0x1cc>)
 8000ef0:	f005 f97c 	bl	80061ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SOA_R_Pin|SOB_R_Pin|SOC_R_Pin;
 8000ef4:	2307      	movs	r3, #7
 8000ef6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efa:	2303      	movs	r3, #3
 8000efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4831      	ldr	r0, [pc, #196]	@ (8000fd4 <HAL_ADC_MspInit+0x1d0>)
 8000f0e:	f005 f96d 	bl	80061ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f12:	e051      	b.n	8000fb8 <HAL_ADC_MspInit+0x1b4>
  else if(adcHandle->Instance==ADC2)
 8000f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a2d      	ldr	r2, [pc, #180]	@ (8000fd8 <HAL_ADC_MspInit+0x1d4>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d148      	bne.n	8000fb8 <HAL_ADC_MspInit+0x1b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000f26:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000f32:	2300      	movs	r3, #0
 8000f34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f38:	f107 0320 	add.w	r3, r7, #32
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fa13 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_ADC_MspInit+0x148>
      Error_Handler();
 8000f48:	f000 fa32 	bl	80013b0 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f54:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000f56:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <HAL_ADC_MspInit+0x1c4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d10e      	bne.n	8000f7c <HAL_ADC_MspInit+0x178>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f64:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f78:	613b      	str	r3, [r7, #16]
 8000f7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f82:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <HAL_ADC_MspInit+0x1c8>)
 8000f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_BAT_Pin;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(ADC_BAT_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <HAL_ADC_MspInit+0x1cc>)
 8000fb4:	f005 f91a 	bl	80061ec <HAL_GPIO_Init>
}
 8000fb8:	bf00      	nop
 8000fba:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	42028000 	.word	0x42028000
 8000fc8:	20000354 	.word	0x20000354
 8000fcc:	44020c00 	.word	0x44020c00
 8000fd0:	42020800 	.word	0x42020800
 8000fd4:	42020000 	.word	0x42020000
 8000fd8:	42028100 	.word	0x42028100

08000fdc <MX_GPIO_Init>:
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
     PA13(JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08a      	sub	sp, #40	@ 0x28
 8000fe0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff2:	4b57      	ldr	r3, [pc, #348]	@ (8001150 <MX_GPIO_Init+0x174>)
 8000ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ff8:	4a55      	ldr	r2, [pc, #340]	@ (8001150 <MX_GPIO_Init+0x174>)
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001002:	4b53      	ldr	r3, [pc, #332]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001004:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001008:	f003 0304 	and.w	r3, r3, #4
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001010:	4b4f      	ldr	r3, [pc, #316]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001012:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001016:	4a4e      	ldr	r2, [pc, #312]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800101c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001020:	4b4b      	ldr	r3, [pc, #300]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001022:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b48      	ldr	r3, [pc, #288]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001034:	4a46      	ldr	r2, [pc, #280]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800103e:	4b44      	ldr	r3, [pc, #272]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	4b40      	ldr	r3, [pc, #256]	@ (8001150 <MX_GPIO_Init+0x174>)
 800104e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001052:	4a3f      	ldr	r2, [pc, #252]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800105c:	4b3c      	ldr	r3, [pc, #240]	@ (8001150 <MX_GPIO_Init+0x174>)
 800105e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800106a:	4b39      	ldr	r3, [pc, #228]	@ (8001150 <MX_GPIO_Init+0x174>)
 800106c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001070:	4a37      	ldr	r2, [pc, #220]	@ (8001150 <MX_GPIO_Init+0x174>)
 8001072:	f043 0308 	orr.w	r3, r3, #8
 8001076:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800107a:	4b35      	ldr	r3, [pc, #212]	@ (8001150 <MX_GPIO_Init+0x174>)
 800107c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTR_CS_R_Pin|MTR_CS_L_Pin|IMU_CS_Pin|SNR1_Pin
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 6163 	mov.w	r1, #3632	@ 0xe30
 800108e:	4831      	ldr	r0, [pc, #196]	@ (8001154 <MX_GPIO_Init+0x178>)
 8001090:	f005 fa0a 	bl	80064a8 <HAL_GPIO_WritePin>
                          |SNR0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SNR_MUX_Pin|SNR3_Pin|SNR2_Pin, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 800109a:	482f      	ldr	r0, [pc, #188]	@ (8001158 <MX_GPIO_Init+0x17c>)
 800109c:	f005 fa04 	bl	80064a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2104      	movs	r1, #4
 80010a4:	482d      	ldr	r0, [pc, #180]	@ (800115c <MX_GPIO_Init+0x180>)
 80010a6:	f005 f9ff 	bl	80064a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2110      	movs	r1, #16
 80010ae:	482c      	ldr	r0, [pc, #176]	@ (8001160 <MX_GPIO_Init+0x184>)
 80010b0:	f005 f9fa 	bl	80064a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MTR_CS_R_Pin MTR_CS_L_Pin SNR1_Pin SNR0_Pin */
  GPIO_InitStruct.Pin = MTR_CS_R_Pin|MTR_CS_L_Pin|SNR1_Pin|SNR0_Pin;
 80010b4:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 80010b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4821      	ldr	r0, [pc, #132]	@ (8001154 <MX_GPIO_Init+0x178>)
 80010ce:	f005 f88d 	bl	80061ec <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 80010d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010dc:	2301      	movs	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	481a      	ldr	r0, [pc, #104]	@ (8001154 <MX_GPIO_Init+0x178>)
 80010ec:	f005 f87e 	bl	80061ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SNR_MUX_Pin SNR3_Pin SNR2_Pin */
  GPIO_InitStruct.Pin = SNR_MUX_Pin|SNR3_Pin|SNR2_Pin;
 80010f0:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80010f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4813      	ldr	r0, [pc, #76]	@ (8001158 <MX_GPIO_Init+0x17c>)
 800110a:	f005 f86f 	bl	80061ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800110e:	2304      	movs	r3, #4
 8001110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	2301      	movs	r3, #1
 8001114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2300      	movs	r3, #0
 800111c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	480d      	ldr	r0, [pc, #52]	@ (800115c <MX_GPIO_Init+0x180>)
 8001126:	f005 f861 	bl	80061ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 800112a:	2310      	movs	r3, #16
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112e:	2301      	movs	r3, #1
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2300      	movs	r3, #0
 8001138:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	4807      	ldr	r0, [pc, #28]	@ (8001160 <MX_GPIO_Init+0x184>)
 8001142:	f005 f853 	bl	80061ec <HAL_GPIO_Init>

}
 8001146:	bf00      	nop
 8001148:	3728      	adds	r7, #40	@ 0x28
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	44020c00 	.word	0x44020c00
 8001154:	42020800 	.word	0x42020800
 8001158:	42020000 	.word	0x42020000
 800115c:	42020c00 	.word	0x42020c00
 8001160:	42020400 	.word	0x42020400

08001164 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001168:	f005 f9b6 	bl	80064d8 <HAL_ICACHE_Enable>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8001172:	f000 f91d 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	if (htim == LSM6DS3TR_TIM) {
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a04      	ldr	r2, [pc, #16]	@ (8001198 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d101      	bne.n	8001190 <HAL_TIM_PeriodElapsedCallback+0x14>
		LSM6DS3TR_C_IRQ();
 800118c:	f001 fcb8 	bl	8002b00 <LSM6DS3TR_C_IRQ>
	}
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000063c 	.word	0x2000063c

0800119c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	uint8_t pData1 = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	71fb      	strb	r3, [r7, #7]
	uint8_t pData2 = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	71bb      	strb	r3, [r7, #6]
	uint8_t pData3 = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	717b      	strb	r3, [r7, #5]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011ae:	f003 fe4b 	bl	8004e48 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011b2:	f000 f869 	bl	8001288 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80011b6:	f000 f8dd 	bl	8001374 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011ba:	f7ff ff0f 	bl	8000fdc <MX_GPIO_Init>
	MX_ADC1_Init();
 80011be:	f7ff fd57 	bl	8000c70 <MX_ADC1_Init>
	MX_SPI1_Init();
 80011c2:	f000 f8fb 	bl	80013bc <MX_SPI1_Init>
	MX_SPI2_Init();
 80011c6:	f000 f951 	bl	800146c <MX_SPI2_Init>
	MX_SPI3_Init();
 80011ca:	f000 f9a5 	bl	8001518 <MX_SPI3_Init>
	MX_TIM1_Init();
 80011ce:	f000 fcd9 	bl	8001b84 <MX_TIM1_Init>
	MX_TIM2_Init();
 80011d2:	f000 fd83 	bl	8001cdc <MX_TIM2_Init>
	MX_TIM3_Init();
 80011d6:	f000 fdd9 	bl	8001d8c <MX_TIM3_Init>
	MX_TIM4_Init();
 80011da:	f000 fe2d 	bl	8001e38 <MX_TIM4_Init>
	MX_TIM8_Init();
 80011de:	f000 feed 	bl	8001fbc <MX_TIM8_Init>
	MX_TIM15_Init();
 80011e2:	f000 ffd1 	bl	8002188 <MX_TIM15_Init>
	MX_ADC2_Init();
 80011e6:	f7ff fda7 	bl	8000d38 <MX_ADC2_Init>
	MX_ICACHE_Init();
 80011ea:	f7ff ffbb 	bl	8001164 <MX_ICACHE_Init>
	MX_TIM12_Init();
 80011ee:	f000 ff91 	bl	8002114 <MX_TIM12_Init>
	MX_TIM6_Init();
 80011f2:	f000 fe77 	bl	8001ee4 <MX_TIM6_Init>
	MX_TIM7_Init();
 80011f6:	f000 feab 	bl	8001f50 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	DRV8316C_Init(&DRV8316C_L, &hspi3, MTR_CS_L_GPIO_Port, MTR_CS_L_Pin);
 80011fa:	2320      	movs	r3, #32
 80011fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001270 <main+0xd4>)
 80011fe:	491d      	ldr	r1, [pc, #116]	@ (8001274 <main+0xd8>)
 8001200:	481d      	ldr	r0, [pc, #116]	@ (8001278 <main+0xdc>)
 8001202:	f001 fac0 	bl	8002786 <DRV8316C_Init>
	DRV8316C_Init(&DRV8316C_R, &hspi3, MTR_CS_R_GPIO_Port, MTR_CS_R_Pin);
 8001206:	2310      	movs	r3, #16
 8001208:	4a19      	ldr	r2, [pc, #100]	@ (8001270 <main+0xd4>)
 800120a:	491a      	ldr	r1, [pc, #104]	@ (8001274 <main+0xd8>)
 800120c:	481b      	ldr	r0, [pc, #108]	@ (800127c <main+0xe0>)
 800120e:	f001 faba 	bl	8002786 <DRV8316C_Init>

	DRV8316C_UnlockRegister(&DRV8316C_L);
 8001212:	4819      	ldr	r0, [pc, #100]	@ (8001278 <main+0xdc>)
 8001214:	f001 fb05 	bl	8002822 <DRV8316C_UnlockRegister>
	DRV8316C_UnlockRegister(&DRV8316C_R);
 8001218:	4818      	ldr	r0, [pc, #96]	@ (800127c <main+0xe0>)
 800121a:	f001 fb02 	bl	8002822 <DRV8316C_UnlockRegister>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_L);
 800121e:	4816      	ldr	r0, [pc, #88]	@ (8001278 <main+0xdc>)
 8001220:	f001 fb1f 	bl	8002862 <DRV8316C_ApplyDefaultConfig>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_R);
 8001224:	4815      	ldr	r0, [pc, #84]	@ (800127c <main+0xe0>)
 8001226:	f001 fb1c 	bl	8002862 <DRV8316C_ApplyDefaultConfig>
	DRV8316C_LockRegister(&DRV8316C_L);
 800122a:	4813      	ldr	r0, [pc, #76]	@ (8001278 <main+0xdc>)
 800122c:	f001 fb09 	bl	8002842 <DRV8316C_LockRegister>
	DRV8316C_LockRegister(&DRV8316C_R);
 8001230:	4812      	ldr	r0, [pc, #72]	@ (800127c <main+0xe0>)
 8001232:	f001 fb06 	bl	8002842 <DRV8316C_LockRegister>

	Custom_LCD_Clear();
 8001236:	f002 fa9d 	bl	8003774 <Custom_LCD_Clear>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800123a:	2100      	movs	r1, #0
 800123c:	4810      	ldr	r0, [pc, #64]	@ (8001280 <main+0xe4>)
 800123e:	f008 fe77 	bl	8009f30 <HAL_TIM_PWM_Start>
	LCD_Test();
 8001242:	f001 fd95 	bl	8002d70 <LCD_Test>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
//		Custom_LCD_Printf(0, 1, "%.6f", yaw_deg);
		Custom_LCD_Printf(0, 0, "%x", pData1);
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4a0e      	ldr	r2, [pc, #56]	@ (8001284 <main+0xe8>)
 800124a:	2100      	movs	r1, #0
 800124c:	2000      	movs	r0, #0
 800124e:	f002 fa3f 	bl	80036d0 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 1, "%x", pData2);
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <main+0xe8>)
 8001256:	2101      	movs	r1, #1
 8001258:	2000      	movs	r0, #0
 800125a:	f002 fa39 	bl	80036d0 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 2, "%x", pData3);
 800125e:	797b      	ldrb	r3, [r7, #5]
 8001260:	4a08      	ldr	r2, [pc, #32]	@ (8001284 <main+0xe8>)
 8001262:	2102      	movs	r1, #2
 8001264:	2000      	movs	r0, #0
 8001266:	f002 fa33 	bl	80036d0 <Custom_LCD_Printf>
		Custom_LCD_Printf(0, 0, "%x", pData1);
 800126a:	bf00      	nop
 800126c:	e7eb      	b.n	8001246 <main+0xaa>
 800126e:	bf00      	nop
 8001270:	42020800 	.word	0x42020800
 8001274:	20000478 	.word	0x20000478
 8001278:	200007b8 	.word	0x200007b8
 800127c:	200007cc 	.word	0x200007cc
 8001280:	2000076c 	.word	0x2000076c
 8001284:	0800e830 	.word	0x0800e830

08001288 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b09c      	sub	sp, #112	@ 0x70
 800128c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800128e:	f107 0320 	add.w	r3, r7, #32
 8001292:	2250      	movs	r2, #80	@ 0x50
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f00b f9e4 	bl	800c664 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
 80012ac:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80012ae:	4b2f      	ldr	r3, [pc, #188]	@ (800136c <SystemClock_Config+0xe4>)
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	4a2e      	ldr	r2, [pc, #184]	@ (800136c <SystemClock_Config+0xe4>)
 80012b4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80012b8:	6113      	str	r3, [r2, #16]
 80012ba:	4b2c      	ldr	r3, [pc, #176]	@ (800136c <SystemClock_Config+0xe4>)
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80012c6:	bf00      	nop
 80012c8:	4b28      	ldr	r3, [pc, #160]	@ (800136c <SystemClock_Config+0xe4>)
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	f003 0308 	and.w	r3, r3, #8
 80012d0:	2b08      	cmp	r3, #8
 80012d2:	d1f9      	bne.n	80012c8 <SystemClock_Config+0x40>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80012d4:	2303      	movs	r3, #3
 80012d6:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012de:	2301      	movs	r3, #1
 80012e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80012e2:	2308      	movs	r3, #8
 80012e4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012e6:	2340      	movs	r3, #64	@ 0x40
 80012e8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ea:	2302      	movs	r3, #2
 80012ec:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80012ee:	2303      	movs	r3, #3
 80012f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 80012f2:	2305      	movs	r3, #5
 80012f4:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 100;
 80012f6:	2364      	movs	r3, #100	@ 0x64
 80012f8:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 80012fa:	2302      	movs	r3, #2
 80012fc:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80012fe:	2302      	movs	r3, #2
 8001300:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001302:	2302      	movs	r3, #2
 8001304:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001306:	2308      	movs	r3, #8
 8001308:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800130a:	2300      	movs	r3, #0
 800130c:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	4618      	mov	r0, r3
 8001318:	f005 f8ee 	bl	80064f8 <HAL_RCC_OscConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0x9e>
		Error_Handler();
 8001322:	f000 f845 	bl	80013b0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001326:	231f      	movs	r3, #31
 8001328:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132a:	2303      	movs	r3, #3
 800132c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800133e:	f107 0308 	add.w	r3, r7, #8
 8001342:	2105      	movs	r1, #5
 8001344:	4618      	mov	r0, r3
 8001346:	f005 fd0f 	bl	8006d68 <HAL_RCC_ClockConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0xcc>
		Error_Handler();
 8001350:	f000 f82e 	bl	80013b0 <Error_Handler>
	}

	/** Configure the programming delay
	 */
	__HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001354:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <SystemClock_Config+0xe8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800135c:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <SystemClock_Config+0xe8>)
 800135e:	f043 0320 	orr.w	r3, r3, #32
 8001362:	6013      	str	r3, [r2, #0]
}
 8001364:	bf00      	nop
 8001366:	3770      	adds	r7, #112	@ 0x70
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	44020800 	.word	0x44020800
 8001370:	40022000 	.word	0x40022000

08001374 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b0b4      	sub	sp, #208	@ 0xd0
 8001378:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800137a:	463b      	mov	r3, r7
 800137c:	22d0      	movs	r2, #208	@ 0xd0
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f00b f96f 	bl	800c664 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001386:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	e9c7 2300 	strd	r2, r3, [r7]
	PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001392:	2300      	movs	r3, #0
 8001394:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001396:	463b      	mov	r3, r7
 8001398:	4618      	mov	r0, r3
 800139a:	f005 ffe5 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <PeriphCommonClock_Config+0x34>
		Error_Handler();
 80013a4:	f000 f804 	bl	80013b0 <Error_Handler>
	}
}
 80013a8:	bf00      	nop
 80013aa:	37d0      	adds	r7, #208	@ 0xd0
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b4:	b672      	cpsid	i
}
 80013b6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <Error_Handler+0x8>

080013bc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013c0:	4b28      	ldr	r3, [pc, #160]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013c2:	4a29      	ldr	r2, [pc, #164]	@ (8001468 <MX_SPI1_Init+0xac>)
 80013c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013c6:	4b27      	ldr	r3, [pc, #156]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013c8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80013ce:	4b25      	ldr	r3, [pc, #148]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013d0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013d4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013d6:	4b23      	ldr	r3, [pc, #140]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013d8:	2207      	movs	r2, #7
 80013da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013dc:	4b21      	ldr	r3, [pc, #132]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013e2:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013ea:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80013ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <MX_SPI1_Init+0xa8>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013fe:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001400:	2200      	movs	r2, #0
 8001402:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001404:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001406:	2200      	movs	r2, #0
 8001408:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_SPI1_Init+0xa8>)
 800140c:	2207      	movs	r2, #7
 800140e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001412:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001416:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_SPI1_Init+0xa8>)
 800141a:	2200      	movs	r2, #0
 800141c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001420:	2200      	movs	r2, #0
 8001422:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001426:	2200      	movs	r2, #0
 8001428:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_SPI1_Init+0xa8>)
 800142c:	2200      	movs	r2, #0
 800142e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001432:	2200      	movs	r2, #0
 8001434:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001438:	2200      	movs	r2, #0
 800143a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800143c:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_SPI1_Init+0xa8>)
 800143e:	2200      	movs	r2, #0
 8001440:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001444:	2200      	movs	r2, #0
 8001446:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_SPI1_Init+0xa8>)
 800144a:	2200      	movs	r2, #0
 800144c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800144e:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_SPI1_Init+0xa8>)
 8001450:	f007 fa7a 	bl	8008948 <HAL_SPI_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 800145a:	f7ff ffa9 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000358 	.word	0x20000358
 8001468:	40013000 	.word	0x40013000

0800146c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001470:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001472:	4a28      	ldr	r2, [pc, #160]	@ (8001514 <MX_SPI2_Init+0xa8>)
 8001474:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001476:	4b26      	ldr	r3, [pc, #152]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001478:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800147c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800147e:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001484:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001486:	2207      	movs	r2, #7
 8001488:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <MX_SPI2_Init+0xa4>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001490:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001492:	2200      	movs	r2, #0
 8001494:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001496:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <MX_SPI2_Init+0xa4>)
 8001498:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800149c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800149e:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014a0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80014a4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014b2:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 80014b8:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014ba:	2207      	movs	r2, #7
 80014bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014be:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80014c6:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80014d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014de:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014ea:	4b09      	ldr	r3, [pc, #36]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80014f0:	4b07      	ldr	r3, [pc, #28]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80014f6:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014fc:	4804      	ldr	r0, [pc, #16]	@ (8001510 <MX_SPI2_Init+0xa4>)
 80014fe:	f007 fa23 	bl	8008948 <HAL_SPI_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001508:	f7ff ff52 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200003e8 	.word	0x200003e8
 8001514:	40003800 	.word	0x40003800

08001518 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800151c:	4b27      	ldr	r3, [pc, #156]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800151e:	4a28      	ldr	r2, [pc, #160]	@ (80015c0 <MX_SPI3_Init+0xa8>)
 8001520:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001522:	4b26      	ldr	r3, [pc, #152]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001524:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001528:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800152a:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001530:	4b22      	ldr	r3, [pc, #136]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001532:	220f      	movs	r2, #15
 8001534:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001536:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800153c:	4b1f      	ldr	r3, [pc, #124]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800153e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001542:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001544:	4b1d      	ldr	r3, [pc, #116]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001546:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800154a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800154c:	4b1b      	ldr	r3, [pc, #108]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800154e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001552:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001554:	4b19      	ldr	r3, [pc, #100]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001556:	2200      	movs	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800155c:	2200      	movs	r2, #0
 800155e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001560:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001562:	2200      	movs	r2, #0
 8001564:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001568:	2207      	movs	r2, #7
 800156a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800156e:	2200      	movs	r2, #0
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001574:	2200      	movs	r2, #0
 8001576:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001578:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800157a:	2200      	movs	r2, #0
 800157c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001580:	2200      	movs	r2, #0
 8001582:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001586:	2200      	movs	r2, #0
 8001588:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800158c:	2200      	movs	r2, #0
 800158e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001592:	2200      	movs	r2, #0
 8001594:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_SPI3_Init+0xa4>)
 8001598:	2200      	movs	r2, #0
 800159a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <MX_SPI3_Init+0xa4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_SPI3_Init+0xa4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <MX_SPI3_Init+0xa4>)
 80015aa:	f007 f9cd 	bl	8008948 <HAL_SPI_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80015b4:	f7ff fefc 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000478 	.word	0x20000478
 80015c0:	40003c00 	.word	0x40003c00

080015c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b0c2      	sub	sp, #264	@ 0x108
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80015ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80015d2:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015e4:	f107 0320 	add.w	r3, r7, #32
 80015e8:	22d0      	movs	r2, #208	@ 0xd0
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00b f839 	bl	800c664 <memset>
  if(spiHandle->Instance==SPI1)
 80015f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80015f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a91      	ldr	r2, [pc, #580]	@ (8001844 <HAL_SPI_MspInit+0x280>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d146      	bne.n	8001692 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001604:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001608:	f04f 0300 	mov.w	r3, #0
 800160c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_CLKP;
 8001610:	2304      	movs	r3, #4
 8001612:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	4618      	mov	r0, r3
 800161c:	f005 fea4 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 8001626:	f7ff fec3 	bl	80013b0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800162a:	4b87      	ldr	r3, [pc, #540]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800162c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001630:	4a85      	ldr	r2, [pc, #532]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001632:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001636:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800163a:	4b83      	ldr	r3, [pc, #524]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800163c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001640:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001644:	61fb      	str	r3, [r7, #28]
 8001646:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001648:	4b7f      	ldr	r3, [pc, #508]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800164a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800164e:	4a7e      	ldr	r2, [pc, #504]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001658:	4b7b      	ldr	r3, [pc, #492]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800165a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8001666:	2328      	movs	r3, #40	@ 0x28
 8001668:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001678:	2300      	movs	r3, #0
 800167a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800167e:	2305      	movs	r3, #5
 8001680:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001688:	4619      	mov	r1, r3
 800168a:	4870      	ldr	r0, [pc, #448]	@ (800184c <HAL_SPI_MspInit+0x288>)
 800168c:	f004 fdae 	bl	80061ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001690:	e0d2      	b.n	8001838 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI2)
 8001692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001696:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6c      	ldr	r2, [pc, #432]	@ (8001850 <HAL_SPI_MspInit+0x28c>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d147      	bne.n	8001734 <HAL_SPI_MspInit+0x170>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80016a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_CLKP;
 80016b0:	2320      	movs	r3, #32
 80016b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016b6:	f107 0320 	add.w	r3, r7, #32
 80016ba:	4618      	mov	r0, r3
 80016bc:	f005 fe54 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_SPI_MspInit+0x106>
      Error_Handler();
 80016c6:	f7ff fe73 	bl	80013b0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80016da:	4b5b      	ldr	r3, [pc, #364]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e8:	4b57      	ldr	r3, [pc, #348]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ee:	4a56      	ldr	r2, [pc, #344]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016f8:	4b53      	ldr	r3, [pc, #332]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 80016fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001706:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800170a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170e:	2302      	movs	r3, #2
 8001710:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001720:	2305      	movs	r3, #5
 8001722:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001726:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800172a:	4619      	mov	r1, r3
 800172c:	4847      	ldr	r0, [pc, #284]	@ (800184c <HAL_SPI_MspInit+0x288>)
 800172e:	f004 fd5d 	bl	80061ec <HAL_GPIO_Init>
}
 8001732:	e081      	b.n	8001838 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI3)
 8001734:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001738:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a44      	ldr	r2, [pc, #272]	@ (8001854 <HAL_SPI_MspInit+0x290>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d178      	bne.n	8001838 <HAL_SPI_MspInit+0x274>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001746:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi3ClockSelection = RCC_SPI3CLKSOURCE_CLKP;
 8001752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800175a:	f107 0320 	add.w	r3, r7, #32
 800175e:	4618      	mov	r0, r3
 8001760:	f005 fe02 	bl	8007368 <HAL_RCCEx_PeriphCLKConfig>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
 800176a:	f7ff fe21 	bl	80013b0 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800176e:	4b36      	ldr	r3, [pc, #216]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001774:	4a34      	ldr	r2, [pc, #208]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800177a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800177e:	4b32      	ldr	r3, [pc, #200]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001780:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800178c:	4b2e      	ldr	r3, [pc, #184]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800178e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001792:	4a2d      	ldr	r2, [pc, #180]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 8001794:	f043 0302 	orr.w	r3, r3, #2
 8001798:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800179c:	4b2a      	ldr	r3, [pc, #168]	@ (8001848 <HAL_SPI_MspInit+0x284>)
 800179e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017a2:	f003 0202 	and.w	r2, r3, #2
 80017a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80017aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80017b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017b8:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = MTR_MISO_Pin;
 80017ba:	2301      	movs	r3, #1
 80017bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017c6:	2301      	movs	r3, #1
 80017c8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017cc:	2300      	movs	r3, #0
 80017ce:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 80017d2:	2305      	movs	r3, #5
 80017d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MISO_GPIO_Port, &GPIO_InitStruct);
 80017d8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80017dc:	4619      	mov	r1, r3
 80017de:	481b      	ldr	r0, [pc, #108]	@ (800184c <HAL_SPI_MspInit+0x288>)
 80017e0:	f004 fd04 	bl	80061ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_SCK_Pin;
 80017e4:	2302      	movs	r3, #2
 80017e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI3;
 80017fc:	2304      	movs	r3, #4
 80017fe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_SCK_GPIO_Port, &GPIO_InitStruct);
 8001802:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	@ (800184c <HAL_SPI_MspInit+0x288>)
 800180a:	f004 fcef 	bl	80061ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 800180e:	2304      	movs	r3, #4
 8001810:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001814:	2302      	movs	r3, #2
 8001816:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001826:	2307      	movs	r3, #7
 8001828:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 800182c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001830:	4619      	mov	r1, r3
 8001832:	4806      	ldr	r0, [pc, #24]	@ (800184c <HAL_SPI_MspInit+0x288>)
 8001834:	f004 fcda 	bl	80061ec <HAL_GPIO_Init>
}
 8001838:	bf00      	nop
 800183a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40013000 	.word	0x40013000
 8001848:	44020c00 	.word	0x44020c00
 800184c:	42020400 	.word	0x42020400
 8001850:	40003800 	.word	0x40003800
 8001854:	40003c00 	.word	0x40003c00

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800186a:	bf00      	nop
 800186c:	e7fd      	b.n	800186a <NMI_Handler+0x4>

0800186e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001872:	bf00      	nop
 8001874:	e7fd      	b.n	8001872 <HardFault_Handler+0x4>

08001876 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800187a:	bf00      	nop
 800187c:	e7fd      	b.n	800187a <MemManage_Handler+0x4>

0800187e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <BusFault_Handler+0x4>

08001886 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800188a:	bf00      	nop
 800188c:	e7fd      	b.n	800188a <UsageFault_Handler+0x4>

0800188e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018bc:	f003 fb62 	bl	8004f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018c8:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <TIM6_IRQHandler+0x10>)
 80018ca:	f008 fd1b 	bl	800a304 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	2000063c 	.word	0x2000063c

080018d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80018dc:	4802      	ldr	r0, [pc, #8]	@ (80018e8 <TIM7_IRQHandler+0x10>)
 80018de:	f008 fd11 	bl	800a304 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000688 	.word	0x20000688

080018ec <TIM12_IRQHandler>:

/**
  * @brief This function handles TIM12 global interrupt.
  */
void TIM12_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM12_IRQn 0 */

  /* USER CODE END TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80018f0:	4802      	ldr	r0, [pc, #8]	@ (80018fc <TIM12_IRQHandler+0x10>)
 80018f2:	f008 fd07 	bl	800a304 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM12_IRQn 1 */

  /* USER CODE END TIM12_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000720 	.word	0x20000720

08001900 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return 1;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <_kill>:

int _kill(int pid, int sig)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800191a:	f00a ff05 	bl	800c728 <__errno>
 800191e:	4603      	mov	r3, r0
 8001920:	2216      	movs	r2, #22
 8001922:	601a      	str	r2, [r3, #0]
  return -1;
 8001924:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001928:	4618      	mov	r0, r3
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <_exit>:

void _exit (int status)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001938:	f04f 31ff 	mov.w	r1, #4294967295
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff ffe7 	bl	8001910 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001942:	bf00      	nop
 8001944:	e7fd      	b.n	8001942 <_exit+0x12>

08001946 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	60f8      	str	r0, [r7, #12]
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e00a      	b.n	800196e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001958:	f3af 8000 	nop.w
 800195c:	4601      	mov	r1, r0
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	60ba      	str	r2, [r7, #8]
 8001964:	b2ca      	uxtb	r2, r1
 8001966:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	3301      	adds	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	429a      	cmp	r2, r3
 8001974:	dbf0      	blt.n	8001958 <_read+0x12>
  }

  return len;
 8001976:	687b      	ldr	r3, [r7, #4]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e009      	b.n	80019a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	60ba      	str	r2, [r7, #8]
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	3301      	adds	r3, #1
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	dbf1      	blt.n	8001992 <_write+0x12>
  }
  return len;
 80019ae:	687b      	ldr	r3, [r7, #4]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_close>:

int _close(int file)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019e0:	605a      	str	r2, [r3, #4]
  return 0;
 80019e2:	2300      	movs	r3, #0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <_isatty>:

int _isatty(int file)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019f8:	2301      	movs	r3, #1
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b085      	sub	sp, #20
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	60f8      	str	r0, [r7, #12]
 8001a0e:	60b9      	str	r1, [r7, #8]
 8001a10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a28:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <_sbrk+0x5c>)
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <_sbrk+0x60>)
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a34:	4b13      	ldr	r3, [pc, #76]	@ (8001a84 <_sbrk+0x64>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a3c:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <_sbrk+0x64>)
 8001a3e:	4a12      	ldr	r2, [pc, #72]	@ (8001a88 <_sbrk+0x68>)
 8001a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a42:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d207      	bcs.n	8001a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a50:	f00a fe6a 	bl	800c728 <__errno>
 8001a54:	4603      	mov	r3, r0
 8001a56:	220c      	movs	r2, #12
 8001a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5e:	e009      	b.n	8001a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a60:	4b08      	ldr	r3, [pc, #32]	@ (8001a84 <_sbrk+0x64>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a66:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <_sbrk+0x64>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	4a05      	ldr	r2, [pc, #20]	@ (8001a84 <_sbrk+0x64>)
 8001a70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a72:	68fb      	ldr	r3, [r7, #12]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20044000 	.word	0x20044000
 8001a80:	00000400 	.word	0x00000400
 8001a84:	20000508 	.word	0x20000508
 8001a88:	20000eb0 	.word	0x20000eb0

08001a8c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a92:	4b35      	ldr	r3, [pc, #212]	@ (8001b68 <SystemInit+0xdc>)
 8001a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a98:	4a33      	ldr	r2, [pc, #204]	@ (8001b68 <SystemInit+0xdc>)
 8001a9a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a9e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001aa2:	4b32      	ldr	r3, [pc, #200]	@ (8001b6c <SystemInit+0xe0>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001aa8:	4b30      	ldr	r3, [pc, #192]	@ (8001b6c <SystemInit+0xe0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001aae:	4b2f      	ldr	r3, [pc, #188]	@ (8001b6c <SystemInit+0xe0>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b6c <SystemInit+0xe0>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	492c      	ldr	r1, [pc, #176]	@ (8001b6c <SystemInit+0xe0>)
 8001aba:	4b2d      	ldr	r3, [pc, #180]	@ (8001b70 <SystemInit+0xe4>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8001b6c <SystemInit+0xe0>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001ac6:	4b29      	ldr	r3, [pc, #164]	@ (8001b6c <SystemInit+0xe0>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001acc:	4b27      	ldr	r3, [pc, #156]	@ (8001b6c <SystemInit+0xe0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001ad2:	4b26      	ldr	r3, [pc, #152]	@ (8001b6c <SystemInit+0xe0>)
 8001ad4:	4a27      	ldr	r2, [pc, #156]	@ (8001b74 <SystemInit+0xe8>)
 8001ad6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001ad8:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <SystemInit+0xe0>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001ade:	4b23      	ldr	r3, [pc, #140]	@ (8001b6c <SystemInit+0xe0>)
 8001ae0:	4a24      	ldr	r2, [pc, #144]	@ (8001b74 <SystemInit+0xe8>)
 8001ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001ae4:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <SystemInit+0xe0>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001aea:	4b20      	ldr	r3, [pc, #128]	@ (8001b6c <SystemInit+0xe0>)
 8001aec:	4a21      	ldr	r2, [pc, #132]	@ (8001b74 <SystemInit+0xe8>)
 8001aee:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001af0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <SystemInit+0xe0>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001af6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b6c <SystemInit+0xe0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a1c      	ldr	r2, [pc, #112]	@ (8001b6c <SystemInit+0xe0>)
 8001afc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b00:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001b02:	4b1a      	ldr	r3, [pc, #104]	@ (8001b6c <SystemInit+0xe0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b08:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <SystemInit+0xdc>)
 8001b0a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b0e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001b10:	4b19      	ldr	r3, [pc, #100]	@ (8001b78 <SystemInit+0xec>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001b18:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001b20:	d003      	beq.n	8001b2a <SystemInit+0x9e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001b28:	d117      	bne.n	8001b5a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001b2a:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <SystemInit+0xec>)
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d005      	beq.n	8001b42 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001b36:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <SystemInit+0xec>)
 8001b38:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <SystemInit+0xf0>)
 8001b3a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <SystemInit+0xec>)
 8001b3e:	4a10      	ldr	r2, [pc, #64]	@ (8001b80 <SystemInit+0xf4>)
 8001b40:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001b42:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <SystemInit+0xec>)
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	4a0c      	ldr	r2, [pc, #48]	@ (8001b78 <SystemInit+0xec>)
 8001b48:	f043 0302 	orr.w	r3, r3, #2
 8001b4c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <SystemInit+0xec>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a09      	ldr	r2, [pc, #36]	@ (8001b78 <SystemInit+0xec>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	61d3      	str	r3, [r2, #28]
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	e000ed00 	.word	0xe000ed00
 8001b6c:	44020c00 	.word	0x44020c00
 8001b70:	eae2eae3 	.word	0xeae2eae3
 8001b74:	01010280 	.word	0x01010280
 8001b78:	40022000 	.word	0x40022000
 8001b7c:	08192a3b 	.word	0x08192a3b
 8001b80:	4c5d6e7f 	.word	0x4c5d6e7f

08001b84 <MX_TIM1_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b098      	sub	sp, #96	@ 0x60
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
 8001ba4:	611a      	str	r2, [r3, #16]
 8001ba6:	615a      	str	r2, [r3, #20]
 8001ba8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	2234      	movs	r2, #52	@ 0x34
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f00a fd57 	bl	800c664 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bb6:	4b47      	ldr	r3, [pc, #284]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bb8:	4a47      	ldr	r2, [pc, #284]	@ (8001cd8 <MX_TIM1_Init+0x154>)
 8001bba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001bbc:	4b45      	ldr	r3, [pc, #276]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc2:	4b44      	ldr	r3, [pc, #272]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001bc8:	4b42      	ldr	r3, [pc, #264]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bca:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001bce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd0:	4b40      	ldr	r3, [pc, #256]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bdc:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001bde:	2280      	movs	r2, #128	@ 0x80
 8001be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001be2:	483c      	ldr	r0, [pc, #240]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001be4:	f008 f94c 	bl	8009e80 <HAL_TIM_PWM_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001bee:	f7ff fbdf 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c02:	4619      	mov	r1, r3
 8001c04:	4833      	ldr	r0, [pc, #204]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001c06:	f009 fd01 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c10:	f7ff fbce 	bl	80013b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c14:	2360      	movs	r3, #96	@ 0x60
 8001c16:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c20:	2300      	movs	r3, #0
 8001c22:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c30:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c34:	2200      	movs	r2, #0
 8001c36:	4619      	mov	r1, r3
 8001c38:	4826      	ldr	r0, [pc, #152]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001c3a:	f008 fcb3 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c44:	f7ff fbb4 	bl	80013b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c48:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c4c:	2204      	movs	r2, #4
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4820      	ldr	r0, [pc, #128]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001c52:	f008 fca7 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001c5c:	f7ff fba8 	bl	80013b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c60:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c64:	2208      	movs	r2, #8
 8001c66:	4619      	mov	r1, r3
 8001c68:	481a      	ldr	r0, [pc, #104]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001c6a:	f008 fc9b 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001c74:	f7ff fb9c 	bl	80013b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c90:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c96:	2300      	movs	r3, #0
 8001c98:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cb0:	1d3b      	adds	r3, r7, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4807      	ldr	r0, [pc, #28]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001cb6:	f009 fd79 	bl	800b7ac <HAL_TIMEx_ConfigBreakDeadTime>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001cc0:	f7ff fb76 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cc4:	4803      	ldr	r0, [pc, #12]	@ (8001cd4 <MX_TIM1_Init+0x150>)
 8001cc6:	f000 fc33 	bl	8002530 <HAL_TIM_MspPostInit>

}
 8001cca:	bf00      	nop
 8001ccc:	3760      	adds	r7, #96	@ 0x60
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000050c 	.word	0x2000050c
 8001cd8:	40012c00 	.word	0x40012c00

08001cdc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	@ 0x28
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce2:	f107 031c 	add.w	r3, r7, #28
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cee:	463b      	mov	r3, r7
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
 8001cfc:	615a      	str	r2, [r3, #20]
 8001cfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d08:	4b1f      	ldr	r3, [pc, #124]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001d14:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d16:	2263      	movs	r2, #99	@ 0x63
 8001d18:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d20:	4b19      	ldr	r3, [pc, #100]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d26:	4818      	ldr	r0, [pc, #96]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d28:	f008 f8aa 	bl	8009e80 <HAL_TIM_PWM_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001d32:	f7ff fb3d 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	4619      	mov	r1, r3
 8001d44:	4810      	ldr	r0, [pc, #64]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d46:	f009 fc61 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001d50:	f7ff fb2e 	bl	80013b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d54:	2360      	movs	r3, #96	@ 0x60
 8001d56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4807      	ldr	r0, [pc, #28]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d6c:	f008 fc1a 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001d76:	f7ff fb1b 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d7a:	4803      	ldr	r0, [pc, #12]	@ (8001d88 <MX_TIM2_Init+0xac>)
 8001d7c:	f000 fbd8 	bl	8002530 <HAL_TIM_MspPostInit>

}
 8001d80:	bf00      	nop
 8001d82:	3728      	adds	r7, #40	@ 0x28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000558 	.word	0x20000558

08001d8c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08c      	sub	sp, #48	@ 0x30
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	2224      	movs	r2, #36	@ 0x24
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f00a fc62 	bl	800c664 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	463b      	mov	r3, r7
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001daa:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001dac:	4a21      	ldr	r2, [pc, #132]	@ (8001e34 <MX_TIM3_Init+0xa8>)
 8001dae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001db0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001dbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dc2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dca:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001de8:	2301      	movs	r3, #1
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001df4:	f107 030c 	add.w	r3, r7, #12
 8001df8:	4619      	mov	r1, r3
 8001dfa:	480d      	ldr	r0, [pc, #52]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001dfc:	f008 f9dc 	bl	800a1b8 <HAL_TIM_Encoder_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001e06:	f7ff fad3 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4806      	ldr	r0, [pc, #24]	@ (8001e30 <MX_TIM3_Init+0xa4>)
 8001e18:	f009 fbf8 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001e22:	f7ff fac5 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	3730      	adds	r7, #48	@ 0x30
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200005a4 	.word	0x200005a4
 8001e34:	40000400 	.word	0x40000400

08001e38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	@ 0x30
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e3e:	f107 030c 	add.w	r3, r7, #12
 8001e42:	2224      	movs	r2, #36	@ 0x24
 8001e44:	2100      	movs	r1, #0
 8001e46:	4618      	mov	r0, r3
 8001e48:	f00a fc0c 	bl	800c664 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e56:	4b21      	ldr	r3, [pc, #132]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e58:	4a21      	ldr	r2, [pc, #132]	@ (8001ee0 <MX_TIM4_Init+0xa8>)
 8001e5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b1e      	ldr	r3, [pc, #120]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001e68:	4b1c      	ldr	r3, [pc, #112]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e6e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e70:	4b1a      	ldr	r3, [pc, #104]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e76:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e80:	2300      	movs	r3, #0
 8001e82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e84:	2301      	movs	r3, #1
 8001e86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e94:	2301      	movs	r3, #1
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ea0:	f107 030c 	add.w	r3, r7, #12
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480d      	ldr	r0, [pc, #52]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001ea8:	f008 f986 	bl	800a1b8 <HAL_TIM_Encoder_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001eb2:	f7ff fa7d 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4806      	ldr	r0, [pc, #24]	@ (8001edc <MX_TIM4_Init+0xa4>)
 8001ec4:	f009 fba2 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001ece:	f7ff fa6f 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ed2:	bf00      	nop
 8001ed4:	3730      	adds	r7, #48	@ 0x30
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	200005f0 	.word	0x200005f0
 8001ee0:	40000800 	.word	0x40000800

08001ee4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ef4:	4b14      	ldr	r3, [pc, #80]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001ef6:	4a15      	ldr	r2, [pc, #84]	@ (8001f4c <MX_TIM6_Init+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 249;
 8001efa:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001efc:	22f9      	movs	r2, #249	@ 0xf9
 8001efe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 8001f06:	4b10      	ldr	r3, [pc, #64]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001f08:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f0c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f14:	480c      	ldr	r0, [pc, #48]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001f16:	f007 ff5c 	bl	8009dd2 <HAL_TIM_Base_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001f20:	f7ff fa46 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4805      	ldr	r0, [pc, #20]	@ (8001f48 <MX_TIM6_Init+0x64>)
 8001f32:	f009 fb6b 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001f3c:	f7ff fa38 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	2000063c 	.word	0x2000063c
 8001f4c:	40001000 	.word	0x40001000

08001f50 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001f60:	4b14      	ldr	r3, [pc, #80]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f62:	4a15      	ldr	r2, [pc, #84]	@ (8001fb8 <MX_TIM7_Init+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 249;
 8001f66:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f68:	22f9      	movs	r2, #249	@ 0xf9
 8001f6a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 499;
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f74:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f78:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f7c:	2280      	movs	r2, #128	@ 0x80
 8001f7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001f80:	480c      	ldr	r0, [pc, #48]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f82:	f007 ff26 	bl	8009dd2 <HAL_TIM_Base_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001f8c:	f7ff fa10 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f90:	2300      	movs	r3, #0
 8001f92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4805      	ldr	r0, [pc, #20]	@ (8001fb4 <MX_TIM7_Init+0x64>)
 8001f9e:	f009 fb35 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001fa8:	f7ff fa02 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001fac:	bf00      	nop
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000688 	.word	0x20000688
 8001fb8:	40001400 	.word	0x40001400

08001fbc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b098      	sub	sp, #96	@ 0x60
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]
 8001fde:	615a      	str	r2, [r3, #20]
 8001fe0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	2234      	movs	r2, #52	@ 0x34
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f00a fb3b 	bl	800c664 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001fee:	4b47      	ldr	r3, [pc, #284]	@ (800210c <MX_TIM8_Init+0x150>)
 8001ff0:	4a47      	ldr	r2, [pc, #284]	@ (8002110 <MX_TIM8_Init+0x154>)
 8001ff2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001ff4:	4b45      	ldr	r3, [pc, #276]	@ (800210c <MX_TIM8_Init+0x150>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b44      	ldr	r3, [pc, #272]	@ (800210c <MX_TIM8_Init+0x150>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9999;
 8002000:	4b42      	ldr	r3, [pc, #264]	@ (800210c <MX_TIM8_Init+0x150>)
 8002002:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002006:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b40      	ldr	r3, [pc, #256]	@ (800210c <MX_TIM8_Init+0x150>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800200e:	4b3f      	ldr	r3, [pc, #252]	@ (800210c <MX_TIM8_Init+0x150>)
 8002010:	2200      	movs	r2, #0
 8002012:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002014:	4b3d      	ldr	r3, [pc, #244]	@ (800210c <MX_TIM8_Init+0x150>)
 8002016:	2280      	movs	r2, #128	@ 0x80
 8002018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800201a:	483c      	ldr	r0, [pc, #240]	@ (800210c <MX_TIM8_Init+0x150>)
 800201c:	f007 ff30 	bl	8009e80 <HAL_TIM_PWM_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8002026:	f7ff f9c3 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202a:	2300      	movs	r3, #0
 800202c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002032:	2300      	movs	r3, #0
 8002034:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002036:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800203a:	4619      	mov	r1, r3
 800203c:	4833      	ldr	r0, [pc, #204]	@ (800210c <MX_TIM8_Init+0x150>)
 800203e:	f009 fae5 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002048:	f7ff f9b2 	bl	80013b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800204c:	2360      	movs	r3, #96	@ 0x60
 800204e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002054:	2300      	movs	r3, #0
 8002056:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002058:	2300      	movs	r3, #0
 800205a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002060:	2300      	movs	r3, #0
 8002062:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002064:	2300      	movs	r3, #0
 8002066:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002068:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800206c:	2200      	movs	r2, #0
 800206e:	4619      	mov	r1, r3
 8002070:	4826      	ldr	r0, [pc, #152]	@ (800210c <MX_TIM8_Init+0x150>)
 8002072:	f008 fa97 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800207c:	f7ff f998 	bl	80013b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002080:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002084:	2204      	movs	r2, #4
 8002086:	4619      	mov	r1, r3
 8002088:	4820      	ldr	r0, [pc, #128]	@ (800210c <MX_TIM8_Init+0x150>)
 800208a:	f008 fa8b 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8002094:	f7ff f98c 	bl	80013b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002098:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800209c:	2208      	movs	r2, #8
 800209e:	4619      	mov	r1, r3
 80020a0:	481a      	ldr	r0, [pc, #104]	@ (800210c <MX_TIM8_Init+0x150>)
 80020a2:	f008 fa7f 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 80020ac:	f7ff f980 	bl	80013b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80020d2:	2300      	movs	r3, #0
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80020d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80020e0:	2300      	movs	r3, #0
 80020e2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	4619      	mov	r1, r3
 80020ec:	4807      	ldr	r0, [pc, #28]	@ (800210c <MX_TIM8_Init+0x150>)
 80020ee:	f009 fb5d 	bl	800b7ac <HAL_TIMEx_ConfigBreakDeadTime>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80020f8:	f7ff f95a 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80020fc:	4803      	ldr	r0, [pc, #12]	@ (800210c <MX_TIM8_Init+0x150>)
 80020fe:	f000 fa17 	bl	8002530 <HAL_TIM_MspPostInit>

}
 8002102:	bf00      	nop
 8002104:	3760      	adds	r7, #96	@ 0x60
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200006d4 	.word	0x200006d4
 8002110:	40013400 	.word	0x40013400

08002114 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800211a:	463b      	mov	r3, r7
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002126:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <MX_TIM12_Init+0x6c>)
 8002128:	4a16      	ldr	r2, [pc, #88]	@ (8002184 <MX_TIM12_Init+0x70>)
 800212a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800212c:	4b14      	ldr	r3, [pc, #80]	@ (8002180 <MX_TIM12_Init+0x6c>)
 800212e:	2200      	movs	r2, #0
 8002130:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002132:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <MX_TIM12_Init+0x6c>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002138:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <MX_TIM12_Init+0x6c>)
 800213a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800213e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <MX_TIM12_Init+0x6c>)
 8002142:	2200      	movs	r2, #0
 8002144:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <MX_TIM12_Init+0x6c>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800214c:	480c      	ldr	r0, [pc, #48]	@ (8002180 <MX_TIM12_Init+0x6c>)
 800214e:	f007 fe40 	bl	8009dd2 <HAL_TIM_Base_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8002158:	f7ff f92a 	bl	80013b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002160:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002162:	463b      	mov	r3, r7
 8002164:	4619      	mov	r1, r3
 8002166:	4806      	ldr	r0, [pc, #24]	@ (8002180 <MX_TIM12_Init+0x6c>)
 8002168:	f008 fb30 	bl	800a7cc <HAL_TIM_ConfigClockSource>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8002172:	f7ff f91d 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000720 	.word	0x20000720
 8002184:	40001800 	.word	0x40001800

08002188 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b098      	sub	sp, #96	@ 0x60
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800219a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	611a      	str	r2, [r3, #16]
 80021aa:	615a      	str	r2, [r3, #20]
 80021ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	2234      	movs	r2, #52	@ 0x34
 80021b2:	2100      	movs	r1, #0
 80021b4:	4618      	mov	r0, r3
 80021b6:	f00a fa55 	bl	800c664 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80021ba:	4b34      	ldr	r3, [pc, #208]	@ (800228c <MX_TIM15_Init+0x104>)
 80021bc:	4a34      	ldr	r2, [pc, #208]	@ (8002290 <MX_TIM15_Init+0x108>)
 80021be:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 249;
 80021c0:	4b32      	ldr	r3, [pc, #200]	@ (800228c <MX_TIM15_Init+0x104>)
 80021c2:	22f9      	movs	r2, #249	@ 0xf9
 80021c4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c6:	4b31      	ldr	r3, [pc, #196]	@ (800228c <MX_TIM15_Init+0x104>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 80021cc:	4b2f      	ldr	r3, [pc, #188]	@ (800228c <MX_TIM15_Init+0x104>)
 80021ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021d2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d4:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <MX_TIM15_Init+0x104>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80021da:	4b2c      	ldr	r3, [pc, #176]	@ (800228c <MX_TIM15_Init+0x104>)
 80021dc:	2200      	movs	r2, #0
 80021de:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021e0:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <MX_TIM15_Init+0x104>)
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80021e6:	4829      	ldr	r0, [pc, #164]	@ (800228c <MX_TIM15_Init+0x104>)
 80021e8:	f007 fe4a 	bl	8009e80 <HAL_TIM_PWM_Init>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80021f2:	f7ff f8dd 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f6:	2300      	movs	r3, #0
 80021f8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80021fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002202:	4619      	mov	r1, r3
 8002204:	4821      	ldr	r0, [pc, #132]	@ (800228c <MX_TIM15_Init+0x104>)
 8002206:	f009 fa01 	bl	800b60c <HAL_TIMEx_MasterConfigSynchronization>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8002210:	f7ff f8ce 	bl	80013b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002214:	2360      	movs	r3, #96	@ 0x60
 8002216:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800221c:	2300      	movs	r3, #0
 800221e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002220:	2300      	movs	r3, #0
 8002222:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002224:	2300      	movs	r3, #0
 8002226:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002228:	2300      	movs	r3, #0
 800222a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800222c:	2300      	movs	r3, #0
 800222e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002230:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002234:	2200      	movs	r2, #0
 8002236:	4619      	mov	r1, r3
 8002238:	4814      	ldr	r0, [pc, #80]	@ (800228c <MX_TIM15_Init+0x104>)
 800223a:	f008 f9b3 	bl	800a5a4 <HAL_TIM_PWM_ConfigChannel>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002244:	f7ff f8b4 	bl	80013b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800225c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002260:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002266:	2300      	movs	r3, #0
 8002268:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800226a:	1d3b      	adds	r3, r7, #4
 800226c:	4619      	mov	r1, r3
 800226e:	4807      	ldr	r0, [pc, #28]	@ (800228c <MX_TIM15_Init+0x104>)
 8002270:	f009 fa9c 	bl	800b7ac <HAL_TIMEx_ConfigBreakDeadTime>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 800227a:	f7ff f899 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800227e:	4803      	ldr	r0, [pc, #12]	@ (800228c <MX_TIM15_Init+0x104>)
 8002280:	f000 f956 	bl	8002530 <HAL_TIM_MspPostInit>

}
 8002284:	bf00      	nop
 8002286:	3760      	adds	r7, #96	@ 0x60
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	2000076c 	.word	0x2000076c
 8002290:	40014000 	.word	0x40014000

08002294 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002350 <HAL_TIM_PWM_MspInit+0xbc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d10f      	bne.n	80022c6 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80022ac:	4a29      	ldr	r2, [pc, #164]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022ae:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022b2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80022b6:	4b27      	ldr	r3, [pc, #156]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80022bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80022c4:	e03d      	b.n	8002342 <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM2)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ce:	d10f      	bne.n	80022f0 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022d0:	4b20      	ldr	r3, [pc, #128]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80022e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]
}
 80022ee:	e028      	b.n	8002342 <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM8)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a18      	ldr	r2, [pc, #96]	@ (8002358 <HAL_TIM_PWM_MspInit+0xc4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d10f      	bne.n	800231a <HAL_TIM_PWM_MspInit+0x86>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022fa:	4b16      	ldr	r3, [pc, #88]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 80022fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002300:	4a14      	ldr	r2, [pc, #80]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 8002302:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002306:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800230a:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 800230c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
}
 8002318:	e013      	b.n	8002342 <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM15)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a0f      	ldr	r2, [pc, #60]	@ (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d10e      	bne.n	8002342 <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002324:	4b0b      	ldr	r3, [pc, #44]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 8002326:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800232a:	4a0a      	ldr	r2, [pc, #40]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 800232c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002330:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002334:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <HAL_TIM_PWM_MspInit+0xc0>)
 8002336:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800233a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40012c00 	.word	0x40012c00
 8002354:	44020c00 	.word	0x44020c00
 8002358:	40013400 	.word	0x40013400
 800235c:	40014000 	.word	0x40014000

08002360 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08c      	sub	sp, #48	@ 0x30
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 031c 	add.w	r3, r7, #28
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a34      	ldr	r2, [pc, #208]	@ (8002450 <HAL_TIM_Encoder_MspInit+0xf0>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d12e      	bne.n	80023e0 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002382:	4b34      	ldr	r3, [pc, #208]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002384:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002388:	4a32      	ldr	r2, [pc, #200]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 800238a:	f043 0302 	orr.w	r3, r3, #2
 800238e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002392:	4b30      	ldr	r3, [pc, #192]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002394:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023b0:	4b28      	ldr	r3, [pc, #160]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_R1_Pin|ENC_R2_Pin;
 80023be:	23c0      	movs	r3, #192	@ 0xc0
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ca:	2300      	movs	r3, #0
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023ce:	2302      	movs	r3, #2
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	481f      	ldr	r0, [pc, #124]	@ (8002458 <HAL_TIM_Encoder_MspInit+0xf8>)
 80023da:	f003 ff07 	bl	80061ec <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023de:	e032      	b.n	8002446 <HAL_TIM_Encoder_MspInit+0xe6>
  else if(tim_encoderHandle->Instance==TIM4)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a1d      	ldr	r2, [pc, #116]	@ (800245c <HAL_TIM_Encoder_MspInit+0xfc>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d12d      	bne.n	8002446 <HAL_TIM_Encoder_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023f0:	4a18      	ldr	r2, [pc, #96]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023f2:	f043 0304 	orr.w	r3, r3, #4
 80023f6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80023fa:	4b16      	ldr	r3, [pc, #88]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 80023fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 800240a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800240e:	4a11      	ldr	r2, [pc, #68]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002410:	f043 0302 	orr.w	r3, r3, #2
 8002414:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002418:	4b0e      	ldr	r3, [pc, #56]	@ (8002454 <HAL_TIM_Encoder_MspInit+0xf4>)
 800241a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC_L1_Pin|ENC_L2_Pin;
 8002426:	23c0      	movs	r3, #192	@ 0xc0
 8002428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002432:	2300      	movs	r3, #0
 8002434:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002436:	2302      	movs	r3, #2
 8002438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	f107 031c 	add.w	r3, r7, #28
 800243e:	4619      	mov	r1, r3
 8002440:	4807      	ldr	r0, [pc, #28]	@ (8002460 <HAL_TIM_Encoder_MspInit+0x100>)
 8002442:	f003 fed3 	bl	80061ec <HAL_GPIO_Init>
}
 8002446:	bf00      	nop
 8002448:	3730      	adds	r7, #48	@ 0x30
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40000400 	.word	0x40000400
 8002454:	44020c00 	.word	0x44020c00
 8002458:	42020000 	.word	0x42020000
 800245c:	40000800 	.word	0x40000800
 8002460:	42020400 	.word	0x42020400

08002464 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a2b      	ldr	r2, [pc, #172]	@ (8002520 <HAL_TIM_Base_MspInit+0xbc>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d117      	bne.n	80024a6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002476:	4b2b      	ldr	r3, [pc, #172]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 8002478:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800247c:	4a29      	ldr	r2, [pc, #164]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 800247e:	f043 0310 	orr.w	r3, r3, #16
 8002482:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002486:	4b27      	ldr	r3, [pc, #156]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 8002488:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 8002494:	2200      	movs	r2, #0
 8002496:	2101      	movs	r1, #1
 8002498:	2031      	movs	r0, #49	@ 0x31
 800249a:	f003 fdcf 	bl	800603c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800249e:	2031      	movs	r0, #49	@ 0x31
 80024a0:	f003 fde6 	bl	8006070 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80024a4:	e038      	b.n	8002518 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM7)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002528 <HAL_TIM_Base_MspInit+0xc4>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d117      	bne.n	80024e0 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80024b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024b6:	4a1b      	ldr	r2, [pc, #108]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024b8:	f043 0320 	orr.w	r3, r3, #32
 80024bc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80024c0:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024c6:	f003 0320 	and.w	r3, r3, #32
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2101      	movs	r1, #1
 80024d2:	2032      	movs	r0, #50	@ 0x32
 80024d4:	f003 fdb2 	bl	800603c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024d8:	2032      	movs	r0, #50	@ 0x32
 80024da:	f003 fdc9 	bl	8006070 <HAL_NVIC_EnableIRQ>
}
 80024de:	e01b      	b.n	8002518 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM12)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a11      	ldr	r2, [pc, #68]	@ (800252c <HAL_TIM_Base_MspInit+0xc8>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d116      	bne.n	8002518 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80024ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024f6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80024fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <HAL_TIM_Base_MspInit+0xc0>)
 80024fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM12_IRQn, 0, 0);
 8002508:	2200      	movs	r2, #0
 800250a:	2100      	movs	r1, #0
 800250c:	2078      	movs	r0, #120	@ 0x78
 800250e:	f003 fd95 	bl	800603c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
 8002512:	2078      	movs	r0, #120	@ 0x78
 8002514:	f003 fdac 	bl	8006070 <HAL_NVIC_EnableIRQ>
}
 8002518:	bf00      	nop
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40001000 	.word	0x40001000
 8002524:	44020c00 	.word	0x44020c00
 8002528:	40001400 	.word	0x40001400
 800252c:	40001800 	.word	0x40001800

08002530 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08c      	sub	sp, #48	@ 0x30
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a4b      	ldr	r2, [pc, #300]	@ (800267c <HAL_TIM_MspPostInit+0x14c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d120      	bne.n	8002594 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	4b4b      	ldr	r3, [pc, #300]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 8002554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002558:	4a49      	ldr	r2, [pc, #292]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002562:	4b47      	ldr	r3, [pc, #284]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 8002564:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = MTR_U_L_Pin|MTR_V_L_Pin|MTR_W_L_Pin;
 8002570:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257e:	2300      	movs	r3, #0
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002582:	2301      	movs	r3, #1
 8002584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002586:	f107 031c 	add.w	r3, r7, #28
 800258a:	4619      	mov	r1, r3
 800258c:	483d      	ldr	r0, [pc, #244]	@ (8002684 <HAL_TIM_MspPostInit+0x154>)
 800258e:	f003 fe2d 	bl	80061ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002592:	e06f      	b.n	8002674 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM2)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800259c:	d11f      	bne.n	80025de <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	4b38      	ldr	r3, [pc, #224]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025a4:	4a36      	ldr	r2, [pc, #216]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025ae:	4b34      	ldr	r3, [pc, #208]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 80025bc:	2320      	movs	r3, #32
 80025be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c0:	2302      	movs	r3, #2
 80025c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025cc:	2301      	movs	r3, #1
 80025ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 80025d0:	f107 031c 	add.w	r3, r7, #28
 80025d4:	4619      	mov	r1, r3
 80025d6:	482b      	ldr	r0, [pc, #172]	@ (8002684 <HAL_TIM_MspPostInit+0x154>)
 80025d8:	f003 fe08 	bl	80061ec <HAL_GPIO_Init>
}
 80025dc:	e04a      	b.n	8002674 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM8)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a29      	ldr	r2, [pc, #164]	@ (8002688 <HAL_TIM_MspPostInit+0x158>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d120      	bne.n	800262a <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e8:	4b25      	ldr	r3, [pc, #148]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025ee:	4a24      	ldr	r2, [pc, #144]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025f0:	f043 0304 	orr.w	r3, r3, #4
 80025f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025f8:	4b21      	ldr	r3, [pc, #132]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 80025fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_U_R_Pin|MTR_V_R_Pin|MTR_W_R_Pin;
 8002606:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800260a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260c:	2302      	movs	r3, #2
 800260e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002614:	2300      	movs	r3, #0
 8002616:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002618:	2303      	movs	r3, #3
 800261a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261c:	f107 031c 	add.w	r3, r7, #28
 8002620:	4619      	mov	r1, r3
 8002622:	481a      	ldr	r0, [pc, #104]	@ (800268c <HAL_TIM_MspPostInit+0x15c>)
 8002624:	f003 fde2 	bl	80061ec <HAL_GPIO_Init>
}
 8002628:	e024      	b.n	8002674 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM15)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a18      	ldr	r2, [pc, #96]	@ (8002690 <HAL_TIM_MspPostInit+0x160>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d11f      	bne.n	8002674 <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002634:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 8002636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800263a:	4a11      	ldr	r2, [pc, #68]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 800263c:	f043 0304 	orr.w	r3, r3, #4
 8002640:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002644:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <HAL_TIM_MspPostInit+0x150>)
 8002646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800264a:	f003 0304 	and.w	r3, r3, #4
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_BK_Pin;
 8002652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002658:	2302      	movs	r3, #2
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002660:	2300      	movs	r3, #0
 8002662:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8002664:	2302      	movs	r3, #2
 8002666:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LCD_BK_GPIO_Port, &GPIO_InitStruct);
 8002668:	f107 031c 	add.w	r3, r7, #28
 800266c:	4619      	mov	r1, r3
 800266e:	4807      	ldr	r0, [pc, #28]	@ (800268c <HAL_TIM_MspPostInit+0x15c>)
 8002670:	f003 fdbc 	bl	80061ec <HAL_GPIO_Init>
}
 8002674:	bf00      	nop
 8002676:	3730      	adds	r7, #48	@ 0x30
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40012c00 	.word	0x40012c00
 8002680:	44020c00 	.word	0x44020c00
 8002684:	42020000 	.word	0x42020000
 8002688:	40013400 	.word	0x40013400
 800268c:	42020800 	.word	0x42020800
 8002690:	40014000 	.word	0x40014000

08002694 <Reset_Handler>:
 8002694:	480d      	ldr	r0, [pc, #52]	@ (80026cc <LoopForever+0x2>)
 8002696:	4685      	mov	sp, r0
 8002698:	f7ff f9f8 	bl	8001a8c <SystemInit>
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <LoopForever+0x6>)
 800269e:	490d      	ldr	r1, [pc, #52]	@ (80026d4 <LoopForever+0xa>)
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <LoopForever+0xe>)
 80026a2:	2300      	movs	r3, #0
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:
 80026a6:	58d4      	ldr	r4, [r2, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:
 80026ac:	18c4      	adds	r4, r0, r3
 80026ae:	428c      	cmp	r4, r1
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <LoopForever+0x12>)
 80026b4:	4c0a      	ldr	r4, [pc, #40]	@ (80026e0 <LoopForever+0x16>)
 80026b6:	2300      	movs	r3, #0
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:
 80026be:	42a2      	cmp	r2, r4
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>
 80026c2:	f00a f837 	bl	800c734 <__libc_init_array>
 80026c6:	f7fe fd69 	bl	800119c <main>

080026ca <LoopForever>:
 80026ca:	e7fe      	b.n	80026ca <LoopForever>
 80026cc:	20044000 	.word	0x20044000
 80026d0:	20000000 	.word	0x20000000
 80026d4:	20000268 	.word	0x20000268
 80026d8:	08015a84 	.word	0x08015a84
 80026dc:	20000268 	.word	0x20000268
 80026e0:	20000eb0 	.word	0x20000eb0

080026e4 <ADC1_IRQHandler>:
 80026e4:	e7fe      	b.n	80026e4 <ADC1_IRQHandler>

080026e6 <DRV8316C_CalculateEvenParity>:
 * @note   Datasheet 8.5.1.1: "Parity bit is set such that the SDI input data word has even number of 1s"
 * @param  data: 16-bit SPI frame with parity bit (B8) cleared to 0.
 * @return 1 (if 1s count is odd), 0 (if 1s count is even)
 */
static uint8_t DRV8316C_CalculateEvenParity(uint16_t data)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	4603      	mov	r3, r0
 80026ee:	80fb      	strh	r3, [r7, #6]
    uint8_t one_count = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]
    // Clear the parity bit (B8) just in case, to count the other 15 bits
    data &= ~DRV_SPI_PARITY_BIT;
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026fa:	80fb      	strh	r3, [r7, #6]

    for (int i = 0; i < 16; i++)
 80026fc:	2300      	movs	r3, #0
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	e00d      	b.n	800271e <DRV8316C_CalculateEvenParity+0x38>
    {
        if ((data >> i) & 0x01)
 8002702:	88fa      	ldrh	r2, [r7, #6]
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	fa42 f303 	asr.w	r3, r2, r3
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d002      	beq.n	8002718 <DRV8316C_CalculateEvenParity+0x32>
        {
            one_count++;
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	3301      	adds	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 16; i++)
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	3301      	adds	r3, #1
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b0f      	cmp	r3, #15
 8002722:	ddee      	ble.n	8002702 <DRV8316C_CalculateEvenParity+0x1c>
        }
    }

    // If the count of 1s is odd, return 1 to make the total count even.
    return (one_count % 2);
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	b2db      	uxtb	r3, r3
}
 800272c:	4618      	mov	r0, r3
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <DRV8316C_SPI_TxRx>:

/**
 * @brief  Internal helper function to perform SPI transmit/receive
 */
static HAL_StatusTypeDef DRV8316C_SPI_TxRx(DRV8316C_Handle_t* hdrv, uint16_t* pTxData, uint16_t* pRxData)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b088      	sub	sp, #32
 800273c:	af02      	add	r7, sp, #8
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status;

    DRV8316C_CS_LOW(hdrv); // Activate Chip Select (LOW)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6858      	ldr	r0, [r3, #4]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	891b      	ldrh	r3, [r3, #8]
 800274c:	2200      	movs	r2, #0
 800274e:	4619      	mov	r1, r3
 8002750:	f003 feaa 	bl	80064a8 <HAL_GPIO_WritePin>

    // Transmit 1 frame of 16 bits (size=1) and receive 1 frame simultaneously
    status = HAL_SPI_TransmitReceive(hdrv->hspi, (uint8_t*)pTxData, (uint8_t*)pRxData, 1, HAL_MAX_DELAY);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6818      	ldr	r0, [r3, #0]
 8002758:	f04f 33ff 	mov.w	r3, #4294967295
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	2301      	movs	r3, #1
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	68b9      	ldr	r1, [r7, #8]
 8002764:	f006 feda 	bl	800951c <HAL_SPI_TransmitReceive>
 8002768:	4603      	mov	r3, r0
 800276a:	75fb      	strb	r3, [r7, #23]

    DRV8316C_CS_HIGH(hdrv); // Deactivate Chip Select (HIGH)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6858      	ldr	r0, [r3, #4]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	891b      	ldrh	r3, [r3, #8]
 8002774:	2201      	movs	r2, #1
 8002776:	4619      	mov	r1, r3
 8002778:	f003 fe96 	bl	80064a8 <HAL_GPIO_WritePin>

    return status;
 800277c:	7dfb      	ldrb	r3, [r7, #23]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <DRV8316C_Init>:
/**
 * @brief  Initializes the DRV8316C handle.
 */
void DRV8316C_Init(DRV8316C_Handle_t* hdrv, SPI_HandleTypeDef* hspi,
                   GPIO_TypeDef* nCS_Port, uint16_t nCS_Pin)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b084      	sub	sp, #16
 800278a:	af00      	add	r7, sp, #0
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
 8002792:	807b      	strh	r3, [r7, #2]
    hdrv->hspi = hspi;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	601a      	str	r2, [r3, #0]
    hdrv->nCS_Port = nCS_Port;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	605a      	str	r2, [r3, #4]
    hdrv->nCS_Pin = nCS_Pin;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	887a      	ldrh	r2, [r7, #2]
 80027a4:	811a      	strh	r2, [r3, #8]

    // Set initial pin states
    DRV8316C_CS_HIGH(hdrv);  // nCS starts inactive (HIGH)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6858      	ldr	r0, [r3, #4]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	891b      	ldrh	r3, [r3, #8]
 80027ae:	2201      	movs	r2, #1
 80027b0:	4619      	mov	r1, r3
 80027b2:	f003 fe79 	bl	80064a8 <HAL_GPIO_WritePin>
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <DRV8316C_WriteRegister>:

/**
 * @brief  Writes 8 bits of data to a specific DRV8316C register.
 */
HAL_StatusTypeDef DRV8316C_WriteRegister(DRV8316C_Handle_t* hdrv, uint8_t regAddr, uint8_t data)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	70fb      	strb	r3, [r7, #3]
 80027ca:	4613      	mov	r3, r2
 80027cc:	70bb      	strb	r3, [r7, #2]
    uint16_t tx_frame = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	81fb      	strh	r3, [r7, #14]
    uint16_t rx_frame = 0; // SDO returns the *previous* value of the register being written
 80027d2:	2300      	movs	r3, #0
 80027d4:	81bb      	strh	r3, [r7, #12]

    // 1. Construct the basic frame with R/W=0, address, and data
    tx_frame = DRV_SPI_WRITE_MASK |
 80027d6:	78fb      	ldrb	r3, [r7, #3]
 80027d8:	b21b      	sxth	r3, r3
 80027da:	025b      	lsls	r3, r3, #9
 80027dc:	b21b      	sxth	r3, r3
 80027de:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80027e2:	b21a      	sxth	r2, r3
               ((regAddr << DRV_SPI_ADDR_SHIFT) & DRV_SPI_ADDR_MASK) |
 80027e4:	78bb      	ldrb	r3, [r7, #2]
 80027e6:	b21b      	sxth	r3, r3
 80027e8:	4313      	orrs	r3, r2
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	b29b      	uxth	r3, r3
    tx_frame = DRV_SPI_WRITE_MASK |
 80027ee:	81fb      	strh	r3, [r7, #14]
               (data & DRV_SPI_DATA_MASK);

    // 2. Calculate and set the even parity bit
    if (DRV8316C_CalculateEvenParity(tx_frame))
 80027f0:	89fb      	ldrh	r3, [r7, #14]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ff77 	bl	80026e6 <DRV8316C_CalculateEvenParity>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d004      	beq.n	8002808 <DRV8316C_WriteRegister+0x4a>
    {
        tx_frame |= DRV_SPI_PARITY_BIT;
 80027fe:	89fb      	ldrh	r3, [r7, #14]
 8002800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002804:	b29b      	uxth	r3, r3
 8002806:	81fb      	strh	r3, [r7, #14]
    }

    // 3. Transmit the frame
    return DRV8316C_SPI_TxRx(hdrv, &tx_frame, &rx_frame);
 8002808:	f107 020c 	add.w	r2, r7, #12
 800280c:	f107 030e 	add.w	r3, r7, #14
 8002810:	4619      	mov	r1, r3
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff ff90 	bl	8002738 <DRV8316C_SPI_TxRx>
 8002818:	4603      	mov	r3, r0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <DRV8316C_UnlockRegister>:
/**
 * @brief  Unlock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_UnlockRegister(DRV8316C_Handle_t* hdrv)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b084      	sub	sp, #16
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x3);
 800282a:	2203      	movs	r2, #3
 800282c:	2103      	movs	r1, #3
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ffc5 	bl	80027be <DRV8316C_WriteRegister>
 8002834:	4603      	mov	r3, r0
 8002836:	73fb      	strb	r3, [r7, #15]
    return status;
 8002838:	7bfb      	ldrb	r3, [r7, #15]
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <DRV8316C_LockRegister>:
/**
 * @brief  Lock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_LockRegister(DRV8316C_Handle_t* hdrv)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b084      	sub	sp, #16
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x6);
 800284a:	2206      	movs	r2, #6
 800284c:	2103      	movs	r1, #3
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff ffb5 	bl	80027be <DRV8316C_WriteRegister>
 8002854:	4603      	mov	r3, r0
 8002856:	73fb      	strb	r3, [r7, #15]
    return status;
 8002858:	7bfb      	ldrb	r3, [r7, #15]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <DRV8316C_ApplyDefaultConfig>:
/**
 * @brief  Applies a common default configuration to the DRV8316C.
 * (For FOC: 6x PWM, 0.6V/V Gain, OCP Auto-Retry, 125V/us Slew)
 */
HAL_StatusTypeDef DRV8316C_ApplyDefaultConfig(DRV8316C_Handle_t* hdrv)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b084      	sub	sp, #16
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t reg_val;

    // --- CTRL_2 (0x04): 3x PWM Mode, Slew Rate 125V/us, SDO Push-Pull ---
    reg_val = DRV_CTRL2_SDO_MODE_PP |
 800286a:	2334      	movs	r3, #52	@ 0x34
 800286c:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL2_SLEW_125V_us |
              DRV_CTRL2_PWM_MODE_3X;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_2, reg_val);
 800286e:	7bfb      	ldrb	r3, [r7, #15]
 8002870:	461a      	mov	r2, r3
 8002872:	2104      	movs	r1, #4
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ffa2 	bl	80027be <DRV8316C_WriteRegister>
 800287a:	4603      	mov	r3, r0
 800287c:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 800287e:	7bbb      	ldrb	r3, [r7, #14]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <DRV8316C_ApplyDefaultConfig+0x26>
 8002884:	7bbb      	ldrb	r3, [r7, #14]
 8002886:	e03c      	b.n	8002902 <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_3 (0x05): Enable OVP, Enable OTW reporting on nFAULT ---
    reg_val = (1 << 2) | // OVP_EN = 1
 8002888:	2305      	movs	r3, #5
 800288a:	73fb      	strb	r3, [r7, #15]
              (1 << 0);  // OTW_REP = 1
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_3, reg_val);
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	461a      	mov	r2, r3
 8002890:	2105      	movs	r1, #5
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ff93 	bl	80027be <DRV8316C_WriteRegister>
 8002898:	4603      	mov	r3, r0
 800289a:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 800289c:	7bbb      	ldrb	r3, [r7, #14]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <DRV8316C_ApplyDefaultConfig+0x44>
 80028a2:	7bbb      	ldrb	r3, [r7, #14]
 80028a4:	e02d      	b.n	8002902 <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_4 (0x06): OCP Mode = Auto-Retry, OCP Level = 16A ---
    reg_val = DRV_CTRL4_OCP_MODE_RETRY |
 80028a6:	2311      	movs	r3, #17
 80028a8:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL4_OCP_LVL_16A |
              (1 << 4); // OCP_DEG 0.6us (default 1h)
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_4, reg_val);
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	461a      	mov	r2, r3
 80028ae:	2106      	movs	r1, #6
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff84 	bl	80027be <DRV8316C_WriteRegister>
 80028b6:	4603      	mov	r3, r0
 80028b8:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 80028ba:	7bbb      	ldrb	r3, [r7, #14]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <DRV8316C_ApplyDefaultConfig+0x62>
 80028c0:	7bbb      	ldrb	r3, [r7, #14]
 80028c2:	e01e      	b.n	8002902 <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_5 (0x07): CSA Gain = 0.6 V/A (good for FOC), Enable Active Demag ---
    reg_val = DRV_CTRL5_CSA_GAIN_0_6 |
 80028c4:	230e      	movs	r3, #14
 80028c6:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL5_EN_ASR_BIT |
              DRV_CTRL5_EN_AAR_BIT;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_5, reg_val);
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	461a      	mov	r2, r3
 80028cc:	2107      	movs	r1, #7
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff ff75 	bl	80027be <DRV8316C_WriteRegister>
 80028d4:	4603      	mov	r3, r0
 80028d6:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 80028d8:	7bbb      	ldrb	r3, [r7, #14]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <DRV8316C_ApplyDefaultConfig+0x80>
 80028de:	7bbb      	ldrb	r3, [r7, #14]
 80028e0:	e00f      	b.n	8002902 <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_6 (0x08): Buck converter disable, 3.3V output ---
    reg_val = 1; // BUCK_DIS = 	1b
 80028e2:	2301      	movs	r3, #1
 80028e4:	73fb      	strb	r3, [r7, #15]
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_6, reg_val);
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	461a      	mov	r2, r3
 80028ea:	2108      	movs	r1, #8
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff ff66 	bl	80027be <DRV8316C_WriteRegister>
 80028f2:	4603      	mov	r3, r0
 80028f4:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 80028f6:	7bbb      	ldrb	r3, [r7, #14]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <DRV8316C_ApplyDefaultConfig+0x9e>
 80028fc:	7bbb      	ldrb	r3, [r7, #14]
 80028fe:	e000      	b.n	8002902 <DRV8316C_ApplyDefaultConfig+0xa0>

    return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <LSM6DS3TR_C_ReadReg>:
#include <stdlib.h>

// ----------------------  Read/Write ----------------------

__STATIC_INLINE void LSM6DS3TR_C_ReadReg(uint8_t reg_addr, uint8_t *rx_byte,
		uint8_t size) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	6039      	str	r1, [r7, #0]
 8002916:	71fb      	strb	r3, [r7, #7]
 8002918:	4613      	mov	r3, r2
 800291a:	71bb      	strb	r3, [r7, #6]
	uint8_t tx_byte = reg_addr | 0x80; //  (MSB=1)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002922:	b2db      	uxtb	r3, r3
 8002924:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800292c:	480e      	ldr	r0, [pc, #56]	@ (8002968 <LSM6DS3TR_C_ReadReg+0x5c>)
 800292e:	f003 fdbb 	bl	80064a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LSM6DS3TR_SPI_PORT, &tx_byte, 1, HAL_MAX_DELAY);   //  
 8002932:	f107 010f 	add.w	r1, r7, #15
 8002936:	f04f 33ff 	mov.w	r3, #4294967295
 800293a:	2201      	movs	r2, #1
 800293c:	480b      	ldr	r0, [pc, #44]	@ (800296c <LSM6DS3TR_C_ReadReg+0x60>)
 800293e:	f006 f92f 	bl	8008ba0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(LSM6DS3TR_SPI_PORT, rx_byte, size, HAL_MAX_DELAY); //  
 8002942:	79bb      	ldrb	r3, [r7, #6]
 8002944:	b29a      	uxth	r2, r3
 8002946:	f04f 33ff 	mov.w	r3, #4294967295
 800294a:	6839      	ldr	r1, [r7, #0]
 800294c:	4807      	ldr	r0, [pc, #28]	@ (800296c <LSM6DS3TR_C_ReadReg+0x60>)
 800294e:	f006 fb43 	bl	8008fd8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_SET);
 8002952:	2201      	movs	r2, #1
 8002954:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002958:	4803      	ldr	r0, [pc, #12]	@ (8002968 <LSM6DS3TR_C_ReadReg+0x5c>)
 800295a:	f003 fda5 	bl	80064a8 <HAL_GPIO_WritePin>
}
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	42020800 	.word	0x42020800
 800296c:	200003e8 	.word	0x200003e8

08002970 <wrap_deg_0_360>:

	free(tx_byte);
}

// ---------------------- 360 ----------------------
static inline float wrap_deg_0_360(float deg) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	ed87 0a01 	vstr	s0, [r7, #4]
	// fmodf 360  ,  360  
	deg = fmodf(deg, 360.0f);
 800297a:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80029d0 <wrap_deg_0_360+0x60>
 800297e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002982:	f00b fea3 	bl	800e6cc <fmodf>
 8002986:	ed87 0a01 	vstr	s0, [r7, #4]
	if (deg < 0.0f)
 800298a:	edd7 7a01 	vldr	s15, [r7, #4]
 800298e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002996:	d507      	bpl.n	80029a8 <wrap_deg_0_360+0x38>
		deg += 360.0f;
 8002998:	edd7 7a01 	vldr	s15, [r7, #4]
 800299c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80029d0 <wrap_deg_0_360+0x60>
 80029a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029a4:	edc7 7a01 	vstr	s15, [r7, #4]

	// 360.0000    0 ()
	if (deg >= 359.999f)
 80029a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80029ac:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80029d4 <wrap_deg_0_360+0x64>
 80029b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b8:	db02      	blt.n	80029c0 <wrap_deg_0_360+0x50>
		deg = 0.0f;
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	607b      	str	r3, [r7, #4]

	return deg; // 0.0f <= deg < 360.0f
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	ee07 3a90 	vmov	s15, r3
}
 80029c6:	eeb0 0a67 	vmov.f32	s0, s15
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	43b40000 	.word	0x43b40000
 80029d4:	43b3ffdf 	.word	0x43b3ffdf

080029d8 <LSM6DS3TR_C_ReadU8>:

// ----------------------   ----------------------
//   
uint8_t LSM6DS3TR_C_ReadU8(uint8_t reg_addr) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
	uint8_t v;
	LSM6DS3TR_C_ReadReg(reg_addr, &v, 1);
 80029e2:	f107 010f 	add.w	r1, r7, #15
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	2201      	movs	r2, #1
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff8e 	bl	800290c <LSM6DS3TR_C_ReadReg>
	return v;
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <LSM6DS3TR_data_ready>:
	}
	HAL_Delay(2000);
	Custom_LCD_Clear();
}

uint8_t LSM6DS3TR_data_ready() {
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
	uint8_t s = LSM6DS3TR_C_ReadU8(LSM6DS3_STATUS_REG);
 8002a00:	201e      	movs	r0, #30
 8002a02:	f7ff ffe9 	bl	80029d8 <LSM6DS3TR_C_ReadU8>
 8002a06:	4603      	mov	r3, r0
 8002a08:	71fb      	strb	r3, [r7, #7]
	return (s & 0x03) != 0;
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	bf14      	ite	ne
 8002a14:	2301      	movne	r3, #1
 8002a16:	2300      	moveq	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <LSM6_ReadGyroRaw>:

/*   */
HAL_StatusTypeDef LSM6_ReadGyroRaw(int16_t g[3]) {
 8002a22:	b590      	push	{r4, r7, lr}
 8002a24:	b085      	sub	sp, #20
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	//     
	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_G, b, 6);
 8002a2a:	f107 0308 	add.w	r3, r7, #8
 8002a2e:	2206      	movs	r2, #6
 8002a30:	4619      	mov	r1, r3
 8002a32:	2022      	movs	r0, #34	@ 0x22
 8002a34:	f7ff ff6a 	bl	800290c <LSM6DS3TR_C_ReadReg>

	g[0] = LSM6_Merge16(b[0], b[1]);
 8002a38:	7a3b      	ldrb	r3, [r7, #8]
 8002a3a:	7a7a      	ldrb	r2, [r7, #9]
 8002a3c:	4611      	mov	r1, r2
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 f847 	bl	8002ad2 <LSM6_Merge16>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	801a      	strh	r2, [r3, #0]
	g[1] = LSM6_Merge16(b[2], b[3]);
 8002a4c:	7aba      	ldrb	r2, [r7, #10]
 8002a4e:	7af9      	ldrb	r1, [r7, #11]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	1c9c      	adds	r4, r3, #2
 8002a54:	4610      	mov	r0, r2
 8002a56:	f000 f83c 	bl	8002ad2 <LSM6_Merge16>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	8023      	strh	r3, [r4, #0]
	g[2] = LSM6_Merge16(b[4], b[5]);
 8002a5e:	7b3a      	ldrb	r2, [r7, #12]
 8002a60:	7b79      	ldrb	r1, [r7, #13]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	1d1c      	adds	r4, r3, #4
 8002a66:	4610      	mov	r0, r2
 8002a68:	f000 f833 	bl	8002ad2 <LSM6_Merge16>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd90      	pop	{r4, r7, pc}

08002a7a <LSM6_ReadAccelRaw>:

HAL_StatusTypeDef LSM6_ReadAccelRaw(int16_t a[3]) {
 8002a7a:	b590      	push	{r4, r7, lr}
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_XL, b, 6);
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	2206      	movs	r2, #6
 8002a88:	4619      	mov	r1, r3
 8002a8a:	2028      	movs	r0, #40	@ 0x28
 8002a8c:	f7ff ff3e 	bl	800290c <LSM6DS3TR_C_ReadReg>

	a[0] = LSM6_Merge16(b[0], b[1]);
 8002a90:	7a3b      	ldrb	r3, [r7, #8]
 8002a92:	7a7a      	ldrb	r2, [r7, #9]
 8002a94:	4611      	mov	r1, r2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f81b 	bl	8002ad2 <LSM6_Merge16>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	801a      	strh	r2, [r3, #0]
	a[1] = LSM6_Merge16(b[2], b[3]);
 8002aa4:	7aba      	ldrb	r2, [r7, #10]
 8002aa6:	7af9      	ldrb	r1, [r7, #11]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	1c9c      	adds	r4, r3, #2
 8002aac:	4610      	mov	r0, r2
 8002aae:	f000 f810 	bl	8002ad2 <LSM6_Merge16>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	8023      	strh	r3, [r4, #0]
	a[2] = LSM6_Merge16(b[4], b[5]);
 8002ab6:	7b3a      	ldrb	r2, [r7, #12]
 8002ab8:	7b79      	ldrb	r1, [r7, #13]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	1d1c      	adds	r4, r3, #4
 8002abe:	4610      	mov	r0, r2
 8002ac0:	f000 f807 	bl	8002ad2 <LSM6_Merge16>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd90      	pop	{r4, r7, pc}

08002ad2 <LSM6_Merge16>:
	a[2] = LSM6_Merge16(b[10], b[11]);
	return HAL_OK;
}

// LSM6DS3TR.c
int16_t LSM6_Merge16(uint8_t lo, uint8_t hi) {
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	4603      	mov	r3, r0
 8002ada:	460a      	mov	r2, r1
 8002adc:	71fb      	strb	r3, [r7, #7]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	71bb      	strb	r3, [r7, #6]
	return (int16_t) (((uint16_t) hi << 8) | (uint16_t) lo); // BLE=0 
 8002ae2:	79bb      	ldrb	r3, [r7, #6]
 8002ae4:	b21b      	sxth	r3, r3
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	b21a      	sxth	r2, r3
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	b21b      	sxth	r3, r3
 8002aee:	4313      	orrs	r3, r2
 8002af0:	b21b      	sxth	r3, r3
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <LSM6DS3TR_C_IRQ>:
	prevTick = HAL_GetTick();
}

volatile uint32_t prevTick;

void LSM6DS3TR_C_IRQ() {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
	static float g_dps[3];

	if (!LSM6DS3TR_data_ready()) {
 8002b06:	f7ff ff78 	bl	80029fa <LSM6DS3TR_data_ready>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d047      	beq.n	8002ba0 <LSM6DS3TR_C_IRQ+0xa0>
		return;
	}
	LSM6_ReadGyroRaw(GyroRaw);
 8002b10:	4825      	ldr	r0, [pc, #148]	@ (8002ba8 <LSM6DS3TR_C_IRQ+0xa8>)
 8002b12:	f7ff ff86 	bl	8002a22 <LSM6_ReadGyroRaw>
	LSM6_ReadAccelRaw(ACCRaw);
 8002b16:	4825      	ldr	r0, [pc, #148]	@ (8002bac <LSM6DS3TR_C_IRQ+0xac>)
 8002b18:	f7ff ffaf 	bl	8002a7a <LSM6_ReadAccelRaw>
	IMU_GetGyroDps_Corrected(g_dps);
 8002b1c:	4824      	ldr	r0, [pc, #144]	@ (8002bb0 <LSM6DS3TR_C_IRQ+0xb0>)
 8002b1e:	f000 f897 	bl	8002c50 <IMU_GetGyroDps_Corrected>

	uint32_t nowTick = HAL_GetTick();
 8002b22:	f002 fa43 	bl	8004fac <HAL_GetTick>
 8002b26:	60b8      	str	r0, [r7, #8]
	uint32_t dt_ms = nowTick - prevTick;
 8002b28:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <LSM6DS3TR_C_IRQ+0xb4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	607b      	str	r3, [r7, #4]
	prevTick = nowTick;
 8002b32:	4a20      	ldr	r2, [pc, #128]	@ (8002bb4 <LSM6DS3TR_C_IRQ+0xb4>)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	6013      	str	r3, [r2, #0]
	float dt_sec = dt_ms * 0.001f;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	ee07 3a90 	vmov	s15, r3
 8002b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b42:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002bb8 <LSM6DS3TR_C_IRQ+0xb8>
 8002b46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b4a:	edc7 7a03 	vstr	s15, [r7, #12]

	if (dt_sec > 0.05f)
 8002b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b52:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002bbc <LSM6DS3TR_C_IRQ+0xbc>
 8002b56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5e:	dd01      	ble.n	8002b64 <LSM6DS3TR_C_IRQ+0x64>
		dt_sec = 0.05f;
 8002b60:	4b17      	ldr	r3, [pc, #92]	@ (8002bc0 <LSM6DS3TR_C_IRQ+0xc0>)
 8002b62:	60fb      	str	r3, [r7, #12]

	yaw_deg += YAW_DIR * (g_dps[2]) * dt_sec;
 8002b64:	4b12      	ldr	r3, [pc, #72]	@ (8002bb0 <LSM6DS3TR_C_IRQ+0xb0>)
 8002b66:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b6a:	eeb1 7a67 	vneg.f32	s14, s15
 8002b6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b76:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <LSM6DS3TR_C_IRQ+0xc4>)
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b80:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <LSM6DS3TR_C_IRQ+0xc4>)
 8002b82:	edc3 7a00 	vstr	s15, [r3]
	yaw_deg = wrap_deg_0_360(yaw_deg);
 8002b86:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <LSM6DS3TR_C_IRQ+0xc4>)
 8002b88:	edd3 7a00 	vldr	s15, [r3]
 8002b8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b90:	f7ff feee 	bl	8002970 <wrap_deg_0_360>
 8002b94:	eef0 7a40 	vmov.f32	s15, s0
 8002b98:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc4 <LSM6DS3TR_C_IRQ+0xc4>)
 8002b9a:	edc3 7a00 	vstr	s15, [r3]
 8002b9e:	e000      	b.n	8002ba2 <LSM6DS3TR_C_IRQ+0xa2>
		return;
 8002ba0:	bf00      	nop
}
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	200007e0 	.word	0x200007e0
 8002bac:	200007e8 	.word	0x200007e8
 8002bb0:	20000804 	.word	0x20000804
 8002bb4:	200007f4 	.word	0x200007f4
 8002bb8:	3a83126f 	.word	0x3a83126f
 8002bbc:	3d4ccccd 	.word	0x3d4ccccd
 8002bc0:	3d4ccccd 	.word	0x3d4ccccd
 8002bc4:	200007f0 	.word	0x200007f0

08002bc8 <IMU_GetGyroRadPS_Corrected>:
	bias_gy_rad = gyro_raw_to_rads((int16_t) my);
	bias_gz_rad = gyro_raw_to_rads((int16_t) mz);
}

//  (rad/s) 3
void IMU_GetGyroRadPS_Corrected(float g_radps[3]) {
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
	g_radps[0] = gyro_raw_to_rads(GyroRaw[0]) - bias_gx_rad;
 8002bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <IMU_GetGyroRadPS_Corrected+0x74>)
 8002bd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f8a2 	bl	8002d20 <gyro_raw_to_rads>
 8002bdc:	eeb0 7a40 	vmov.f32	s14, s0
 8002be0:	4b17      	ldr	r3, [pc, #92]	@ (8002c40 <IMU_GetGyroRadPS_Corrected+0x78>)
 8002be2:	edd3 7a00 	vldr	s15, [r3]
 8002be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	edc3 7a00 	vstr	s15, [r3]
	g_radps[1] = gyro_raw_to_rads(GyroRaw[1]) - bias_gy_rad;
 8002bf0:	4b12      	ldr	r3, [pc, #72]	@ (8002c3c <IMU_GetGyroRadPS_Corrected+0x74>)
 8002bf2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 f892 	bl	8002d20 <gyro_raw_to_rads>
 8002bfc:	eeb0 7a40 	vmov.f32	s14, s0
 8002c00:	4b10      	ldr	r3, [pc, #64]	@ (8002c44 <IMU_GetGyroRadPS_Corrected+0x7c>)
 8002c02:	edd3 7a00 	vldr	s15, [r3]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c0e:	edc3 7a00 	vstr	s15, [r3]
	g_radps[2] = gyro_raw_to_rads(GyroRaw[2]) - bias_gz_rad;
 8002c12:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <IMU_GetGyroRadPS_Corrected+0x74>)
 8002c14:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 f881 	bl	8002d20 <gyro_raw_to_rads>
 8002c1e:	eeb0 7a40 	vmov.f32	s14, s0
 8002c22:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <IMU_GetGyroRadPS_Corrected+0x80>)
 8002c24:	edd3 7a00 	vldr	s15, [r3]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c30:	edc3 7a00 	vstr	s15, [r3]
}
 8002c34:	bf00      	nop
 8002c36:	3708      	adds	r7, #8
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	200007e0 	.word	0x200007e0
 8002c40:	200007f8 	.word	0x200007f8
 8002c44:	200007fc 	.word	0x200007fc
 8002c48:	20000800 	.word	0x20000800
 8002c4c:	00000000 	.word	0x00000000

08002c50 <IMU_GetGyroDps_Corrected>:

//  (dps) 3 (  )
void IMU_GetGyroDps_Corrected(float *g_dps) {
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b087      	sub	sp, #28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	float g_radps[3];
	IMU_GetGyroRadPS_Corrected(g_radps);
 8002c58:	f107 030c 	add.w	r3, r7, #12
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ffb3 	bl	8002bc8 <IMU_GetGyroRadPS_Corrected>
	*(g_dps + 0) = g_radps[0] * RAD2DEG;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fd fc83 	bl	8000570 <__aeabi_f2d>
 8002c6a:	a31d      	add	r3, pc, #116	@ (adr r3, 8002ce0 <IMU_GetGyroDps_Corrected+0x90>)
 8002c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c70:	f7fd fcd6 	bl	8000620 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f7fd ffa8 	bl	8000bd0 <__aeabi_d2f>
 8002c80:	4602      	mov	r2, r0
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	601a      	str	r2, [r3, #0]
	*(g_dps + 1) = g_radps[1] * RAD2DEG;
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd fc71 	bl	8000570 <__aeabi_f2d>
 8002c8e:	a314      	add	r3, pc, #80	@ (adr r3, 8002ce0 <IMU_GetGyroDps_Corrected+0x90>)
 8002c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c94:	f7fd fcc4 	bl	8000620 <__aeabi_dmul>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	1d1c      	adds	r4, r3, #4
 8002ca4:	f7fd ff94 	bl	8000bd0 <__aeabi_d2f>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	6023      	str	r3, [r4, #0]
	*(g_dps + 2) = g_radps[2] * RAD2DEG;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fd fc5e 	bl	8000570 <__aeabi_f2d>
 8002cb4:	a30a      	add	r3, pc, #40	@ (adr r3, 8002ce0 <IMU_GetGyroDps_Corrected+0x90>)
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f7fd fcb1 	bl	8000620 <__aeabi_dmul>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f103 0408 	add.w	r4, r3, #8
 8002ccc:	f7fd ff80 	bl	8000bd0 <__aeabi_d2f>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	6023      	str	r3, [r4, #0]
}
 8002cd4:	bf00      	nop
 8002cd6:	371c      	adds	r7, #28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd90      	pop	{r4, r7, pc}
 8002cdc:	f3af 8000 	nop.w
 8002ce0:	1a63c1f8 	.word	0x1a63c1f8
 8002ce4:	404ca5dc 	.word	0x404ca5dc

08002ce8 <gyro_raw_to_dps>:
	uint8_t ctrl2 = LSM6DS3TR_C_ReadU8(LSM6DS3_CTRL2_G);
	gyro_sens_dps_per_lsb = LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2(ctrl2);
}

//     
float gyro_raw_to_dps(int16_t raw) {
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	80fb      	strh	r3, [r7, #6]
	return raw * gyro_sens_dps_per_lsb;
 8002cf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cf6:	ee07 3a90 	vmov	s15, r3
 8002cfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cfe:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <gyro_raw_to_dps+0x30>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002d08:	eeb0 0a67 	vmov.f32	s0, s15
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000004 	.word	0x20000004
 8002d1c:	00000000 	.word	0x00000000

08002d20 <gyro_raw_to_rads>:
float gyro_raw_to_rads(int16_t raw) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	80fb      	strh	r3, [r7, #6]
	return gyro_raw_to_dps(raw) * DEG2RAD;
 8002d2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff ffda 	bl	8002ce8 <gyro_raw_to_dps>
 8002d34:	ee10 3a10 	vmov	r3, s0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc19 	bl	8000570 <__aeabi_f2d>
 8002d3e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002d68 <gyro_raw_to_rads+0x48>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fc6c 	bl	8000620 <__aeabi_dmul>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f7fd ff3e 	bl	8000bd0 <__aeabi_d2f>
 8002d54:	4603      	mov	r3, r0
 8002d56:	ee07 3a90 	vmov	s15, r3
}
 8002d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	f3af 8000 	nop.w
 8002d68:	a2529d39 	.word	0xa2529d39
 8002d6c:	3f91df46 	.word	0x3f91df46

08002d70 <LCD_Test>:
0, lcd_writereg, lcd_readreg, lcd_senddata, lcd_recvdata, lcd_gettick };

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void) {
 8002d70:	b5b0      	push	{r4, r5, r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af02      	add	r7, sp, #8
	uint8_t text[20];
#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE;
 8002d76:	4b56      	ldr	r3, [pc, #344]	@ (8002ed0 <LCD_Test+0x160>)
 8002d78:	2202      	movs	r2, #2
 8002d7a:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8002d7c:	4b54      	ldr	r3, [pc, #336]	@ (8002ed0 <LCD_Test+0x160>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8002d82:	4b53      	ldr	r3, [pc, #332]	@ (8002ed0 <LCD_Test+0x160>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	735a      	strb	r2, [r3, #13]
	#else
	error "Unknown Screen"
	
	#endif

	ST7735_RegisterBusIO(&st7735_pObj, &st7735_pIO);
 8002d88:	4952      	ldr	r1, [pc, #328]	@ (8002ed4 <LCD_Test+0x164>)
 8002d8a:	4853      	ldr	r0, [pc, #332]	@ (8002ed8 <LCD_Test+0x168>)
 8002d8c:	f000 fd16 	bl	80037bc <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj, ST7735_FORMAT_RBG565, &ST7735Ctx);
 8002d90:	4b52      	ldr	r3, [pc, #328]	@ (8002edc <LCD_Test+0x16c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a4e      	ldr	r2, [pc, #312]	@ (8002ed0 <LCD_Test+0x160>)
 8002d96:	2105      	movs	r1, #5
 8002d98:	484f      	ldr	r0, [pc, #316]	@ (8002ed8 <LCD_Test+0x168>)
 8002d9a:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj, &st7735_id);
 8002d9c:	4b4f      	ldr	r3, [pc, #316]	@ (8002edc <LCD_Test+0x16c>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	494f      	ldr	r1, [pc, #316]	@ (8002ee0 <LCD_Test+0x170>)
 8002da2:	484d      	ldr	r0, [pc, #308]	@ (8002ed8 <LCD_Test+0x168>)
 8002da4:	4798      	blx	r3

	LCD_SetBrightness(0);
 8002da6:	2000      	movs	r0, #0
 8002da8:	f000 f8a4 	bl	8002ef4 <LCD_SetBrightness>

#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj, 0, 0, WeActStudiologo_160_80);
 8002dac:	4b4b      	ldr	r3, [pc, #300]	@ (8002edc <LCD_Test+0x16c>)
 8002dae:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002db0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee4 <LCD_Test+0x174>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	2100      	movs	r1, #0
 8002db6:	4848      	ldr	r0, [pc, #288]	@ (8002ed8 <LCD_Test+0x168>)
 8002db8:	47a0      	blx	r4
#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif

	uint32_t tick = get_tick();
 8002dba:	f002 f8f7 	bl	8004fac <HAL_GetTick>
 8002dbe:	6178      	str	r0, [r7, #20]
	while(1){
		delay_ms(10);
 8002dc0:	200a      	movs	r0, #10
 8002dc2:	f002 f8ff 	bl	8004fc4 <HAL_Delay>
		if (get_tick() - tick <= 1000)
 8002dc6:	f002 f8f1 	bl	8004fac <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002dd4:	d810      	bhi.n	8002df8 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 500 / 1000);
 8002dd6:	f002 f8e9 	bl	8004fac <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002de4:	fb02 f303 	mul.w	r3, r2, r3
 8002de8:	4a3f      	ldr	r2, [pc, #252]	@ (8002ee8 <LCD_Test+0x178>)
 8002dea:	fba2 2303 	umull	r2, r3, r2, r3
 8002dee:	099b      	lsrs	r3, r3, #6
 8002df0:	4618      	mov	r0, r3
 8002df2:	f000 f87f 	bl	8002ef4 <LCD_SetBrightness>
 8002df6:	e7e3      	b.n	8002dc0 <LCD_Test+0x50>
		else if (get_tick() - tick <= 2000) {
 8002df8:	f002 f8d8 	bl	8004fac <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002e06:	d83e      	bhi.n	8002e86 <LCD_Test+0x116>
			sprintf((char*) &text, "%03d", (int)(((get_tick()) - tick - 1000) / 10));
 8002e08:	f002 f8d0 	bl	8004fac <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002e16:	4a35      	ldr	r2, [pc, #212]	@ (8002eec <LCD_Test+0x17c>)
 8002e18:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1c:	08db      	lsrs	r3, r3, #3
 8002e1e:	461a      	mov	r2, r3
 8002e20:	463b      	mov	r3, r7
 8002e22:	4933      	ldr	r1, [pc, #204]	@ (8002ef0 <LCD_Test+0x180>)
 8002e24:	4618      	mov	r0, r3
 8002e26:	f009 fb97 	bl	800c558 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16,
 8002e2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <LCD_Test+0x160>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	3b1e      	subs	r3, #30
 8002e32:	b298      	uxth	r0, r3
 8002e34:	4b26      	ldr	r3, [pc, #152]	@ (8002ed0 <LCD_Test+0x160>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	463b      	mov	r3, r7
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	2310      	movs	r3, #16
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2310      	movs	r3, #16
 8002e44:	2101      	movs	r1, #1
 8002e46:	f000 fafd 	bl	8003444 <LCD_ShowString>
					text);
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 8002e4a:	4b24      	ldr	r3, [pc, #144]	@ (8002edc <LCD_Test+0x16c>)
 8002e4c:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8002e4e:	4b20      	ldr	r3, [pc, #128]	@ (8002ed0 <LCD_Test+0x160>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	1edd      	subs	r5, r3, #3
					(get_tick() - tick - 1000) * ST7735Ctx.Width / 1000, 3,
 8002e54:	f002 f8aa 	bl	8004fac <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002e62:	4a1b      	ldr	r2, [pc, #108]	@ (8002ed0 <LCD_Test+0x160>)
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 8002e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ee8 <LCD_Test+0x178>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	099b      	lsrs	r3, r3, #6
 8002e72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e76:	9201      	str	r2, [sp, #4]
 8002e78:	2203      	movs	r2, #3
 8002e7a:	9200      	str	r2, [sp, #0]
 8002e7c:	462a      	mov	r2, r5
 8002e7e:	2100      	movs	r1, #0
 8002e80:	4815      	ldr	r0, [pc, #84]	@ (8002ed8 <LCD_Test+0x168>)
 8002e82:	47a0      	blx	r4
 8002e84:	e79c      	b.n	8002dc0 <LCD_Test+0x50>
					0xFFFF);
		} else if (get_tick() - tick > 2000)
 8002e86:	f002 f891 	bl	8004fac <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002e94:	d800      	bhi.n	8002e98 <LCD_Test+0x128>
		delay_ms(10);
 8002e96:	e793      	b.n	8002dc0 <LCD_Test+0x50>
			break;
 8002e98:	bf00      	nop
	}
	LCD_Light(0, 200);
 8002e9a:	21c8      	movs	r1, #200	@ 0xc8
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f000 f845 	bl	8002f2c <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8002ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8002edc <LCD_Test+0x16c>)
 8002ea4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <LCD_Test+0x160>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <LCD_Test+0x160>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2100      	movs	r1, #0
 8002eb0:	9101      	str	r1, [sp, #4]
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4807      	ldr	r0, [pc, #28]	@ (8002ed8 <LCD_Test+0x168>)
 8002ebc:	47a0      	blx	r4
//	sprintf((char *)&text, "STM32H7xx 0x%x", HAL_GetDEVID());
//	LCD_ShowString(4, 20, ST7735Ctx.Width, 16, 16, text);
//	sprintf((char *)&text, "LCD ID:0x%x", st7735_id);
//	LCD_ShowString(4, 36, ST7735Ctx.Width, 16, 16, text);

	LCD_Light(500, 200);
 8002ebe:	21c8      	movs	r1, #200	@ 0xc8
 8002ec0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ec4:	f000 f832 	bl	8002f2c <LCD_Light>
}
 8002ec8:	bf00      	nop
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bdb0      	pop	{r4, r5, r7, pc}
 8002ed0:	20000850 	.word	0x20000850
 8002ed4:	20000008 	.word	0x20000008
 8002ed8:	20000810 	.word	0x20000810
 8002edc:	2000002c 	.word	0x2000002c
 8002ee0:	20000848 	.word	0x20000848
 8002ee4:	0800f2b0 	.word	0x0800f2b0
 8002ee8:	10624dd3 	.word	0x10624dd3
 8002eec:	cccccccd 	.word	0xcccccccd
 8002ef0:	0800e834 	.word	0x0800e834

08002ef4 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness) {
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002efc:	4b04      	ldr	r3, [pc, #16]	@ (8002f10 <LCD_SetBrightness+0x1c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	2000076c 	.word	0x2000076c

08002f14 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void) {
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
	return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8002f18:	4b03      	ldr	r3, [pc, #12]	@ (8002f28 <LCD_GetBrightness+0x14>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	2000076c 	.word	0x2000076c

08002f2c <LCD_Light>:

// 
// Brightness_Dis: 
// time: ,: ms
void LCD_Light(uint32_t Brightness_Dis, uint32_t time) {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08a      	sub	sp, #40	@ 0x28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1, temp2;
	float k, set;

	Brightness_Now = LCD_GetBrightness();
 8002f36:	f7ff ffed 	bl	8002f14 <LCD_GetBrightness>
 8002f3a:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	623b      	str	r3, [r7, #32]
	if (Brightness_Now == Brightness_Dis)
 8002f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d05e      	beq.n	8003006 <LCD_Light+0xda>
		return;

	if (time == time_now)
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	6a3b      	ldr	r3, [r7, #32]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d05c      	beq.n	800300a <LCD_Light+0xde>
		return;

	temp1 = Brightness_Now;
 8002f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f52:	ee07 3a90 	vmov	s15, r3
 8002f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f5a:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	ee07 3a90 	vmov	s15, r3
 8002f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f68:	ed97 7a07 	vldr	s14, [r7, #28]
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	ee07 3a90 	vmov	s15, r3
 8002f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f7e:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f8c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f94:	edc7 7a06 	vstr	s15, [r7, #24]

	k = temp1 / temp2;
 8002f98:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f9c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa4:	edc7 7a05 	vstr	s15, [r7, #20]

	uint32_t tick = get_tick();
 8002fa8:	f002 f800 	bl	8004fac <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]
	while (1) {
		delay_ms(1);
 8002fae:	2001      	movs	r0, #1
 8002fb0:	f002 f808 	bl	8004fc4 <HAL_Delay>

		time_now = get_tick() - tick;
 8002fb4:	f001 fffa 	bl	8004fac <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	623b      	str	r3, [r7, #32]

		temp2 = time_now - 0;
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	ee07 3a90 	vmov	s15, r3
 8002fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fca:	edc7 7a06 	vstr	s15, [r7, #24]

		set = Brightness_Now + temp2 * k;
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	ee07 3a90 	vmov	s15, r3
 8002fd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fd8:	edd7 6a06 	vldr	s13, [r7, #24]
 8002fdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fe0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe8:	edc7 7a03 	vstr	s15, [r7, #12]

		LCD_SetBrightness((uint32_t) set);
 8002fec:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ff0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ff4:	ee17 0a90 	vmov	r0, s15
 8002ff8:	f7ff ff7c 	bl	8002ef4 <LCD_SetBrightness>

		if (time_now >= time)
 8002ffc:	6a3a      	ldr	r2, [r7, #32]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d204      	bcs.n	800300e <LCD_Light+0xe2>
		delay_ms(1);
 8003004:	e7d3      	b.n	8002fae <LCD_Light+0x82>
		return;
 8003006:	bf00      	nop
 8003008:	e002      	b.n	8003010 <LCD_Light+0xe4>
		return;
 800300a:	bf00      	nop
 800300c:	e000      	b.n	8003010 <LCD_Light+0xe4>
			break;
 800300e:	bf00      	nop

	}
}
 8003010:	3728      	adds	r7, #40	@ 0x28
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
	...

08003018 <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16
//mode:(1)(0)  

void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint8_t size,
		uint8_t mode) {
 8003018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800301c:	b097      	sub	sp, #92	@ 0x5c
 800301e:	af02      	add	r7, sp, #8
 8003020:	461e      	mov	r6, r3
 8003022:	4603      	mov	r3, r0
 8003024:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003026:	460b      	mov	r3, r1
 8003028:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800302a:	4613      	mov	r3, r2
 800302c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003030:	4633      	mov	r3, r6
 8003032:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003036:	466b      	mov	r3, sp
 8003038:	607b      	str	r3, [r7, #4]
	uint8_t temp, t1, t;
	uint16_t y0 = y;
 800303a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800303c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0 = x;
 8003040:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003042:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp = POINT_COLOR;
 8003046:	4bb0      	ldr	r3, [pc, #704]	@ (8003308 <LCD_ShowChar+0x2f0>)
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint32_t h, w;

	uint16_t write[size][size == 12 ? 6 : 8];
 800304e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003052:	2b0c      	cmp	r3, #12
 8003054:	d101      	bne.n	800305a <LCD_ShowChar+0x42>
 8003056:	2106      	movs	r1, #6
 8003058:	e000      	b.n	800305c <LCD_ShowChar+0x44>
 800305a:	2108      	movs	r1, #8
 800305c:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8003060:	1e4b      	subs	r3, r1, #1
 8003062:	643b      	str	r3, [r7, #64]	@ 0x40
 8003064:	460a      	mov	r2, r1
 8003066:	2300      	movs	r3, #0
 8003068:	4692      	mov	sl, r2
 800306a:	469b      	mov	fp, r3
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8003078:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800307c:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8003080:	460b      	mov	r3, r1
 8003082:	005e      	lsls	r6, r3, #1
 8003084:	4603      	mov	r3, r0
 8003086:	3b01      	subs	r3, #1
 8003088:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800308a:	460a      	mov	r2, r1
 800308c:	2300      	movs	r3, #0
 800308e:	61ba      	str	r2, [r7, #24]
 8003090:	61fb      	str	r3, [r7, #28]
 8003092:	b2c3      	uxtb	r3, r0
 8003094:	2200      	movs	r2, #0
 8003096:	623b      	str	r3, [r7, #32]
 8003098:	627a      	str	r2, [r7, #36]	@ 0x24
 800309a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800309e:	465b      	mov	r3, fp
 80030a0:	6a3a      	ldr	r2, [r7, #32]
 80030a2:	fb02 fc03 	mul.w	ip, r2, r3
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	4652      	mov	r2, sl
 80030aa:	fb02 f303 	mul.w	r3, r2, r3
 80030ae:	449c      	add	ip, r3
 80030b0:	4652      	mov	r2, sl
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	fba2 8903 	umull	r8, r9, r2, r3
 80030b8:	eb0c 0309 	add.w	r3, ip, r9
 80030bc:	4699      	mov	r9, r3
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80030ca:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80030ce:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80030d2:	460a      	mov	r2, r1
 80030d4:	2300      	movs	r3, #0
 80030d6:	613a      	str	r2, [r7, #16]
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	b2c3      	uxtb	r3, r0
 80030dc:	2200      	movs	r2, #0
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	60fa      	str	r2, [r7, #12]
 80030e2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80030e6:	464b      	mov	r3, r9
 80030e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80030ec:	4652      	mov	r2, sl
 80030ee:	fb02 fc03 	mul.w	ip, r2, r3
 80030f2:	465b      	mov	r3, fp
 80030f4:	4642      	mov	r2, r8
 80030f6:	fb02 f303 	mul.w	r3, r2, r3
 80030fa:	449c      	add	ip, r3
 80030fc:	4642      	mov	r2, r8
 80030fe:	4653      	mov	r3, sl
 8003100:	fba2 4503 	umull	r4, r5, r2, r3
 8003104:	eb0c 0305 	add.w	r3, ip, r5
 8003108:	461d      	mov	r5, r3
 800310a:	f04f 0200 	mov.w	r2, #0
 800310e:	f04f 0300 	mov.w	r3, #0
 8003112:	012b      	lsls	r3, r5, #4
 8003114:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003118:	0122      	lsls	r2, r4, #4
 800311a:	460b      	mov	r3, r1
 800311c:	4602      	mov	r2, r0
 800311e:	fb02 f303 	mul.w	r3, r2, r3
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	3307      	adds	r3, #7
 8003126:	08db      	lsrs	r3, r3, #3
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	ebad 0d03 	sub.w	sp, sp, r3
 800312e:	ab02      	add	r3, sp, #8
 8003130:	3301      	adds	r3, #1
 8003132:	085b      	lsrs	r3, r3, #1
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;

	ST7735_GetXSize(&st7735_pObj, &w);
 8003138:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800313c:	4619      	mov	r1, r3
 800313e:	4873      	ldr	r0, [pc, #460]	@ (800330c <LCD_ShowChar+0x2f4>)
 8003140:	f001 fca6 	bl	8004a90 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj, &h);
 8003144:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003148:	4619      	mov	r1, r3
 800314a:	4870      	ldr	r0, [pc, #448]	@ (800330c <LCD_ShowChar+0x2f4>)
 800314c:	f001 fcb2 	bl	8004ab4 <ST7735_GetYSize>

	//		   
	num = num - ' ';  //
 8003150:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003154:	3b20      	subs	r3, #32
 8003156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	if (!mode) //
 8003160:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8003164:	2b00      	cmp	r3, #0
 8003166:	f040 80a8 	bne.w	80032ba <LCD_ShowChar+0x2a2>
	{
		for (t = 0; t < size; t++) {
 800316a:	2300      	movs	r3, #0
 800316c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003170:	e09b      	b.n	80032aa <LCD_ShowChar+0x292>
			if (size == 12)
 8003172:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003176:	2b0c      	cmp	r3, #12
 8003178:	d10e      	bne.n	8003198 <LCD_ShowChar+0x180>
				temp = asc2_1206[num][t];  //1206
 800317a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800317e:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8003182:	4863      	ldr	r0, [pc, #396]	@ (8003310 <LCD_ShowChar+0x2f8>)
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4403      	add	r3, r0
 800318e:	440b      	add	r3, r1
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003196:	e00a      	b.n	80031ae <LCD_ShowChar+0x196>
			else
				temp = asc2_1608[num][t];		 //1608
 8003198:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800319c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80031a0:	495c      	ldr	r1, [pc, #368]	@ (8003314 <LCD_ShowChar+0x2fc>)
 80031a2:	0112      	lsls	r2, r2, #4
 80031a4:	440a      	add	r2, r1
 80031a6:	4413      	add	r3, r2
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

			for (t1 = 0; t1 < 8; t1++) {
 80031ae:	2300      	movs	r3, #0
 80031b0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80031b4:	e06e      	b.n	8003294 <LCD_ShowChar+0x27c>
				if (temp & 0x80)
 80031b6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	da0e      	bge.n	80031dc <LCD_ShowChar+0x1c4>
					POINT_COLOR = (colortemp & 0xFF) << 8 | colortemp >> 8;
 80031be:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 80031c2:	021b      	lsls	r3, r3, #8
 80031c4:	b21a      	sxth	r2, r3
 80031c6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80031ca:	0a1b      	lsrs	r3, r3, #8
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	b21b      	sxth	r3, r3
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b21b      	sxth	r3, r3
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003308 <LCD_ShowChar+0x2f0>)
 80031d8:	801a      	strh	r2, [r3, #0]
 80031da:	e00e      	b.n	80031fa <LCD_ShowChar+0x1e2>
				else
					POINT_COLOR = (BACK_COLOR & 0xFF) << 8 | BACK_COLOR >> 8;
 80031dc:	4b4e      	ldr	r3, [pc, #312]	@ (8003318 <LCD_ShowChar+0x300>)
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	b21b      	sxth	r3, r3
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	b21a      	sxth	r2, r3
 80031e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003318 <LCD_ShowChar+0x300>)
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	0a1b      	lsrs	r3, r3, #8
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	b21b      	sxth	r3, r3
 80031f0:	4313      	orrs	r3, r2
 80031f2:	b21b      	sxth	r3, r3
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	4b44      	ldr	r3, [pc, #272]	@ (8003308 <LCD_ShowChar+0x2f0>)
 80031f8:	801a      	strh	r2, [r3, #0]

				write[count][t / 2] = POINT_COLOR;
 80031fa:	0872      	lsrs	r2, r6, #1
 80031fc:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8003200:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	b2db      	uxtb	r3, r3
 8003208:	461c      	mov	r4, r3
 800320a:	4b3f      	ldr	r3, [pc, #252]	@ (8003308 <LCD_ShowChar+0x2f0>)
 800320c:	8818      	ldrh	r0, [r3, #0]
 800320e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003210:	fb01 f202 	mul.w	r2, r1, r2
 8003214:	4422      	add	r2, r4
 8003216:	4601      	mov	r1, r0
 8003218:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 800321c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003220:	3301      	adds	r3, #1
 8003222:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 8003226:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800322a:	b29b      	uxth	r3, r3
 800322c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003230:	429a      	cmp	r2, r3
 8003232:	d302      	bcc.n	800323a <LCD_ShowChar+0x222>
					count = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 800323a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8003244:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003246:	3301      	adds	r3, #1
 8003248:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y > h) {
 800324a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324e:	429a      	cmp	r2, r3
 8003250:	d904      	bls.n	800325c <LCD_ShowChar+0x244>
					POINT_COLOR = colortemp;
 8003252:	4a2d      	ldr	r2, [pc, #180]	@ (8003308 <LCD_ShowChar+0x2f0>)
 8003254:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003258:	8013      	strh	r3, [r2, #0]
					return;
 800325a:	e0e8      	b.n	800342e <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 800325c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800325e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003262:	1ad2      	subs	r2, r2, r3
 8003264:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003268:	429a      	cmp	r2, r3
 800326a:	d10e      	bne.n	800328a <LCD_ShowChar+0x272>
					y = y0;
 800326c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003270:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8003272:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003274:	3301      	adds	r3, #1
 8003276:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x > w) {
 8003278:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800327a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327c:	429a      	cmp	r2, r3
 800327e:	d90e      	bls.n	800329e <LCD_ShowChar+0x286>
						POINT_COLOR = colortemp;
 8003280:	4a21      	ldr	r2, [pc, #132]	@ (8003308 <LCD_ShowChar+0x2f0>)
 8003282:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003286:	8013      	strh	r3, [r2, #0]
						return;
 8003288:	e0d1      	b.n	800342e <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 800328a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800328e:	3301      	adds	r3, #1
 8003290:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003294:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003298:	2b07      	cmp	r3, #7
 800329a:	d98c      	bls.n	80031b6 <LCD_ShowChar+0x19e>
 800329c:	e000      	b.n	80032a0 <LCD_ShowChar+0x288>
					}		 //
					break;
 800329e:	bf00      	nop
		for (t = 0; t < size; t++) {
 80032a0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80032a4:	3301      	adds	r3, #1
 80032a6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80032aa:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80032ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80032b2:	429a      	cmp	r2, r3
 80032b4:	f4ff af5d 	bcc.w	8003172 <LCD_ShowChar+0x15a>
 80032b8:	e09e      	b.n	80033f8 <LCD_ShowChar+0x3e0>
				}
			}
		}
	} else		 //
	{
		for (t = 0; t < size; t++) {
 80032ba:	2300      	movs	r3, #0
 80032bc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80032c0:	e093      	b.n	80033ea <LCD_ShowChar+0x3d2>
			if (size == 12)
 80032c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80032c6:	2b0c      	cmp	r3, #12
 80032c8:	d10e      	bne.n	80032e8 <LCD_ShowChar+0x2d0>
				temp = asc2_1206[num][t];  //1206
 80032ca:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80032ce:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 80032d2:	480f      	ldr	r0, [pc, #60]	@ (8003310 <LCD_ShowChar+0x2f8>)
 80032d4:	4613      	mov	r3, r2
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4403      	add	r3, r0
 80032de:	440b      	add	r3, r1
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80032e6:	e00a      	b.n	80032fe <LCD_ShowChar+0x2e6>
			else
				temp = asc2_1608[num][t];		 //1608
 80032e8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80032ec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80032f0:	4908      	ldr	r1, [pc, #32]	@ (8003314 <LCD_ShowChar+0x2fc>)
 80032f2:	0112      	lsls	r2, r2, #4
 80032f4:	440a      	add	r2, r1
 80032f6:	4413      	add	r3, r2
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for (t1 = 0; t1 < 8; t1++) {
 80032fe:	2300      	movs	r3, #0
 8003300:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003304:	e066      	b.n	80033d4 <LCD_ShowChar+0x3bc>
 8003306:	bf00      	nop
 8003308:	20000028 	.word	0x20000028
 800330c:	20000810 	.word	0x20000810
 8003310:	0800e84c 	.word	0x0800e84c
 8003314:	0800ecc0 	.word	0x0800ecc0
 8003318:	2000084c 	.word	0x2000084c
				if (temp & 0x80)
 800331c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003320:	2b00      	cmp	r3, #0
 8003322:	da1b      	bge.n	800335c <LCD_ShowChar+0x344>
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
							| POINT_COLOR >> 8;
 8003324:	4b45      	ldr	r3, [pc, #276]	@ (800343c <LCD_ShowChar+0x424>)
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	b21b      	sxth	r3, r3
 800332a:	021b      	lsls	r3, r3, #8
 800332c:	b21a      	sxth	r2, r3
 800332e:	4b43      	ldr	r3, [pc, #268]	@ (800343c <LCD_ShowChar+0x424>)
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	0a1b      	lsrs	r3, r3, #8
 8003334:	b29b      	uxth	r3, r3
 8003336:	b21b      	sxth	r3, r3
 8003338:	4313      	orrs	r3, r2
 800333a:	b218      	sxth	r0, r3
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 800333c:	0872      	lsrs	r2, r6, #1
 800333e:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8003342:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003346:	085b      	lsrs	r3, r3, #1
 8003348:	b2db      	uxtb	r3, r3
 800334a:	461c      	mov	r4, r3
							| POINT_COLOR >> 8;
 800334c:	b280      	uxth	r0, r0
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 800334e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003350:	fb01 f202 	mul.w	r2, r1, r2
 8003354:	4422      	add	r2, r4
 8003356:	4601      	mov	r1, r0
 8003358:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 800335c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003360:	3301      	adds	r3, #1
 8003362:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 8003366:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800336a:	b29b      	uxth	r3, r3
 800336c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003370:	429a      	cmp	r2, r3
 8003372:	d302      	bcc.n	800337a <LCD_ShowChar+0x362>
					count = 0;
 8003374:	2300      	movs	r3, #0
 8003376:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 800337a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8003384:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003386:	3301      	adds	r3, #1
 8003388:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y >= h) {
 800338a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800338c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800338e:	429a      	cmp	r2, r3
 8003390:	d304      	bcc.n	800339c <LCD_ShowChar+0x384>
					POINT_COLOR = colortemp;
 8003392:	4a2a      	ldr	r2, [pc, #168]	@ (800343c <LCD_ShowChar+0x424>)
 8003394:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003398:	8013      	strh	r3, [r2, #0]
					return;
 800339a:	e048      	b.n	800342e <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 800339c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800339e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80033a2:	1ad2      	subs	r2, r2, r3
 80033a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d10e      	bne.n	80033ca <LCD_ShowChar+0x3b2>
					y = y0;
 80033ac:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80033b0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 80033b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80033b4:	3301      	adds	r3, #1
 80033b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x >= w) {
 80033b8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80033ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033bc:	429a      	cmp	r2, r3
 80033be:	d30e      	bcc.n	80033de <LCD_ShowChar+0x3c6>
						POINT_COLOR = colortemp;
 80033c0:	4a1e      	ldr	r2, [pc, #120]	@ (800343c <LCD_ShowChar+0x424>)
 80033c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80033c6:	8013      	strh	r3, [r2, #0]
						return;
 80033c8:	e031      	b.n	800342e <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 80033ca:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80033ce:	3301      	adds	r3, #1
 80033d0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80033d4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80033d8:	2b07      	cmp	r3, #7
 80033da:	d99f      	bls.n	800331c <LCD_ShowChar+0x304>
 80033dc:	e000      	b.n	80033e0 <LCD_ShowChar+0x3c8>
					}		 //
					break;
 80033de:	bf00      	nop
		for (t = 0; t < size; t++) {
 80033e0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80033e4:	3301      	adds	r3, #1
 80033e6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80033ea:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80033ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80033f2:	429a      	cmp	r2, r3
 80033f4:	f4ff af65 	bcc.w	80032c2 <LCD_ShowChar+0x2aa>
				}
			}
		}
	}
	ST7735_FillRGBRect(&st7735_pObj, x0, y0, (uint8_t*) &write,
 80033f8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 80033fc:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8003400:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003404:	2b0c      	cmp	r3, #12
 8003406:	d101      	bne.n	800340c <LCD_ShowChar+0x3f4>
 8003408:	2306      	movs	r3, #6
 800340a:	e000      	b.n	800340e <LCD_ShowChar+0x3f6>
 800340c:	2308      	movs	r3, #8
 800340e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8003412:	9201      	str	r2, [sp, #4]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003418:	4602      	mov	r2, r0
 800341a:	4809      	ldr	r0, [pc, #36]	@ (8003440 <LCD_ShowChar+0x428>)
 800341c:	f001 f98a 	bl	8004734 <ST7735_FillRGBRect>
			size == 12 ? 6 : 8, size);
	POINT_COLOR = colortemp;
 8003420:	4a06      	ldr	r2, [pc, #24]	@ (800343c <LCD_ShowChar+0x424>)
 8003422:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003426:	8013      	strh	r3, [r2, #0]
 8003428:	f8d7 d004 	ldr.w	sp, [r7, #4]
 800342c:	e001      	b.n	8003432 <LCD_ShowChar+0x41a>
					return;
 800342e:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8003432:	3754      	adds	r7, #84	@ 0x54
 8003434:	46bd      	mov	sp, r7
 8003436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800343a:	bf00      	nop
 800343c:	20000028 	.word	0x20000028
 8003440:	20000810 	.word	0x20000810

08003444 <LCD_ShowString>:
//x,y:
//width,height:  
//size:
//*p:
void LCD_ShowString(uint16_t x, uint16_t y, uint16_t width, uint16_t height,
		uint8_t size, uint8_t *p) {
 8003444:	b590      	push	{r4, r7, lr}
 8003446:	b087      	sub	sp, #28
 8003448:	af02      	add	r7, sp, #8
 800344a:	4604      	mov	r4, r0
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	461a      	mov	r2, r3
 8003452:	4623      	mov	r3, r4
 8003454:	80fb      	strh	r3, [r7, #6]
 8003456:	4603      	mov	r3, r0
 8003458:	80bb      	strh	r3, [r7, #4]
 800345a:	460b      	mov	r3, r1
 800345c:	807b      	strh	r3, [r7, #2]
 800345e:	4613      	mov	r3, r2
 8003460:	803b      	strh	r3, [r7, #0]
	uint8_t x0 = x;
 8003462:	88fb      	ldrh	r3, [r7, #6]
 8003464:	73fb      	strb	r3, [r7, #15]
	width += x;
 8003466:	887a      	ldrh	r2, [r7, #2]
 8003468:	88fb      	ldrh	r3, [r7, #6]
 800346a:	4413      	add	r3, r2
 800346c:	807b      	strh	r3, [r7, #2]
	height += y;
 800346e:	883a      	ldrh	r2, [r7, #0]
 8003470:	88bb      	ldrh	r3, [r7, #4]
 8003472:	4413      	add	r3, r2
 8003474:	803b      	strh	r3, [r7, #0]
	while ((*p <= '~') && (*p >= ' '))		 //!
 8003476:	e024      	b.n	80034c2 <LCD_ShowString+0x7e>
	{
		if (x > width) {
 8003478:	88fa      	ldrh	r2, [r7, #6]
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	429a      	cmp	r2, r3
 800347e:	d907      	bls.n	8003490 <LCD_ShowString+0x4c>
			x = x0;
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	80fb      	strh	r3, [r7, #6]
			y += size;
 8003484:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003488:	b29a      	uxth	r2, r3
 800348a:	88bb      	ldrh	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	80bb      	strh	r3, [r7, #4]
		}
		if (y > height)
 8003490:	88ba      	ldrh	r2, [r7, #4]
 8003492:	883b      	ldrh	r3, [r7, #0]
 8003494:	429a      	cmp	r2, r3
 8003496:	d81d      	bhi.n	80034d4 <LCD_ShowString+0x90>
			break;		 //
		LCD_ShowChar(x, y, *p, size, 0);
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	781a      	ldrb	r2, [r3, #0]
 800349c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034a0:	88b9      	ldrh	r1, [r7, #4]
 80034a2:	88f8      	ldrh	r0, [r7, #6]
 80034a4:	2400      	movs	r4, #0
 80034a6:	9400      	str	r4, [sp, #0]
 80034a8:	f7ff fdb6 	bl	8003018 <LCD_ShowChar>
		x += size / 2;
 80034ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	4413      	add	r3, r2
 80034ba:	80fb      	strh	r3, [r7, #6]
		p++;
 80034bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034be:	3301      	adds	r3, #1
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((*p <= '~') && (*p >= ' '))		 //!
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b7e      	cmp	r3, #126	@ 0x7e
 80034c8:	d805      	bhi.n	80034d6 <LCD_ShowString+0x92>
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	2b1f      	cmp	r3, #31
 80034d0:	d8d2      	bhi.n	8003478 <LCD_ShowString+0x34>
	}
}
 80034d2:	e000      	b.n	80034d6 <LCD_ShowString+0x92>
			break;		 //
 80034d4:	bf00      	nop
}
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd90      	pop	{r4, r7, pc}
	...

080034e0 <lcd_init>:

static int32_t lcd_init(void) {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer, LCD_Brightness_channel);
 80034ea:	2100      	movs	r1, #0
 80034ec:	4803      	ldr	r0, [pc, #12]	@ (80034fc <lcd_init+0x1c>)
 80034ee:	f007 ff95 	bl	800b41c <HAL_TIMEx_PWMN_Start>
	return result;
 80034f2:	687b      	ldr	r3, [r7, #4]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	2000076c 	.word	0x2000076c

08003500 <lcd_gettick>:

static int32_t lcd_gettick(void) {
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8003504:	f001 fd52 	bl	8004fac <HAL_GetTick>
 8003508:	4603      	mov	r3, r0
}
 800350a:	4618      	mov	r0, r3
 800350c:	bd80      	pop	{r7, pc}
	...

08003510 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg, uint8_t *pdata, uint32_t length) {
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 800351e:	2200      	movs	r2, #0
 8003520:	2104      	movs	r1, #4
 8003522:	481c      	ldr	r0, [pc, #112]	@ (8003594 <lcd_writereg+0x84>)
 8003524:	f002 ffc0 	bl	80064a8 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8003528:	2200      	movs	r2, #0
 800352a:	2110      	movs	r1, #16
 800352c:	481a      	ldr	r0, [pc, #104]	@ (8003598 <lcd_writereg+0x88>)
 800352e:	f002 ffbb 	bl	80064a8 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8003532:	f107 010f 	add.w	r1, r7, #15
 8003536:	2364      	movs	r3, #100	@ 0x64
 8003538:	2201      	movs	r2, #1
 800353a:	4818      	ldr	r0, [pc, #96]	@ (800359c <lcd_writereg+0x8c>)
 800353c:	f005 fb30 	bl	8008ba0 <HAL_SPI_Transmit>
 8003540:	4603      	mov	r3, r0
 8003542:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8003544:	2201      	movs	r2, #1
 8003546:	2110      	movs	r1, #16
 8003548:	4813      	ldr	r0, [pc, #76]	@ (8003598 <lcd_writereg+0x88>)
 800354a:	f002 ffad 	bl	80064a8 <HAL_GPIO_WritePin>
	if (length > 0)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00c      	beq.n	800356e <lcd_writereg+0x5e>
		result += HAL_SPI_Transmit(SPI_Drv, pdata, length, 500);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	b29a      	uxth	r2, r3
 8003558:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800355c:	68b9      	ldr	r1, [r7, #8]
 800355e:	480f      	ldr	r0, [pc, #60]	@ (800359c <lcd_writereg+0x8c>)
 8003560:	f005 fb1e 	bl	8008ba0 <HAL_SPI_Transmit>
 8003564:	4603      	mov	r3, r0
 8003566:	461a      	mov	r2, r3
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	4413      	add	r3, r2
 800356c:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 800356e:	2201      	movs	r2, #1
 8003570:	2104      	movs	r1, #4
 8003572:	4808      	ldr	r0, [pc, #32]	@ (8003594 <lcd_writereg+0x84>)
 8003574:	f002 ff98 	bl	80064a8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	2b00      	cmp	r3, #0
 800357c:	dd03      	ble.n	8003586 <lcd_writereg+0x76>
		result = -1;
 800357e:	f04f 33ff 	mov.w	r3, #4294967295
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	e001      	b.n	800358a <lcd_writereg+0x7a>
	} else {
		result = 0;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
	}
	return result;
 800358a:	697b      	ldr	r3, [r7, #20]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	42020c00 	.word	0x42020c00
 8003598:	42020400 	.word	0x42020400
 800359c:	20000358 	.word	0x20000358

080035a0 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg, uint8_t *pdata) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	6039      	str	r1, [r7, #0]
 80035aa:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 80035ac:	2200      	movs	r2, #0
 80035ae:	2104      	movs	r1, #4
 80035b0:	4819      	ldr	r0, [pc, #100]	@ (8003618 <lcd_readreg+0x78>)
 80035b2:	f002 ff79 	bl	80064a8 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80035b6:	2200      	movs	r2, #0
 80035b8:	2110      	movs	r1, #16
 80035ba:	4818      	ldr	r0, [pc, #96]	@ (800361c <lcd_readreg+0x7c>)
 80035bc:	f002 ff74 	bl	80064a8 <HAL_GPIO_WritePin>

	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 80035c0:	1df9      	adds	r1, r7, #7
 80035c2:	2364      	movs	r3, #100	@ 0x64
 80035c4:	2201      	movs	r2, #1
 80035c6:	4816      	ldr	r0, [pc, #88]	@ (8003620 <lcd_readreg+0x80>)
 80035c8:	f005 faea 	bl	8008ba0 <HAL_SPI_Transmit>
 80035cc:	4603      	mov	r3, r0
 80035ce:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 80035d0:	2201      	movs	r2, #1
 80035d2:	2110      	movs	r1, #16
 80035d4:	4811      	ldr	r0, [pc, #68]	@ (800361c <lcd_readreg+0x7c>)
 80035d6:	f002 ff67 	bl	80064a8 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv, pdata, 1, 500);
 80035da:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80035de:	2201      	movs	r2, #1
 80035e0:	6839      	ldr	r1, [r7, #0]
 80035e2:	480f      	ldr	r0, [pc, #60]	@ (8003620 <lcd_readreg+0x80>)
 80035e4:	f005 fcf8 	bl	8008fd8 <HAL_SPI_Receive>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4413      	add	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80035f2:	2201      	movs	r2, #1
 80035f4:	2104      	movs	r1, #4
 80035f6:	4808      	ldr	r0, [pc, #32]	@ (8003618 <lcd_readreg+0x78>)
 80035f8:	f002 ff56 	bl	80064a8 <HAL_GPIO_WritePin>
	if (result > 0) {
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	dd03      	ble.n	800360a <lcd_readreg+0x6a>
		result = -1;
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	e001      	b.n	800360e <lcd_readreg+0x6e>
	} else {
		result = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
	}
	return result;
 800360e:	68fb      	ldr	r3, [r7, #12]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	42020c00 	.word	0x42020c00
 800361c:	42020400 	.word	0x42020400
 8003620:	20000358 	.word	0x20000358

08003624 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t *pdata, uint32_t length) {
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 800362e:	2200      	movs	r2, #0
 8003630:	2104      	movs	r1, #4
 8003632:	480f      	ldr	r0, [pc, #60]	@ (8003670 <lcd_senddata+0x4c>)
 8003634:	f002 ff38 	bl	80064a8 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Transmit(SPI_Drv, pdata, length, 100);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	b29a      	uxth	r2, r3
 800363c:	2364      	movs	r3, #100	@ 0x64
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	480c      	ldr	r0, [pc, #48]	@ (8003674 <lcd_senddata+0x50>)
 8003642:	f005 faad 	bl	8008ba0 <HAL_SPI_Transmit>
 8003646:	4603      	mov	r3, r0
 8003648:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 800364a:	2201      	movs	r2, #1
 800364c:	2104      	movs	r1, #4
 800364e:	4808      	ldr	r0, [pc, #32]	@ (8003670 <lcd_senddata+0x4c>)
 8003650:	f002 ff2a 	bl	80064a8 <HAL_GPIO_WritePin>
	if (result > 0) {
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b00      	cmp	r3, #0
 8003658:	dd03      	ble.n	8003662 <lcd_senddata+0x3e>
		result = -1;
 800365a:	f04f 33ff 	mov.w	r3, #4294967295
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	e001      	b.n	8003666 <lcd_senddata+0x42>
	} else {
		result = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8003666:	68fb      	ldr	r3, [r7, #12]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	42020c00 	.word	0x42020c00
 8003674:	20000358 	.word	0x20000358

08003678 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t *pdata, uint32_t length) {
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8003682:	2200      	movs	r2, #0
 8003684:	2104      	movs	r1, #4
 8003686:	4810      	ldr	r0, [pc, #64]	@ (80036c8 <lcd_recvdata+0x50>)
 8003688:	f002 ff0e 	bl	80064a8 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv, pdata, length, 500);
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	b29a      	uxth	r2, r3
 8003690:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	480d      	ldr	r0, [pc, #52]	@ (80036cc <lcd_recvdata+0x54>)
 8003698:	f005 fc9e 	bl	8008fd8 <HAL_SPI_Receive>
 800369c:	4603      	mov	r3, r0
 800369e:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80036a0:	2201      	movs	r2, #1
 80036a2:	2104      	movs	r1, #4
 80036a4:	4808      	ldr	r0, [pc, #32]	@ (80036c8 <lcd_recvdata+0x50>)
 80036a6:	f002 feff 	bl	80064a8 <HAL_GPIO_WritePin>
	if (result > 0) {
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	dd03      	ble.n	80036b8 <lcd_recvdata+0x40>
		result = -1;
 80036b0:	f04f 33ff 	mov.w	r3, #4294967295
 80036b4:	60fb      	str	r3, [r7, #12]
 80036b6:	e001      	b.n	80036bc <lcd_recvdata+0x44>
	} else {
		result = 0;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60fb      	str	r3, [r7, #12]
	}
	return result;
 80036bc:	68fb      	ldr	r3, [r7, #12]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	42020c00 	.word	0x42020c00
 80036cc:	20000358 	.word	0x20000358

080036d0 <Custom_LCD_Printf>:

void Custom_LCD_Printf(int x, int y, const char *text, ...) {
 80036d0:	b40c      	push	{r2, r3}
 80036d2:	b580      	push	{r7, lr}
 80036d4:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80036d8:	af02      	add	r7, sp, #8
 80036da:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80036de:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80036e2:	6018      	str	r0, [r3, #0]
 80036e4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80036e8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80036ec:	6019      	str	r1, [r3, #0]
	char txt[512] = { 0 };
 80036ee:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80036f2:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80036f6:	4618      	mov	r0, r3
 80036f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036fc:	461a      	mov	r2, r3
 80036fe:	2100      	movs	r1, #0
 8003700:	f008 ffb0 	bl	800c664 <memset>
	va_list args;
	va_start(args, text);
 8003704:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8003708:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800370c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003710:	601a      	str	r2, [r3, #0]
	vsprintf(txt, text, args);
 8003712:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003716:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800371a:	f107 0010 	add.w	r0, r7, #16
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	f8d7 1218 	ldr.w	r1, [r7, #536]	@ 0x218
 8003724:	f008 ff94 	bl	800c650 <vsiprintf>
	va_end(args);

	LCD_ShowString(8 * x, 16 * y, ST7735Ctx.Width, 8, 16, (uint8_t*) (txt));
 8003728:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800372c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	b29b      	uxth	r3, r3
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	b298      	uxth	r0, r3
 8003738:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800373c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	b29b      	uxth	r3, r3
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	b299      	uxth	r1, r3
 8003748:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <Custom_LCD_Printf+0xa0>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	b29a      	uxth	r2, r3
 800374e:	f107 0310 	add.w	r3, r7, #16
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	2310      	movs	r3, #16
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	2308      	movs	r3, #8
 800375a:	f7ff fe73 	bl	8003444 <LCD_ShowString>
}
 800375e:	bf00      	nop
 8003760:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8003764:	46bd      	mov	sp, r7
 8003766:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800376a:	b002      	add	sp, #8
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000850 	.word	0x20000850

08003774 <Custom_LCD_Clear>:

void Custom_LCD_Clear() {
 8003774:	b590      	push	{r4, r7, lr}
 8003776:	b083      	sub	sp, #12
 8003778:	af02      	add	r7, sp, #8
	LCD_Light(0, 250);
 800377a:	21fa      	movs	r1, #250	@ 0xfa
 800377c:	2000      	movs	r0, #0
 800377e:	f7ff fbd5 	bl	8002f2c <LCD_Light>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8003782:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <Custom_LCD_Clear+0x3c>)
 8003784:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8003786:	4b0b      	ldr	r3, [pc, #44]	@ (80037b4 <Custom_LCD_Clear+0x40>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	4b0a      	ldr	r3, [pc, #40]	@ (80037b4 <Custom_LCD_Clear+0x40>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2100      	movs	r1, #0
 8003790:	9101      	str	r1, [sp, #4]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	4613      	mov	r3, r2
 8003796:	2200      	movs	r2, #0
 8003798:	2100      	movs	r1, #0
 800379a:	4807      	ldr	r0, [pc, #28]	@ (80037b8 <Custom_LCD_Clear+0x44>)
 800379c:	47a0      	blx	r4
			ST7735Ctx.Height, BLACK);
	LCD_Light(500, 250);
 800379e:	21fa      	movs	r1, #250	@ 0xfa
 80037a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80037a4:	f7ff fbc2 	bl	8002f2c <LCD_Light>
}
 80037a8:	bf00      	nop
 80037aa:	3704      	adds	r7, #4
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd90      	pop	{r4, r7, pc}
 80037b0:	2000002c 	.word	0x2000002c
 80037b4:	20000850 	.word	0x20000850
 80037b8:	20000810 	.word	0x20000810

080037bc <ST7735_RegisterBusIO>:
 * @brief  Register component IO bus
 * @param  pObj Component object pointer
 * @param  pIO  Component IO structure pointer
 * @retval Component status
 */
int32_t ST7735_RegisterBusIO(ST7735_Object_t *pObj, ST7735_IO_t *pIO) {
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (pObj == NULL) {
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d103      	bne.n	80037d4 <ST7735_RegisterBusIO+0x18>
		ret = ST7735_ERROR;
 80037cc:	f04f 33ff 	mov.w	r3, #4294967295
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	e03a      	b.n	800384a <ST7735_RegisterBusIO+0x8e>
	} else {
		pObj->IO.Init = pIO->Init;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	601a      	str	r2, [r3, #0]
		pObj->IO.DeInit = pIO->DeInit;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	605a      	str	r2, [r3, #4]
		pObj->IO.Address = pIO->Address;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	891a      	ldrh	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	811a      	strh	r2, [r3, #8]
		pObj->IO.WriteReg = pIO->WriteReg;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	60da      	str	r2, [r3, #12]
		pObj->IO.ReadReg = pIO->ReadReg;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	611a      	str	r2, [r3, #16]
		pObj->IO.SendData = pIO->SendData;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	695a      	ldr	r2, [r3, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	615a      	str	r2, [r3, #20]
		pObj->IO.RecvData = pIO->RecvData;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	699a      	ldr	r2, [r3, #24]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	619a      	str	r2, [r3, #24]
		pObj->IO.GetTick = pIO->GetTick;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	69da      	ldr	r2, [r3, #28]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	61da      	str	r2, [r3, #28]

		pObj->Ctx.ReadReg = ST7735_ReadRegWrap;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a0f      	ldr	r2, [pc, #60]	@ (8003854 <ST7735_RegisterBusIO+0x98>)
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24
		pObj->Ctx.WriteReg = ST7735_WriteRegWrap;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a0e      	ldr	r2, [pc, #56]	@ (8003858 <ST7735_RegisterBusIO+0x9c>)
 800381e:	621a      	str	r2, [r3, #32]
		pObj->Ctx.SendData = ST7735_SendDataWrap;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a0e      	ldr	r2, [pc, #56]	@ (800385c <ST7735_RegisterBusIO+0xa0>)
 8003824:	629a      	str	r2, [r3, #40]	@ 0x28
		pObj->Ctx.RecvData = ST7735_RecvDataWrap;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a0d      	ldr	r2, [pc, #52]	@ (8003860 <ST7735_RegisterBusIO+0xa4>)
 800382a:	62da      	str	r2, [r3, #44]	@ 0x2c
		pObj->Ctx.handle = pObj;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	631a      	str	r2, [r3, #48]	@ 0x30

		if (pObj->IO.Init != NULL) {
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <ST7735_RegisterBusIO+0x88>
			ret = pObj->IO.Init();
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4798      	blx	r3
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	e002      	b.n	800384a <ST7735_RegisterBusIO+0x8e>
		} else {
			ret = ST7735_ERROR;
 8003844:	f04f 33ff 	mov.w	r3, #4294967295
 8003848:	60fb      	str	r3, [r7, #12]
		}
	}

	return ret;
 800384a:	68fb      	ldr	r3, [r7, #12]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	08004ce1 	.word	0x08004ce1
 8003858:	08004d09 	.word	0x08004d09
 800385c:	08004d33 	.word	0x08004d33
 8003860:	08004d57 	.word	0x08004d57

08003864 <ST7735_Init>:
 * @param  ColorCoding RGB mode
 * @param  Orientation Display orientation
 * @retval Component status
 */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding,
		ST7735_Ctx_t *pDriver) {
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
	uint8_t tmp;
	int32_t ret;

	if (pObj == NULL) {
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d103      	bne.n	800387e <ST7735_Init+0x1a>
		ret = ST7735_ERROR;
 8003876:	f04f 33ff 	mov.w	r3, #4294967295
 800387a:	617b      	str	r3, [r7, #20]
 800387c:	e3a6      	b.n	8003fcc <ST7735_Init+0x768>
	} else {
		/* Out of sleep mode, 0 args, delay 120ms */
		tmp = 0x00U;
 800387e:	2300      	movs	r3, #0
 8003880:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f103 0020 	add.w	r0, r3, #32
 8003888:	f107 0213 	add.w	r2, r7, #19
 800388c:	2300      	movs	r3, #0
 800388e:	2101      	movs	r1, #1
 8003890:	f001 faa0 	bl	8004dd4 <st7735_write_reg>
 8003894:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8003896:	2178      	movs	r1, #120	@ 0x78
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f001 fa6e 	bl	8004d7a <ST7735_IO_Delay>

		tmp = 0x00U;
 800389e:	2300      	movs	r3, #0
 80038a0:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f103 0020 	add.w	r0, r3, #32
 80038a8:	f107 0213 	add.w	r2, r7, #19
 80038ac:	2300      	movs	r3, #0
 80038ae:	2101      	movs	r1, #1
 80038b0:	f001 fa90 	bl	8004dd4 <st7735_write_reg>
 80038b4:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 80038b6:	2178      	movs	r1, #120	@ 0x78
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f001 fa5e 	bl	8004d7a <ST7735_IO_Delay>

		/* Out of sleep mode, 0 args, no delay */
		tmp = 0x00U;
 80038be:	2300      	movs	r3, #0
 80038c0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f103 0020 	add.w	r0, r3, #32
 80038c8:	f107 0213 	add.w	r2, r7, #19
 80038cc:	2301      	movs	r3, #1
 80038ce:	2111      	movs	r1, #17
 80038d0:	f001 fa80 	bl	8004dd4 <st7735_write_reg>
 80038d4:	4602      	mov	r2, r0
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	4413      	add	r3, r2
 80038da:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f103 0020 	add.w	r0, r3, #32
 80038e2:	f107 0213 	add.w	r2, r7, #19
 80038e6:	2300      	movs	r3, #0
 80038e8:	21b1      	movs	r1, #177	@ 0xb1
 80038ea:	f001 fa73 	bl	8004dd4 <st7735_write_reg>
 80038ee:	4602      	mov	r2, r0
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	4413      	add	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 80038f6:	2301      	movs	r3, #1
 80038f8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	3320      	adds	r3, #32
 80038fe:	f107 0113 	add.w	r1, r7, #19
 8003902:	2201      	movs	r2, #1
 8003904:	4618      	mov	r0, r3
 8003906:	f001 fa7a 	bl	8004dfe <st7735_send_data>
 800390a:	4602      	mov	r2, r0
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	4413      	add	r3, r2
 8003910:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003912:	232c      	movs	r3, #44	@ 0x2c
 8003914:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3320      	adds	r3, #32
 800391a:	f107 0113 	add.w	r1, r7, #19
 800391e:	2201      	movs	r2, #1
 8003920:	4618      	mov	r0, r3
 8003922:	f001 fa6c 	bl	8004dfe <st7735_send_data>
 8003926:	4602      	mov	r2, r0
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	4413      	add	r3, r2
 800392c:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 800392e:	232d      	movs	r3, #45	@ 0x2d
 8003930:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3320      	adds	r3, #32
 8003936:	f107 0113 	add.w	r1, r7, #19
 800393a:	2201      	movs	r2, #1
 800393c:	4618      	mov	r0, r3
 800393e:	f001 fa5e 	bl	8004dfe <st7735_send_data>
 8003942:	4602      	mov	r2, r0
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	4413      	add	r3, r2
 8003948:	617b      	str	r3, [r7, #20]

		/* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
		tmp = 0x01U;
 800394a:	2301      	movs	r3, #1
 800394c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f103 0020 	add.w	r0, r3, #32
 8003954:	f107 0213 	add.w	r2, r7, #19
 8003958:	2301      	movs	r3, #1
 800395a:	21b2      	movs	r1, #178	@ 0xb2
 800395c:	f001 fa3a 	bl	8004dd4 <st7735_write_reg>
 8003960:	4602      	mov	r2, r0
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	4413      	add	r3, r2
 8003966:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003968:	232c      	movs	r3, #44	@ 0x2c
 800396a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	3320      	adds	r3, #32
 8003970:	f107 0113 	add.w	r1, r7, #19
 8003974:	2201      	movs	r2, #1
 8003976:	4618      	mov	r0, r3
 8003978:	f001 fa41 	bl	8004dfe <st7735_send_data>
 800397c:	4602      	mov	r2, r0
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	4413      	add	r3, r2
 8003982:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003984:	232d      	movs	r3, #45	@ 0x2d
 8003986:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	3320      	adds	r3, #32
 800398c:	f107 0113 	add.w	r1, r7, #19
 8003990:	2201      	movs	r2, #1
 8003992:	4618      	mov	r0, r3
 8003994:	f001 fa33 	bl	8004dfe <st7735_send_data>
 8003998:	4602      	mov	r2, r0
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	4413      	add	r3, r2
 800399e:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
		tmp = 0x01U;
 80039a0:	2301      	movs	r3, #1
 80039a2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f103 0020 	add.w	r0, r3, #32
 80039aa:	f107 0213 	add.w	r2, r7, #19
 80039ae:	2301      	movs	r3, #1
 80039b0:	21b3      	movs	r1, #179	@ 0xb3
 80039b2:	f001 fa0f 	bl	8004dd4 <st7735_write_reg>
 80039b6:	4602      	mov	r2, r0
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	4413      	add	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 80039be:	232c      	movs	r3, #44	@ 0x2c
 80039c0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3320      	adds	r3, #32
 80039c6:	f107 0113 	add.w	r1, r7, #19
 80039ca:	2201      	movs	r2, #1
 80039cc:	4618      	mov	r0, r3
 80039ce:	f001 fa16 	bl	8004dfe <st7735_send_data>
 80039d2:	4602      	mov	r2, r0
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	4413      	add	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 80039da:	232d      	movs	r3, #45	@ 0x2d
 80039dc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	3320      	adds	r3, #32
 80039e2:	f107 0113 	add.w	r1, r7, #19
 80039e6:	2201      	movs	r2, #1
 80039e8:	4618      	mov	r0, r3
 80039ea:	f001 fa08 	bl	8004dfe <st7735_send_data>
 80039ee:	4602      	mov	r2, r0
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	4413      	add	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 80039f6:	2301      	movs	r3, #1
 80039f8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3320      	adds	r3, #32
 80039fe:	f107 0113 	add.w	r1, r7, #19
 8003a02:	2201      	movs	r2, #1
 8003a04:	4618      	mov	r0, r3
 8003a06:	f001 f9fa 	bl	8004dfe <st7735_send_data>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	4413      	add	r3, r2
 8003a10:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003a12:	232c      	movs	r3, #44	@ 0x2c
 8003a14:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	3320      	adds	r3, #32
 8003a1a:	f107 0113 	add.w	r1, r7, #19
 8003a1e:	2201      	movs	r2, #1
 8003a20:	4618      	mov	r0, r3
 8003a22:	f001 f9ec 	bl	8004dfe <st7735_send_data>
 8003a26:	4602      	mov	r2, r0
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003a2e:	232d      	movs	r3, #45	@ 0x2d
 8003a30:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	3320      	adds	r3, #32
 8003a36:	f107 0113 	add.w	r1, r7, #19
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f001 f9de 	bl	8004dfe <st7735_send_data>
 8003a42:	4602      	mov	r2, r0
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	4413      	add	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

		/* Display inversion ctrl, 1 arg, no delay: No inversion */
		tmp = 0x07U;
 8003a4a:	2307      	movs	r3, #7
 8003a4c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp,
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f103 0020 	add.w	r0, r3, #32
 8003a54:	f107 0213 	add.w	r2, r7, #19
 8003a58:	2301      	movs	r3, #1
 8003a5a:	21b4      	movs	r1, #180	@ 0xb4
 8003a5c:	f001 f9ba 	bl	8004dd4 <st7735_write_reg>
 8003a60:	4602      	mov	r2, r0
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	4413      	add	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
				1);

		/* Power control, 3 args, no delay: -4.6V , AUTO mode */
		tmp = 0xA2U;
 8003a68:	23a2      	movs	r3, #162	@ 0xa2
 8003a6a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f103 0020 	add.w	r0, r3, #32
 8003a72:	f107 0213 	add.w	r2, r7, #19
 8003a76:	2301      	movs	r3, #1
 8003a78:	21c0      	movs	r1, #192	@ 0xc0
 8003a7a:	f001 f9ab 	bl	8004dd4 <st7735_write_reg>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	4413      	add	r3, r2
 8003a84:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 8003a86:	2302      	movs	r3, #2
 8003a88:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	3320      	adds	r3, #32
 8003a8e:	f107 0113 	add.w	r1, r7, #19
 8003a92:	2201      	movs	r2, #1
 8003a94:	4618      	mov	r0, r3
 8003a96:	f001 f9b2 	bl	8004dfe <st7735_send_data>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
		tmp = 0x84U;
 8003aa2:	2384      	movs	r3, #132	@ 0x84
 8003aa4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	3320      	adds	r3, #32
 8003aaa:	f107 0113 	add.w	r1, r7, #19
 8003aae:	2201      	movs	r2, #1
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f001 f9a4 	bl	8004dfe <st7735_send_data>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	4413      	add	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
		tmp = 0xC5U;
 8003abe:	23c5      	movs	r3, #197	@ 0xc5
 8003ac0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f103 0020 	add.w	r0, r3, #32
 8003ac8:	f107 0213 	add.w	r2, r7, #19
 8003acc:	2301      	movs	r3, #1
 8003ace:	21c1      	movs	r1, #193	@ 0xc1
 8003ad0:	f001 f980 	bl	8004dd4 <st7735_write_reg>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	4413      	add	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: Opamp current small, Boost frequency */
		tmp = 0x0AU;
 8003adc:	230a      	movs	r3, #10
 8003ade:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f103 0020 	add.w	r0, r3, #32
 8003ae6:	f107 0213 	add.w	r2, r7, #19
 8003aea:	2301      	movs	r3, #1
 8003aec:	21c2      	movs	r1, #194	@ 0xc2
 8003aee:	f001 f971 	bl	8004dd4 <st7735_write_reg>
 8003af2:	4602      	mov	r2, r0
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	4413      	add	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	3320      	adds	r3, #32
 8003b02:	f107 0113 	add.w	r1, r7, #19
 8003b06:	2201      	movs	r2, #1
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f001 f978 	bl	8004dfe <st7735_send_data>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	4413      	add	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
		tmp = 0x8AU;
 8003b16:	238a      	movs	r3, #138	@ 0x8a
 8003b18:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f103 0020 	add.w	r0, r3, #32
 8003b20:	f107 0213 	add.w	r2, r7, #19
 8003b24:	2301      	movs	r3, #1
 8003b26:	21c3      	movs	r1, #195	@ 0xc3
 8003b28:	f001 f954 	bl	8004dd4 <st7735_write_reg>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	4413      	add	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
		tmp = 0x2AU;
 8003b34:	232a      	movs	r3, #42	@ 0x2a
 8003b36:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	3320      	adds	r3, #32
 8003b3c:	f107 0113 	add.w	r1, r7, #19
 8003b40:	2201      	movs	r2, #1
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 f95b 	bl	8004dfe <st7735_send_data>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay */
		tmp = 0x8AU;
 8003b50:	238a      	movs	r3, #138	@ 0x8a
 8003b52:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f103 0020 	add.w	r0, r3, #32
 8003b5a:	f107 0213 	add.w	r2, r7, #19
 8003b5e:	2301      	movs	r3, #1
 8003b60:	21c4      	movs	r1, #196	@ 0xc4
 8003b62:	f001 f937 	bl	8004dd4 <st7735_write_reg>
 8003b66:	4602      	mov	r2, r0
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	617b      	str	r3, [r7, #20]
		tmp = 0xEEU;
 8003b6e:	23ee      	movs	r3, #238	@ 0xee
 8003b70:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	3320      	adds	r3, #32
 8003b76:	f107 0113 	add.w	r1, r7, #19
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f001 f93e 	bl	8004dfe <st7735_send_data>
 8003b82:	4602      	mov	r2, r0
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	4413      	add	r3, r2
 8003b88:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay */
		tmp = 0x0EU;
 8003b8a:	230e      	movs	r3, #14
 8003b8c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f103 0020 	add.w	r0, r3, #32
 8003b94:	f107 0213 	add.w	r2, r7, #19
 8003b98:	2301      	movs	r3, #1
 8003b9a:	21c5      	movs	r1, #197	@ 0xc5
 8003b9c:	f001 f91a 	bl	8004dd4 <st7735_write_reg>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	7b1b      	ldrb	r3, [r3, #12]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10d      	bne.n	8003bcc <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON,
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f103 0020 	add.w	r0, r3, #32
 8003bb6:	f107 0213 	add.w	r2, r7, #19
 8003bba:	2300      	movs	r3, #0
 8003bbc:	2121      	movs	r1, #33	@ 0x21
 8003bbe:	f001 f909 	bl	8004dd4 <st7735_write_reg>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	617b      	str	r3, [r7, #20]
 8003bca:	e00c      	b.n	8003be6 <ST7735_Init+0x382>
					&tmp, 0);
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF,
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f103 0020 	add.w	r0, r3, #32
 8003bd2:	f107 0213 	add.w	r2, r7, #19
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	2120      	movs	r1, #32
 8003bda:	f001 f8fb 	bl	8004dd4 <st7735_write_reg>
 8003bde:	4602      	mov	r2, r0
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	4413      	add	r3, r2
 8003be4:	617b      	str	r3, [r7, #20]
					&tmp, 0);
		}
		/* Set color mode, 1 arg, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE,
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f103 0020 	add.w	r0, r3, #32
 8003bec:	f107 0208 	add.w	r2, r7, #8
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	213a      	movs	r1, #58	@ 0x3a
 8003bf4:	f001 f8ee 	bl	8004dd4 <st7735_write_reg>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	617b      	str	r3, [r7, #20]
				(uint8_t*) &ColorCoding, 1);

		/* Magical unicorn dust, 16 args, no delay */
		tmp = 0x02U;
 8003c00:	2302      	movs	r3, #2
 8003c02:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f103 0020 	add.w	r0, r3, #32
 8003c0a:	f107 0213 	add.w	r2, r7, #19
 8003c0e:	2301      	movs	r3, #1
 8003c10:	21e0      	movs	r1, #224	@ 0xe0
 8003c12:	f001 f8df 	bl	8004dd4 <st7735_write_reg>
 8003c16:	4602      	mov	r2, r0
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	617b      	str	r3, [r7, #20]
		tmp = 0x1CU;
 8003c1e:	231c      	movs	r3, #28
 8003c20:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	3320      	adds	r3, #32
 8003c26:	f107 0113 	add.w	r1, r7, #19
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 f8e6 	bl	8004dfe <st7735_send_data>
 8003c32:	4602      	mov	r2, r0
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	4413      	add	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 8003c3a:	2307      	movs	r3, #7
 8003c3c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	3320      	adds	r3, #32
 8003c42:	f107 0113 	add.w	r1, r7, #19
 8003c46:	2201      	movs	r2, #1
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f001 f8d8 	bl	8004dfe <st7735_send_data>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	4413      	add	r3, r2
 8003c54:	617b      	str	r3, [r7, #20]
		tmp = 0x12U;
 8003c56:	2312      	movs	r3, #18
 8003c58:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3320      	adds	r3, #32
 8003c5e:	f107 0113 	add.w	r1, r7, #19
 8003c62:	2201      	movs	r2, #1
 8003c64:	4618      	mov	r0, r3
 8003c66:	f001 f8ca 	bl	8004dfe <st7735_send_data>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	4413      	add	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 8003c72:	2337      	movs	r3, #55	@ 0x37
 8003c74:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3320      	adds	r3, #32
 8003c7a:	f107 0113 	add.w	r1, r7, #19
 8003c7e:	2201      	movs	r2, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f001 f8bc 	bl	8004dfe <st7735_send_data>
 8003c86:	4602      	mov	r2, r0
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]
		tmp = 0x32U;
 8003c8e:	2332      	movs	r3, #50	@ 0x32
 8003c90:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	3320      	adds	r3, #32
 8003c96:	f107 0113 	add.w	r1, r7, #19
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f001 f8ae 	bl	8004dfe <st7735_send_data>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8003caa:	2329      	movs	r3, #41	@ 0x29
 8003cac:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	3320      	adds	r3, #32
 8003cb2:	f107 0113 	add.w	r1, r7, #19
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f001 f8a0 	bl	8004dfe <st7735_send_data>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003cc6:	232d      	movs	r3, #45	@ 0x2d
 8003cc8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	3320      	adds	r3, #32
 8003cce:	f107 0113 	add.w	r1, r7, #19
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f001 f892 	bl	8004dfe <st7735_send_data>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	4413      	add	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8003ce2:	2329      	movs	r3, #41	@ 0x29
 8003ce4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	3320      	adds	r3, #32
 8003cea:	f107 0113 	add.w	r1, r7, #19
 8003cee:	2201      	movs	r2, #1
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f001 f884 	bl	8004dfe <st7735_send_data>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]
		tmp = 0x25U;
 8003cfe:	2325      	movs	r3, #37	@ 0x25
 8003d00:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	3320      	adds	r3, #32
 8003d06:	f107 0113 	add.w	r1, r7, #19
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f001 f876 	bl	8004dfe <st7735_send_data>
 8003d12:	4602      	mov	r2, r0
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	4413      	add	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]
		tmp = 0x2BU;
 8003d1a:	232b      	movs	r3, #43	@ 0x2b
 8003d1c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	3320      	adds	r3, #32
 8003d22:	f107 0113 	add.w	r1, r7, #19
 8003d26:	2201      	movs	r2, #1
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f001 f868 	bl	8004dfe <st7735_send_data>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	4413      	add	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]
		tmp = 0x39U;
 8003d36:	2339      	movs	r3, #57	@ 0x39
 8003d38:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	3320      	adds	r3, #32
 8003d3e:	f107 0113 	add.w	r1, r7, #19
 8003d42:	2201      	movs	r2, #1
 8003d44:	4618      	mov	r0, r3
 8003d46:	f001 f85a 	bl	8004dfe <st7735_send_data>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	4413      	add	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8003d52:	2300      	movs	r3, #0
 8003d54:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	3320      	adds	r3, #32
 8003d5a:	f107 0113 	add.w	r1, r7, #19
 8003d5e:	2201      	movs	r2, #1
 8003d60:	4618      	mov	r0, r3
 8003d62:	f001 f84c 	bl	8004dfe <st7735_send_data>
 8003d66:	4602      	mov	r2, r0
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3320      	adds	r3, #32
 8003d76:	f107 0113 	add.w	r1, r7, #19
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f001 f83e 	bl	8004dfe <st7735_send_data>
 8003d82:	4602      	mov	r2, r0
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	4413      	add	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
		tmp = 0x03U;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3320      	adds	r3, #32
 8003d92:	f107 0113 	add.w	r1, r7, #19
 8003d96:	2201      	movs	r2, #1
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f001 f830 	bl	8004dfe <st7735_send_data>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	4413      	add	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 8003da6:	2310      	movs	r3, #16
 8003da8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	3320      	adds	r3, #32
 8003dae:	f107 0113 	add.w	r1, r7, #19
 8003db2:	2201      	movs	r2, #1
 8003db4:	4618      	mov	r0, r3
 8003db6:	f001 f822 	bl	8004dfe <st7735_send_data>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]

		/* Sparkles and rainbows, 16 args, no delay */
		tmp = 0x03U;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f103 0020 	add.w	r0, r3, #32
 8003dcc:	f107 0213 	add.w	r2, r7, #19
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	21e1      	movs	r1, #225	@ 0xe1
 8003dd4:	f000 fffe 	bl	8004dd4 <st7735_write_reg>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	4413      	add	r3, r2
 8003dde:	617b      	str	r3, [r7, #20]
		tmp = 0x1DU;
 8003de0:	231d      	movs	r3, #29
 8003de2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	3320      	adds	r3, #32
 8003de8:	f107 0113 	add.w	r1, r7, #19
 8003dec:	2201      	movs	r2, #1
 8003dee:	4618      	mov	r0, r3
 8003df0:	f001 f805 	bl	8004dfe <st7735_send_data>
 8003df4:	4602      	mov	r2, r0
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	4413      	add	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 8003dfc:	2307      	movs	r3, #7
 8003dfe:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	3320      	adds	r3, #32
 8003e04:	f107 0113 	add.w	r1, r7, #19
 8003e08:	2201      	movs	r2, #1
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 fff7 	bl	8004dfe <st7735_send_data>
 8003e10:	4602      	mov	r2, r0
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	4413      	add	r3, r2
 8003e16:	617b      	str	r3, [r7, #20]
		tmp = 0x06U;
 8003e18:	2306      	movs	r3, #6
 8003e1a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3320      	adds	r3, #32
 8003e20:	f107 0113 	add.w	r1, r7, #19
 8003e24:	2201      	movs	r2, #1
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 ffe9 	bl	8004dfe <st7735_send_data>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	4413      	add	r3, r2
 8003e32:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8003e34:	232e      	movs	r3, #46	@ 0x2e
 8003e36:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	3320      	adds	r3, #32
 8003e3c:	f107 0113 	add.w	r1, r7, #19
 8003e40:	2201      	movs	r2, #1
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 ffdb 	bl	8004dfe <st7735_send_data>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8003e50:	232c      	movs	r3, #44	@ 0x2c
 8003e52:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3320      	adds	r3, #32
 8003e58:	f107 0113 	add.w	r1, r7, #19
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 ffcd 	bl	8004dfe <st7735_send_data>
 8003e64:	4602      	mov	r2, r0
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	4413      	add	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8003e6c:	2329      	movs	r3, #41	@ 0x29
 8003e6e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	3320      	adds	r3, #32
 8003e74:	f107 0113 	add.w	r1, r7, #19
 8003e78:	2201      	movs	r2, #1
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 ffbf 	bl	8004dfe <st7735_send_data>
 8003e80:	4602      	mov	r2, r0
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	4413      	add	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8003e88:	232d      	movs	r3, #45	@ 0x2d
 8003e8a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3320      	adds	r3, #32
 8003e90:	f107 0113 	add.w	r1, r7, #19
 8003e94:	2201      	movs	r2, #1
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 ffb1 	bl	8004dfe <st7735_send_data>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8003ea4:	232e      	movs	r3, #46	@ 0x2e
 8003ea6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	3320      	adds	r3, #32
 8003eac:	f107 0113 	add.w	r1, r7, #19
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 ffa3 	bl	8004dfe <st7735_send_data>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8003ec0:	232e      	movs	r3, #46	@ 0x2e
 8003ec2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	3320      	adds	r3, #32
 8003ec8:	f107 0113 	add.w	r1, r7, #19
 8003ecc:	2201      	movs	r2, #1
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 ff95 	bl	8004dfe <st7735_send_data>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	4413      	add	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 8003edc:	2337      	movs	r3, #55	@ 0x37
 8003ede:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	3320      	adds	r3, #32
 8003ee4:	f107 0113 	add.w	r1, r7, #19
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 ff87 	bl	8004dfe <st7735_send_data>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
		tmp = 0x3FU;
 8003ef8:	233f      	movs	r3, #63	@ 0x3f
 8003efa:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	3320      	adds	r3, #32
 8003f00:	f107 0113 	add.w	r1, r7, #19
 8003f04:	2201      	movs	r2, #1
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 ff79 	bl	8004dfe <st7735_send_data>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	4413      	add	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	3320      	adds	r3, #32
 8003f1c:	f107 0113 	add.w	r1, r7, #19
 8003f20:	2201      	movs	r2, #1
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 ff6b 	bl	8004dfe <st7735_send_data>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3320      	adds	r3, #32
 8003f38:	f107 0113 	add.w	r1, r7, #19
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 ff5d 	bl	8004dfe <st7735_send_data>
 8003f44:	4602      	mov	r2, r0
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	4413      	add	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3320      	adds	r3, #32
 8003f54:	f107 0113 	add.w	r1, r7, #19
 8003f58:	2201      	movs	r2, #1
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 ff4f 	bl	8004dfe <st7735_send_data>
 8003f60:	4602      	mov	r2, r0
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	4413      	add	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 8003f68:	2310      	movs	r3, #16
 8003f6a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3320      	adds	r3, #32
 8003f70:	f107 0113 	add.w	r1, r7, #19
 8003f74:	2201      	movs	r2, #1
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 ff41 	bl	8004dfe <st7735_send_data>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	4413      	add	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]

		/* Normal display on, no args, no delay */
		tmp = 0x00U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f103 0020 	add.w	r0, r3, #32
 8003f8e:	f107 0213 	add.w	r2, r7, #19
 8003f92:	2301      	movs	r3, #1
 8003f94:	2113      	movs	r1, #19
 8003f96:	f000 ff1d 	bl	8004dd4 <st7735_write_reg>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	617b      	str	r3, [r7, #20]

		/* Main screen turn on, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f103 0020 	add.w	r0, r3, #32
 8003fa8:	f107 0213 	add.w	r2, r7, #19
 8003fac:	2301      	movs	r3, #1
 8003fae:	2129      	movs	r1, #41	@ 0x29
 8003fb0:	f000 ff10 	bl	8004dd4 <st7735_write_reg>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	4413      	add	r3, r2
 8003fba:	617b      	str	r3, [r7, #20]

		/* Set the display Orientation and the default display window */
		ret += ST7735_SetOrientation(pObj, pDriver);
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f000 f944 	bl	800424c <ST7735_SetOrientation>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	4413      	add	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]
	}

	if (ret != ST7735_OK) {
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <ST7735_Init+0x774>
		ret = ST7735_ERROR;
 8003fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd6:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8003fd8:	697b      	ldr	r3, [r7, #20]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <ST7735_DeInit>:
/**
 * @brief  De-Initialize the st7735 LCD Component.
 * @param  pObj Component object
 * @retval Component status
 */
int32_t ST7735_DeInit(ST7735_Object_t *pObj) {
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
	(void) (pObj);

	return ST7735_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <ST7735_ReadID>:
 * @brief  Get the st7735 ID.
 * @param  pObj Component object
 * @param  Id Component ID
 * @retval The component status
 */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp[3];

	if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK) {
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3320      	adds	r3, #32
 8004006:	f107 0208 	add.w	r2, r7, #8
 800400a:	21da      	movs	r1, #218	@ 0xda
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fece 	bl	8004dae <st7735_read_reg>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <ST7735_ReadID+0x28>
		ret = ST7735_ERROR;
 8004018:	f04f 33ff 	mov.w	r3, #4294967295
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	e02d      	b.n	800407c <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2,
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f103 0020 	add.w	r0, r3, #32
 8004026:	f107 0308 	add.w	r3, r7, #8
 800402a:	3301      	adds	r3, #1
 800402c:	461a      	mov	r2, r3
 800402e:	21db      	movs	r1, #219	@ 0xdb
 8004030:	f000 febd 	bl	8004dae <st7735_read_reg>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <ST7735_ReadID+0x4a>
			&tmp[1]) != ST7735_OK) {
		ret = ST7735_ERROR;
 800403a:	f04f 33ff 	mov.w	r3, #4294967295
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e01c      	b.n	800407c <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f103 0020 	add.w	r0, r3, #32
 8004048:	f107 0308 	add.w	r3, r7, #8
 800404c:	3302      	adds	r3, #2
 800404e:	461a      	mov	r2, r3
 8004050:	21dc      	movs	r1, #220	@ 0xdc
 8004052:	f000 feac 	bl	8004dae <st7735_read_reg>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d003      	beq.n	8004064 <ST7735_ReadID+0x6c>
			&tmp[2]) != ST7735_OK) {
		ret = ST7735_ERROR;
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	e00b      	b.n	800407c <ST7735_ReadID+0x84>
	} else {

		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 8004064:	7abb      	ldrb	r3, [r7, #10]
 8004066:	461a      	mov	r2, r3
 8004068:	7a7b      	ldrb	r3, [r7, #9]
 800406a:	021b      	lsls	r3, r3, #8
 800406c:	431a      	orrs	r2, r3
				| ((uint32_t) tmp[0]) << 16;
 800406e:	7a3b      	ldrb	r3, [r7, #8]
 8004070:	041b      	lsls	r3, r3, #16
 8004072:	431a      	orrs	r2, r3
		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
		ret = ST7735_OK;
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800407c:	68fb      	ldr	r3, [r7, #12]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <ST7735_DisplayOn>:
/**
 * @brief  Enables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj) {
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f103 0020 	add.w	r0, r3, #32
 800409a:	f107 020b 	add.w	r2, r7, #11
 800409e:	2300      	movs	r3, #0
 80040a0:	2113      	movs	r1, #19
 80040a2:	f000 fe97 	bl	8004dd4 <st7735_write_reg>
 80040a6:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80040a8:	210a      	movs	r1, #10
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fe65 	bl	8004d7a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f103 0020 	add.w	r0, r3, #32
 80040b6:	f107 020b 	add.w	r2, r7, #11
 80040ba:	2300      	movs	r3, #0
 80040bc:	2129      	movs	r1, #41	@ 0x29
 80040be:	f000 fe89 	bl	8004dd4 <st7735_write_reg>
 80040c2:	4602      	mov	r2, r0
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 80040ca:	210a      	movs	r1, #10
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 fe54 	bl	8004d7a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f103 0020 	add.w	r0, r3, #32
 80040d8:	f107 020b 	add.w	r2, r7, #11
 80040dc:	2300      	movs	r3, #0
 80040de:	2136      	movs	r1, #54	@ 0x36
 80040e0:	f000 fe78 	bl	8004dd4 <st7735_write_reg>
 80040e4:	4602      	mov	r2, r0
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	4413      	add	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80040ec:	4b16      	ldr	r3, [pc, #88]	@ (8004148 <ST7735_DisplayOn+0xc0>)
 80040ee:	7b1b      	ldrb	r3, [r3, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10a      	bne.n	800410a <ST7735_DisplayOn+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80040f4:	4b14      	ldr	r3, [pc, #80]	@ (8004148 <ST7735_DisplayOn+0xc0>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	4a14      	ldr	r2, [pc, #80]	@ (800414c <ST7735_DisplayOn+0xc4>)
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4413      	add	r3, r2
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004102:	f043 0308 	orr.w	r3, r3, #8
 8004106:	b2db      	uxtb	r3, r3
 8004108:	e006      	b.n	8004118 <ST7735_DisplayOn+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800410a:	4b0f      	ldr	r3, [pc, #60]	@ (8004148 <ST7735_DisplayOn+0xc0>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	4a0f      	ldr	r2, [pc, #60]	@ (800414c <ST7735_DisplayOn+0xc4>)
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	4413      	add	r3, r2
 8004114:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004116:	b2db      	uxtb	r3, r3
 8004118:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	3320      	adds	r3, #32
 800411e:	f107 010b 	add.w	r1, r7, #11
 8004122:	2201      	movs	r2, #1
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fe6a 	bl	8004dfe <st7735_send_data>
 800412a:	4602      	mov	r2, r0
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4413      	add	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <ST7735_DisplayOn+0xb6>
		ret = ST7735_ERROR;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
 800413c:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800413e:	68fb      	ldr	r3, [r7, #12]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000850 	.word	0x20000850
 800414c:	20000078 	.word	0x20000078

08004150 <ST7735_DisplayOff>:
/**
 * @brief  Disables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj) {
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 8004158:	2300      	movs	r3, #0
 800415a:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f103 0020 	add.w	r0, r3, #32
 8004162:	f107 020b 	add.w	r2, r7, #11
 8004166:	2300      	movs	r3, #0
 8004168:	2113      	movs	r1, #19
 800416a:	f000 fe33 	bl	8004dd4 <st7735_write_reg>
 800416e:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 8004170:	210a      	movs	r1, #10
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 fe01 	bl	8004d7a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f103 0020 	add.w	r0, r3, #32
 800417e:	f107 020b 	add.w	r2, r7, #11
 8004182:	2300      	movs	r3, #0
 8004184:	2128      	movs	r1, #40	@ 0x28
 8004186:	f000 fe25 	bl	8004dd4 <st7735_write_reg>
 800418a:	4602      	mov	r2, r0
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	4413      	add	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 8004192:	210a      	movs	r1, #10
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 fdf0 	bl	8004d7a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f103 0020 	add.w	r0, r3, #32
 80041a0:	f107 020b 	add.w	r2, r7, #11
 80041a4:	2300      	movs	r3, #0
 80041a6:	2136      	movs	r1, #54	@ 0x36
 80041a8:	f000 fe14 	bl	8004dd4 <st7735_write_reg>
 80041ac:	4602      	mov	r2, r0
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4413      	add	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80041b4:	4b16      	ldr	r3, [pc, #88]	@ (8004210 <ST7735_DisplayOff+0xc0>)
 80041b6:	7b1b      	ldrb	r3, [r3, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10a      	bne.n	80041d2 <ST7735_DisplayOff+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80041bc:	4b14      	ldr	r3, [pc, #80]	@ (8004210 <ST7735_DisplayOff+0xc0>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	4a14      	ldr	r2, [pc, #80]	@ (8004214 <ST7735_DisplayOff+0xc4>)
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	4413      	add	r3, r2
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80041ca:	f043 0308 	orr.w	r3, r3, #8
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	e006      	b.n	80041e0 <ST7735_DisplayOff+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80041d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004210 <ST7735_DisplayOff+0xc0>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004214 <ST7735_DisplayOff+0xc4>)
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4413      	add	r3, r2
 80041dc:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3320      	adds	r3, #32
 80041e6:	f107 010b 	add.w	r1, r7, #11
 80041ea:	2201      	movs	r2, #1
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 fe06 	bl	8004dfe <st7735_send_data>
 80041f2:	4602      	mov	r2, r0
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4413      	add	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <ST7735_DisplayOff+0xb6>
		ret = ST7735_ERROR;
 8004200:	f04f 33ff 	mov.w	r3, #4294967295
 8004204:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8004206:	68fb      	ldr	r3, [r7, #12]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000850 	.word	0x20000850
 8004214:	20000078 	.word	0x20000078

08004218 <ST7735_SetBrightness>:
 * @brief  Set the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be set
 * @retval Component status
 */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness) {
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 8004222:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004226:	4618      	mov	r0, r3
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <ST7735_GetBrightness>:
 * @brief  Get the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be returned
 * @retval Component status
 */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness) {
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 800423c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004240:	4618      	mov	r0, r3
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <ST7735_SetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
 *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver) {
 800424c:	b580      	push	{r7, lr}
 800424e:	b086      	sub	sp, #24
 8004250:	af02      	add	r7, sp, #8
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	if ((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <ST7735_SetOrientation+0x1a>
			|| (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180)) {
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d119      	bne.n	800429a <ST7735_SetOrientation+0x4e>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	7b5b      	ldrb	r3, [r3, #13]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d106      	bne.n	800427c <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width = ST7735_0_9_WIDTH;
 800426e:	4b43      	ldr	r3, [pc, #268]	@ (800437c <ST7735_SetOrientation+0x130>)
 8004270:	2250      	movs	r2, #80	@ 0x50
 8004272:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8004274:	4b41      	ldr	r3, [pc, #260]	@ (800437c <ST7735_SetOrientation+0x130>)
 8004276:	22a0      	movs	r2, #160	@ 0xa0
 8004278:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800427a:	e028      	b.n	80042ce <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	7b5b      	ldrb	r3, [r3, #13]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <ST7735_SetOrientation+0x40>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	7b5b      	ldrb	r3, [r3, #13]
 8004288:	2b02      	cmp	r3, #2
 800428a:	d120      	bne.n	80042ce <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width = ST7735_1_8_WIDTH;
 800428c:	4b3b      	ldr	r3, [pc, #236]	@ (800437c <ST7735_SetOrientation+0x130>)
 800428e:	2280      	movs	r2, #128	@ 0x80
 8004290:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 8004292:	4b3a      	ldr	r3, [pc, #232]	@ (800437c <ST7735_SetOrientation+0x130>)
 8004294:	22a0      	movs	r2, #160	@ 0xa0
 8004296:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8004298:	e019      	b.n	80042ce <ST7735_SetOrientation+0x82>
		}
	} else {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	7b5b      	ldrb	r3, [r3, #13]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d106      	bne.n	80042b0 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width = ST7735_0_9_HEIGHT;
 80042a2:	4b36      	ldr	r3, [pc, #216]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042a4:	22a0      	movs	r2, #160	@ 0xa0
 80042a6:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80042a8:	4b34      	ldr	r3, [pc, #208]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042aa:	2250      	movs	r2, #80	@ 0x50
 80042ac:	605a      	str	r2, [r3, #4]
 80042ae:	e00f      	b.n	80042d0 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	7b5b      	ldrb	r3, [r3, #13]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <ST7735_SetOrientation+0x74>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	7b5b      	ldrb	r3, [r3, #13]
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d107      	bne.n	80042d0 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width = ST7735_1_8_HEIGHT;
 80042c0:	4b2e      	ldr	r3, [pc, #184]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042c2:	22a0      	movs	r2, #160	@ 0xa0
 80042c4:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 80042c6:	4b2d      	ldr	r3, [pc, #180]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042c8:	2280      	movs	r2, #128	@ 0x80
 80042ca:	605a      	str	r2, [r3, #4]
 80042cc:	e000      	b.n	80042d0 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80042ce:	bf00      	nop
		}
	}

	ST7735Ctx.Orientation = pDriver->Orientation;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	4a29      	ldr	r2, [pc, #164]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042d6:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	7b1a      	ldrb	r2, [r3, #12]
 80042dc:	4b27      	ldr	r3, [pc, #156]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042de:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	7b5a      	ldrb	r2, [r3, #13]
 80042e4:	4b25      	ldr	r3, [pc, #148]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042e6:	735a      	strb	r2, [r3, #13]

	ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 80042e8:	4b24      	ldr	r3, [pc, #144]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	4b23      	ldr	r3, [pc, #140]	@ (800437c <ST7735_SetOrientation+0x130>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	4613      	mov	r3, r2
 80042f4:	2200      	movs	r2, #0
 80042f6:	2100      	movs	r1, #0
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fbed 	bl	8004ad8 <ST7735_SetDisplayWindow>
 80042fe:	60f8      	str	r0, [r7, #12]
			ST7735Ctx.Height);
	uint8_t madctl_value = 0x60; //  180    ,   
 8004300:	2360      	movs	r3, #96	@ 0x60
 8004302:	72bb      	strb	r3, [r7, #10]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &madctl_value, 1);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f103 0020 	add.w	r0, r3, #32
 800430a:	f107 020a 	add.w	r2, r7, #10
 800430e:	2301      	movs	r3, #1
 8004310:	2136      	movs	r1, #54	@ 0x36
 8004312:	f000 fd5f 	bl	8004dd4 <st7735_write_reg>
 8004316:	4602      	mov	r2, r0
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4413      	add	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 800431e:	4b17      	ldr	r3, [pc, #92]	@ (800437c <ST7735_SetOrientation+0x130>)
 8004320:	7b1b      	ldrb	r3, [r3, #12]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <ST7735_SetOrientation+0xf0>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8004326:	4b15      	ldr	r3, [pc, #84]	@ (800437c <ST7735_SetOrientation+0x130>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	4a15      	ldr	r2, [pc, #84]	@ (8004380 <ST7735_SetOrientation+0x134>)
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4413      	add	r3, r2
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004334:	f043 0308 	orr.w	r3, r3, #8
 8004338:	b2db      	uxtb	r3, r3
 800433a:	e006      	b.n	800434a <ST7735_SetOrientation+0xfe>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800433c:	4b0f      	ldr	r3, [pc, #60]	@ (800437c <ST7735_SetOrientation+0x130>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	4a0f      	ldr	r2, [pc, #60]	@ (8004380 <ST7735_SetOrientation+0x134>)
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4413      	add	r3, r2
 8004346:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004348:	b2db      	uxtb	r3, r3
 800434a:	72fb      	strb	r3, [r7, #11]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f103 0020 	add.w	r0, r3, #32
 8004352:	f107 020b 	add.w	r2, r7, #11
 8004356:	2301      	movs	r3, #1
 8004358:	2136      	movs	r1, #54	@ 0x36
 800435a:	f000 fd3b 	bl	8004dd4 <st7735_write_reg>
 800435e:	4602      	mov	r2, r0
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4413      	add	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

	if (ret != ST7735_OK) {
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <ST7735_SetOrientation+0x126>
		ret = ST7735_ERROR;
 800436c:	f04f 33ff 	mov.w	r3, #4294967295
 8004370:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8004372:	68fb      	ldr	r3, [r7, #12]
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	20000850 	.word	0x20000850
 8004380:	20000078 	.word	0x20000078

08004384 <ST7735_GetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
 *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation) {
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]

	*Orientation = ST7735Ctx.Orientation;
 800438e:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <ST7735_GetOrientation+0x20>)
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	20000850 	.word	0x20000850

080043a8 <ST7735_SetCursor>:
 * @param  pObj Component object
 * @param  Xpos specifies the X position.
 * @param  Ypos specifies the Y position.
 * @retval The component status
 */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80043b4:	4b59      	ldr	r3, [pc, #356]	@ (800451c <ST7735_SetCursor+0x174>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d821      	bhi.n	8004400 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80043bc:	4b57      	ldr	r3, [pc, #348]	@ (800451c <ST7735_SetCursor+0x174>)
 80043be:	7b5b      	ldrb	r3, [r3, #13]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d10e      	bne.n	80043e2 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80043c4:	4b55      	ldr	r3, [pc, #340]	@ (800451c <ST7735_SetCursor+0x174>)
 80043c6:	7b1b      	ldrb	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d106      	bne.n	80043da <ST7735_SetCursor+0x32>
				Xpos += 26;
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	331a      	adds	r3, #26
 80043d0:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3301      	adds	r3, #1
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	e033      	b.n	8004442 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3318      	adds	r3, #24
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	e02f      	b.n	8004442 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80043e2:	4b4e      	ldr	r3, [pc, #312]	@ (800451c <ST7735_SetCursor+0x174>)
 80043e4:	7b5b      	ldrb	r3, [r3, #13]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d12b      	bne.n	8004442 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 80043ea:	4b4c      	ldr	r3, [pc, #304]	@ (800451c <ST7735_SetCursor+0x174>)
 80043ec:	7b1b      	ldrb	r3, [r3, #12]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d127      	bne.n	8004442 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	3302      	adds	r3, #2
 80043f6:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3301      	adds	r3, #1
 80043fc:	607b      	str	r3, [r7, #4]
 80043fe:	e020      	b.n	8004442 <ST7735_SetCursor+0x9a>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8004400:	4b46      	ldr	r3, [pc, #280]	@ (800451c <ST7735_SetCursor+0x174>)
 8004402:	7b5b      	ldrb	r3, [r3, #13]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d10e      	bne.n	8004426 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8004408:	4b44      	ldr	r3, [pc, #272]	@ (800451c <ST7735_SetCursor+0x174>)
 800440a:	7b1b      	ldrb	r3, [r3, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d106      	bne.n	800441e <ST7735_SetCursor+0x76>
				Xpos += 1;
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	3301      	adds	r3, #1
 8004414:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	331a      	adds	r3, #26
 800441a:	607b      	str	r3, [r7, #4]
 800441c:	e011      	b.n	8004442 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	3318      	adds	r3, #24
 8004422:	607b      	str	r3, [r7, #4]
 8004424:	e00d      	b.n	8004442 <ST7735_SetCursor+0x9a>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8004426:	4b3d      	ldr	r3, [pc, #244]	@ (800451c <ST7735_SetCursor+0x174>)
 8004428:	7b5b      	ldrb	r3, [r3, #13]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d109      	bne.n	8004442 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 800442e:	4b3b      	ldr	r3, [pc, #236]	@ (800451c <ST7735_SetCursor+0x174>)
 8004430:	7b1b      	ldrb	r3, [r3, #12]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	3301      	adds	r3, #1
 800443a:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3302      	adds	r3, #2
 8004440:	607b      	str	r3, [r7, #4]
			}
		}
	}

	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f103 0020 	add.w	r0, r3, #32
 8004448:	f107 0213 	add.w	r2, r7, #19
 800444c:	2300      	movs	r3, #0
 800444e:	212a      	movs	r1, #42	@ 0x2a
 8004450:	f000 fcc0 	bl	8004dd4 <st7735_write_reg>
 8004454:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	0a1b      	lsrs	r3, r3, #8
 800445a:	b2db      	uxtb	r3, r3
 800445c:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	3320      	adds	r3, #32
 8004462:	f107 0113 	add.w	r1, r7, #19
 8004466:	2201      	movs	r2, #1
 8004468:	4618      	mov	r0, r3
 800446a:	f000 fcc8 	bl	8004dfe <st7735_send_data>
 800446e:	4602      	mov	r2, r0
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	4413      	add	r3, r2
 8004474:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	3320      	adds	r3, #32
 8004480:	f107 0113 	add.w	r1, r7, #19
 8004484:	2201      	movs	r2, #1
 8004486:	4618      	mov	r0, r3
 8004488:	f000 fcb9 	bl	8004dfe <st7735_send_data>
 800448c:	4602      	mov	r2, r0
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	4413      	add	r3, r2
 8004492:	617b      	str	r3, [r7, #20]

	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f103 0020 	add.w	r0, r3, #32
 800449a:	f107 0213 	add.w	r2, r7, #19
 800449e:	2300      	movs	r3, #0
 80044a0:	212b      	movs	r1, #43	@ 0x2b
 80044a2:	f000 fc97 	bl	8004dd4 <st7735_write_reg>
 80044a6:	4602      	mov	r2, r0
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	4413      	add	r3, r2
 80044ac:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	0a1b      	lsrs	r3, r3, #8
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	3320      	adds	r3, #32
 80044ba:	f107 0113 	add.w	r1, r7, #19
 80044be:	2201      	movs	r2, #1
 80044c0:	4618      	mov	r0, r3
 80044c2:	f000 fc9c 	bl	8004dfe <st7735_send_data>
 80044c6:	4602      	mov	r2, r0
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	4413      	add	r3, r2
 80044cc:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3320      	adds	r3, #32
 80044d8:	f107 0113 	add.w	r1, r7, #19
 80044dc:	2201      	movs	r2, #1
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fc8d 	bl	8004dfe <st7735_send_data>
 80044e4:	4602      	mov	r2, r0
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	4413      	add	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f103 0020 	add.w	r0, r3, #32
 80044f2:	f107 0213 	add.w	r2, r7, #19
 80044f6:	2300      	movs	r3, #0
 80044f8:	212c      	movs	r1, #44	@ 0x2c
 80044fa:	f000 fc6b 	bl	8004dd4 <st7735_write_reg>
 80044fe:	4602      	mov	r2, r0
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	4413      	add	r3, r2
 8004504:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <ST7735_SetCursor+0x16a>
		ret = ST7735_ERROR;
 800450c:	f04f 33ff 	mov.w	r3, #4294967295
 8004510:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8004512:	697b      	ldr	r3, [r7, #20]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	20000850 	.word	0x20000850

08004520 <ST7735_DrawBitmap>:
 * @param  Ypos Bmp Y position in the LCD
 * @param  pBmp Bmp picture address.
 * @retval The component status
 */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pBmp) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b090      	sub	sp, #64	@ 0x40
 8004524:	af02      	add	r7, sp, #8
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
 800452c:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t index, size, width, height, y_pos;
	uint8_t pixel_val[2], tmp;
	uint8_t *pbmp;
	uint32_t counter = 0;
 8004532:	2300      	movs	r3, #0
 8004534:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get bitmap data address offset */
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	330a      	adds	r3, #10
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	461a      	mov	r2, r3
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	330b      	adds	r3, #11
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	021b      	lsls	r3, r3, #8
 8004546:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[12] << 16) + ((uint32_t) pBmp[13] << 24);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	041b      	lsls	r3, r3, #16
 8004550:	441a      	add	r2, r3
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	330d      	adds	r3, #13
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	061b      	lsls	r3, r3, #24
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 800455a:	4413      	add	r3, r2
 800455c:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Read bitmap width */
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	3312      	adds	r3, #18
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	461a      	mov	r2, r3
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	3313      	adds	r3, #19
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	021b      	lsls	r3, r3, #8
 800456e:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[20] << 16) + ((uint32_t) pBmp[21] << 24);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	3314      	adds	r3, #20
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	041b      	lsls	r3, r3, #16
 8004578:	441a      	add	r2, r3
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	3315      	adds	r3, #21
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	061b      	lsls	r3, r3, #24
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8004582:	4413      	add	r3, r2
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Read bitmap height */
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	3316      	adds	r3, #22
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	461a      	mov	r2, r3
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	3317      	adds	r3, #23
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	021b      	lsls	r3, r3, #8
 8004596:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[24] << 16) + ((uint32_t) pBmp[25] << 24);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	3318      	adds	r3, #24
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	041b      	lsls	r3, r3, #16
 80045a0:	441a      	add	r2, r3
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	3319      	adds	r3, #25
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	061b      	lsls	r3, r3, #24
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 80045aa:	4413      	add	r3, r2
 80045ac:	623b      	str	r3, [r7, #32]

	/* Read bitmap size */
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	3302      	adds	r3, #2
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	461a      	mov	r2, r3
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	3303      	adds	r3, #3
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	021b      	lsls	r3, r3, #8
 80045be:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[4] << 16) + ((uint32_t) pBmp[5] << 24);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	3304      	adds	r3, #4
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	041b      	lsls	r3, r3, #16
 80045c8:	441a      	add	r2, r3
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	3305      	adds	r3, #5
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	061b      	lsls	r3, r3, #24
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 80045d2:	4413      	add	r3, r2
 80045d4:	61fb      	str	r3, [r7, #28]
	size = size - index;
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	61fb      	str	r3, [r7, #28]

	pbmp = pBmp + index;
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e2:	4413      	add	r3, r2
 80045e4:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Remap Ypos, st7735 works with inverted X in case of bitmap */
	/* X = 0, cursor is on Top corner */
	y_pos = ST7735Ctx.Height - Ypos - height;
 80045e6:	4b51      	ldr	r3, [pc, #324]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	1ad2      	subs	r2, r2, r3
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	61bb      	str	r3, [r7, #24]

	if (ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK) {
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 fa6a 	bl	8004ad8 <ST7735_SetDisplayWindow>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <ST7735_DrawBitmap+0xf2>
		ret = ST7735_ERROR;
 800460a:	f04f 33ff 	mov.w	r3, #4294967295
 800460e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004610:	e087      	b.n	8004722 <ST7735_DrawBitmap+0x202>
	} else {
		/* Set GRAM write direction and BGR = 0 */
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004612:	4b46      	ldr	r3, [pc, #280]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 8004614:	7b1b      	ldrb	r3, [r3, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d109      	bne.n	800462e <ST7735_DrawBitmap+0x10e>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 800461a:	4b44      	ldr	r3, [pc, #272]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	4a44      	ldr	r2, [pc, #272]	@ (8004730 <ST7735_DrawBitmap+0x210>)
 8004620:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004624:	b2db      	uxtb	r3, r3
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004626:	f043 0308 	orr.w	r3, r3, #8
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e005      	b.n	800463a <ST7735_DrawBitmap+0x11a>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 800462e:	4b3f      	ldr	r3, [pc, #252]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	4a3f      	ldr	r2, [pc, #252]	@ (8004730 <ST7735_DrawBitmap+0x210>)
 8004634:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8004638:	b2db      	uxtb	r3, r3
 800463a:	74fb      	strb	r3, [r7, #19]

		if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK) {
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f103 0020 	add.w	r0, r3, #32
 8004642:	f107 0213 	add.w	r2, r7, #19
 8004646:	2301      	movs	r3, #1
 8004648:	2136      	movs	r1, #54	@ 0x36
 800464a:	f000 fbc3 	bl	8004dd4 <st7735_write_reg>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <ST7735_DrawBitmap+0x13c>
			ret = ST7735_ERROR;
 8004654:	f04f 33ff 	mov.w	r3, #4294967295
 8004658:	637b      	str	r3, [r7, #52]	@ 0x34
 800465a:	e062      	b.n	8004722 <ST7735_DrawBitmap+0x202>
		}/* Set Cursor */
		else if (ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK) {
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	68f8      	ldr	r0, [r7, #12]
 8004662:	f7ff fea1 	bl	80043a8 <ST7735_SetCursor>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <ST7735_DrawBitmap+0x154>
			ret = ST7735_ERROR;
 800466c:	f04f 33ff 	mov.w	r3, #4294967295
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
 8004672:	e056      	b.n	8004722 <ST7735_DrawBitmap+0x202>
		} else {
			do {
				pixel_val[0] = *(pbmp + 1);
 8004674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004676:	785b      	ldrb	r3, [r3, #1]
 8004678:	753b      	strb	r3, [r7, #20]
				pixel_val[1] = *(pbmp);
 800467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	757b      	strb	r3, [r7, #21]
				if (st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK) {
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	3320      	adds	r3, #32
 8004684:	f107 0114 	add.w	r1, r7, #20
 8004688:	2202      	movs	r2, #2
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fbb7 	bl	8004dfe <st7735_send_data>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <ST7735_DrawBitmap+0x17e>
					ret = ST7735_ERROR;
 8004696:	f04f 33ff 	mov.w	r3, #4294967295
 800469a:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800469c:	e009      	b.n	80046b2 <ST7735_DrawBitmap+0x192>
				}
				counter += 2U;
 800469e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a0:	3302      	adds	r3, #2
 80046a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				pbmp += 2;
 80046a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a6:	3302      	adds	r3, #2
 80046a8:	633b      	str	r3, [r7, #48]	@ 0x30
			} while (counter < size);
 80046aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d3e0      	bcc.n	8004674 <ST7735_DrawBitmap+0x154>

			tmp =
					ST7735Ctx.Panel == HannStar_Panel ?
 80046b2:	4b1e      	ldr	r3, [pc, #120]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 80046b4:	7b1b      	ldrb	r3, [r3, #12]
			tmp =
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10a      	bne.n	80046d0 <ST7735_DrawBitmap+0x1b0>
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 80046ba:	4b1c      	ldr	r3, [pc, #112]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	4a1c      	ldr	r2, [pc, #112]	@ (8004730 <ST7735_DrawBitmap+0x210>)
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	4413      	add	r3, r2
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	b2db      	uxtb	r3, r3
			tmp =
 80046c8:	f043 0308 	orr.w	r3, r3, #8
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	e006      	b.n	80046de <ST7735_DrawBitmap+0x1be>
									| LCD_BGR :
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 80046d0:	4b16      	ldr	r3, [pc, #88]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4a16      	ldr	r2, [pc, #88]	@ (8004730 <ST7735_DrawBitmap+0x210>)
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	4413      	add	r3, r2
 80046da:	685b      	ldr	r3, [r3, #4]
			tmp =
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	74fb      	strb	r3, [r7, #19]
									| LCD_RGB;
			if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp,
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f103 0020 	add.w	r0, r3, #32
 80046e6:	f107 0213 	add.w	r2, r7, #19
 80046ea:	2301      	movs	r3, #1
 80046ec:	2136      	movs	r1, #54	@ 0x36
 80046ee:	f000 fb71 	bl	8004dd4 <st7735_write_reg>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <ST7735_DrawBitmap+0x1e0>
					1) != ST7735_OK) {
				ret = ST7735_ERROR;
 80046f8:	f04f 33ff 	mov.w	r3, #4294967295
 80046fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80046fe:	e010      	b.n	8004722 <ST7735_DrawBitmap+0x202>
			} else {
				if (ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8004700:	4b0a      	ldr	r3, [pc, #40]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	4b09      	ldr	r3, [pc, #36]	@ (800472c <ST7735_DrawBitmap+0x20c>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	4613      	mov	r3, r2
 800470c:	2200      	movs	r2, #0
 800470e:	2100      	movs	r1, #0
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f9e1 	bl	8004ad8 <ST7735_SetDisplayWindow>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d002      	beq.n	8004722 <ST7735_DrawBitmap+0x202>
						ST7735Ctx.Height) != ST7735_OK) {
					ret = ST7735_ERROR;
 800471c:	f04f 33ff 	mov.w	r3, #4294967295
 8004720:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
	}

	return ret;
 8004722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004724:	4618      	mov	r0, r3
 8004726:	3738      	adds	r7, #56	@ 0x38
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	20000850 	.word	0x20000850
 8004730:	20000078 	.word	0x20000078

08004734 <ST7735_FillRGBRect>:
 * @param  Width  specifies the rectangle width.
 * @param  Height Specifies the rectangle height
 * @retval The component status
 */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pData, uint32_t Width, uint32_t Height) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
	static uint8_t pdata[640];
	uint8_t *rgb_data = pData;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	61bb      	str	r3, [r7, #24]
	uint32_t i, j;

	if (((Xpos + Width) > ST7735Ctx.Width)
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	441a      	add	r2, r3
 8004750:	4b2b      	ldr	r3, [pc, #172]	@ (8004800 <ST7735_FillRGBRect+0xcc>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	429a      	cmp	r2, r3
 8004756:	d806      	bhi.n	8004766 <ST7735_FillRGBRect+0x32>
			|| ((Ypos + Height) > ST7735Ctx.Height)) {
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475c:	441a      	add	r2, r3
 800475e:	4b28      	ldr	r3, [pc, #160]	@ (8004800 <ST7735_FillRGBRect+0xcc>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	429a      	cmp	r2, r3
 8004764:	d903      	bls.n	800476e <ST7735_FillRGBRect+0x3a>
		ret = ST7735_ERROR;
 8004766:	f04f 33ff 	mov.w	r3, #4294967295
 800476a:	61fb      	str	r3, [r7, #28]
 800476c:	e042      	b.n	80047f4 <ST7735_FillRGBRect+0xc0>
	}/* Set Cursor */
	else {
		for (j = 0; j < Height; j++) {
 800476e:	2300      	movs	r3, #0
 8004770:	613b      	str	r3, [r7, #16]
 8004772:	e03b      	b.n	80047ec <ST7735_FillRGBRect+0xb8>
			if (ST7735_SetCursor(pObj, Xpos, Ypos + j) != ST7735_OK) {
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	4413      	add	r3, r2
 800477a:	461a      	mov	r2, r3
 800477c:	68b9      	ldr	r1, [r7, #8]
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f7ff fe12 	bl	80043a8 <ST7735_SetCursor>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <ST7735_FillRGBRect+0x5e>
				ret = ST7735_ERROR;
 800478a:	f04f 33ff 	mov.w	r3, #4294967295
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	e029      	b.n	80047e6 <ST7735_FillRGBRect+0xb2>
			} else {
				for (i = 0; i < Width; i++) {
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]
 8004796:	e013      	b.n	80047c0 <ST7735_FillRGBRect+0x8c>
					pdata[2U * i] = (uint8_t) (*(rgb_data));
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	005b      	lsls	r3, r3, #1
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	7811      	ldrb	r1, [r2, #0]
 80047a0:	4a18      	ldr	r2, [pc, #96]	@ (8004804 <ST7735_FillRGBRect+0xd0>)
 80047a2:	54d1      	strb	r1, [r2, r3]
					pdata[(2U * i) + 1U] = (uint8_t) (*(rgb_data + 1));
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	3301      	adds	r3, #1
 80047ae:	7811      	ldrb	r1, [r2, #0]
 80047b0:	4a14      	ldr	r2, [pc, #80]	@ (8004804 <ST7735_FillRGBRect+0xd0>)
 80047b2:	54d1      	strb	r1, [r2, r3]
					rgb_data += 2;
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	3302      	adds	r3, #2
 80047b8:	61bb      	str	r3, [r7, #24]
				for (i = 0; i < Width; i++) {
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	3301      	adds	r3, #1
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d3e7      	bcc.n	8004798 <ST7735_FillRGBRect+0x64>
				}
				if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f103 0020 	add.w	r0, r3, #32
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	461a      	mov	r2, r3
 80047d4:	490b      	ldr	r1, [pc, #44]	@ (8004804 <ST7735_FillRGBRect+0xd0>)
 80047d6:	f000 fb12 	bl	8004dfe <st7735_send_data>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d002      	beq.n	80047e6 <ST7735_FillRGBRect+0xb2>
						2U * Width) != ST7735_OK) {
					ret = ST7735_ERROR;
 80047e0:	f04f 33ff 	mov.w	r3, #4294967295
 80047e4:	61fb      	str	r3, [r7, #28]
		for (j = 0; j < Height; j++) {
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	3301      	adds	r3, #1
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d3bf      	bcc.n	8004774 <ST7735_FillRGBRect+0x40>
				}
			}
		}
	}

	return ret;
 80047f4:	69fb      	ldr	r3, [r7, #28]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3720      	adds	r7, #32
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000850 	.word	0x20000850
 8004804:	20000860 	.word	0x20000860

08004808 <ST7735_DrawHLine>:
 * @param  Length specifies the Line length.
 * @param  Color  Specifies the RGB color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
	uint32_t i;
	static uint8_t pdata[640];

	if ((Xpos + Length) > ST7735Ctx.Width) {
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	441a      	add	r2, r3
 8004820:	4b1f      	ldr	r3, [pc, #124]	@ (80048a0 <ST7735_DrawHLine+0x98>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	429a      	cmp	r2, r3
 8004826:	d903      	bls.n	8004830 <ST7735_DrawHLine+0x28>
		ret = ST7735_ERROR;
 8004828:	f04f 33ff 	mov.w	r3, #4294967295
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	e032      	b.n	8004896 <ST7735_DrawHLine+0x8e>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	68b9      	ldr	r1, [r7, #8]
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff fdb7 	bl	80043a8 <ST7735_SetCursor>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <ST7735_DrawHLine+0x40>
		ret = ST7735_ERROR;
 8004840:	f04f 33ff 	mov.w	r3, #4294967295
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	e026      	b.n	8004896 <ST7735_DrawHLine+0x8e>
	} else {
		for (i = 0; i < Length; i++) {
 8004848:	2300      	movs	r3, #0
 800484a:	613b      	str	r3, [r7, #16]
 800484c:	e010      	b.n	8004870 <ST7735_DrawHLine+0x68>
			/* Exchange LSB and MSB to fit LCD specification */
			pdata[2U * i] = (uint8_t) (Color >> 8);
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	0a1a      	lsrs	r2, r3, #8
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	b2d1      	uxtb	r1, r2
 8004858:	4a12      	ldr	r2, [pc, #72]	@ (80048a4 <ST7735_DrawHLine+0x9c>)
 800485a:	54d1      	strb	r1, [r2, r3]
			pdata[(2U * i) + 1U] = (uint8_t) (Color);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	3301      	adds	r3, #1
 8004862:	6a3a      	ldr	r2, [r7, #32]
 8004864:	b2d1      	uxtb	r1, r2
 8004866:	4a0f      	ldr	r2, [pc, #60]	@ (80048a4 <ST7735_DrawHLine+0x9c>)
 8004868:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < Length; i++) {
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	3301      	adds	r3, #1
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d3ea      	bcc.n	800484e <ST7735_DrawHLine+0x46>

//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
		}
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f103 0020 	add.w	r0, r3, #32
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	461a      	mov	r2, r3
 8004884:	4907      	ldr	r1, [pc, #28]	@ (80048a4 <ST7735_DrawHLine+0x9c>)
 8004886:	f000 faba 	bl	8004dfe <st7735_send_data>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <ST7735_DrawHLine+0x8e>
				2U * Length) != ST7735_OK) {
			ret = ST7735_ERROR;
 8004890:	f04f 33ff 	mov.w	r3, #4294967295
 8004894:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8004896:	697b      	ldr	r3, [r7, #20]
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20000850 	.word	0x20000850
 80048a4:	20000ae0 	.word	0x20000ae0

080048a8 <ST7735_DrawVLine>:
 * @param  Ypos     specifies the Y position.
 * @param  Length   specifies the Line length.
 * @retval The component status
 */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	617b      	str	r3, [r7, #20]
	uint32_t counter;

	if ((Ypos + Length) > ST7735Ctx.Height) {
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	441a      	add	r2, r3
 80048c0:	4b12      	ldr	r3, [pc, #72]	@ (800490c <ST7735_DrawVLine+0x64>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d903      	bls.n	80048d0 <ST7735_DrawVLine+0x28>
		ret = ST7735_ERROR;
 80048c8:	f04f 33ff 	mov.w	r3, #4294967295
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	e018      	b.n	8004902 <ST7735_DrawVLine+0x5a>
	} else {
		for (counter = 0; counter < Length; counter++) {
 80048d0:	2300      	movs	r3, #0
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	e011      	b.n	80048fa <ST7735_DrawVLine+0x52>
			if (ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK) {
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	441a      	add	r2, r3
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	68b9      	ldr	r1, [r7, #8]
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f841 	bl	8004968 <ST7735_SetPixel>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <ST7735_DrawVLine+0x4c>
				ret = ST7735_ERROR;
 80048ec:	f04f 33ff 	mov.w	r3, #4294967295
 80048f0:	617b      	str	r3, [r7, #20]
				break;
 80048f2:	e006      	b.n	8004902 <ST7735_DrawVLine+0x5a>
		for (counter = 0; counter < Length; counter++) {
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	3301      	adds	r3, #1
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d3e9      	bcc.n	80048d6 <ST7735_DrawVLine+0x2e>
			}
		}
	}

	return ret;
 8004902:	697b      	ldr	r3, [r7, #20]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	20000850 	.word	0x20000850

08004910 <ST7735_FillRect>:
 * @param  Height Rectangle height
 * @param  Color Draw color
 * @retval Component status
 */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Width, uint32_t Height, uint32_t Color) {
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	@ 0x28
 8004914:	af02      	add	r7, sp, #8
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 800491e:	2300      	movs	r3, #0
 8004920:	61fb      	str	r3, [r7, #28]
	uint32_t i, y_pos = Ypos;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	617b      	str	r3, [r7, #20]

	for (i = 0; i < Height; i++) {
 8004926:	2300      	movs	r3, #0
 8004928:	61bb      	str	r3, [r7, #24]
 800492a:	e014      	b.n	8004956 <ST7735_FillRect+0x46>
		if (ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK) {
 800492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492e:	9300      	str	r3, [sp, #0]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f7ff ff66 	bl	8004808 <ST7735_DrawHLine>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <ST7735_FillRect+0x3a>
			ret = ST7735_ERROR;
 8004942:	f04f 33ff 	mov.w	r3, #4294967295
 8004946:	61fb      	str	r3, [r7, #28]
			break;
 8004948:	e009      	b.n	800495e <ST7735_FillRect+0x4e>
		}
		y_pos++;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	3301      	adds	r3, #1
 800494e:	617b      	str	r3, [r7, #20]
	for (i = 0; i < Height; i++) {
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	3301      	adds	r3, #1
 8004954:	61bb      	str	r3, [r7, #24]
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	429a      	cmp	r2, r3
 800495c:	d3e6      	bcc.n	800492c <ST7735_FillRect+0x1c>
	}

	return ret;
 800495e:	69fb      	ldr	r3, [r7, #28]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3720      	adds	r7, #32
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <ST7735_SetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Color) {
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	617b      	str	r3, [r7, #20]
	uint16_t color;

	/* Exchange LSB and MSB to fit LCD specification */
	color = (uint16_t) ((uint16_t) Color << 8);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	b29b      	uxth	r3, r3
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	b29b      	uxth	r3, r3
 8004982:	827b      	strh	r3, [r7, #18]
	color |= (uint16_t) ((uint16_t) (Color >> 8));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	0a1b      	lsrs	r3, r3, #8
 8004988:	b29a      	uxth	r2, r3
 800498a:	8a7b      	ldrh	r3, [r7, #18]
 800498c:	4313      	orrs	r3, r2
 800498e:	b29b      	uxth	r3, r3
 8004990:	827b      	strh	r3, [r7, #18]

	if ((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height)) {
 8004992:	4b16      	ldr	r3, [pc, #88]	@ (80049ec <ST7735_SetPixel+0x84>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	429a      	cmp	r2, r3
 800499a:	d204      	bcs.n	80049a6 <ST7735_SetPixel+0x3e>
 800499c:	4b13      	ldr	r3, [pc, #76]	@ (80049ec <ST7735_SetPixel+0x84>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d303      	bcc.n	80049ae <ST7735_SetPixel+0x46>
		ret = ST7735_ERROR;
 80049a6:	f04f 33ff 	mov.w	r3, #4294967295
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	e019      	b.n	80049e2 <ST7735_SetPixel+0x7a>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f7ff fcf8 	bl	80043a8 <ST7735_SetCursor>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <ST7735_SetPixel+0x5e>
		ret = ST7735_ERROR;
 80049be:	f04f 33ff 	mov.w	r3, #4294967295
 80049c2:	617b      	str	r3, [r7, #20]
 80049c4:	e00d      	b.n	80049e2 <ST7735_SetPixel+0x7a>
	} else {
		/* Write RAM data */
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &color, 2) != ST7735_OK) {
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	3320      	adds	r3, #32
 80049ca:	f107 0112 	add.w	r1, r7, #18
 80049ce:	2202      	movs	r2, #2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fa14 	bl	8004dfe <st7735_send_data>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <ST7735_SetPixel+0x7a>
			ret = ST7735_ERROR;
 80049dc:	f04f 33ff 	mov.w	r3, #4294967295
 80049e0:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 80049e2:	697b      	ldr	r3, [r7, #20]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	20000850 	.word	0x20000850

080049f0 <ST7735_GetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t *Color) {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t pixel_lsb, pixel_msb;
	uint8_t tmp;

	/* Set Cursor */
	ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	68b9      	ldr	r1, [r7, #8]
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f7ff fcd0 	bl	80043a8 <ST7735_SetCursor>
 8004a08:	6178      	str	r0, [r7, #20]

	/* Prepare to read LCD RAM */
	ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp); /* RAM read data command */
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	3320      	adds	r3, #32
 8004a0e:	f107 0211 	add.w	r2, r7, #17
 8004a12:	212e      	movs	r1, #46	@ 0x2e
 8004a14:	4618      	mov	r0, r3
 8004a16:	f000 f9ca 	bl	8004dae <st7735_read_reg>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	4413      	add	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]

	/* Dummy read */
	ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	3320      	adds	r3, #32
 8004a26:	f107 0111 	add.w	r1, r7, #17
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 f9f8 	bl	8004e22 <st7735_recv_data>
 8004a32:	4602      	mov	r2, r0
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	4413      	add	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]

	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	3320      	adds	r3, #32
 8004a3e:	f107 0113 	add.w	r1, r7, #19
 8004a42:	2201      	movs	r2, #1
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 f9ec 	bl	8004e22 <st7735_recv_data>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	4413      	add	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]
	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	3320      	adds	r3, #32
 8004a56:	f107 0112 	add.w	r1, r7, #18
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 f9e0 	bl	8004e22 <st7735_recv_data>
 8004a62:	4602      	mov	r2, r0
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	4413      	add	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]

	*Color = ((uint32_t) (pixel_lsb)) + ((uint32_t) (pixel_msb) << 8);
 8004a6a:	7cfb      	ldrb	r3, [r7, #19]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	7cbb      	ldrb	r3, [r7, #18]
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	441a      	add	r2, r3
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	601a      	str	r2, [r3, #0]

	if (ret != ST7735_OK) {
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <ST7735_GetPixel+0x94>
		ret = ST7735_ERROR;
 8004a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a82:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8004a84:	697b      	ldr	r3, [r7, #20]
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <ST7735_GetXSize>:
/**
 * @brief  Get the LCD pixel Width.
 * @param  pObj Component object
 * @retval The Lcd Pixel Width
 */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize) {
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*XSize = ST7735Ctx.Width;
 8004a9a:	4b05      	ldr	r3, [pc, #20]	@ (8004ab0 <ST7735_GetXSize+0x20>)
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	20000850 	.word	0x20000850

08004ab4 <ST7735_GetYSize>:
/**
 * @brief  Get the LCD pixel Height.
 * @param  pObj Component object
 * @retval The Lcd Pixel Height
 */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize) {
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*YSize = ST7735Ctx.Height;
 8004abe:	4b05      	ldr	r3, [pc, #20]	@ (8004ad4 <ST7735_GetYSize+0x20>)
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	20000850 	.word	0x20000850

08004ad8 <ST7735_SetDisplayWindow>:
 * @param  Height display window height.
 * @param  Width  display window width.
 * @retval Component status
 */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos,
		uint32_t Ypos, uint32_t Width, uint32_t Height) {
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8004ae6:	4b7d      	ldr	r3, [pc, #500]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d821      	bhi.n	8004b32 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8004aee:	4b7b      	ldr	r3, [pc, #492]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004af0:	7b5b      	ldrb	r3, [r3, #13]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d10e      	bne.n	8004b14 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8004af6:	4b79      	ldr	r3, [pc, #484]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004af8:	7b1b      	ldrb	r3, [r3, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	331a      	adds	r3, #26
 8004b02:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3301      	adds	r3, #1
 8004b08:	607b      	str	r3, [r7, #4]
 8004b0a:	e036      	b.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	3318      	adds	r3, #24
 8004b10:	60bb      	str	r3, [r7, #8]
 8004b12:	e032      	b.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8004b14:	4b71      	ldr	r3, [pc, #452]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b16:	7b5b      	ldrb	r3, [r3, #13]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d12e      	bne.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8004b1c:	4b6f      	ldr	r3, [pc, #444]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b1e:	7b1b      	ldrb	r3, [r3, #12]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d12a      	bne.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	3302      	adds	r3, #2
 8004b28:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	607b      	str	r3, [r7, #4]
 8004b30:	e023      	b.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8004b32:	4b6a      	ldr	r3, [pc, #424]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b34:	7b5b      	ldrb	r3, [r3, #13]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d111      	bne.n	8004b5e <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8004b3a:	4b68      	ldr	r3, [pc, #416]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b3c:	7b1b      	ldrb	r3, [r3, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	3301      	adds	r3, #1
 8004b46:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	331a      	adds	r3, #26
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	e014      	b.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	3301      	adds	r3, #1
 8004b54:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3318      	adds	r3, #24
 8004b5a:	607b      	str	r3, [r7, #4]
 8004b5c:	e00d      	b.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8004b5e:	4b5f      	ldr	r3, [pc, #380]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b60:	7b5b      	ldrb	r3, [r3, #13]
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d109      	bne.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8004b66:	4b5d      	ldr	r3, [pc, #372]	@ (8004cdc <ST7735_SetDisplayWindow+0x204>)
 8004b68:	7b1b      	ldrb	r3, [r3, #12]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d105      	bne.n	8004b7a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	3301      	adds	r3, #1
 8004b72:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3302      	adds	r3, #2
 8004b78:	607b      	str	r3, [r7, #4]
			}
		}
	}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f103 0020 	add.w	r0, r3, #32
 8004b80:	f107 0213 	add.w	r2, r7, #19
 8004b84:	2300      	movs	r3, #0
 8004b86:	212a      	movs	r1, #42	@ 0x2a
 8004b88:	f000 f924 	bl	8004dd4 <st7735_write_reg>
 8004b8c:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	0a1b      	lsrs	r3, r3, #8
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	3320      	adds	r3, #32
 8004b9a:	f107 0113 	add.w	r1, r7, #19
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f000 f92c 	bl	8004dfe <st7735_send_data>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	4413      	add	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3320      	adds	r3, #32
 8004bb8:	f107 0113 	add.w	r1, r7, #19
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 f91d 	bl	8004dfe <st7735_send_data>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	4413      	add	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) >> 8U);
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	0a1b      	lsrs	r3, r3, #8
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	3320      	adds	r3, #32
 8004bde:	f107 0113 	add.w	r1, r7, #19
 8004be2:	2201      	movs	r2, #1
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 f90a 	bl	8004dfe <st7735_send_data>
 8004bea:	4602      	mov	r2, r0
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	4413      	add	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) & 0xFFU);
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	4413      	add	r3, r2
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	3320      	adds	r3, #32
 8004c08:	f107 0113 	add.w	r1, r7, #19
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 f8f5 	bl	8004dfe <st7735_send_data>
 8004c14:	4602      	mov	r2, r0
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	4413      	add	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f103 0020 	add.w	r0, r3, #32
 8004c22:	f107 0213 	add.w	r2, r7, #19
 8004c26:	2300      	movs	r3, #0
 8004c28:	212b      	movs	r1, #43	@ 0x2b
 8004c2a:	f000 f8d3 	bl	8004dd4 <st7735_write_reg>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	4413      	add	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	0a1b      	lsrs	r3, r3, #8
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	3320      	adds	r3, #32
 8004c42:	f107 0113 	add.w	r1, r7, #19
 8004c46:	2201      	movs	r2, #1
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 f8d8 	bl	8004dfe <st7735_send_data>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	4413      	add	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	3320      	adds	r3, #32
 8004c60:	f107 0113 	add.w	r1, r7, #19
 8004c64:	2201      	movs	r2, #1
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 f8c9 	bl	8004dfe <st7735_send_data>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	4413      	add	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) >> 8U);
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	4413      	add	r3, r2
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	0a1b      	lsrs	r3, r3, #8
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3320      	adds	r3, #32
 8004c86:	f107 0113 	add.w	r1, r7, #19
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 f8b6 	bl	8004dfe <st7735_send_data>
 8004c92:	4602      	mov	r2, r0
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	4413      	add	r3, r2
 8004c98:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) & 0xFFU);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	b2da      	uxtb	r2, r3
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	4413      	add	r3, r2
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3320      	adds	r3, #32
 8004cb0:	f107 0113 	add.w	r1, r7, #19
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f8a1 	bl	8004dfe <st7735_send_data>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <ST7735_SetDisplayWindow+0x1f8>
		ret = ST7735_ERROR;
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8004cd0:	697b      	ldr	r3, [r7, #20]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000850 	.word	0x20000850

08004ce0 <ST7735_ReadRegWrap>:
 * @param  Handle  Component object handle
 * @param  Reg  The target register address to write
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData) {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	617b      	str	r3, [r7, #20]

	return pObj->IO.ReadReg(Reg, pData);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	7afa      	ldrb	r2, [r7, #11]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4610      	mov	r0, r2
 8004cfc:	4798      	blx	r3
 8004cfe:	4603      	mov	r3, r0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <ST7735_WriteRegWrap>:
 * @param  pData  The target register value to be written
 * @param  Length  buffer size to be written
 * @retval Component error status
 */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData,
		uint32_t Length) {
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	607a      	str	r2, [r7, #4]
 8004d12:	603b      	str	r3, [r7, #0]
 8004d14:	460b      	mov	r3, r1
 8004d16:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	617b      	str	r3, [r7, #20]

	return pObj->IO.WriteReg(Reg, pData, Length);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	7af8      	ldrb	r0, [r7, #11]
 8004d22:	683a      	ldr	r2, [r7, #0]
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	4798      	blx	r3
 8004d28:	4603      	mov	r3, r0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <ST7735_SendDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	617b      	str	r3, [r7, #20]

	return pObj->IO.SendData(pData, Length);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	6879      	ldr	r1, [r7, #4]
 8004d48:	68b8      	ldr	r0, [r7, #8]
 8004d4a:	4798      	blx	r3
 8004d4c:	4603      	mov	r3, r0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <ST7735_RecvDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b086      	sub	sp, #24
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	60f8      	str	r0, [r7, #12]
 8004d5e:	60b9      	str	r1, [r7, #8]
 8004d60:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	617b      	str	r3, [r7, #20]

	return pObj->IO.RecvData(pData, Length);
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	68b8      	ldr	r0, [r7, #8]
 8004d6e:	4798      	blx	r3
 8004d70:	4603      	mov	r3, r0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <ST7735_IO_Delay>:
/**
 * @brief  ST7735 delay
 * @param  Delay  Delay in ms
 * @retval Component error status
 */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay) {
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	tickstart = pObj->IO.GetTick();
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	69db      	ldr	r3, [r3, #28]
 8004d88:	4798      	blx	r3
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	60fb      	str	r3, [r7, #12]
	while ((pObj->IO.GetTick() - tickstart) < Delay) {
 8004d8e:	bf00      	nop
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	69db      	ldr	r3, [r3, #28]
 8004d94:	4798      	blx	r3
 8004d96:	4603      	mov	r3, r0
 8004d98:	461a      	mov	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d8f5      	bhi.n	8004d90 <ST7735_IO_Delay+0x16>
	}
	return ST7735_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b084      	sub	sp, #16
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	460b      	mov	r3, r1
 8004db8:	607a      	str	r2, [r7, #4]
 8004dba:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	6910      	ldr	r0, [r2, #16]
 8004dc4:	7af9      	ldrb	r1, [r7, #11]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	4798      	blx	r3
 8004dca:	4603      	mov	r3, r0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3710      	adds	r7, #16
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8004dd4:	b590      	push	{r4, r7, lr}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	607a      	str	r2, [r7, #4]
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	460b      	mov	r3, r1
 8004de2:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681c      	ldr	r4, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6918      	ldr	r0, [r3, #16]
 8004dec:	7af9      	ldrb	r1, [r7, #11]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	47a0      	blx	r4
 8004df4:	4603      	mov	r3, r0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd90      	pop	{r4, r7, pc}

08004dfe <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b084      	sub	sp, #16
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	60f8      	str	r0, [r7, #12]
 8004e06:	60b9      	str	r1, [r7, #8]
 8004e08:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	6910      	ldr	r0, [r2, #16]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	68b9      	ldr	r1, [r7, #8]
 8004e16:	4798      	blx	r3
 8004e18:	4603      	mov	r3, r0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	6910      	ldr	r0, [r2, #16]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	68b9      	ldr	r1, [r7, #8]
 8004e3a:	4798      	blx	r3
 8004e3c:	4603      	mov	r3, r0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e4c:	2003      	movs	r0, #3
 8004e4e:	f001 f8ea 	bl	8006026 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004e52:	f002 f941 	bl	80070d8 <HAL_RCC_GetSysClockFreq>
 8004e56:	4602      	mov	r2, r0
 8004e58:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <HAL_Init+0x44>)
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f003 030f 	and.w	r3, r3, #15
 8004e60:	490b      	ldr	r1, [pc, #44]	@ (8004e90 <HAL_Init+0x48>)
 8004e62:	5ccb      	ldrb	r3, [r1, r3]
 8004e64:	fa22 f303 	lsr.w	r3, r2, r3
 8004e68:	4a0a      	ldr	r2, [pc, #40]	@ (8004e94 <HAL_Init+0x4c>)
 8004e6a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004e6c:	2004      	movs	r0, #4
 8004e6e:	f001 f92f 	bl	80060d0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e72:	200f      	movs	r0, #15
 8004e74:	f000 f810 	bl	8004e98 <HAL_InitTick>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e002      	b.n	8004e88 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004e82:	f7fc fce9 	bl	8001858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	44020c00 	.word	0x44020c00
 8004e90:	0800e83c 	.word	0x0800e83c
 8004e94:	20000000 	.word	0x20000000

08004e98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004ea4:	4b33      	ldr	r3, [pc, #204]	@ (8004f74 <HAL_InitTick+0xdc>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e05c      	b.n	8004f6a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004eb0:	4b31      	ldr	r3, [pc, #196]	@ (8004f78 <HAL_InitTick+0xe0>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d10c      	bne.n	8004ed6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8004f7c <HAL_InitTick+0xe4>)
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8004f74 <HAL_InitTick+0xdc>)
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	e037      	b.n	8004f46 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8004ed6:	f001 f953 	bl	8006180 <HAL_SYSTICK_GetCLKSourceConfig>
 8004eda:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d023      	beq.n	8004f2a <HAL_InitTick+0x92>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d82d      	bhi.n	8004f44 <HAL_InitTick+0xac>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_InitTick+0x5e>
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d00d      	beq.n	8004f10 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004ef4:	e026      	b.n	8004f44 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8004ef6:	4b21      	ldr	r3, [pc, #132]	@ (8004f7c <HAL_InitTick+0xe4>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	4b1e      	ldr	r3, [pc, #120]	@ (8004f74 <HAL_InitTick+0xdc>)
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	4619      	mov	r1, r3
 8004f00:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004f04:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0c:	60fb      	str	r3, [r7, #12]
        break;
 8004f0e:	e01a      	b.n	8004f46 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004f10:	4b18      	ldr	r3, [pc, #96]	@ (8004f74 <HAL_InitTick+0xdc>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f1e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8004f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f26:	60fb      	str	r3, [r7, #12]
        break;
 8004f28:	e00d      	b.n	8004f46 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004f2a:	4b12      	ldr	r3, [pc, #72]	@ (8004f74 <HAL_InitTick+0xdc>)
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f34:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f38:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f40:	60fb      	str	r3, [r7, #12]
        break;
 8004f42:	e000      	b.n	8004f46 <HAL_InitTick+0xae>
        break;
 8004f44:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f001 f8a0 	bl	800608c <HAL_SYSTICK_Config>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e009      	b.n	8004f6a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f56:	2200      	movs	r2, #0
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5e:	f001 f86d 	bl	800603c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004f62:	4a07      	ldr	r2, [pc, #28]	@ (8004f80 <HAL_InitTick+0xe8>)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	2000009c 	.word	0x2000009c
 8004f78:	e000e010 	.word	0xe000e010
 8004f7c:	20000000 	.word	0x20000000
 8004f80:	20000098 	.word	0x20000098

08004f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004f88:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <HAL_IncTick+0x20>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	4b06      	ldr	r3, [pc, #24]	@ (8004fa8 <HAL_IncTick+0x24>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4413      	add	r3, r2
 8004f94:	4a04      	ldr	r2, [pc, #16]	@ (8004fa8 <HAL_IncTick+0x24>)
 8004f96:	6013      	str	r3, [r2, #0]
}
 8004f98:	bf00      	nop
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	2000009c 	.word	0x2000009c
 8004fa8:	20000d60 	.word	0x20000d60

08004fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  return uwTick;
 8004fb0:	4b03      	ldr	r3, [pc, #12]	@ (8004fc0 <HAL_GetTick+0x14>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20000d60 	.word	0x20000d60

08004fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fcc:	f7ff ffee 	bl	8004fac <HAL_GetTick>
 8004fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d005      	beq.n	8004fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fde:	4b0a      	ldr	r3, [pc, #40]	@ (8005008 <HAL_Delay+0x44>)
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fea:	bf00      	nop
 8004fec:	f7ff ffde 	bl	8004fac <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d8f7      	bhi.n	8004fec <HAL_Delay+0x28>
  {
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	2000009c 	.word	0x2000009c

0800500c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	431a      	orrs	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	609a      	str	r2, [r3, #8]
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	431a      	orrs	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	609a      	str	r2, [r3, #8]
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005068:	4618      	mov	r0, r3
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005082:	f043 0201 	orr.w	r2, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80050a0:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <LL_ADC_EnableChannel0_GPIO+0x24>)
 80050a2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80050a6:	4a05      	ldr	r2, [pc, #20]	@ (80050bc <LL_ADC_EnableChannel0_GPIO+0x24>)
 80050a8:	f043 0301 	orr.w	r3, r3, #1
 80050ac:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	42028000 	.word	0x42028000

080050c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	3360      	adds	r3, #96	@ 0x60
 80050d2:	461a      	mov	r2, r3
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4413      	add	r3, r2
 80050da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	4b08      	ldr	r3, [pc, #32]	@ (8005104 <LL_ADC_SetOffset+0x44>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	430a      	orrs	r2, r1
 80050ee:	4313      	orrs	r3, r2
 80050f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	03fff000 	.word	0x03fff000

08005108 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	3360      	adds	r3, #96	@ 0x60
 8005116:	461a      	mov	r2, r3
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	4413      	add	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005128:	4618      	mov	r0, r3
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	3360      	adds	r3, #96	@ 0x60
 8005144:	461a      	mov	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4413      	add	r3, r2
 800514c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	431a      	orrs	r2, r3
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800515e:	bf00      	nop
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800516a:	b480      	push	{r7}
 800516c:	b087      	sub	sp, #28
 800516e:	af00      	add	r7, sp, #0
 8005170:	60f8      	str	r0, [r7, #12]
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3360      	adds	r3, #96	@ 0x60
 800517a:	461a      	mov	r2, r3
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4413      	add	r3, r2
 8005182:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	431a      	orrs	r2, r3
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005194:	bf00      	nop
 8005196:	371c      	adds	r7, #28
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	3360      	adds	r3, #96	@ 0x60
 80051b0:	461a      	mov	r2, r3
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	431a      	orrs	r2, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80051ca:	bf00      	nop
 80051cc:	371c      	adds	r7, #28
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	615a      	str	r2, [r3, #20]
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	3330      	adds	r3, #48	@ 0x30
 800520c:	461a      	mov	r2, r3
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	0a1b      	lsrs	r3, r3, #8
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	f003 030c 	and.w	r3, r3, #12
 8005218:	4413      	add	r3, r2
 800521a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	211f      	movs	r1, #31
 8005228:	fa01 f303 	lsl.w	r3, r1, r3
 800522c:	43db      	mvns	r3, r3
 800522e:	401a      	ands	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	0e9b      	lsrs	r3, r3, #26
 8005234:	f003 011f 	and.w	r1, r3, #31
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	fa01 f303 	lsl.w	r3, r1, r3
 8005242:	431a      	orrs	r2, r3
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005248:	bf00      	nop
 800524a:	371c      	adds	r7, #28
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005254:	b480      	push	{r7}
 8005256:	b087      	sub	sp, #28
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	3314      	adds	r3, #20
 8005264:	461a      	mov	r2, r3
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	0e5b      	lsrs	r3, r3, #25
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	4413      	add	r3, r2
 8005272:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	0d1b      	lsrs	r3, r3, #20
 800527c:	f003 031f 	and.w	r3, r3, #31
 8005280:	2107      	movs	r1, #7
 8005282:	fa01 f303 	lsl.w	r3, r1, r3
 8005286:	43db      	mvns	r3, r3
 8005288:	401a      	ands	r2, r3
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	0d1b      	lsrs	r3, r3, #20
 800528e:	f003 031f 	and.w	r3, r3, #31
 8005292:	6879      	ldr	r1, [r7, #4]
 8005294:	fa01 f303 	lsl.w	r3, r1, r3
 8005298:	431a      	orrs	r2, r3
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800529e:	bf00      	nop
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
	...

080052ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052c4:	43db      	mvns	r3, r3
 80052c6:	401a      	ands	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f003 0318 	and.w	r3, r3, #24
 80052ce:	4908      	ldr	r1, [pc, #32]	@ (80052f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80052d0:	40d9      	lsrs	r1, r3
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	400b      	ands	r3, r1
 80052d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052da:	431a      	orrs	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	000fffff 	.word	0x000fffff

080052f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005304:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	6093      	str	r3, [r2, #8]
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800532c:	d101      	bne.n	8005332 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800532e:	2301      	movs	r3, #1
 8005330:	e000      	b.n	8005334 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005350:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005354:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005378:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800537c:	d101      	bne.n	8005382 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800537e:	2301      	movs	r3, #1
 8005380:	e000      	b.n	8005384 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 0301 	and.w	r3, r3, #1
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d101      	bne.n	80053a8 <LL_ADC_IsEnabled+0x18>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <LL_ADC_IsEnabled+0x1a>
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d101      	bne.n	80053ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e000      	b.n	80053d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f003 0308 	and.w	r3, r3, #8
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d101      	bne.n	80053f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80053f0:	2301      	movs	r3, #1
 80053f2:	e000      	b.n	80053f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005404:	b590      	push	{r4, r7, lr}
 8005406:	b089      	sub	sp, #36	@ 0x24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005410:	2300      	movs	r3, #0
 8005412:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e136      	b.n	800568c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7fb fce9 	bl	8000e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff ff67 	bl	8005318 <LL_ADC_IsDeepPowerDownEnabled>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d004      	beq.n	800545a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4618      	mov	r0, r3
 8005456:	f7ff ff4d 	bl	80052f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff ff82 	bl	8005368 <LL_ADC_IsInternalRegulatorEnabled>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d115      	bne.n	8005496 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f7ff ff66 	bl	8005340 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005474:	4b87      	ldr	r3, [pc, #540]	@ (8005694 <HAL_ADC_Init+0x290>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	099b      	lsrs	r3, r3, #6
 800547a:	4a87      	ldr	r2, [pc, #540]	@ (8005698 <HAL_ADC_Init+0x294>)
 800547c:	fba2 2303 	umull	r2, r3, r2, r3
 8005480:	099b      	lsrs	r3, r3, #6
 8005482:	3301      	adds	r3, #1
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005488:	e002      	b.n	8005490 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b01      	subs	r3, #1
 800548e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1f9      	bne.n	800548a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff ff64 	bl	8005368 <LL_ADC_IsInternalRegulatorEnabled>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10d      	bne.n	80054c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054aa:	f043 0210 	orr.w	r2, r3, #16
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b6:	f043 0201 	orr.w	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff ff75 	bl	80053b6 <LL_ADC_REG_IsConversionOngoing>
 80054cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d2:	f003 0310 	and.w	r3, r3, #16
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f040 80cf 	bne.w	800567a <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f040 80cb 	bne.w	800567a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80054ec:	f043 0202 	orr.w	r2, r3, #2
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7ff ff49 	bl	8005390 <LL_ADC_IsEnabled>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d110      	bne.n	8005526 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005504:	4865      	ldr	r0, [pc, #404]	@ (800569c <HAL_ADC_Init+0x298>)
 8005506:	f7ff ff43 	bl	8005390 <LL_ADC_IsEnabled>
 800550a:	4604      	mov	r4, r0
 800550c:	4864      	ldr	r0, [pc, #400]	@ (80056a0 <HAL_ADC_Init+0x29c>)
 800550e:	f7ff ff3f 	bl	8005390 <LL_ADC_IsEnabled>
 8005512:	4603      	mov	r3, r0
 8005514:	4323      	orrs	r3, r4
 8005516:	2b00      	cmp	r3, #0
 8005518:	d105      	bne.n	8005526 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	4619      	mov	r1, r3
 8005520:	4860      	ldr	r0, [pc, #384]	@ (80056a4 <HAL_ADC_Init+0x2a0>)
 8005522:	f7ff fd73 	bl	800500c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	7e5b      	ldrb	r3, [r3, #25]
 800552a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005530:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005536:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800553c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005544:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005546:	4313      	orrs	r3, r2
 8005548:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d106      	bne.n	8005562 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005558:	3b01      	subs	r3, #1
 800555a:	045b      	lsls	r3, r3, #17
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	4313      	orrs	r3, r2
 8005560:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005566:	2b00      	cmp	r3, #0
 8005568:	d009      	beq.n	800557e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800556e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005576:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	4313      	orrs	r3, r2
 800557c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68da      	ldr	r2, [r3, #12]
 8005584:	4b48      	ldr	r3, [pc, #288]	@ (80056a8 <HAL_ADC_Init+0x2a4>)
 8005586:	4013      	ands	r3, r2
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6812      	ldr	r2, [r2, #0]
 800558c:	69b9      	ldr	r1, [r7, #24]
 800558e:	430b      	orrs	r3, r1
 8005590:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff ff15 	bl	80053dc <LL_ADC_INJ_IsConversionOngoing>
 80055b2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d13d      	bne.n	8005636 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d13a      	bne.n	8005636 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	7e1b      	ldrb	r3, [r3, #24]
 80055c4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80055cc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 80055ce:	4313      	orrs	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055dc:	f023 0302 	bic.w	r3, r3, #2
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	69b9      	ldr	r1, [r7, #24]
 80055e6:	430b      	orrs	r3, r1
 80055e8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d118      	bne.n	8005626 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80055fe:	f023 0304 	bic.w	r3, r3, #4
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800560a:	4311      	orrs	r1, r2
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005610:	4311      	orrs	r1, r2
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005616:	430a      	orrs	r2, r1
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0201 	orr.w	r2, r2, #1
 8005622:	611a      	str	r2, [r3, #16]
 8005624:	e007      	b.n	8005636 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691a      	ldr	r2, [r3, #16]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0201 	bic.w	r2, r2, #1
 8005634:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d10c      	bne.n	8005658 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005644:	f023 010f 	bic.w	r1, r3, #15
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	1e5a      	subs	r2, r3, #1
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	631a      	str	r2, [r3, #48]	@ 0x30
 8005656:	e007      	b.n	8005668 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 020f 	bic.w	r2, r2, #15
 8005666:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800566c:	f023 0303 	bic.w	r3, r3, #3
 8005670:	f043 0201 	orr.w	r2, r3, #1
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	659a      	str	r2, [r3, #88]	@ 0x58
 8005678:	e007      	b.n	800568a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567e:	f043 0210 	orr.w	r2, r3, #16
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800568a:	7ffb      	ldrb	r3, [r7, #31]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3724      	adds	r7, #36	@ 0x24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd90      	pop	{r4, r7, pc}
 8005694:	20000000 	.word	0x20000000
 8005698:	053e2d63 	.word	0x053e2d63
 800569c:	42028000 	.word	0x42028000
 80056a0:	42028100 	.word	0x42028100
 80056a4:	42028300 	.word	0x42028300
 80056a8:	fff04007 	.word	0xfff04007

080056ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b0b6      	sub	sp, #216	@ 0xd8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80056bc:	2300      	movs	r3, #0
 80056be:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_ADC_ConfigChannel+0x22>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e3e6      	b.n	8005e9c <HAL_ADC_ConfigChannel+0x7f0>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4618      	mov	r0, r3
 80056dc:	f7ff fe6b 	bl	80053b6 <LL_ADC_REG_IsConversionOngoing>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f040 83cb 	bne.w	8005e7e <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d009      	beq.n	8005704 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4ab0      	ldr	r2, [pc, #704]	@ (80059b8 <HAL_ADC_ConfigChannel+0x30c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d109      	bne.n	800570e <HAL_ADC_ConfigChannel+0x62>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	4aaf      	ldr	r2, [pc, #700]	@ (80059bc <HAL_ADC_ConfigChannel+0x310>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d104      	bne.n	800570e <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff fcc5 	bl	8005098 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	f7ff fd6e 	bl	80051fc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff fe46 	bl	80053b6 <LL_ADC_REG_IsConversionOngoing>
 800572a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fe52 	bl	80053dc <LL_ADC_INJ_IsConversionOngoing>
 8005738:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800573c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005740:	2b00      	cmp	r3, #0
 8005742:	f040 81dd 	bne.w	8005b00 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005746:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800574a:	2b00      	cmp	r3, #0
 800574c:	f040 81d8 	bne.w	8005b00 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005758:	d10f      	bne.n	800577a <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2200      	movs	r2, #0
 8005764:	4619      	mov	r1, r3
 8005766:	f7ff fd75 	bl	8005254 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005772:	4618      	mov	r0, r3
 8005774:	f7ff fd2f 	bl	80051d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005778:	e00e      	b.n	8005798 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6818      	ldr	r0, [r3, #0]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	461a      	mov	r2, r3
 8005788:	f7ff fd64 	bl	8005254 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2100      	movs	r1, #0
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fd1f 	bl	80051d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	695a      	ldr	r2, [r3, #20]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	08db      	lsrs	r3, r3, #3
 80057a4:	f003 0303 	and.w	r3, r3, #3
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d022      	beq.n	8005800 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6818      	ldr	r0, [r3, #0]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	6919      	ldr	r1, [r3, #16]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057ca:	f7ff fc79 	bl	80050c0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	6919      	ldr	r1, [r3, #16]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	461a      	mov	r2, r3
 80057dc:	f7ff fcc5 	bl	800516a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6818      	ldr	r0, [r3, #0]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d102      	bne.n	80057f6 <HAL_ADC_ConfigChannel+0x14a>
 80057f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057f4:	e000      	b.n	80057f8 <HAL_ADC_ConfigChannel+0x14c>
 80057f6:	2300      	movs	r3, #0
 80057f8:	461a      	mov	r2, r3
 80057fa:	f7ff fcd1 	bl	80051a0 <LL_ADC_SetOffsetSaturation>
 80057fe:	e17f      	b.n	8005b00 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2100      	movs	r1, #0
 8005806:	4618      	mov	r0, r3
 8005808:	f7ff fc7e 	bl	8005108 <LL_ADC_GetOffsetChannel>
 800580c:	4603      	mov	r3, r0
 800580e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10a      	bne.n	800582c <HAL_ADC_ConfigChannel+0x180>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2100      	movs	r1, #0
 800581c:	4618      	mov	r0, r3
 800581e:	f7ff fc73 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005822:	4603      	mov	r3, r0
 8005824:	0e9b      	lsrs	r3, r3, #26
 8005826:	f003 021f 	and.w	r2, r3, #31
 800582a:	e01e      	b.n	800586a <HAL_ADC_ConfigChannel+0x1be>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2100      	movs	r1, #0
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff fc68 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005838:	4603      	mov	r3, r0
 800583a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005842:	fa93 f3a3 	rbit	r3, r3
 8005846:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800584a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800584e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8005852:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 800585a:	2320      	movs	r3, #32
 800585c:	e004      	b.n	8005868 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800585e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005862:	fab3 f383 	clz	r3, r3
 8005866:	b2db      	uxtb	r3, r3
 8005868:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005872:	2b00      	cmp	r3, #0
 8005874:	d105      	bne.n	8005882 <HAL_ADC_ConfigChannel+0x1d6>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	0e9b      	lsrs	r3, r3, #26
 800587c:	f003 031f 	and.w	r3, r3, #31
 8005880:	e018      	b.n	80058b4 <HAL_ADC_ConfigChannel+0x208>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800588e:	fa93 f3a3 	rbit	r3, r3
 8005892:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800589a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800589e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80058a6:	2320      	movs	r3, #32
 80058a8:	e004      	b.n	80058b4 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 80058aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058ae:	fab3 f383 	clz	r3, r3
 80058b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d106      	bne.n	80058c6 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2200      	movs	r2, #0
 80058be:	2100      	movs	r1, #0
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff fc37 	bl	8005134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2101      	movs	r1, #1
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff fc1b 	bl	8005108 <LL_ADC_GetOffsetChannel>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10a      	bne.n	80058f2 <HAL_ADC_ConfigChannel+0x246>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2101      	movs	r1, #1
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7ff fc10 	bl	8005108 <LL_ADC_GetOffsetChannel>
 80058e8:	4603      	mov	r3, r0
 80058ea:	0e9b      	lsrs	r3, r3, #26
 80058ec:	f003 021f 	and.w	r2, r3, #31
 80058f0:	e01e      	b.n	8005930 <HAL_ADC_ConfigChannel+0x284>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2101      	movs	r1, #1
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fc05 	bl	8005108 <LL_ADC_GetOffsetChannel>
 80058fe:	4603      	mov	r3, r0
 8005900:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005904:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005908:	fa93 f3a3 	rbit	r3, r3
 800590c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005910:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005914:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005918:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800591c:	2b00      	cmp	r3, #0
 800591e:	d101      	bne.n	8005924 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8005920:	2320      	movs	r3, #32
 8005922:	e004      	b.n	800592e <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8005924:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005928:	fab3 f383 	clz	r3, r3
 800592c:	b2db      	uxtb	r3, r3
 800592e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005938:	2b00      	cmp	r3, #0
 800593a:	d105      	bne.n	8005948 <HAL_ADC_ConfigChannel+0x29c>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	0e9b      	lsrs	r3, r3, #26
 8005942:	f003 031f 	and.w	r3, r3, #31
 8005946:	e018      	b.n	800597a <HAL_ADC_ConfigChannel+0x2ce>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005950:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005954:	fa93 f3a3 	rbit	r3, r3
 8005958:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800595c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005960:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005964:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 800596c:	2320      	movs	r3, #32
 800596e:	e004      	b.n	800597a <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8005970:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005974:	fab3 f383 	clz	r3, r3
 8005978:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800597a:	429a      	cmp	r2, r3
 800597c:	d106      	bne.n	800598c <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2200      	movs	r2, #0
 8005984:	2101      	movs	r1, #1
 8005986:	4618      	mov	r0, r3
 8005988:	f7ff fbd4 	bl	8005134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2102      	movs	r1, #2
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fbb8 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005998:	4603      	mov	r3, r0
 800599a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10e      	bne.n	80059c0 <HAL_ADC_ConfigChannel+0x314>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2102      	movs	r1, #2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7ff fbad 	bl	8005108 <LL_ADC_GetOffsetChannel>
 80059ae:	4603      	mov	r3, r0
 80059b0:	0e9b      	lsrs	r3, r3, #26
 80059b2:	f003 021f 	and.w	r2, r3, #31
 80059b6:	e022      	b.n	80059fe <HAL_ADC_ConfigChannel+0x352>
 80059b8:	04300002 	.word	0x04300002
 80059bc:	407f0000 	.word	0x407f0000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2102      	movs	r1, #2
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff fb9e 	bl	8005108 <LL_ADC_GetOffsetChannel>
 80059cc:	4603      	mov	r3, r0
 80059ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059d6:	fa93 f3a3 	rbit	r3, r3
 80059da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80059de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80059e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 80059ee:	2320      	movs	r3, #32
 80059f0:	e004      	b.n	80059fc <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80059f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059f6:	fab3 f383 	clz	r3, r3
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d105      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x36a>
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	0e9b      	lsrs	r3, r3, #26
 8005a10:	f003 031f 	and.w	r3, r3, #31
 8005a14:	e016      	b.n	8005a44 <HAL_ADC_ConfigChannel+0x398>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a22:	fa93 f3a3 	rbit	r3, r3
 8005a26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005a28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005a2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8005a36:	2320      	movs	r3, #32
 8005a38:	e004      	b.n	8005a44 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8005a3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a3e:	fab3 f383 	clz	r3, r3
 8005a42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d106      	bne.n	8005a56 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	2102      	movs	r1, #2
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff fb6f 	bl	8005134 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2103      	movs	r1, #3
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f7ff fb53 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005a62:	4603      	mov	r3, r0
 8005a64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10a      	bne.n	8005a82 <HAL_ADC_ConfigChannel+0x3d6>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2103      	movs	r1, #3
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7ff fb48 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	0e9b      	lsrs	r3, r3, #26
 8005a7c:	f003 021f 	and.w	r2, r3, #31
 8005a80:	e017      	b.n	8005ab2 <HAL_ADC_ConfigChannel+0x406>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2103      	movs	r1, #3
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff fb3d 	bl	8005108 <LL_ADC_GetOffsetChannel>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a94:	fa93 f3a3 	rbit	r3, r3
 8005a98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a9c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005a9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d101      	bne.n	8005aa8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005aa4:	2320      	movs	r3, #32
 8005aa6:	e003      	b.n	8005ab0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005aa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005aaa:	fab3 f383 	clz	r3, r3
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d105      	bne.n	8005aca <HAL_ADC_ConfigChannel+0x41e>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	0e9b      	lsrs	r3, r3, #26
 8005ac4:	f003 031f 	and.w	r3, r3, #31
 8005ac8:	e011      	b.n	8005aee <HAL_ADC_ConfigChannel+0x442>
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ad2:	fa93 f3a3 	rbit	r3, r3
 8005ad6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005ad8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ada:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8005ae2:	2320      	movs	r3, #32
 8005ae4:	e003      	b.n	8005aee <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8005ae6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ae8:	fab3 f383 	clz	r3, r3
 8005aec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d106      	bne.n	8005b00 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2200      	movs	r2, #0
 8005af8:	2103      	movs	r1, #3
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7ff fb1a 	bl	8005134 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fc43 	bl	8005390 <LL_ADC_IsEnabled>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f040 813f 	bne.w	8005d90 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6818      	ldr	r0, [r3, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	6819      	ldr	r1, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	f7ff fbc4 	bl	80052ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	4a8e      	ldr	r2, [pc, #568]	@ (8005d64 <HAL_ADC_ConfigChannel+0x6b8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	f040 8130 	bne.w	8005d90 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10b      	bne.n	8005b58 <HAL_ADC_ConfigChannel+0x4ac>
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	0e9b      	lsrs	r3, r3, #26
 8005b46:	3301      	adds	r3, #1
 8005b48:	f003 031f 	and.w	r3, r3, #31
 8005b4c:	2b09      	cmp	r3, #9
 8005b4e:	bf94      	ite	ls
 8005b50:	2301      	movls	r3, #1
 8005b52:	2300      	movhi	r3, #0
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	e019      	b.n	8005b8c <HAL_ADC_ConfigChannel+0x4e0>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b60:	fa93 f3a3 	rbit	r3, r3
 8005b64:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005b66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005b6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8005b70:	2320      	movs	r3, #32
 8005b72:	e003      	b.n	8005b7c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8005b74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b76:	fab3 f383 	clz	r3, r3
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	f003 031f 	and.w	r3, r3, #31
 8005b82:	2b09      	cmp	r3, #9
 8005b84:	bf94      	ite	ls
 8005b86:	2301      	movls	r3, #1
 8005b88:	2300      	movhi	r3, #0
 8005b8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d079      	beq.n	8005c84 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d107      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x500>
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	0e9b      	lsrs	r3, r3, #26
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	069b      	lsls	r3, r3, #26
 8005ba6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005baa:	e015      	b.n	8005bd8 <HAL_ADC_ConfigChannel+0x52c>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bb4:	fa93 f3a3 	rbit	r3, r3
 8005bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bbc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005bbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8005bc4:	2320      	movs	r3, #32
 8005bc6:	e003      	b.n	8005bd0 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8005bc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bca:	fab3 f383 	clz	r3, r3
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	069b      	lsls	r3, r3, #26
 8005bd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d109      	bne.n	8005bf8 <HAL_ADC_ConfigChannel+0x54c>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	0e9b      	lsrs	r3, r3, #26
 8005bea:	3301      	adds	r3, #1
 8005bec:	f003 031f 	and.w	r3, r3, #31
 8005bf0:	2101      	movs	r1, #1
 8005bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bf6:	e017      	b.n	8005c28 <HAL_ADC_ConfigChannel+0x57c>
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c00:	fa93 f3a3 	rbit	r3, r3
 8005c04:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c08:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d101      	bne.n	8005c14 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8005c10:	2320      	movs	r3, #32
 8005c12:	e003      	b.n	8005c1c <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8005c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c16:	fab3 f383 	clz	r3, r3
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	f003 031f 	and.w	r3, r3, #31
 8005c22:	2101      	movs	r1, #1
 8005c24:	fa01 f303 	lsl.w	r3, r1, r3
 8005c28:	ea42 0103 	orr.w	r1, r2, r3
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10a      	bne.n	8005c4e <HAL_ADC_ConfigChannel+0x5a2>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	0e9b      	lsrs	r3, r3, #26
 8005c3e:	3301      	adds	r3, #1
 8005c40:	f003 021f 	and.w	r2, r3, #31
 8005c44:	4613      	mov	r3, r2
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	4413      	add	r3, r2
 8005c4a:	051b      	lsls	r3, r3, #20
 8005c4c:	e018      	b.n	8005c80 <HAL_ADC_ConfigChannel+0x5d4>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c56:	fa93 f3a3 	rbit	r3, r3
 8005c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8005c66:	2320      	movs	r3, #32
 8005c68:	e003      	b.n	8005c72 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8005c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c6c:	fab3 f383 	clz	r3, r3
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	3301      	adds	r3, #1
 8005c74:	f003 021f 	and.w	r2, r3, #31
 8005c78:	4613      	mov	r3, r2
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	4413      	add	r3, r2
 8005c7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c80:	430b      	orrs	r3, r1
 8005c82:	e080      	b.n	8005d86 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d107      	bne.n	8005ca0 <HAL_ADC_ConfigChannel+0x5f4>
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	0e9b      	lsrs	r3, r3, #26
 8005c96:	3301      	adds	r3, #1
 8005c98:	069b      	lsls	r3, r3, #26
 8005c9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c9e:	e015      	b.n	8005ccc <HAL_ADC_ConfigChannel+0x620>
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca8:	fa93 f3a3 	rbit	r3, r3
 8005cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8005cb8:	2320      	movs	r3, #32
 8005cba:	e003      	b.n	8005cc4 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8005cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbe:	fab3 f383 	clz	r3, r3
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	069b      	lsls	r3, r3, #26
 8005cc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d109      	bne.n	8005cec <HAL_ADC_ConfigChannel+0x640>
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	0e9b      	lsrs	r3, r3, #26
 8005cde:	3301      	adds	r3, #1
 8005ce0:	f003 031f 	and.w	r3, r3, #31
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8005cea:	e017      	b.n	8005d1c <HAL_ADC_ConfigChannel+0x670>
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	fa93 f3a3 	rbit	r3, r3
 8005cf8:	61fb      	str	r3, [r7, #28]
  return result;
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8005d04:	2320      	movs	r3, #32
 8005d06:	e003      	b.n	8005d10 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8005d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0a:	fab3 f383 	clz	r3, r3
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	3301      	adds	r3, #1
 8005d12:	f003 031f 	and.w	r3, r3, #31
 8005d16:	2101      	movs	r1, #1
 8005d18:	fa01 f303 	lsl.w	r3, r1, r3
 8005d1c:	ea42 0103 	orr.w	r1, r2, r3
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10d      	bne.n	8005d48 <HAL_ADC_ConfigChannel+0x69c>
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	0e9b      	lsrs	r3, r3, #26
 8005d32:	3301      	adds	r3, #1
 8005d34:	f003 021f 	and.w	r2, r3, #31
 8005d38:	4613      	mov	r3, r2
 8005d3a:	005b      	lsls	r3, r3, #1
 8005d3c:	4413      	add	r3, r2
 8005d3e:	3b1e      	subs	r3, #30
 8005d40:	051b      	lsls	r3, r3, #20
 8005d42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d46:	e01d      	b.n	8005d84 <HAL_ADC_ConfigChannel+0x6d8>
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	fa93 f3a3 	rbit	r3, r3
 8005d54:	613b      	str	r3, [r7, #16]
  return result;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d103      	bne.n	8005d68 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8005d60:	2320      	movs	r3, #32
 8005d62:	e005      	b.n	8005d70 <HAL_ADC_ConfigChannel+0x6c4>
 8005d64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	fab3 f383 	clz	r3, r3
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	3301      	adds	r3, #1
 8005d72:	f003 021f 	and.w	r2, r3, #31
 8005d76:	4613      	mov	r3, r2
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	4413      	add	r3, r2
 8005d7c:	3b1e      	subs	r3, #30
 8005d7e:	051b      	lsls	r3, r3, #20
 8005d80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	f7ff fa62 	bl	8005254 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	4b43      	ldr	r3, [pc, #268]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x7f8>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d079      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d9c:	4842      	ldr	r0, [pc, #264]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7fc>)
 8005d9e:	f7ff f95b 	bl	8005058 <LL_ADC_GetCommonPathInternalCh>
 8005da2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a40      	ldr	r2, [pc, #256]	@ (8005eac <HAL_ADC_ConfigChannel+0x800>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d124      	bne.n	8005dfa <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005db4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d11e      	bne.n	8005dfa <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a3b      	ldr	r2, [pc, #236]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x804>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d164      	bne.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005dc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005dce:	4619      	mov	r1, r3
 8005dd0:	4835      	ldr	r0, [pc, #212]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7fc>)
 8005dd2:	f7ff f92e 	bl	8005032 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005dd6:	4b37      	ldr	r3, [pc, #220]	@ (8005eb4 <HAL_ADC_ConfigChannel+0x808>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	099b      	lsrs	r3, r3, #6
 8005ddc:	4a36      	ldr	r2, [pc, #216]	@ (8005eb8 <HAL_ADC_ConfigChannel+0x80c>)
 8005dde:	fba2 2303 	umull	r2, r3, r2, r3
 8005de2:	099b      	lsrs	r3, r3, #6
 8005de4:	3301      	adds	r3, #1
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dea:	e002      	b.n	8005df2 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3b01      	subs	r3, #1
 8005df0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1f9      	bne.n	8005dec <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005df8:	e04a      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a2f      	ldr	r2, [pc, #188]	@ (8005ebc <HAL_ADC_ConfigChannel+0x810>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d113      	bne.n	8005e2c <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005e04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d10d      	bne.n	8005e2c <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x814>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d13a      	bne.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e22:	4619      	mov	r1, r3
 8005e24:	4820      	ldr	r0, [pc, #128]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7fc>)
 8005e26:	f7ff f904 	bl	8005032 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e2a:	e031      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a24      	ldr	r2, [pc, #144]	@ (8005ec4 <HAL_ADC_ConfigChannel+0x818>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d113      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10d      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1a      	ldr	r2, [pc, #104]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x804>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d121      	bne.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e54:	4619      	mov	r1, r3
 8005e56:	4814      	ldr	r0, [pc, #80]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7fc>)
 8005e58:	f7ff f8eb 	bl	8005032 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e5c:	e018      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a19      	ldr	r2, [pc, #100]	@ (8005ec8 <HAL_ADC_ConfigChannel+0x81c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d113      	bne.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a10      	ldr	r2, [pc, #64]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x804>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00e      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7ff f8fc 	bl	8005074 <LL_ADC_EnableChannelVDDcore>
 8005e7c:	e008      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e82:	f043 0220 	orr.w	r2, r3, #32
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005e98:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	37d8      	adds	r7, #216	@ 0xd8
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	80080000 	.word	0x80080000
 8005ea8:	42028300 	.word	0x42028300
 8005eac:	c3210000 	.word	0xc3210000
 8005eb0:	42028000 	.word	0x42028000
 8005eb4:	20000000 	.word	0x20000000
 8005eb8:	053e2d63 	.word	0x053e2d63
 8005ebc:	43290000 	.word	0x43290000
 8005ec0:	42028100 	.word	0x42028100
 8005ec4:	c7520000 	.word	0xc7520000
 8005ec8:	475a0000 	.word	0x475a0000

08005ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f003 0307 	and.w	r3, r3, #7
 8005eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005edc:	4b0c      	ldr	r3, [pc, #48]	@ (8005f10 <__NVIC_SetPriorityGrouping+0x44>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005ee8:	4013      	ands	r3, r2
 8005eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005efe:	4a04      	ldr	r2, [pc, #16]	@ (8005f10 <__NVIC_SetPriorityGrouping+0x44>)
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	60d3      	str	r3, [r2, #12]
}
 8005f04:	bf00      	nop
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	e000ed00 	.word	0xe000ed00

08005f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f14:	b480      	push	{r7}
 8005f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f18:	4b04      	ldr	r3, [pc, #16]	@ (8005f2c <__NVIC_GetPriorityGrouping+0x18>)
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	0a1b      	lsrs	r3, r3, #8
 8005f1e:	f003 0307 	and.w	r3, r3, #7
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	e000ed00 	.word	0xe000ed00

08005f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4603      	mov	r3, r0
 8005f38:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005f3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	db0b      	blt.n	8005f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f42:	88fb      	ldrh	r3, [r7, #6]
 8005f44:	f003 021f 	and.w	r2, r3, #31
 8005f48:	4907      	ldr	r1, [pc, #28]	@ (8005f68 <__NVIC_EnableIRQ+0x38>)
 8005f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	2001      	movs	r0, #1
 8005f52:	fa00 f202 	lsl.w	r2, r0, r2
 8005f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	e000e100 	.word	0xe000e100

08005f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	4603      	mov	r3, r0
 8005f74:	6039      	str	r1, [r7, #0]
 8005f76:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	db0a      	blt.n	8005f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	b2da      	uxtb	r2, r3
 8005f84:	490c      	ldr	r1, [pc, #48]	@ (8005fb8 <__NVIC_SetPriority+0x4c>)
 8005f86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f8a:	0112      	lsls	r2, r2, #4
 8005f8c:	b2d2      	uxtb	r2, r2
 8005f8e:	440b      	add	r3, r1
 8005f90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f94:	e00a      	b.n	8005fac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	4908      	ldr	r1, [pc, #32]	@ (8005fbc <__NVIC_SetPriority+0x50>)
 8005f9c:	88fb      	ldrh	r3, [r7, #6]
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	3b04      	subs	r3, #4
 8005fa4:	0112      	lsls	r2, r2, #4
 8005fa6:	b2d2      	uxtb	r2, r2
 8005fa8:	440b      	add	r3, r1
 8005faa:	761a      	strb	r2, [r3, #24]
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	e000e100 	.word	0xe000e100
 8005fbc:	e000ed00 	.word	0xe000ed00

08005fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b089      	sub	sp, #36	@ 0x24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	f1c3 0307 	rsb	r3, r3, #7
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	bf28      	it	cs
 8005fde:	2304      	movcs	r3, #4
 8005fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	2b06      	cmp	r3, #6
 8005fe8:	d902      	bls.n	8005ff0 <NVIC_EncodePriority+0x30>
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	3b03      	subs	r3, #3
 8005fee:	e000      	b.n	8005ff2 <NVIC_EncodePriority+0x32>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffe:	43da      	mvns	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	401a      	ands	r2, r3
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006008:	f04f 31ff 	mov.w	r1, #4294967295
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	fa01 f303 	lsl.w	r3, r1, r3
 8006012:	43d9      	mvns	r1, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006018:	4313      	orrs	r3, r2
         );
}
 800601a:	4618      	mov	r0, r3
 800601c:	3724      	adds	r7, #36	@ 0x24
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b082      	sub	sp, #8
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff ff4c 	bl	8005ecc <__NVIC_SetPriorityGrouping>
}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	4603      	mov	r3, r0
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800604a:	f7ff ff63 	bl	8005f14 <__NVIC_GetPriorityGrouping>
 800604e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	68b9      	ldr	r1, [r7, #8]
 8006054:	6978      	ldr	r0, [r7, #20]
 8006056:	f7ff ffb3 	bl	8005fc0 <NVIC_EncodePriority>
 800605a:	4602      	mov	r2, r0
 800605c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006060:	4611      	mov	r1, r2
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff ff82 	bl	8005f6c <__NVIC_SetPriority>
}
 8006068:	bf00      	nop
 800606a:	3718      	adds	r7, #24
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	4603      	mov	r3, r0
 8006078:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800607a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800607e:	4618      	mov	r0, r3
 8006080:	f7ff ff56 	bl	8005f30 <__NVIC_EnableIRQ>
}
 8006084:	bf00      	nop
 8006086:	3708      	adds	r7, #8
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3b01      	subs	r3, #1
 8006098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800609c:	d301      	bcc.n	80060a2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800609e:	2301      	movs	r3, #1
 80060a0:	e00d      	b.n	80060be <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80060a2:	4a0a      	ldr	r2, [pc, #40]	@ (80060cc <HAL_SYSTICK_Config+0x40>)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	3b01      	subs	r3, #1
 80060a8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80060aa:	4b08      	ldr	r3, [pc, #32]	@ (80060cc <HAL_SYSTICK_Config+0x40>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80060b0:	4b06      	ldr	r3, [pc, #24]	@ (80060cc <HAL_SYSTICK_Config+0x40>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a05      	ldr	r2, [pc, #20]	@ (80060cc <HAL_SYSTICK_Config+0x40>)
 80060b6:	f043 0303 	orr.w	r3, r3, #3
 80060ba:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	e000e010 	.word	0xe000e010

080060d0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b04      	cmp	r3, #4
 80060dc:	d844      	bhi.n	8006168 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80060de:	a201      	add	r2, pc, #4	@ (adr r2, 80060e4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80060e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e4:	08006107 	.word	0x08006107
 80060e8:	08006125 	.word	0x08006125
 80060ec:	08006147 	.word	0x08006147
 80060f0:	08006169 	.word	0x08006169
 80060f4:	080060f9 	.word	0x080060f9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80060f8:	4b1f      	ldr	r3, [pc, #124]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80060fe:	f043 0304 	orr.w	r3, r3, #4
 8006102:	6013      	str	r3, [r2, #0]
      break;
 8006104:	e031      	b.n	800616a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006106:	4b1c      	ldr	r3, [pc, #112]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1b      	ldr	r2, [pc, #108]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800610c:	f023 0304 	bic.w	r3, r3, #4
 8006110:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8006112:	4b1a      	ldr	r3, [pc, #104]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006114:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006118:	4a18      	ldr	r2, [pc, #96]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800611a:	f023 030c 	bic.w	r3, r3, #12
 800611e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8006122:	e022      	b.n	800616a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006124:	4b14      	ldr	r3, [pc, #80]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a13      	ldr	r2, [pc, #76]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800612a:	f023 0304 	bic.w	r3, r3, #4
 800612e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8006130:	4b12      	ldr	r3, [pc, #72]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006132:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006136:	f023 030c 	bic.w	r3, r3, #12
 800613a:	4a10      	ldr	r2, [pc, #64]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800613c:	f043 0304 	orr.w	r3, r3, #4
 8006140:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8006144:	e011      	b.n	800616a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8006146:	4b0c      	ldr	r3, [pc, #48]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a0b      	ldr	r2, [pc, #44]	@ (8006178 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800614c:	f023 0304 	bic.w	r3, r3, #4
 8006150:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8006152:	4b0a      	ldr	r3, [pc, #40]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006154:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006158:	f023 030c 	bic.w	r3, r3, #12
 800615c:	4a07      	ldr	r2, [pc, #28]	@ (800617c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800615e:	f043 0308 	orr.w	r3, r3, #8
 8006162:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8006166:	e000      	b.n	800616a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8006168:	bf00      	nop
  }
}
 800616a:	bf00      	nop
 800616c:	370c      	adds	r7, #12
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	e000e010 	.word	0xe000e010
 800617c:	44020c00 	.word	0x44020c00

08006180 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8006186:	4b17      	ldr	r3, [pc, #92]	@ (80061e4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0304 	and.w	r3, r3, #4
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8006192:	2304      	movs	r3, #4
 8006194:	607b      	str	r3, [r7, #4]
 8006196:	e01e      	b.n	80061d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8006198:	4b13      	ldr	r3, [pc, #76]	@ (80061e8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800619a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800619e:	f003 030c 	and.w	r3, r3, #12
 80061a2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d00f      	beq.n	80061ca <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b08      	cmp	r3, #8
 80061ae:	d80f      	bhi.n	80061d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d003      	beq.n	80061c4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80061bc:	e008      	b.n	80061d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80061be:	2300      	movs	r3, #0
 80061c0:	607b      	str	r3, [r7, #4]
        break;
 80061c2:	e008      	b.n	80061d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80061c4:	2301      	movs	r3, #1
 80061c6:	607b      	str	r3, [r7, #4]
        break;
 80061c8:	e005      	b.n	80061d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80061ca:	2302      	movs	r3, #2
 80061cc:	607b      	str	r3, [r7, #4]
        break;
 80061ce:	e002      	b.n	80061d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80061d0:	2300      	movs	r3, #0
 80061d2:	607b      	str	r3, [r7, #4]
        break;
 80061d4:	bf00      	nop
    }
  }
  return systick_source;
 80061d6:	687b      	ldr	r3, [r7, #4]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	e000e010 	.word	0xe000e010
 80061e8:	44020c00 	.word	0x44020c00

080061ec <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80061f6:	2300      	movs	r3, #0
 80061f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80061fa:	e142      	b.n	8006482 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	2101      	movs	r1, #1
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	fa01 f303 	lsl.w	r3, r1, r3
 8006208:	4013      	ands	r3, r2
 800620a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	f000 8134 	beq.w	800647c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	2b02      	cmp	r3, #2
 800621a:	d003      	beq.n	8006224 <HAL_GPIO_Init+0x38>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b12      	cmp	r3, #18
 8006222:	d125      	bne.n	8006270 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	08da      	lsrs	r2, r3, #3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	3208      	adds	r2, #8
 800622c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006230:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	220f      	movs	r2, #15
 800623c:	fa02 f303 	lsl.w	r3, r2, r3
 8006240:	43db      	mvns	r3, r3
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4013      	ands	r3, r2
 8006246:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	f003 020f 	and.w	r2, r3, #15
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	fa02 f303 	lsl.w	r3, r2, r3
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	4313      	orrs	r3, r2
 8006260:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	08da      	lsrs	r2, r3, #3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3208      	adds	r2, #8
 800626a:	6979      	ldr	r1, [r7, #20]
 800626c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	2203      	movs	r2, #3
 800627c:	fa02 f303 	lsl.w	r3, r2, r3
 8006280:	43db      	mvns	r3, r3
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4013      	ands	r3, r2
 8006286:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f003 0203 	and.w	r2, r3, #3
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	4313      	orrs	r3, r2
 800629c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d00b      	beq.n	80062c4 <HAL_GPIO_Init+0xd8>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d007      	beq.n	80062c4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062b8:	2b11      	cmp	r3, #17
 80062ba:	d003      	beq.n	80062c4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b12      	cmp	r3, #18
 80062c2:	d130      	bne.n	8006326 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	2203      	movs	r2, #3
 80062d0:	fa02 f303 	lsl.w	r3, r2, r3
 80062d4:	43db      	mvns	r3, r3
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	4013      	ands	r3, r2
 80062da:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	fa02 f303 	lsl.w	r3, r2, r3
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80062fa:	2201      	movs	r2, #1
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	4013      	ands	r3, r2
 8006308:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	091b      	lsrs	r3, r3, #4
 8006310:	f003 0201 	and.w	r2, r3, #1
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	4313      	orrs	r3, r2
 800631e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f003 0303 	and.w	r3, r3, #3
 800632e:	2b03      	cmp	r3, #3
 8006330:	d109      	bne.n	8006346 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800633a:	2b03      	cmp	r3, #3
 800633c:	d11b      	bne.n	8006376 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d017      	beq.n	8006376 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	005b      	lsls	r3, r3, #1
 8006350:	2203      	movs	r2, #3
 8006352:	fa02 f303 	lsl.w	r3, r2, r3
 8006356:	43db      	mvns	r3, r3
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	4013      	ands	r3, r2
 800635c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	689a      	ldr	r2, [r3, #8]
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	fa02 f303 	lsl.w	r3, r2, r3
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	4313      	orrs	r3, r2
 800636e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d07c      	beq.n	800647c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8006382:	4a47      	ldr	r2, [pc, #284]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	089b      	lsrs	r3, r3, #2
 8006388:	3318      	adds	r3, #24
 800638a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800638e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	f003 0303 	and.w	r3, r3, #3
 8006396:	00db      	lsls	r3, r3, #3
 8006398:	220f      	movs	r2, #15
 800639a:	fa02 f303 	lsl.w	r3, r2, r3
 800639e:	43db      	mvns	r3, r3
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4013      	ands	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0a9a      	lsrs	r2, r3, #10
 80063aa:	4b3e      	ldr	r3, [pc, #248]	@ (80064a4 <HAL_GPIO_Init+0x2b8>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	f002 0203 	and.w	r2, r2, #3
 80063b4:	00d2      	lsls	r2, r2, #3
 80063b6:	4093      	lsls	r3, r2
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80063be:	4938      	ldr	r1, [pc, #224]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	089b      	lsrs	r3, r3, #2
 80063c4:	3318      	adds	r3, #24
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80063cc:	4b34      	ldr	r3, [pc, #208]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	43db      	mvns	r3, r3
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4013      	ands	r3, r2
 80063da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80063f0:	4a2b      	ldr	r2, [pc, #172]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80063f6:	4b2a      	ldr	r3, [pc, #168]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	43db      	mvns	r3, r3
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	4013      	ands	r3, r2
 8006404:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800641a:	4a21      	ldr	r2, [pc, #132]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006420:	4b1f      	ldr	r3, [pc, #124]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 8006422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006426:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	43db      	mvns	r3, r3
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	4013      	ands	r3, r2
 8006430:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4313      	orrs	r3, r2
 8006444:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8006446:	4a16      	ldr	r2, [pc, #88]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800644e:	4b14      	ldr	r3, [pc, #80]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 8006450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006454:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	43db      	mvns	r3, r3
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4013      	ands	r3, r2
 800645e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8006474:	4a0a      	ldr	r2, [pc, #40]	@ (80064a0 <HAL_GPIO_Init+0x2b4>)
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	3301      	adds	r3, #1
 8006480:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	fa22 f303 	lsr.w	r3, r2, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	f47f aeb5 	bne.w	80061fc <HAL_GPIO_Init+0x10>
  }
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	371c      	adds	r7, #28
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	44022000 	.word	0x44022000
 80064a4:	002f7f7f 	.word	0x002f7f7f

080064a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	460b      	mov	r3, r1
 80064b2:	807b      	strh	r3, [r7, #2]
 80064b4:	4613      	mov	r3, r2
 80064b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80064b8:	787b      	ldrb	r3, [r7, #1]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80064be:	887a      	ldrh	r2, [r7, #2]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80064c4:	e002      	b.n	80064cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80064c6:	887a      	ldrh	r2, [r7, #2]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80064d8:	b480      	push	{r7}
 80064da:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80064dc:	4b05      	ldr	r3, [pc, #20]	@ (80064f4 <HAL_ICACHE_Enable+0x1c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a04      	ldr	r2, [pc, #16]	@ (80064f4 <HAL_ICACHE_Enable+0x1c>)
 80064e2:	f043 0301 	orr.w	r3, r3, #1
 80064e6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr
 80064f4:	40030400 	.word	0x40030400

080064f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b088      	sub	sp, #32
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d102      	bne.n	800650c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f000 bc28 	b.w	8006d5c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800650c:	4b94      	ldr	r3, [pc, #592]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	f003 0318 	and.w	r3, r3, #24
 8006514:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8006516:	4b92      	ldr	r3, [pc, #584]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0310 	and.w	r3, r3, #16
 8006528:	2b00      	cmp	r3, #0
 800652a:	d05b      	beq.n	80065e4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	2b08      	cmp	r3, #8
 8006530:	d005      	beq.n	800653e <HAL_RCC_OscConfig+0x46>
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	2b18      	cmp	r3, #24
 8006536:	d114      	bne.n	8006562 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	2b02      	cmp	r3, #2
 800653c:	d111      	bne.n	8006562 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d102      	bne.n	800654c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	f000 bc08 	b.w	8006d5c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800654c:	4b84      	ldr	r3, [pc, #528]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	041b      	lsls	r3, r3, #16
 800655a:	4981      	ldr	r1, [pc, #516]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800655c:	4313      	orrs	r3, r2
 800655e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8006560:	e040      	b.n	80065e4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d023      	beq.n	80065b2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800656a:	4b7d      	ldr	r3, [pc, #500]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a7c      	ldr	r2, [pc, #496]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006576:	f7fe fd19 	bl	8004fac <HAL_GetTick>
 800657a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800657c:	e008      	b.n	8006590 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800657e:	f7fe fd15 	bl	8004fac <HAL_GetTick>
 8006582:	4602      	mov	r2, r0
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	2b02      	cmp	r3, #2
 800658a:	d901      	bls.n	8006590 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	e3e5      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006590:	4b73      	ldr	r3, [pc, #460]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006598:	2b00      	cmp	r3, #0
 800659a:	d0f0      	beq.n	800657e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800659c:	4b70      	ldr	r3, [pc, #448]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	041b      	lsls	r3, r3, #16
 80065aa:	496d      	ldr	r1, [pc, #436]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	618b      	str	r3, [r1, #24]
 80065b0:	e018      	b.n	80065e4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80065b2:	4b6b      	ldr	r3, [pc, #428]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a6a      	ldr	r2, [pc, #424]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80065b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065be:	f7fe fcf5 	bl	8004fac <HAL_GetTick>
 80065c2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80065c4:	e008      	b.n	80065d8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80065c6:	f7fe fcf1 	bl	8004fac <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d901      	bls.n	80065d8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e3c1      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80065d8:	4b61      	ldr	r3, [pc, #388]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1f0      	bne.n	80065c6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 80a0 	beq.w	8006732 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	2b10      	cmp	r3, #16
 80065f6:	d005      	beq.n	8006604 <HAL_RCC_OscConfig+0x10c>
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	2b18      	cmp	r3, #24
 80065fc:	d109      	bne.n	8006612 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	2b03      	cmp	r3, #3
 8006602:	d106      	bne.n	8006612 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	f040 8092 	bne.w	8006732 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e3a4      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800661a:	d106      	bne.n	800662a <HAL_RCC_OscConfig+0x132>
 800661c:	4b50      	ldr	r3, [pc, #320]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a4f      	ldr	r2, [pc, #316]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	e058      	b.n	80066dc <HAL_RCC_OscConfig+0x1e4>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d112      	bne.n	8006658 <HAL_RCC_OscConfig+0x160>
 8006632:	4b4b      	ldr	r3, [pc, #300]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a4a      	ldr	r2, [pc, #296]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006638:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	4b48      	ldr	r3, [pc, #288]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a47      	ldr	r2, [pc, #284]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006644:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006648:	6013      	str	r3, [r2, #0]
 800664a:	4b45      	ldr	r3, [pc, #276]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a44      	ldr	r2, [pc, #272]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006650:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	e041      	b.n	80066dc <HAL_RCC_OscConfig+0x1e4>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006660:	d112      	bne.n	8006688 <HAL_RCC_OscConfig+0x190>
 8006662:	4b3f      	ldr	r3, [pc, #252]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a3e      	ldr	r2, [pc, #248]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800666c:	6013      	str	r3, [r2, #0]
 800666e:	4b3c      	ldr	r3, [pc, #240]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a3b      	ldr	r2, [pc, #236]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006674:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006678:	6013      	str	r3, [r2, #0]
 800667a:	4b39      	ldr	r3, [pc, #228]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a38      	ldr	r2, [pc, #224]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	e029      	b.n	80066dc <HAL_RCC_OscConfig+0x1e4>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8006690:	d112      	bne.n	80066b8 <HAL_RCC_OscConfig+0x1c0>
 8006692:	4b33      	ldr	r3, [pc, #204]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a32      	ldr	r2, [pc, #200]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4b30      	ldr	r3, [pc, #192]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a2f      	ldr	r2, [pc, #188]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	4b2d      	ldr	r3, [pc, #180]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a2c      	ldr	r2, [pc, #176]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	e011      	b.n	80066dc <HAL_RCC_OscConfig+0x1e4>
 80066b8:	4b29      	ldr	r3, [pc, #164]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a28      	ldr	r2, [pc, #160]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066c2:	6013      	str	r3, [r2, #0]
 80066c4:	4b26      	ldr	r3, [pc, #152]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a25      	ldr	r2, [pc, #148]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066ce:	6013      	str	r3, [r2, #0]
 80066d0:	4b23      	ldr	r3, [pc, #140]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a22      	ldr	r2, [pc, #136]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 80066d6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80066da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d013      	beq.n	800670c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e4:	f7fe fc62 	bl	8004fac <HAL_GetTick>
 80066e8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066ea:	e008      	b.n	80066fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80066ec:	f7fe fc5e 	bl	8004fac <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b64      	cmp	r3, #100	@ 0x64
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e32e      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066fe:	4b18      	ldr	r3, [pc, #96]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0f0      	beq.n	80066ec <HAL_RCC_OscConfig+0x1f4>
 800670a:	e012      	b.n	8006732 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800670c:	f7fe fc4e 	bl	8004fac <HAL_GetTick>
 8006710:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006712:	e008      	b.n	8006726 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006714:	f7fe fc4a 	bl	8004fac <HAL_GetTick>
 8006718:	4602      	mov	r2, r0
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b64      	cmp	r3, #100	@ 0x64
 8006720:	d901      	bls.n	8006726 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e31a      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006726:	4b0e      	ldr	r3, [pc, #56]	@ (8006760 <HAL_RCC_OscConfig+0x268>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1f0      	bne.n	8006714 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 809a 	beq.w	8006874 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d005      	beq.n	8006752 <HAL_RCC_OscConfig+0x25a>
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	2b18      	cmp	r3, #24
 800674a:	d149      	bne.n	80067e0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d146      	bne.n	80067e0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d104      	bne.n	8006764 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e2fe      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
 800675e:	bf00      	nop
 8006760:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d11c      	bne.n	80067a4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800676a:	4b9a      	ldr	r3, [pc, #616]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0218 	and.w	r2, r3, #24
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	429a      	cmp	r2, r3
 8006778:	d014      	beq.n	80067a4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800677a:	4b96      	ldr	r3, [pc, #600]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f023 0218 	bic.w	r2, r3, #24
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	4993      	ldr	r1, [pc, #588]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006788:	4313      	orrs	r3, r2
 800678a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800678c:	f000 fdd0 	bl	8007330 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006790:	4b91      	ldr	r3, [pc, #580]	@ (80069d8 <HAL_RCC_OscConfig+0x4e0>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4618      	mov	r0, r3
 8006796:	f7fe fb7f 	bl	8004e98 <HAL_InitTick>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e2db      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a4:	f7fe fc02 	bl	8004fac <HAL_GetTick>
 80067a8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067aa:	e008      	b.n	80067be <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80067ac:	f7fe fbfe 	bl	8004fac <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	2b02      	cmp	r3, #2
 80067b8:	d901      	bls.n	80067be <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e2ce      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067be:	4b85      	ldr	r3, [pc, #532]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d0f0      	beq.n	80067ac <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80067ca:	4b82      	ldr	r3, [pc, #520]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	041b      	lsls	r3, r3, #16
 80067d8:	497e      	ldr	r1, [pc, #504]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80067de:	e049      	b.n	8006874 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d02c      	beq.n	8006842 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80067e8:	4b7a      	ldr	r3, [pc, #488]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f023 0218 	bic.w	r2, r3, #24
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	4977      	ldr	r1, [pc, #476]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80067fa:	4b76      	ldr	r3, [pc, #472]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a75      	ldr	r2, [pc, #468]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006800:	f043 0301 	orr.w	r3, r3, #1
 8006804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006806:	f7fe fbd1 	bl	8004fac <HAL_GetTick>
 800680a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800680c:	e008      	b.n	8006820 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800680e:	f7fe fbcd 	bl	8004fac <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d901      	bls.n	8006820 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e29d      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006820:	4b6c      	ldr	r3, [pc, #432]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b00      	cmp	r3, #0
 800682a:	d0f0      	beq.n	800680e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800682c:	4b69      	ldr	r3, [pc, #420]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	041b      	lsls	r3, r3, #16
 800683a:	4966      	ldr	r1, [pc, #408]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800683c:	4313      	orrs	r3, r2
 800683e:	610b      	str	r3, [r1, #16]
 8006840:	e018      	b.n	8006874 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006842:	4b64      	ldr	r3, [pc, #400]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a63      	ldr	r2, [pc, #396]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006848:	f023 0301 	bic.w	r3, r3, #1
 800684c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800684e:	f7fe fbad 	bl	8004fac <HAL_GetTick>
 8006852:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006856:	f7fe fba9 	bl	8004fac <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b02      	cmp	r3, #2
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e279      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006868:	4b5a      	ldr	r3, [pc, #360]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0302 	and.w	r3, r3, #2
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1f0      	bne.n	8006856 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d03c      	beq.n	80068fa <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d01c      	beq.n	80068c2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006888:	4b52      	ldr	r3, [pc, #328]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800688a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800688e:	4a51      	ldr	r2, [pc, #324]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006890:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006894:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006898:	f7fe fb88 	bl	8004fac <HAL_GetTick>
 800689c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800689e:	e008      	b.n	80068b2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80068a0:	f7fe fb84 	bl	8004fac <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d901      	bls.n	80068b2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e254      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80068b2:	4b48      	ldr	r3, [pc, #288]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80068b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0ef      	beq.n	80068a0 <HAL_RCC_OscConfig+0x3a8>
 80068c0:	e01b      	b.n	80068fa <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068c2:	4b44      	ldr	r3, [pc, #272]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80068c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068c8:	4a42      	ldr	r2, [pc, #264]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80068ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068d2:	f7fe fb6b 	bl	8004fac <HAL_GetTick>
 80068d6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80068da:	f7fe fb67 	bl	8004fac <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e237      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80068ec:	4b39      	ldr	r3, [pc, #228]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80068ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1ef      	bne.n	80068da <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0304 	and.w	r3, r3, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 80d2 	beq.w	8006aac <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006908:	4b34      	ldr	r3, [pc, #208]	@ (80069dc <HAL_RCC_OscConfig+0x4e4>)
 800690a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b00      	cmp	r3, #0
 8006912:	d118      	bne.n	8006946 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006914:	4b31      	ldr	r3, [pc, #196]	@ (80069dc <HAL_RCC_OscConfig+0x4e4>)
 8006916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006918:	4a30      	ldr	r2, [pc, #192]	@ (80069dc <HAL_RCC_OscConfig+0x4e4>)
 800691a:	f043 0301 	orr.w	r3, r3, #1
 800691e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006920:	f7fe fb44 	bl	8004fac <HAL_GetTick>
 8006924:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006926:	e008      	b.n	800693a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006928:	f7fe fb40 	bl	8004fac <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e210      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800693a:	4b28      	ldr	r3, [pc, #160]	@ (80069dc <HAL_RCC_OscConfig+0x4e4>)
 800693c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d0f0      	beq.n	8006928 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d108      	bne.n	8006960 <HAL_RCC_OscConfig+0x468>
 800694e:	4b21      	ldr	r3, [pc, #132]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006954:	4a1f      	ldr	r2, [pc, #124]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006956:	f043 0301 	orr.w	r3, r3, #1
 800695a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800695e:	e074      	b.n	8006a4a <HAL_RCC_OscConfig+0x552>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d118      	bne.n	800699a <HAL_RCC_OscConfig+0x4a2>
 8006968:	4b1a      	ldr	r3, [pc, #104]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800696a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800696e:	4a19      	ldr	r2, [pc, #100]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006970:	f023 0301 	bic.w	r3, r3, #1
 8006974:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006978:	4b16      	ldr	r3, [pc, #88]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800697a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800697e:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006984:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006988:	4b12      	ldr	r3, [pc, #72]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 800698a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800698e:	4a11      	ldr	r2, [pc, #68]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 8006990:	f023 0304 	bic.w	r3, r3, #4
 8006994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006998:	e057      	b.n	8006a4a <HAL_RCC_OscConfig+0x552>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b05      	cmp	r3, #5
 80069a0:	d11e      	bne.n	80069e0 <HAL_RCC_OscConfig+0x4e8>
 80069a2:	4b0c      	ldr	r3, [pc, #48]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069a8:	4a0a      	ldr	r2, [pc, #40]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069aa:	f043 0304 	orr.w	r3, r3, #4
 80069ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80069b2:	4b08      	ldr	r3, [pc, #32]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069b8:	4a06      	ldr	r2, [pc, #24]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80069c2:	4b04      	ldr	r3, [pc, #16]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069c8:	4a02      	ldr	r2, [pc, #8]	@ (80069d4 <HAL_RCC_OscConfig+0x4dc>)
 80069ca:	f043 0301 	orr.w	r3, r3, #1
 80069ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80069d2:	e03a      	b.n	8006a4a <HAL_RCC_OscConfig+0x552>
 80069d4:	44020c00 	.word	0x44020c00
 80069d8:	20000098 	.word	0x20000098
 80069dc:	44020800 	.word	0x44020800
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	2b85      	cmp	r3, #133	@ 0x85
 80069e6:	d118      	bne.n	8006a1a <HAL_RCC_OscConfig+0x522>
 80069e8:	4ba2      	ldr	r3, [pc, #648]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 80069ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069ee:	4aa1      	ldr	r2, [pc, #644]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 80069f0:	f043 0304 	orr.w	r3, r3, #4
 80069f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80069f8:	4b9e      	ldr	r3, [pc, #632]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 80069fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069fe:	4a9d      	ldr	r2, [pc, #628]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006a08:	4b9a      	ldr	r3, [pc, #616]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a0e:	4a99      	ldr	r2, [pc, #612]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a10:	f043 0301 	orr.w	r3, r3, #1
 8006a14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006a18:	e017      	b.n	8006a4a <HAL_RCC_OscConfig+0x552>
 8006a1a:	4b96      	ldr	r3, [pc, #600]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a20:	4a94      	ldr	r2, [pc, #592]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a22:	f023 0301 	bic.w	r3, r3, #1
 8006a26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006a2a:	4b92      	ldr	r3, [pc, #584]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a30:	4a90      	ldr	r2, [pc, #576]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a32:	f023 0304 	bic.w	r3, r3, #4
 8006a36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006a3a:	4b8e      	ldr	r3, [pc, #568]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a40:	4a8c      	ldr	r2, [pc, #560]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a52:	f7fe faab 	bl	8004fac <HAL_GetTick>
 8006a56:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a58:	e00a      	b.n	8006a70 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a5a:	f7fe faa7 	bl	8004fac <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e175      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a70:	4b80      	ldr	r3, [pc, #512]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0ed      	beq.n	8006a5a <HAL_RCC_OscConfig+0x562>
 8006a7e:	e015      	b.n	8006aac <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a80:	f7fe fa94 	bl	8004fac <HAL_GetTick>
 8006a84:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a86:	e00a      	b.n	8006a9e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a88:	f7fe fa90 	bl	8004fac <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e15e      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a9e:	4b75      	ldr	r3, [pc, #468]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aa4:	f003 0302 	and.w	r3, r3, #2
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1ed      	bne.n	8006a88 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0320 	and.w	r3, r3, #32
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d036      	beq.n	8006b26 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d019      	beq.n	8006af4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ac0:	4b6c      	ldr	r3, [pc, #432]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a6b      	ldr	r2, [pc, #428]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006ac6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006aca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006acc:	f7fe fa6e 	bl	8004fac <HAL_GetTick>
 8006ad0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ad2:	e008      	b.n	8006ae6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006ad4:	f7fe fa6a 	bl	8004fac <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e13a      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ae6:	4b63      	ldr	r3, [pc, #396]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0f0      	beq.n	8006ad4 <HAL_RCC_OscConfig+0x5dc>
 8006af2:	e018      	b.n	8006b26 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006af4:	4b5f      	ldr	r3, [pc, #380]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a5e      	ldr	r2, [pc, #376]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006afa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006afe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b00:	f7fe fa54 	bl	8004fac <HAL_GetTick>
 8006b04:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006b06:	e008      	b.n	8006b1a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006b08:	f7fe fa50 	bl	8004fac <HAL_GetTick>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d901      	bls.n	8006b1a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8006b16:	2303      	movs	r3, #3
 8006b18:	e120      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006b1a:	4b56      	ldr	r3, [pc, #344]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1f0      	bne.n	8006b08 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 8115 	beq.w	8006d5a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	2b18      	cmp	r3, #24
 8006b34:	f000 80af 	beq.w	8006c96 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	f040 8086 	bne.w	8006c4e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006b42:	4b4c      	ldr	r3, [pc, #304]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a4b      	ldr	r2, [pc, #300]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4e:	f7fe fa2d 	bl	8004fac <HAL_GetTick>
 8006b52:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006b56:	f7fe fa29 	bl	8004fac <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e0f9      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006b68:	4b42      	ldr	r3, [pc, #264]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f0      	bne.n	8006b56 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8006b74:	4b3f      	ldr	r3, [pc, #252]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006b7c:	f023 0303 	bic.w	r3, r3, #3
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b88:	0212      	lsls	r2, r2, #8
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	4939      	ldr	r1, [pc, #228]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b96:	3b01      	subs	r3, #1
 8006b98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	025b      	lsls	r3, r3, #9
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bac:	3b01      	subs	r3, #1
 8006bae:	041b      	lsls	r3, r3, #16
 8006bb0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	061b      	lsls	r3, r3, #24
 8006bbe:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bc2:	492c      	ldr	r1, [pc, #176]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006bc8:	4b2a      	ldr	r3, [pc, #168]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bcc:	4a29      	ldr	r2, [pc, #164]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bce:	f023 0310 	bic.w	r3, r3, #16
 8006bd2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd8:	4a26      	ldr	r2, [pc, #152]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bda:	00db      	lsls	r3, r3, #3
 8006bdc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006bde:	4b25      	ldr	r3, [pc, #148]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be2:	4a24      	ldr	r2, [pc, #144]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006be4:	f043 0310 	orr.w	r3, r3, #16
 8006be8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8006bea:	4b22      	ldr	r3, [pc, #136]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bee:	f023 020c 	bic.w	r2, r3, #12
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf6:	491f      	ldr	r1, [pc, #124]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8006bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c00:	f023 0220 	bic.w	r2, r3, #32
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c08:	491a      	ldr	r1, [pc, #104]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006c0e:	4b19      	ldr	r3, [pc, #100]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c12:	4a18      	ldr	r2, [pc, #96]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c18:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8006c1a:	4b16      	ldr	r3, [pc, #88]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a15      	ldr	r2, [pc, #84]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c26:	f7fe f9c1 	bl	8004fac <HAL_GetTick>
 8006c2a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006c2c:	e008      	b.n	8006c40 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006c2e:	f7fe f9bd 	bl	8004fac <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e08d      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006c40:	4b0c      	ldr	r3, [pc, #48]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0f0      	beq.n	8006c2e <HAL_RCC_OscConfig+0x736>
 8006c4c:	e085      	b.n	8006d5a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006c4e:	4b09      	ldr	r3, [pc, #36]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a08      	ldr	r2, [pc, #32]	@ (8006c74 <HAL_RCC_OscConfig+0x77c>)
 8006c54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c5a:	f7fe f9a7 	bl	8004fac <HAL_GetTick>
 8006c5e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006c60:	e00a      	b.n	8006c78 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006c62:	f7fe f9a3 	bl	8004fac <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d903      	bls.n	8006c78 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e073      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
 8006c74:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006c78:	4b3a      	ldr	r3, [pc, #232]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1ee      	bne.n	8006c62 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006c84:	4b37      	ldr	r3, [pc, #220]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c88:	4a36      	ldr	r2, [pc, #216]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006c8a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006c8e:	f023 0303 	bic.w	r3, r3, #3
 8006c92:	6293      	str	r3, [r2, #40]	@ 0x28
 8006c94:	e061      	b.n	8006d5a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006c96:	4b33      	ldr	r3, [pc, #204]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006c9c:	4b31      	ldr	r3, [pc, #196]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d031      	beq.n	8006d0e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	f003 0203 	and.w	r2, r3, #3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d12a      	bne.n	8006d0e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	0a1b      	lsrs	r3, r3, #8
 8006cbc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d122      	bne.n	8006d0e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d11a      	bne.n	8006d0e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	0a5b      	lsrs	r3, r3, #9
 8006cdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d111      	bne.n	8006d0e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	0c1b      	lsrs	r3, r3, #16
 8006cee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d108      	bne.n	8006d0e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	0e1b      	lsrs	r3, r3, #24
 8006d00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d08:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d001      	beq.n	8006d12 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e024      	b.n	8006d5c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006d12:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d16:	08db      	lsrs	r3, r3, #3
 8006d18:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d01a      	beq.n	8006d5a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006d24:	4b0f      	ldr	r3, [pc, #60]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d28:	4a0e      	ldr	r2, [pc, #56]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d2a:	f023 0310 	bic.w	r3, r3, #16
 8006d2e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d30:	f7fe f93c 	bl	8004fac <HAL_GetTick>
 8006d34:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8006d36:	bf00      	nop
 8006d38:	f7fe f938 	bl	8004fac <HAL_GetTick>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d0f9      	beq.n	8006d38 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d48:	4a06      	ldr	r2, [pc, #24]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d4a:	00db      	lsls	r3, r3, #3
 8006d4c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006d4e:	4b05      	ldr	r3, [pc, #20]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d52:	4a04      	ldr	r2, [pc, #16]	@ (8006d64 <HAL_RCC_OscConfig+0x86c>)
 8006d54:	f043 0310 	orr.w	r3, r3, #16
 8006d58:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3720      	adds	r7, #32
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	44020c00 	.word	0x44020c00

08006d68 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d101      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e19e      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d7c:	4b83      	ldr	r3, [pc, #524]	@ (8006f8c <HAL_RCC_ClockConfig+0x224>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 030f 	and.w	r3, r3, #15
 8006d84:	683a      	ldr	r2, [r7, #0]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d910      	bls.n	8006dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d8a:	4b80      	ldr	r3, [pc, #512]	@ (8006f8c <HAL_RCC_ClockConfig+0x224>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f023 020f 	bic.w	r2, r3, #15
 8006d92:	497e      	ldr	r1, [pc, #504]	@ (8006f8c <HAL_RCC_ClockConfig+0x224>)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d9a:	4b7c      	ldr	r3, [pc, #496]	@ (8006f8c <HAL_RCC_ClockConfig+0x224>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d001      	beq.n	8006dac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e186      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0310 	and.w	r3, r3, #16
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d012      	beq.n	8006dde <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	695a      	ldr	r2, [r3, #20]
 8006dbc:	4b74      	ldr	r3, [pc, #464]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006dbe:	6a1b      	ldr	r3, [r3, #32]
 8006dc0:	0a1b      	lsrs	r3, r3, #8
 8006dc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d909      	bls.n	8006dde <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8006dca:	4b71      	ldr	r3, [pc, #452]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	021b      	lsls	r3, r3, #8
 8006dd8:	496d      	ldr	r1, [pc, #436]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0308 	and.w	r3, r3, #8
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d012      	beq.n	8006e10 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	691a      	ldr	r2, [r3, #16]
 8006dee:	4b68      	ldr	r3, [pc, #416]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	091b      	lsrs	r3, r3, #4
 8006df4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d909      	bls.n	8006e10 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8006dfc:	4b64      	ldr	r3, [pc, #400]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	011b      	lsls	r3, r3, #4
 8006e0a:	4961      	ldr	r1, [pc, #388]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d010      	beq.n	8006e3e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	4b5b      	ldr	r3, [pc, #364]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d908      	bls.n	8006e3e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8006e2c:	4b58      	ldr	r3, [pc, #352]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	4955      	ldr	r1, [pc, #340]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d010      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	4b50      	ldr	r3, [pc, #320]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	f003 030f 	and.w	r3, r3, #15
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d908      	bls.n	8006e6c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8006e5a:	4b4d      	ldr	r3, [pc, #308]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	f023 020f 	bic.w	r2, r3, #15
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	494a      	ldr	r1, [pc, #296]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 8093 	beq.w	8006fa0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	d107      	bne.n	8006e92 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e82:	4b43      	ldr	r3, [pc, #268]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d121      	bne.n	8006ed2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e113      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d107      	bne.n	8006eaa <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e9a:	4b3d      	ldr	r3, [pc, #244]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d115      	bne.n	8006ed2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e107      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d107      	bne.n	8006ec2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006eb2:	4b37      	ldr	r3, [pc, #220]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d109      	bne.n	8006ed2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e0fb      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ec2:	4b33      	ldr	r3, [pc, #204]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0302 	and.w	r3, r3, #2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d101      	bne.n	8006ed2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e0f3      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8006ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	f023 0203 	bic.w	r2, r3, #3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	492c      	ldr	r1, [pc, #176]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ee4:	f7fe f862 	bl	8004fac <HAL_GetTick>
 8006ee8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2b03      	cmp	r3, #3
 8006ef0:	d112      	bne.n	8006f18 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006ef2:	e00a      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006ef4:	f7fe f85a 	bl	8004fac <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d901      	bls.n	8006f0a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e0d7      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f0a:	4b21      	ldr	r3, [pc, #132]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	f003 0318 	and.w	r3, r3, #24
 8006f12:	2b18      	cmp	r3, #24
 8006f14:	d1ee      	bne.n	8006ef4 <HAL_RCC_ClockConfig+0x18c>
 8006f16:	e043      	b.n	8006fa0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d112      	bne.n	8006f46 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f20:	e00a      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006f22:	f7fe f843 	bl	8004fac <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d901      	bls.n	8006f38 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e0c0      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f38:	4b15      	ldr	r3, [pc, #84]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006f3a:	69db      	ldr	r3, [r3, #28]
 8006f3c:	f003 0318 	and.w	r3, r3, #24
 8006f40:	2b10      	cmp	r3, #16
 8006f42:	d1ee      	bne.n	8006f22 <HAL_RCC_ClockConfig+0x1ba>
 8006f44:	e02c      	b.n	8006fa0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d122      	bne.n	8006f94 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006f4e:	e00a      	b.n	8006f66 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006f50:	f7fe f82c 	bl	8004fac <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d901      	bls.n	8006f66 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e0a9      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006f66:	4b0a      	ldr	r3, [pc, #40]	@ (8006f90 <HAL_RCC_ClockConfig+0x228>)
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f003 0318 	and.w	r3, r3, #24
 8006f6e:	2b08      	cmp	r3, #8
 8006f70:	d1ee      	bne.n	8006f50 <HAL_RCC_ClockConfig+0x1e8>
 8006f72:	e015      	b.n	8006fa0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006f74:	f7fe f81a 	bl	8004fac <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d906      	bls.n	8006f94 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e097      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
 8006f8a:	bf00      	nop
 8006f8c:	40022000 	.word	0x40022000
 8006f90:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f94:	4b4b      	ldr	r3, [pc, #300]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	f003 0318 	and.w	r3, r3, #24
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1e9      	bne.n	8006f74 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0302 	and.w	r3, r3, #2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d010      	beq.n	8006fce <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	689a      	ldr	r2, [r3, #8]
 8006fb0:	4b44      	ldr	r3, [pc, #272]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	f003 030f 	and.w	r3, r3, #15
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d208      	bcs.n	8006fce <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8006fbc:	4b41      	ldr	r3, [pc, #260]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	f023 020f 	bic.w	r2, r3, #15
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	493e      	ldr	r1, [pc, #248]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fce:	4b3e      	ldr	r3, [pc, #248]	@ (80070c8 <HAL_RCC_ClockConfig+0x360>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 030f 	and.w	r3, r3, #15
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d210      	bcs.n	8006ffe <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fdc:	4b3a      	ldr	r3, [pc, #232]	@ (80070c8 <HAL_RCC_ClockConfig+0x360>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f023 020f 	bic.w	r2, r3, #15
 8006fe4:	4938      	ldr	r1, [pc, #224]	@ (80070c8 <HAL_RCC_ClockConfig+0x360>)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fec:	4b36      	ldr	r3, [pc, #216]	@ (80070c8 <HAL_RCC_ClockConfig+0x360>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 030f 	and.w	r3, r3, #15
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d001      	beq.n	8006ffe <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e05d      	b.n	80070ba <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0304 	and.w	r3, r3, #4
 8007006:	2b00      	cmp	r3, #0
 8007008:	d010      	beq.n	800702c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	68da      	ldr	r2, [r3, #12]
 800700e:	4b2d      	ldr	r3, [pc, #180]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007016:	429a      	cmp	r2, r3
 8007018:	d208      	bcs.n	800702c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800701a:	4b2a      	ldr	r3, [pc, #168]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	4927      	ldr	r1, [pc, #156]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8007028:	4313      	orrs	r3, r2
 800702a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0308 	and.w	r3, r3, #8
 8007034:	2b00      	cmp	r3, #0
 8007036:	d012      	beq.n	800705e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	4b21      	ldr	r3, [pc, #132]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	091b      	lsrs	r3, r3, #4
 8007042:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007046:	429a      	cmp	r2, r3
 8007048:	d209      	bcs.n	800705e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800704a:	4b1e      	ldr	r3, [pc, #120]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	491a      	ldr	r1, [pc, #104]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800705a:	4313      	orrs	r3, r2
 800705c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0310 	and.w	r3, r3, #16
 8007066:	2b00      	cmp	r3, #0
 8007068:	d012      	beq.n	8007090 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	695a      	ldr	r2, [r3, #20]
 800706e:	4b15      	ldr	r3, [pc, #84]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	0a1b      	lsrs	r3, r3, #8
 8007074:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007078:	429a      	cmp	r2, r3
 800707a:	d209      	bcs.n	8007090 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800707c:	4b11      	ldr	r3, [pc, #68]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	021b      	lsls	r3, r3, #8
 800708a:	490e      	ldr	r1, [pc, #56]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 800708c:	4313      	orrs	r3, r2
 800708e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007090:	f000 f822 	bl	80070d8 <HAL_RCC_GetSysClockFreq>
 8007094:	4602      	mov	r2, r0
 8007096:	4b0b      	ldr	r3, [pc, #44]	@ (80070c4 <HAL_RCC_ClockConfig+0x35c>)
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	f003 030f 	and.w	r3, r3, #15
 800709e:	490b      	ldr	r1, [pc, #44]	@ (80070cc <HAL_RCC_ClockConfig+0x364>)
 80070a0:	5ccb      	ldrb	r3, [r1, r3]
 80070a2:	fa22 f303 	lsr.w	r3, r2, r3
 80070a6:	4a0a      	ldr	r2, [pc, #40]	@ (80070d0 <HAL_RCC_ClockConfig+0x368>)
 80070a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80070aa:	4b0a      	ldr	r3, [pc, #40]	@ (80070d4 <HAL_RCC_ClockConfig+0x36c>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7fd fef2 	bl	8004e98 <HAL_InitTick>
 80070b4:	4603      	mov	r3, r0
 80070b6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80070b8:	7afb      	ldrb	r3, [r7, #11]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	44020c00 	.word	0x44020c00
 80070c8:	40022000 	.word	0x40022000
 80070cc:	0800e83c 	.word	0x0800e83c
 80070d0:	20000000 	.word	0x20000000
 80070d4:	20000098 	.word	0x20000098

080070d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070d8:	b480      	push	{r7}
 80070da:	b089      	sub	sp, #36	@ 0x24
 80070dc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80070de:	4b8c      	ldr	r3, [pc, #560]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	f003 0318 	and.w	r3, r3, #24
 80070e6:	2b08      	cmp	r3, #8
 80070e8:	d102      	bne.n	80070f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80070ea:	4b8a      	ldr	r3, [pc, #552]	@ (8007314 <HAL_RCC_GetSysClockFreq+0x23c>)
 80070ec:	61fb      	str	r3, [r7, #28]
 80070ee:	e107      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80070f0:	4b87      	ldr	r3, [pc, #540]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	f003 0318 	and.w	r3, r3, #24
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d112      	bne.n	8007122 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80070fc:	4b84      	ldr	r3, [pc, #528]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0320 	and.w	r3, r3, #32
 8007104:	2b00      	cmp	r3, #0
 8007106:	d009      	beq.n	800711c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007108:	4b81      	ldr	r3, [pc, #516]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	08db      	lsrs	r3, r3, #3
 800710e:	f003 0303 	and.w	r3, r3, #3
 8007112:	4a81      	ldr	r2, [pc, #516]	@ (8007318 <HAL_RCC_GetSysClockFreq+0x240>)
 8007114:	fa22 f303 	lsr.w	r3, r2, r3
 8007118:	61fb      	str	r3, [r7, #28]
 800711a:	e0f1      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800711c:	4b7e      	ldr	r3, [pc, #504]	@ (8007318 <HAL_RCC_GetSysClockFreq+0x240>)
 800711e:	61fb      	str	r3, [r7, #28]
 8007120:	e0ee      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007122:	4b7b      	ldr	r3, [pc, #492]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 0318 	and.w	r3, r3, #24
 800712a:	2b10      	cmp	r3, #16
 800712c:	d102      	bne.n	8007134 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800712e:	4b7b      	ldr	r3, [pc, #492]	@ (800731c <HAL_RCC_GetSysClockFreq+0x244>)
 8007130:	61fb      	str	r3, [r7, #28]
 8007132:	e0e5      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007134:	4b76      	ldr	r3, [pc, #472]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007136:	69db      	ldr	r3, [r3, #28]
 8007138:	f003 0318 	and.w	r3, r3, #24
 800713c:	2b18      	cmp	r3, #24
 800713e:	f040 80dd 	bne.w	80072fc <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007142:	4b73      	ldr	r3, [pc, #460]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007146:	f003 0303 	and.w	r3, r3, #3
 800714a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800714c:	4b70      	ldr	r3, [pc, #448]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 800714e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007150:	0a1b      	lsrs	r3, r3, #8
 8007152:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007156:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007158:	4b6d      	ldr	r3, [pc, #436]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 800715a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715c:	091b      	lsrs	r3, r3, #4
 800715e:	f003 0301 	and.w	r3, r3, #1
 8007162:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007164:	4b6a      	ldr	r3, [pc, #424]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8007168:	08db      	lsrs	r3, r3, #3
 800716a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	fb02 f303 	mul.w	r3, r2, r3
 8007174:	ee07 3a90 	vmov	s15, r3
 8007178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800717c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	f000 80b7 	beq.w	80072f6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d003      	beq.n	8007196 <HAL_RCC_GetSysClockFreq+0xbe>
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	2b03      	cmp	r3, #3
 8007192:	d056      	beq.n	8007242 <HAL_RCC_GetSysClockFreq+0x16a>
 8007194:	e077      	b.n	8007286 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007196:	4b5e      	ldr	r3, [pc, #376]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0320 	and.w	r3, r3, #32
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d02d      	beq.n	80071fe <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071a2:	4b5b      	ldr	r3, [pc, #364]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	08db      	lsrs	r3, r3, #3
 80071a8:	f003 0303 	and.w	r3, r3, #3
 80071ac:	4a5a      	ldr	r2, [pc, #360]	@ (8007318 <HAL_RCC_GetSysClockFreq+0x240>)
 80071ae:	fa22 f303 	lsr.w	r3, r2, r3
 80071b2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	ee07 3a90 	vmov	s15, r3
 80071ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	ee07 3a90 	vmov	s15, r3
 80071c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071cc:	4b50      	ldr	r3, [pc, #320]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80071ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071d4:	ee07 3a90 	vmov	s15, r3
 80071d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80071dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80071e0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8007320 <HAL_RCC_GetSysClockFreq+0x248>
 80071e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80071ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071f8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80071fc:	e065      	b.n	80072ca <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	ee07 3a90 	vmov	s15, r3
 8007204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007208:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8007324 <HAL_RCC_GetSysClockFreq+0x24c>
 800720c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007210:	4b3f      	ldr	r3, [pc, #252]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007218:	ee07 3a90 	vmov	s15, r3
 800721c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007220:	ed97 6a02 	vldr	s12, [r7, #8]
 8007224:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007320 <HAL_RCC_GetSysClockFreq+0x248>
 8007228:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800722c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007230:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007234:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800723c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007240:	e043      	b.n	80072ca <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	ee07 3a90 	vmov	s15, r3
 8007248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800724c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8007328 <HAL_RCC_GetSysClockFreq+0x250>
 8007250:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007254:	4b2e      	ldr	r3, [pc, #184]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 8007256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800725c:	ee07 3a90 	vmov	s15, r3
 8007260:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007264:	ed97 6a02 	vldr	s12, [r7, #8]
 8007268:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8007320 <HAL_RCC_GetSysClockFreq+0x248>
 800726c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007270:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007274:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007278:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800727c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007280:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8007284:	e021      	b.n	80072ca <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	ee07 3a90 	vmov	s15, r3
 800728c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007290:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800732c <HAL_RCC_GetSysClockFreq+0x254>
 8007294:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007298:	4b1d      	ldr	r3, [pc, #116]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 800729a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800729c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072a0:	ee07 3a90 	vmov	s15, r3
 80072a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80072a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80072ac:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8007320 <HAL_RCC_GetSysClockFreq+0x248>
 80072b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80072b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072c4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80072c8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80072ca:	4b11      	ldr	r3, [pc, #68]	@ (8007310 <HAL_RCC_GetSysClockFreq+0x238>)
 80072cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ce:	0a5b      	lsrs	r3, r3, #9
 80072d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072d4:	3301      	adds	r3, #1
 80072d6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	ee07 3a90 	vmov	s15, r3
 80072de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80072e2:	edd7 6a06 	vldr	s13, [r7, #24]
 80072e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072ee:	ee17 3a90 	vmov	r3, s15
 80072f2:	61fb      	str	r3, [r7, #28]
 80072f4:	e004      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80072f6:	2300      	movs	r3, #0
 80072f8:	61fb      	str	r3, [r7, #28]
 80072fa:	e001      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80072fc:	4b06      	ldr	r3, [pc, #24]	@ (8007318 <HAL_RCC_GetSysClockFreq+0x240>)
 80072fe:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8007300:	69fb      	ldr	r3, [r7, #28]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3724      	adds	r7, #36	@ 0x24
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	44020c00 	.word	0x44020c00
 8007314:	003d0900 	.word	0x003d0900
 8007318:	03d09000 	.word	0x03d09000
 800731c:	017d7840 	.word	0x017d7840
 8007320:	46000000 	.word	0x46000000
 8007324:	4c742400 	.word	0x4c742400
 8007328:	4bbebc20 	.word	0x4bbebc20
 800732c:	4a742400 	.word	0x4a742400

08007330 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007334:	f7ff fed0 	bl	80070d8 <HAL_RCC_GetSysClockFreq>
 8007338:	4602      	mov	r2, r0
 800733a:	4b08      	ldr	r3, [pc, #32]	@ (800735c <HAL_RCC_GetHCLKFreq+0x2c>)
 800733c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800733e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007342:	4907      	ldr	r1, [pc, #28]	@ (8007360 <HAL_RCC_GetHCLKFreq+0x30>)
 8007344:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007346:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800734a:	fa22 f303 	lsr.w	r3, r2, r3
 800734e:	4a05      	ldr	r2, [pc, #20]	@ (8007364 <HAL_RCC_GetHCLKFreq+0x34>)
 8007350:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8007352:	4b04      	ldr	r3, [pc, #16]	@ (8007364 <HAL_RCC_GetHCLKFreq+0x34>)
 8007354:	681b      	ldr	r3, [r3, #0]
}
 8007356:	4618      	mov	r0, r3
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	44020c00 	.word	0x44020c00
 8007360:	0800e83c 	.word	0x0800e83c
 8007364:	20000000 	.word	0x20000000

08007368 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800736c:	b0ba      	sub	sp, #232	@ 0xe8
 800736e:	af00      	add	r7, sp, #0
 8007370:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007374:	2300      	movs	r3, #0
 8007376:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800737a:	2300      	movs	r3, #0
 800737c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007380:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800738c:	2500      	movs	r5, #0
 800738e:	ea54 0305 	orrs.w	r3, r4, r5
 8007392:	d00b      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8007394:	4bcd      	ldr	r3, [pc, #820]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007396:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800739a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800739e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a4:	4ac9      	ldr	r2, [pc, #804]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80073a6:	430b      	orrs	r3, r1
 80073a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b4:	f002 0801 	and.w	r8, r2, #1
 80073b8:	f04f 0900 	mov.w	r9, #0
 80073bc:	ea58 0309 	orrs.w	r3, r8, r9
 80073c0:	d042      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80073c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c8:	2b05      	cmp	r3, #5
 80073ca:	d823      	bhi.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80073cc:	a201      	add	r2, pc, #4	@ (adr r2, 80073d4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80073ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d2:	bf00      	nop
 80073d4:	0800741d 	.word	0x0800741d
 80073d8:	080073ed 	.word	0x080073ed
 80073dc:	08007401 	.word	0x08007401
 80073e0:	0800741d 	.word	0x0800741d
 80073e4:	0800741d 	.word	0x0800741d
 80073e8:	0800741d 	.word	0x0800741d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80073ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073f0:	3308      	adds	r3, #8
 80073f2:	4618      	mov	r0, r3
 80073f4:	f001 f978 	bl	80086e8 <RCCEx_PLL2_Config>
 80073f8:	4603      	mov	r3, r0
 80073fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80073fe:	e00e      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007400:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007404:	3330      	adds	r3, #48	@ 0x30
 8007406:	4618      	mov	r0, r3
 8007408:	f001 fa06 	bl	8008818 <RCCEx_PLL3_Config>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8007412:	e004      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800741a:	e000      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800741c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800741e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10c      	bne.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007426:	4ba9      	ldr	r3, [pc, #676]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007428:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800742c:	f023 0107 	bic.w	r1, r3, #7
 8007430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007436:	4aa5      	ldr	r2, [pc, #660]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007438:	430b      	orrs	r3, r1
 800743a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800743e:	e003      	b.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007440:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007444:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007448:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800744c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007450:	f002 0a02 	and.w	sl, r2, #2
 8007454:	f04f 0b00 	mov.w	fp, #0
 8007458:	ea5a 030b 	orrs.w	r3, sl, fp
 800745c:	f000 8088 	beq.w	8007570 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8007460:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007466:	2b28      	cmp	r3, #40	@ 0x28
 8007468:	d868      	bhi.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800746a:	a201      	add	r2, pc, #4	@ (adr r2, 8007470 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800746c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007470:	08007545 	.word	0x08007545
 8007474:	0800753d 	.word	0x0800753d
 8007478:	0800753d 	.word	0x0800753d
 800747c:	0800753d 	.word	0x0800753d
 8007480:	0800753d 	.word	0x0800753d
 8007484:	0800753d 	.word	0x0800753d
 8007488:	0800753d 	.word	0x0800753d
 800748c:	0800753d 	.word	0x0800753d
 8007490:	08007515 	.word	0x08007515
 8007494:	0800753d 	.word	0x0800753d
 8007498:	0800753d 	.word	0x0800753d
 800749c:	0800753d 	.word	0x0800753d
 80074a0:	0800753d 	.word	0x0800753d
 80074a4:	0800753d 	.word	0x0800753d
 80074a8:	0800753d 	.word	0x0800753d
 80074ac:	0800753d 	.word	0x0800753d
 80074b0:	08007529 	.word	0x08007529
 80074b4:	0800753d 	.word	0x0800753d
 80074b8:	0800753d 	.word	0x0800753d
 80074bc:	0800753d 	.word	0x0800753d
 80074c0:	0800753d 	.word	0x0800753d
 80074c4:	0800753d 	.word	0x0800753d
 80074c8:	0800753d 	.word	0x0800753d
 80074cc:	0800753d 	.word	0x0800753d
 80074d0:	08007545 	.word	0x08007545
 80074d4:	0800753d 	.word	0x0800753d
 80074d8:	0800753d 	.word	0x0800753d
 80074dc:	0800753d 	.word	0x0800753d
 80074e0:	0800753d 	.word	0x0800753d
 80074e4:	0800753d 	.word	0x0800753d
 80074e8:	0800753d 	.word	0x0800753d
 80074ec:	0800753d 	.word	0x0800753d
 80074f0:	08007545 	.word	0x08007545
 80074f4:	0800753d 	.word	0x0800753d
 80074f8:	0800753d 	.word	0x0800753d
 80074fc:	0800753d 	.word	0x0800753d
 8007500:	0800753d 	.word	0x0800753d
 8007504:	0800753d 	.word	0x0800753d
 8007508:	0800753d 	.word	0x0800753d
 800750c:	0800753d 	.word	0x0800753d
 8007510:	08007545 	.word	0x08007545
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007514:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007518:	3308      	adds	r3, #8
 800751a:	4618      	mov	r0, r3
 800751c:	f001 f8e4 	bl	80086e8 <RCCEx_PLL2_Config>
 8007520:	4603      	mov	r3, r0
 8007522:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8007526:	e00e      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007528:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800752c:	3330      	adds	r3, #48	@ 0x30
 800752e:	4618      	mov	r0, r3
 8007530:	f001 f972 	bl	8008818 <RCCEx_PLL3_Config>
 8007534:	4603      	mov	r3, r0
 8007536:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 800753a:	e004      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007542:	e000      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8007544:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007546:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10c      	bne.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800754e:	4b5f      	ldr	r3, [pc, #380]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007550:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007554:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007558:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800755c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755e:	4a5b      	ldr	r2, [pc, #364]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007560:	430b      	orrs	r3, r1
 8007562:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007566:	e003      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007568:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800756c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007570:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	f002 0304 	and.w	r3, r2, #4
 800757c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007580:	2300      	movs	r3, #0
 8007582:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007586:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800758a:	460b      	mov	r3, r1
 800758c:	4313      	orrs	r3, r2
 800758e:	d04e      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8007590:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007596:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800759a:	d02c      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800759c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80075a0:	d825      	bhi.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x286>
 80075a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075a6:	d028      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x292>
 80075a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ac:	d81f      	bhi.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x286>
 80075ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80075b0:	d025      	beq.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x296>
 80075b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80075b4:	d81b      	bhi.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x286>
 80075b6:	2b80      	cmp	r3, #128	@ 0x80
 80075b8:	d00f      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x272>
 80075ba:	2b80      	cmp	r3, #128	@ 0x80
 80075bc:	d817      	bhi.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x286>
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d01f      	beq.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80075c2:	2b40      	cmp	r3, #64	@ 0x40
 80075c4:	d113      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075ca:	3308      	adds	r3, #8
 80075cc:	4618      	mov	r0, r3
 80075ce:	f001 f88b 	bl	80086e8 <RCCEx_PLL2_Config>
 80075d2:	4603      	mov	r3, r0
 80075d4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 80075d8:	e014      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80075da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075de:	3330      	adds	r3, #48	@ 0x30
 80075e0:	4618      	mov	r0, r3
 80075e2:	f001 f919 	bl	8008818 <RCCEx_PLL3_Config>
 80075e6:	4603      	mov	r3, r0
 80075e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 80075ec:	e00a      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80075f4:	e006      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80075f6:	bf00      	nop
 80075f8:	e004      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80075fa:	bf00      	nop
 80075fc:	e002      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80075fe:	bf00      	nop
 8007600:	e000      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007604:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10c      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800760c:	4b2f      	ldr	r3, [pc, #188]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800760e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007612:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800761a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800761c:	4a2b      	ldr	r2, [pc, #172]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800761e:	430b      	orrs	r3, r1
 8007620:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007624:	e003      	b.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007626:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800762a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800762e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007636:	f002 0308 	and.w	r3, r2, #8
 800763a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800763e:	2300      	movs	r3, #0
 8007640:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007648:	460b      	mov	r3, r1
 800764a:	4313      	orrs	r3, r2
 800764c:	d056      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800764e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007652:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007654:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007658:	d031      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x356>
 800765a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800765e:	d82a      	bhi.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007664:	d02d      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800766a:	d824      	bhi.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800766c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007670:	d029      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007672:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007676:	d81e      	bhi.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800767c:	d011      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800767e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007682:	d818      	bhi.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007684:	2b00      	cmp	r3, #0
 8007686:	d023      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800768c:	d113      	bne.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800768e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007692:	3308      	adds	r3, #8
 8007694:	4618      	mov	r0, r3
 8007696:	f001 f827 	bl	80086e8 <RCCEx_PLL2_Config>
 800769a:	4603      	mov	r3, r0
 800769c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 80076a0:	e017      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80076a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076a6:	3330      	adds	r3, #48	@ 0x30
 80076a8:	4618      	mov	r0, r3
 80076aa:	f001 f8b5 	bl	8008818 <RCCEx_PLL3_Config>
 80076ae:	4603      	mov	r3, r0
 80076b0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 80076b4:	e00d      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80076bc:	e009      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80076be:	bf00      	nop
 80076c0:	e007      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80076c2:	bf00      	nop
 80076c4:	e005      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80076c6:	bf00      	nop
 80076c8:	e003      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80076ca:	bf00      	nop
 80076cc:	44020c00 	.word	0x44020c00
        break;
 80076d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10c      	bne.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80076da:	4bb9      	ldr	r3, [pc, #740]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80076dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076e0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80076e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076ea:	4ab5      	ldr	r2, [pc, #724]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80076ec:	430b      	orrs	r3, r1
 80076ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80076f2:	e003      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80076f8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80076fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007704:	f002 0310 	and.w	r3, r2, #16
 8007708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800770c:	2300      	movs	r3, #0
 800770e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007712:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007716:	460b      	mov	r3, r1
 8007718:	4313      	orrs	r3, r2
 800771a:	d053      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800771c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007720:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007722:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007726:	d031      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x424>
 8007728:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800772c:	d82a      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800772e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007732:	d02d      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8007734:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007738:	d824      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800773a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800773e:	d029      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8007740:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007744:	d81e      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007746:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800774a:	d011      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800774c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007750:	d818      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007752:	2b00      	cmp	r3, #0
 8007754:	d020      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8007756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800775a:	d113      	bne.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800775c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007760:	3308      	adds	r3, #8
 8007762:	4618      	mov	r0, r3
 8007764:	f000 ffc0 	bl	80086e8 <RCCEx_PLL2_Config>
 8007768:	4603      	mov	r3, r0
 800776a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 800776e:	e014      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007770:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007774:	3330      	adds	r3, #48	@ 0x30
 8007776:	4618      	mov	r0, r3
 8007778:	f001 f84e 	bl	8008818 <RCCEx_PLL3_Config>
 800777c:	4603      	mov	r3, r0
 800777e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8007782:	e00a      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800778a:	e006      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800778c:	bf00      	nop
 800778e:	e004      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007790:	bf00      	nop
 8007792:	e002      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007794:	bf00      	nop
 8007796:	e000      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800779a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10c      	bne.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80077a2:	4b87      	ldr	r3, [pc, #540]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80077a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80077ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b2:	4a83      	ldr	r2, [pc, #524]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80077b4:	430b      	orrs	r3, r1
 80077b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80077ba:	e003      	b.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80077c0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80077c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077cc:	f002 0320 	and.w	r3, r2, #32
 80077d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077d4:	2300      	movs	r3, #0
 80077d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077da:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80077de:	460b      	mov	r3, r1
 80077e0:	4313      	orrs	r3, r2
 80077e2:	d053      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80077e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ea:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80077ee:	d031      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80077f0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80077f4:	d82a      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80077f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077fa:	d02d      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80077fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007800:	d824      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007802:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007806:	d029      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8007808:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800780c:	d81e      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800780e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007812:	d011      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8007814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007818:	d818      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800781a:	2b00      	cmp	r3, #0
 800781c:	d020      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800781e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007822:	d113      	bne.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007824:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007828:	3308      	adds	r3, #8
 800782a:	4618      	mov	r0, r3
 800782c:	f000 ff5c 	bl	80086e8 <RCCEx_PLL2_Config>
 8007830:	4603      	mov	r3, r0
 8007832:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8007836:	e014      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007838:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800783c:	3330      	adds	r3, #48	@ 0x30
 800783e:	4618      	mov	r0, r3
 8007840:	f000 ffea 	bl	8008818 <RCCEx_PLL3_Config>
 8007844:	4603      	mov	r3, r0
 8007846:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 800784a:	e00a      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007852:	e006      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007854:	bf00      	nop
 8007856:	e004      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007858:	bf00      	nop
 800785a:	e002      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800785c:	bf00      	nop
 800785e:	e000      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8007860:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007862:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10c      	bne.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800786a:	4b55      	ldr	r3, [pc, #340]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800786c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007870:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8007874:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800787a:	4a51      	ldr	r2, [pc, #324]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800787c:	430b      	orrs	r3, r1
 800787e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007882:	e003      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007884:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007888:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800788c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007898:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800789c:	2300      	movs	r3, #0
 800789e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078a2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80078a6:	460b      	mov	r3, r1
 80078a8:	4313      	orrs	r3, r2
 80078aa:	d053      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80078ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078b2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80078b6:	d031      	beq.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80078b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80078bc:	d82a      	bhi.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80078be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078c2:	d02d      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80078c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078c8:	d824      	bhi.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80078ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078ce:	d029      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80078d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078d4:	d81e      	bhi.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80078d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078da:	d011      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80078dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078e0:	d818      	bhi.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d020      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80078e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078ea:	d113      	bne.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078f0:	3308      	adds	r3, #8
 80078f2:	4618      	mov	r0, r3
 80078f4:	f000 fef8 	bl	80086e8 <RCCEx_PLL2_Config>
 80078f8:	4603      	mov	r3, r0
 80078fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80078fe:	e014      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007900:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007904:	3330      	adds	r3, #48	@ 0x30
 8007906:	4618      	mov	r0, r3
 8007908:	f000 ff86 	bl	8008818 <RCCEx_PLL3_Config>
 800790c:	4603      	mov	r3, r0
 800790e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8007912:	e00a      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800791a:	e006      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800791c:	bf00      	nop
 800791e:	e004      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007920:	bf00      	nop
 8007922:	e002      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007924:	bf00      	nop
 8007926:	e000      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800792a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10c      	bne.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8007932:	4b23      	ldr	r3, [pc, #140]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007938:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800793c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007942:	4a1f      	ldr	r2, [pc, #124]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007944:	430b      	orrs	r3, r1
 8007946:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800794a:	e003      	b.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800794c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007950:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007954:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007960:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007964:	2300      	movs	r3, #0
 8007966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800796a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800796e:	460b      	mov	r3, r1
 8007970:	4313      	orrs	r3, r2
 8007972:	d03d      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8007974:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007978:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800797a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800797e:	d01b      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8007980:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007984:	d814      	bhi.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8007986:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800798a:	d017      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x654>
 800798c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007990:	d80e      	bhi.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8007992:	2b00      	cmp	r3, #0
 8007994:	d016      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8007996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800799a:	d109      	bne.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800799c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079a0:	3330      	adds	r3, #48	@ 0x30
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 ff38 	bl	8008818 <RCCEx_PLL3_Config>
 80079a8:	4603      	mov	r3, r0
 80079aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80079ae:	e00a      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80079b6:	e006      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80079b8:	bf00      	nop
 80079ba:	e004      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80079bc:	bf00      	nop
 80079be:	e002      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 80079c0:	44020c00 	.word	0x44020c00
        break;
 80079c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079c6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10c      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80079ce:	4b99      	ldr	r3, [pc, #612]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80079d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079d4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80079d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079de:	4a95      	ldr	r2, [pc, #596]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80079e0:	430b      	orrs	r3, r1
 80079e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80079e6:	e003      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80079ec:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80079f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80079fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a00:	2300      	movs	r3, #0
 8007a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a06:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	d03b      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8007a10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a16:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007a1a:	d01b      	beq.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8007a1c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007a20:	d814      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8007a22:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a26:	d017      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8007a28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a2c:	d80e      	bhi.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d014      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8007a32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a36:	d109      	bne.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a3c:	3330      	adds	r3, #48	@ 0x30
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f000 feea 	bl	8008818 <RCCEx_PLL3_Config>
 8007a44:	4603      	mov	r3, r0
 8007a46:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8007a4a:	e008      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007a52:	e004      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8007a54:	bf00      	nop
 8007a56:	e002      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8007a58:	bf00      	nop
 8007a5a:	e000      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8007a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a5e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10c      	bne.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8007a66:	4b73      	ldr	r3, [pc, #460]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007a68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a6c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8007a70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a76:	4a6f      	ldr	r2, [pc, #444]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007a7e:	e003      	b.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a80:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a84:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a90:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007a94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a9e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	d03d      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8007aa8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ab0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ab4:	d01b      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x786>
 8007ab6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007aba:	d814      	bhi.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8007abc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ac0:	d017      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8007ac2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ac6:	d80e      	bhi.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d014      	beq.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8007acc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ad0:	d109      	bne.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ad6:	3330      	adds	r3, #48	@ 0x30
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 fe9d 	bl	8008818 <RCCEx_PLL3_Config>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8007ae4:	e008      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007aec:	e004      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8007aee:	bf00      	nop
 8007af0:	e002      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8007af2:	bf00      	nop
 8007af4:	e000      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8007af6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007af8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d10d      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007b00:	4b4c      	ldr	r3, [pc, #304]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007b0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b12:	4a48      	ldr	r2, [pc, #288]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b14:	430b      	orrs	r3, r1
 8007b16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007b1a:	e003      	b.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b1c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007b20:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8007b24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007b30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b34:	2300      	movs	r3, #0
 8007b36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b3a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4313      	orrs	r3, r2
 8007b42:	d035      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8007b44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b50:	d015      	beq.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8007b52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b56:	d80e      	bhi.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d012      	beq.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8007b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b60:	d109      	bne.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007b62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b66:	3330      	adds	r3, #48	@ 0x30
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f000 fe55 	bl	8008818 <RCCEx_PLL3_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8007b74:	e006      	b.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007b7c:	e002      	b.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8007b7e:	bf00      	nop
 8007b80:	e000      	b.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8007b82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b84:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10d      	bne.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8007b8c:	4b29      	ldr	r3, [pc, #164]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007b8e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b92:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8007b96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b9e:	4a25      	ldr	r2, [pc, #148]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007ba0:	430b      	orrs	r3, r1
 8007ba2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007ba6:	e003      	b.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007bac:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8007bb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb8:	2100      	movs	r1, #0
 8007bba:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8007bbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007bc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bc6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007bca:	460b      	mov	r3, r1
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	d037      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8007bd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bdc:	d015      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007bde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007be2:	d80e      	bhi.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d012      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8007be8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bec:	d109      	bne.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007bee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bf2:	3330      	adds	r3, #48	@ 0x30
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f000 fe0f 	bl	8008818 <RCCEx_PLL3_Config>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8007c00:	e006      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007c08:	e002      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8007c0a:	bf00      	nop
 8007c0c:	e000      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8007c0e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007c10:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d10f      	bne.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8007c18:	4b06      	ldr	r3, [pc, #24]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c1e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007c22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c2a:	4a02      	ldr	r2, [pc, #8]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c2c:	430b      	orrs	r3, r1
 8007c2e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007c32:	e005      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8007c34:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c38:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007c3c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007c40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	2100      	movs	r1, #0
 8007c4a:	67b9      	str	r1, [r7, #120]	@ 0x78
 8007c4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007c52:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007c56:	460b      	mov	r3, r1
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	d00e      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8007c5c:	4bb8      	ldr	r3, [pc, #736]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	4ab7      	ldr	r2, [pc, #732]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007c62:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c66:	61d3      	str	r3, [r2, #28]
 8007c68:	4bb5      	ldr	r3, [pc, #724]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007c6a:	69d9      	ldr	r1, [r3, #28]
 8007c6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c70:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007c74:	4ab2      	ldr	r2, [pc, #712]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007c76:	430b      	orrs	r3, r1
 8007c78:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c82:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007c86:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c88:	2300      	movs	r3, #0
 8007c8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007c8c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007c90:	460b      	mov	r3, r1
 8007c92:	4313      	orrs	r3, r2
 8007c94:	d055      	beq.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8007c96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c9e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007ca2:	d031      	beq.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8007ca4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007ca8:	d82a      	bhi.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8007caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cae:	d02d      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8007cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cb4:	d824      	bhi.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8007cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cba:	d029      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8007cbc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cc0:	d81e      	bhi.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8007cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cc6:	d011      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ccc:	d818      	bhi.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d020      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 8007cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cd6:	d113      	bne.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cdc:	3308      	adds	r3, #8
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fd02 	bl	80086e8 <RCCEx_PLL2_Config>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007cea:	e014      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cf0:	3330      	adds	r3, #48	@ 0x30
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 fd90 	bl	8008818 <RCCEx_PLL3_Config>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007cfe:	e00a      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007d06:	e006      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007d08:	bf00      	nop
 8007d0a:	e004      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007d0c:	bf00      	nop
 8007d0e:	e002      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007d10:	bf00      	nop
 8007d12:	e000      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10d      	bne.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007d1e:	4b88      	ldr	r3, [pc, #544]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007d20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007d24:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007d28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d30:	4a83      	ldr	r2, [pc, #524]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007d32:	430b      	orrs	r3, r1
 8007d34:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007d38:	e003      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d3a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d3e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007d42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007d4e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d50:	2300      	movs	r3, #0
 8007d52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d54:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	d055      	beq.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8007d5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d66:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007d6a:	d031      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8007d6c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007d70:	d82a      	bhi.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007d72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d76:	d02d      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8007d78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d7c:	d824      	bhi.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007d7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d82:	d029      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007d84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d88:	d81e      	bhi.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d8e:	d011      	beq.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8007d90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d94:	d818      	bhi.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d020      	beq.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d9e:	d113      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007da4:	3308      	adds	r3, #8
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 fc9e 	bl	80086e8 <RCCEx_PLL2_Config>
 8007dac:	4603      	mov	r3, r0
 8007dae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8007db2:	e014      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007db4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007db8:	3330      	adds	r3, #48	@ 0x30
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f000 fd2c 	bl	8008818 <RCCEx_PLL3_Config>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8007dc6:	e00a      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007dce:	e006      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8007dd0:	bf00      	nop
 8007dd2:	e004      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8007dd4:	bf00      	nop
 8007dd6:	e002      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8007dd8:	bf00      	nop
 8007dda:	e000      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8007ddc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dde:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d10d      	bne.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007de6:	4b56      	ldr	r3, [pc, #344]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007de8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007dec:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007df0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007df8:	4a51      	ldr	r2, [pc, #324]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007dfa:	430b      	orrs	r3, r1
 8007dfc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007e00:	e003      	b.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e02:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007e06:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007e0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007e16:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e18:	2300      	movs	r3, #0
 8007e1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007e1c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007e20:	460b      	mov	r3, r1
 8007e22:	4313      	orrs	r3, r2
 8007e24:	d032      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007e26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e2e:	2b05      	cmp	r3, #5
 8007e30:	d80f      	bhi.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8007e32:	2b03      	cmp	r3, #3
 8007e34:	d211      	bcs.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d911      	bls.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	d109      	bne.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007e3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e42:	3308      	adds	r3, #8
 8007e44:	4618      	mov	r0, r3
 8007e46:	f000 fc4f 	bl	80086e8 <RCCEx_PLL2_Config>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007e50:	e006      	b.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007e58:	e002      	b.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8007e5a:	bf00      	nop
 8007e5c:	e000      	b.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8007e5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e60:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10d      	bne.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007e68:	4b35      	ldr	r3, [pc, #212]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e6e:	f023 0107 	bic.w	r1, r3, #7
 8007e72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e7a:	4a31      	ldr	r2, [pc, #196]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007e7c:	430b      	orrs	r3, r1
 8007e7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007e82:	e003      	b.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e84:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007e88:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8007e8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	2100      	movs	r1, #0
 8007e96:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e9e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	d024      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8007ea8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007eac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d005      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8007eb4:	2b08      	cmp	r3, #8
 8007eb6:	d005      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007ebe:	e002      	b.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8007ec0:	bf00      	nop
 8007ec2:	e000      	b.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8007ec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ec6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10d      	bne.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8007ece:	4b1c      	ldr	r3, [pc, #112]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007ed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ed4:	f023 0108 	bic.w	r1, r3, #8
 8007ed8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ee0:	4a17      	ldr	r2, [pc, #92]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007ee2:	430b      	orrs	r3, r1
 8007ee4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007ee8:	e003      	b.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eea:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007eee:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ef2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007efe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f00:	2300      	movs	r3, #0
 8007f02:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f04:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007f08:	460b      	mov	r3, r1
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	f000 80b9 	beq.w	8008082 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007f10:	4b0c      	ldr	r3, [pc, #48]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8007f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f14:	4a0b      	ldr	r2, [pc, #44]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8007f16:	f043 0301 	orr.w	r3, r3, #1
 8007f1a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007f1c:	f7fd f846 	bl	8004fac <HAL_GetTick>
 8007f20:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007f24:	e010      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f26:	f7fd f841 	bl	8004fac <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d908      	bls.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007f3c:	e00a      	b.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8007f3e:	bf00      	nop
 8007f40:	44020c00 	.word	0x44020c00
 8007f44:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007f48:	4bba      	ldr	r3, [pc, #744]	@ (8008234 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4c:	f003 0301 	and.w	r3, r3, #1
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d0e8      	beq.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8007f54:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	f040 808e 	bne.w	800807a <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007f5e:	4bb6      	ldr	r3, [pc, #728]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007f60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f68:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d023      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007f74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f78:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8007f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d01b      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007f84:	4bac      	ldr	r3, [pc, #688]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007f86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007f92:	4ba9      	ldr	r3, [pc, #676]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007f94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f98:	4aa7      	ldr	r2, [pc, #668]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007fa2:	4ba5      	ldr	r3, [pc, #660]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fa8:	4aa3      	ldr	r2, [pc, #652]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007fb2:	4aa1      	ldr	r2, [pc, #644]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d019      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fc8:	f7fc fff0 	bl	8004fac <HAL_GetTick>
 8007fcc:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fd0:	e00d      	b.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fd2:	f7fc ffeb 	bl	8004fac <HAL_GetTick>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fdc:	1ad2      	subs	r2, r2, r3
 8007fde:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d903      	bls.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8007fe6:	2303      	movs	r3, #3
 8007fe8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8007fec:	e006      	b.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fee:	4b92      	ldr	r3, [pc, #584]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d0ea      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8007ffc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008000:	2b00      	cmp	r3, #0
 8008002:	d135      	bne.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008004:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008008:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800800c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008010:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008014:	d110      	bne.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8008016:	4b88      	ldr	r3, [pc, #544]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008018:	69db      	ldr	r3, [r3, #28]
 800801a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800801e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008022:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008026:	091b      	lsrs	r3, r3, #4
 8008028:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800802c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8008030:	4a81      	ldr	r2, [pc, #516]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008032:	430b      	orrs	r3, r1
 8008034:	61d3      	str	r3, [r2, #28]
 8008036:	e005      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8008038:	4b7f      	ldr	r3, [pc, #508]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800803a:	69db      	ldr	r3, [r3, #28]
 800803c:	4a7e      	ldr	r2, [pc, #504]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800803e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008042:	61d3      	str	r3, [r2, #28]
 8008044:	4b7c      	ldr	r3, [pc, #496]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008046:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800804a:	4a7b      	ldr	r2, [pc, #492]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800804c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008050:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008054:	4b78      	ldr	r3, [pc, #480]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008056:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800805a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800805e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008062:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008066:	4a74      	ldr	r2, [pc, #464]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8008068:	430b      	orrs	r3, r1
 800806a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800806e:	e008      	b.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008070:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008074:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8008078:	e003      	b.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800807a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800807e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008082:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800808e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008090:	2300      	movs	r3, #0
 8008092:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008094:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008098:	460b      	mov	r3, r1
 800809a:	4313      	orrs	r3, r2
 800809c:	d035      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800809e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080a6:	2b30      	cmp	r3, #48	@ 0x30
 80080a8:	d014      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 80080aa:	2b30      	cmp	r3, #48	@ 0x30
 80080ac:	d80e      	bhi.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d012      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 80080b2:	2b20      	cmp	r3, #32
 80080b4:	d80a      	bhi.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d010      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xd74>
 80080ba:	2b10      	cmp	r3, #16
 80080bc:	d106      	bne.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080be:	4b5e      	ldr	r3, [pc, #376]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80080c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c2:	4a5d      	ldr	r2, [pc, #372]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80080c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080c8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80080ca:	e008      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80080d2:	e004      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80080d4:	bf00      	nop
 80080d6:	e002      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80080d8:	bf00      	nop
 80080da:	e000      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80080dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d10d      	bne.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80080e6:	4b54      	ldr	r3, [pc, #336]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80080e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80080f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080f8:	4a4f      	ldr	r2, [pc, #316]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80080fa:	430b      	orrs	r3, r1
 80080fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008100:	e003      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008102:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008106:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800810a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800810e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008112:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008116:	643b      	str	r3, [r7, #64]	@ 0x40
 8008118:	2300      	movs	r3, #0
 800811a:	647b      	str	r3, [r7, #68]	@ 0x44
 800811c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008120:	460b      	mov	r3, r1
 8008122:	4313      	orrs	r3, r2
 8008124:	d033      	beq.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008126:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800812a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800812e:	2b00      	cmp	r3, #0
 8008130:	d002      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8008132:	2b40      	cmp	r3, #64	@ 0x40
 8008134:	d007      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008136:	e010      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008138:	4b3f      	ldr	r3, [pc, #252]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800813a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813c:	4a3e      	ldr	r2, [pc, #248]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800813e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008142:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008144:	e00d      	b.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800814a:	3308      	adds	r3, #8
 800814c:	4618      	mov	r0, r3
 800814e:	f000 facb 	bl	80086e8 <RCCEx_PLL2_Config>
 8008152:	4603      	mov	r3, r0
 8008154:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008158:	e003      	b.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008162:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d10d      	bne.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800816a:	4b33      	ldr	r3, [pc, #204]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800816c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008170:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8008174:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008178:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800817c:	4a2e      	ldr	r2, [pc, #184]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800817e:	430b      	orrs	r3, r1
 8008180:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008184:	e003      	b.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008186:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800818a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800818e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008196:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800819a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800819c:	2300      	movs	r3, #0
 800819e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081a0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80081a4:	460b      	mov	r3, r1
 80081a6:	4313      	orrs	r3, r2
 80081a8:	d04c      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80081aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80081b2:	2b04      	cmp	r3, #4
 80081b4:	d827      	bhi.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80081b6:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 80081b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081bc:	080081d1 	.word	0x080081d1
 80081c0:	080081df 	.word	0x080081df
 80081c4:	080081f3 	.word	0x080081f3
 80081c8:	0800820f 	.word	0x0800820f
 80081cc:	0800820f 	.word	0x0800820f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081d0:	4b19      	ldr	r3, [pc, #100]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80081d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d4:	4a18      	ldr	r2, [pc, #96]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80081d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081da:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80081dc:	e018      	b.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081e2:	3308      	adds	r3, #8
 80081e4:	4618      	mov	r0, r3
 80081e6:	f000 fa7f 	bl	80086e8 <RCCEx_PLL2_Config>
 80081ea:	4603      	mov	r3, r0
 80081ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80081f0:	e00e      	b.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081f6:	3330      	adds	r3, #48	@ 0x30
 80081f8:	4618      	mov	r0, r3
 80081fa:	f000 fb0d 	bl	8008818 <RCCEx_PLL3_Config>
 80081fe:	4603      	mov	r3, r0
 8008200:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008204:	e004      	b.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800820c:	e000      	b.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 800820e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008210:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d111      	bne.n	800823c <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008218:	4b07      	ldr	r3, [pc, #28]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800821a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800821e:	f023 0107 	bic.w	r1, r3, #7
 8008222:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008226:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800822a:	4a03      	ldr	r2, [pc, #12]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800822c:	430b      	orrs	r3, r1
 800822e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008232:	e007      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8008234:	44020800 	.word	0x44020800
 8008238:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800823c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008240:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008244:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008250:	633b      	str	r3, [r7, #48]	@ 0x30
 8008252:	2300      	movs	r3, #0
 8008254:	637b      	str	r3, [r7, #52]	@ 0x34
 8008256:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800825a:	460b      	mov	r3, r1
 800825c:	4313      	orrs	r3, r2
 800825e:	f000 8081 	beq.w	8008364 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8008262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008266:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800826a:	2b20      	cmp	r3, #32
 800826c:	d85f      	bhi.n	800832e <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 800826e:	a201      	add	r2, pc, #4	@ (adr r2, 8008274 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8008270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008274:	080082f9 	.word	0x080082f9
 8008278:	0800832f 	.word	0x0800832f
 800827c:	0800832f 	.word	0x0800832f
 8008280:	0800832f 	.word	0x0800832f
 8008284:	0800832f 	.word	0x0800832f
 8008288:	0800832f 	.word	0x0800832f
 800828c:	0800832f 	.word	0x0800832f
 8008290:	0800832f 	.word	0x0800832f
 8008294:	08008307 	.word	0x08008307
 8008298:	0800832f 	.word	0x0800832f
 800829c:	0800832f 	.word	0x0800832f
 80082a0:	0800832f 	.word	0x0800832f
 80082a4:	0800832f 	.word	0x0800832f
 80082a8:	0800832f 	.word	0x0800832f
 80082ac:	0800832f 	.word	0x0800832f
 80082b0:	0800832f 	.word	0x0800832f
 80082b4:	0800831b 	.word	0x0800831b
 80082b8:	0800832f 	.word	0x0800832f
 80082bc:	0800832f 	.word	0x0800832f
 80082c0:	0800832f 	.word	0x0800832f
 80082c4:	0800832f 	.word	0x0800832f
 80082c8:	0800832f 	.word	0x0800832f
 80082cc:	0800832f 	.word	0x0800832f
 80082d0:	0800832f 	.word	0x0800832f
 80082d4:	08008337 	.word	0x08008337
 80082d8:	0800832f 	.word	0x0800832f
 80082dc:	0800832f 	.word	0x0800832f
 80082e0:	0800832f 	.word	0x0800832f
 80082e4:	0800832f 	.word	0x0800832f
 80082e8:	0800832f 	.word	0x0800832f
 80082ec:	0800832f 	.word	0x0800832f
 80082f0:	0800832f 	.word	0x0800832f
 80082f4:	08008337 	.word	0x08008337
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082f8:	4bb9      	ldr	r3, [pc, #740]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80082fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082fc:	4ab8      	ldr	r2, [pc, #736]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80082fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008302:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008304:	e018      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800830a:	3308      	adds	r3, #8
 800830c:	4618      	mov	r0, r3
 800830e:	f000 f9eb 	bl	80086e8 <RCCEx_PLL2_Config>
 8008312:	4603      	mov	r3, r0
 8008314:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008318:	e00e      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800831a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800831e:	3330      	adds	r3, #48	@ 0x30
 8008320:	4618      	mov	r0, r3
 8008322:	f000 fa79 	bl	8008818 <RCCEx_PLL3_Config>
 8008326:	4603      	mov	r3, r0
 8008328:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800832c:	e004      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008334:	e000      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 8008336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008338:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10d      	bne.n	800835c <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008340:	4ba7      	ldr	r3, [pc, #668]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008346:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800834a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800834e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008352:	4aa3      	ldr	r2, [pc, #652]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008354:	430b      	orrs	r3, r1
 8008356:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800835a:	e003      	b.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800835c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008360:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008364:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008372:	2300      	movs	r3, #0
 8008374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008376:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800837a:	460b      	mov	r3, r1
 800837c:	4313      	orrs	r3, r2
 800837e:	d04e      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8008380:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008384:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800838c:	d02e      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800838e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008392:	d827      	bhi.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008394:	2bc0      	cmp	r3, #192	@ 0xc0
 8008396:	d02b      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8008398:	2bc0      	cmp	r3, #192	@ 0xc0
 800839a:	d823      	bhi.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800839c:	2b80      	cmp	r3, #128	@ 0x80
 800839e:	d017      	beq.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 80083a0:	2b80      	cmp	r3, #128	@ 0x80
 80083a2:	d81f      	bhi.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d002      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x1046>
 80083a8:	2b40      	cmp	r3, #64	@ 0x40
 80083aa:	d007      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x1054>
 80083ac:	e01a      	b.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083ae:	4b8c      	ldr	r3, [pc, #560]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80083b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b2:	4a8b      	ldr	r2, [pc, #556]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80083b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083b8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80083ba:	e01a      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80083bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083c0:	3308      	adds	r3, #8
 80083c2:	4618      	mov	r0, r3
 80083c4:	f000 f990 	bl	80086e8 <RCCEx_PLL2_Config>
 80083c8:	4603      	mov	r3, r0
 80083ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80083ce:	e010      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80083d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083d4:	3330      	adds	r3, #48	@ 0x30
 80083d6:	4618      	mov	r0, r3
 80083d8:	f000 fa1e 	bl	8008818 <RCCEx_PLL3_Config>
 80083dc:	4603      	mov	r3, r0
 80083de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80083e2:	e006      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80083ea:	e002      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80083ec:	bf00      	nop
 80083ee:	e000      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80083f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10d      	bne.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80083fa:	4b79      	ldr	r3, [pc, #484]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80083fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008400:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8008404:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008408:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800840c:	4974      	ldr	r1, [pc, #464]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800840e:	4313      	orrs	r3, r2
 8008410:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008414:	e003      	b.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008416:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800841a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800841e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008426:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800842a:	623b      	str	r3, [r7, #32]
 800842c:	2300      	movs	r3, #0
 800842e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008430:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008434:	460b      	mov	r3, r1
 8008436:	4313      	orrs	r3, r2
 8008438:	d055      	beq.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800843a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800843e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008442:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008446:	d031      	beq.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8008448:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800844c:	d82a      	bhi.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800844e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008452:	d02d      	beq.n	80084b0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8008454:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008458:	d824      	bhi.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800845a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800845e:	d029      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8008460:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008464:	d81e      	bhi.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800846a:	d011      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 800846c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008470:	d818      	bhi.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d020      	beq.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8008476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800847a:	d113      	bne.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800847c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008480:	3308      	adds	r3, #8
 8008482:	4618      	mov	r0, r3
 8008484:	f000 f930 	bl	80086e8 <RCCEx_PLL2_Config>
 8008488:	4603      	mov	r3, r0
 800848a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800848e:	e014      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008490:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008494:	3330      	adds	r3, #48	@ 0x30
 8008496:	4618      	mov	r0, r3
 8008498:	f000 f9be 	bl	8008818 <RCCEx_PLL3_Config>
 800849c:	4603      	mov	r3, r0
 800849e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80084a2:	e00a      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80084aa:	e006      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80084ac:	bf00      	nop
 80084ae:	e004      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80084b0:	bf00      	nop
 80084b2:	e002      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80084b4:	bf00      	nop
 80084b6:	e000      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80084b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10d      	bne.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80084c2:	4b47      	ldr	r3, [pc, #284]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80084c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084c8:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80084cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80084d4:	4942      	ldr	r1, [pc, #264]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80084d6:	4313      	orrs	r3, r2
 80084d8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80084dc:	e003      	b.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80084e2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80084e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ee:	2100      	movs	r1, #0
 80084f0:	61b9      	str	r1, [r7, #24]
 80084f2:	f003 0302 	and.w	r3, r3, #2
 80084f6:	61fb      	str	r3, [r7, #28]
 80084f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80084fc:	460b      	mov	r3, r1
 80084fe:	4313      	orrs	r3, r2
 8008500:	d03c      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008502:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008506:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800850a:	2b03      	cmp	r3, #3
 800850c:	d81b      	bhi.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x11de>
 800850e:	a201      	add	r2, pc, #4	@ (adr r2, 8008514 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8008510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008514:	0800854f 	.word	0x0800854f
 8008518:	08008525 	.word	0x08008525
 800851c:	08008533 	.word	0x08008533
 8008520:	0800854f 	.word	0x0800854f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008524:	4b2e      	ldr	r3, [pc, #184]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8008526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008528:	4a2d      	ldr	r2, [pc, #180]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800852a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800852e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008530:	e00e      	b.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008536:	3308      	adds	r3, #8
 8008538:	4618      	mov	r0, r3
 800853a:	f000 f8d5 	bl	80086e8 <RCCEx_PLL2_Config>
 800853e:	4603      	mov	r3, r0
 8008540:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8008544:	e004      	b.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800854c:	e000      	b.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 800854e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008550:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10d      	bne.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008558:	4b21      	ldr	r3, [pc, #132]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800855a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800855e:	f023 0203 	bic.w	r2, r3, #3
 8008562:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008566:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800856a:	491d      	ldr	r1, [pc, #116]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800856c:	4313      	orrs	r3, r2
 800856e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008572:	e003      	b.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008574:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008578:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800857c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008584:	2100      	movs	r1, #0
 8008586:	6139      	str	r1, [r7, #16]
 8008588:	f003 0304 	and.w	r3, r3, #4
 800858c:	617b      	str	r3, [r7, #20]
 800858e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008592:	460b      	mov	r3, r1
 8008594:	4313      	orrs	r3, r2
 8008596:	d03c      	beq.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8008598:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800859c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085a4:	d00e      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80085a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085aa:	d815      	bhi.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d019      	beq.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 80085b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085b4:	d110      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085b6:	4b0a      	ldr	r3, [pc, #40]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80085b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ba:	4a09      	ldr	r2, [pc, #36]	@ (80085e0 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80085bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085c0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80085c2:	e010      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80085c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085c8:	3308      	adds	r3, #8
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 f88c 	bl	80086e8 <RCCEx_PLL2_Config>
 80085d0:	4603      	mov	r3, r0
 80085d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80085d6:	e006      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80085de:	e002      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x127e>
 80085e0:	44020c00 	.word	0x44020c00
        break;
 80085e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10d      	bne.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80085ee:	4b3d      	ldr	r3, [pc, #244]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80085f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80085f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008600:	4938      	ldr	r1, [pc, #224]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008602:	4313      	orrs	r3, r2
 8008604:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8008608:	e003      	b.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800860a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800860e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861a:	2100      	movs	r1, #0
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	f003 0310 	and.w	r3, r3, #16
 8008622:	60fb      	str	r3, [r7, #12]
 8008624:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008628:	460b      	mov	r3, r1
 800862a:	4313      	orrs	r3, r2
 800862c:	d038      	beq.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800862e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008632:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008636:	2b30      	cmp	r3, #48	@ 0x30
 8008638:	d01b      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 800863a:	2b30      	cmp	r3, #48	@ 0x30
 800863c:	d815      	bhi.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x1302>
 800863e:	2b10      	cmp	r3, #16
 8008640:	d002      	beq.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8008642:	2b20      	cmp	r3, #32
 8008644:	d007      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8008646:	e010      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008648:	4b26      	ldr	r3, [pc, #152]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800864a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864c:	4a25      	ldr	r2, [pc, #148]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800864e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008652:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008654:	e00e      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008656:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800865a:	3330      	adds	r3, #48	@ 0x30
 800865c:	4618      	mov	r0, r3
 800865e:	f000 f8db 	bl	8008818 <RCCEx_PLL3_Config>
 8008662:	4603      	mov	r3, r0
 8008664:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8008668:	e004      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8008670:	e000      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8008672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008674:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10d      	bne.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800867c:	4b19      	ldr	r3, [pc, #100]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800867e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008682:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008686:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800868a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800868e:	4915      	ldr	r1, [pc, #84]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8008690:	4313      	orrs	r3, r2
 8008692:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008696:	e003      	b.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008698:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800869c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80086a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	2100      	movs	r1, #0
 80086aa:	6039      	str	r1, [r7, #0]
 80086ac:	f003 0308 	and.w	r3, r3, #8
 80086b0:	607b      	str	r3, [r7, #4]
 80086b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80086b6:	460b      	mov	r3, r1
 80086b8:	4313      	orrs	r3, r2
 80086ba:	d00c      	beq.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80086bc:	4b09      	ldr	r3, [pc, #36]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80086be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80086c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80086ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80086ce:	4905      	ldr	r1, [pc, #20]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80086d0:	4313      	orrs	r3, r2
 80086d2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80086d6:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 80086da:	4618      	mov	r0, r3
 80086dc:	37e8      	adds	r7, #232	@ 0xe8
 80086de:	46bd      	mov	sp, r7
 80086e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086e4:	44020c00 	.word	0x44020c00

080086e8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80086f0:	4b48      	ldr	r3, [pc, #288]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a47      	ldr	r2, [pc, #284]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80086f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80086fc:	f7fc fc56 	bl	8004fac <HAL_GetTick>
 8008700:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008702:	e008      	b.n	8008716 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008704:	f7fc fc52 	bl	8004fac <HAL_GetTick>
 8008708:	4602      	mov	r2, r0
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	2b02      	cmp	r3, #2
 8008710:	d901      	bls.n	8008716 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e07a      	b.n	800880c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008716:	4b3f      	ldr	r3, [pc, #252]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800871e:	2b00      	cmp	r3, #0
 8008720:	d1f0      	bne.n	8008704 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008722:	4b3c      	ldr	r3, [pc, #240]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008726:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800872a:	f023 0303 	bic.w	r3, r3, #3
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	6811      	ldr	r1, [r2, #0]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6852      	ldr	r2, [r2, #4]
 8008736:	0212      	lsls	r2, r2, #8
 8008738:	430a      	orrs	r2, r1
 800873a:	4936      	ldr	r1, [pc, #216]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 800873c:	4313      	orrs	r3, r2
 800873e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	3b01      	subs	r3, #1
 8008746:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	3b01      	subs	r3, #1
 8008750:	025b      	lsls	r3, r3, #9
 8008752:	b29b      	uxth	r3, r3
 8008754:	431a      	orrs	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	691b      	ldr	r3, [r3, #16]
 800875a:	3b01      	subs	r3, #1
 800875c:	041b      	lsls	r3, r3, #16
 800875e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008762:	431a      	orrs	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	695b      	ldr	r3, [r3, #20]
 8008768:	3b01      	subs	r3, #1
 800876a:	061b      	lsls	r3, r3, #24
 800876c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008770:	4928      	ldr	r1, [pc, #160]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008772:	4313      	orrs	r3, r2
 8008774:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008776:	4b27      	ldr	r3, [pc, #156]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800877a:	f023 020c 	bic.w	r2, r3, #12
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	699b      	ldr	r3, [r3, #24]
 8008782:	4924      	ldr	r1, [pc, #144]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008784:	4313      	orrs	r3, r2
 8008786:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008788:	4b22      	ldr	r3, [pc, #136]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 800878a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800878c:	f023 0220 	bic.w	r2, r3, #32
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	491f      	ldr	r1, [pc, #124]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008796:	4313      	orrs	r3, r2
 8008798:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800879a:	4b1e      	ldr	r3, [pc, #120]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 800879c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a2:	491c      	ldr	r1, [pc, #112]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087a4:	4313      	orrs	r3, r2
 80087a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80087a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ac:	4a19      	ldr	r2, [pc, #100]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087ae:	f023 0310 	bic.w	r3, r3, #16
 80087b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80087b4:	4b17      	ldr	r3, [pc, #92]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	6a12      	ldr	r2, [r2, #32]
 80087c4:	00d2      	lsls	r2, r2, #3
 80087c6:	4913      	ldr	r1, [pc, #76]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80087cc:	4b11      	ldr	r3, [pc, #68]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d0:	4a10      	ldr	r2, [pc, #64]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087d2:	f043 0310 	orr.w	r3, r3, #16
 80087d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80087d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a0d      	ldr	r2, [pc, #52]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 80087de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80087e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80087e4:	f7fc fbe2 	bl	8004fac <HAL_GetTick>
 80087e8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087ea:	e008      	b.n	80087fe <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80087ec:	f7fc fbde 	bl	8004fac <HAL_GetTick>
 80087f0:	4602      	mov	r2, r0
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	1ad3      	subs	r3, r2, r3
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d901      	bls.n	80087fe <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e006      	b.n	800880c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087fe:	4b05      	ldr	r3, [pc, #20]	@ (8008814 <RCCEx_PLL2_Config+0x12c>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0f0      	beq.n	80087ec <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800880a:	2300      	movs	r3, #0

}
 800880c:	4618      	mov	r0, r3
 800880e:	3710      	adds	r7, #16
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	44020c00 	.word	0x44020c00

08008818 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8008820:	4b48      	ldr	r3, [pc, #288]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a47      	ldr	r2, [pc, #284]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800882a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800882c:	f7fc fbbe 	bl	8004fac <HAL_GetTick>
 8008830:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008832:	e008      	b.n	8008846 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008834:	f7fc fbba 	bl	8004fac <HAL_GetTick>
 8008838:	4602      	mov	r2, r0
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	1ad3      	subs	r3, r2, r3
 800883e:	2b02      	cmp	r3, #2
 8008840:	d901      	bls.n	8008846 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008842:	2303      	movs	r3, #3
 8008844:	e07a      	b.n	800893c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008846:	4b3f      	ldr	r3, [pc, #252]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1f0      	bne.n	8008834 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008852:	4b3c      	ldr	r3, [pc, #240]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008856:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800885a:	f023 0303 	bic.w	r3, r3, #3
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	6811      	ldr	r1, [r2, #0]
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6852      	ldr	r2, [r2, #4]
 8008866:	0212      	lsls	r2, r2, #8
 8008868:	430a      	orrs	r2, r1
 800886a:	4936      	ldr	r1, [pc, #216]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 800886c:	4313      	orrs	r3, r2
 800886e:	630b      	str	r3, [r1, #48]	@ 0x30
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	3b01      	subs	r3, #1
 8008876:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	3b01      	subs	r3, #1
 8008880:	025b      	lsls	r3, r3, #9
 8008882:	b29b      	uxth	r3, r3
 8008884:	431a      	orrs	r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	3b01      	subs	r3, #1
 800888c:	041b      	lsls	r3, r3, #16
 800888e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008892:	431a      	orrs	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	3b01      	subs	r3, #1
 800889a:	061b      	lsls	r3, r3, #24
 800889c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80088a0:	4928      	ldr	r1, [pc, #160]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088a2:	4313      	orrs	r3, r2
 80088a4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80088a6:	4b27      	ldr	r3, [pc, #156]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088aa:	f023 020c 	bic.w	r2, r3, #12
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	699b      	ldr	r3, [r3, #24]
 80088b2:	4924      	ldr	r1, [pc, #144]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088b4:	4313      	orrs	r3, r2
 80088b6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80088b8:	4b22      	ldr	r3, [pc, #136]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088bc:	f023 0220 	bic.w	r2, r3, #32
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	69db      	ldr	r3, [r3, #28]
 80088c4:	491f      	ldr	r1, [pc, #124]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088c6:	4313      	orrs	r3, r2
 80088c8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80088ca:	4b1e      	ldr	r3, [pc, #120]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d2:	491c      	ldr	r1, [pc, #112]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80088d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088dc:	4a19      	ldr	r2, [pc, #100]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088de:	f023 0310 	bic.w	r3, r3, #16
 80088e2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80088e4:	4b17      	ldr	r3, [pc, #92]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088ec:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	6a12      	ldr	r2, [r2, #32]
 80088f4:	00d2      	lsls	r2, r2, #3
 80088f6:	4913      	ldr	r1, [pc, #76]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088f8:	4313      	orrs	r3, r2
 80088fa:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80088fc:	4b11      	ldr	r3, [pc, #68]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 80088fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008900:	4a10      	ldr	r2, [pc, #64]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008902:	f043 0310 	orr.w	r3, r3, #16
 8008906:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8008908:	4b0e      	ldr	r3, [pc, #56]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a0d      	ldr	r2, [pc, #52]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 800890e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008912:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008914:	f7fc fb4a 	bl	8004fac <HAL_GetTick>
 8008918:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800891a:	e008      	b.n	800892e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800891c:	f7fc fb46 	bl	8004fac <HAL_GetTick>
 8008920:	4602      	mov	r2, r0
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	1ad3      	subs	r3, r2, r3
 8008926:	2b02      	cmp	r3, #2
 8008928:	d901      	bls.n	800892e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e006      	b.n	800893c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800892e:	4b05      	ldr	r3, [pc, #20]	@ (8008944 <RCCEx_PLL3_Config+0x12c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d0f0      	beq.n	800891c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	44020c00 	.word	0x44020c00

08008948 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e10d      	b.n	8008b76 <HAL_SPI_Init+0x22e>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a88      	ldr	r2, [pc, #544]	@ (8008b80 <HAL_SPI_Init+0x238>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d004      	beq.n	800896e <HAL_SPI_Init+0x26>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a86      	ldr	r2, [pc, #536]	@ (8008b84 <HAL_SPI_Init+0x23c>)
 800896a:	4293      	cmp	r3, r2
 800896c:	e000      	b.n	8008970 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800896e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a81      	ldr	r2, [pc, #516]	@ (8008b80 <HAL_SPI_Init+0x238>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d004      	beq.n	800898a <HAL_SPI_Init+0x42>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a7f      	ldr	r2, [pc, #508]	@ (8008b84 <HAL_SPI_Init+0x23c>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d105      	bne.n	8008996 <HAL_SPI_Init+0x4e>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	2b0f      	cmp	r3, #15
 8008990:	d901      	bls.n	8008996 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	e0ef      	b.n	8008b76 <HAL_SPI_Init+0x22e>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f001 fa00 	bl	8009d9c <SPI_GetPacketSize>
 800899c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a77      	ldr	r2, [pc, #476]	@ (8008b80 <HAL_SPI_Init+0x238>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d004      	beq.n	80089b2 <HAL_SPI_Init+0x6a>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a75      	ldr	r2, [pc, #468]	@ (8008b84 <HAL_SPI_Init+0x23c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d102      	bne.n	80089b8 <HAL_SPI_Init+0x70>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2b08      	cmp	r3, #8
 80089b6:	d820      	bhi.n	80089fa <HAL_SPI_Init+0xb2>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80089bc:	4a72      	ldr	r2, [pc, #456]	@ (8008b88 <HAL_SPI_Init+0x240>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d018      	beq.n	80089f4 <HAL_SPI_Init+0xac>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a71      	ldr	r2, [pc, #452]	@ (8008b8c <HAL_SPI_Init+0x244>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d013      	beq.n	80089f4 <HAL_SPI_Init+0xac>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a6f      	ldr	r2, [pc, #444]	@ (8008b90 <HAL_SPI_Init+0x248>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d00e      	beq.n	80089f4 <HAL_SPI_Init+0xac>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a6e      	ldr	r2, [pc, #440]	@ (8008b94 <HAL_SPI_Init+0x24c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d009      	beq.n	80089f4 <HAL_SPI_Init+0xac>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a6c      	ldr	r2, [pc, #432]	@ (8008b98 <HAL_SPI_Init+0x250>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d004      	beq.n	80089f4 <HAL_SPI_Init+0xac>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a6b      	ldr	r2, [pc, #428]	@ (8008b9c <HAL_SPI_Init+0x254>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d104      	bne.n	80089fe <HAL_SPI_Init+0xb6>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2b10      	cmp	r3, #16
 80089f8:	d901      	bls.n	80089fe <HAL_SPI_Init+0xb6>
  {
    return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e0bb      	b.n	8008b76 <HAL_SPI_Init+0x22e>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d106      	bne.n	8008a18 <HAL_SPI_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7f8 fdd6 	bl	80015c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0201 	bic.w	r2, r2, #1
 8008a2e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008a3a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008a44:	d119      	bne.n	8008a7a <HAL_SPI_Init+0x132>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008a4e:	d103      	bne.n	8008a58 <HAL_SPI_Init+0x110>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d008      	beq.n	8008a6a <HAL_SPI_Init+0x122>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d10c      	bne.n	8008a7a <HAL_SPI_Init+0x132>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008a64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a68:	d107      	bne.n	8008a7a <HAL_SPI_Init+0x132>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008a78:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00f      	beq.n	8008aa6 <HAL_SPI_Init+0x15e>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	2b06      	cmp	r3, #6
 8008a8c:	d90b      	bls.n	8008aa6 <HAL_SPI_Init+0x15e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	430a      	orrs	r2, r1
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	e007      	b.n	8008ab6 <HAL_SPI_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ab4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	69da      	ldr	r2, [r3, #28]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac8:	ea42 0103 	orr.w	r1, r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	68da      	ldr	r2, [r3, #12]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae0:	431a      	orrs	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae6:	431a      	orrs	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	431a      	orrs	r2, r3
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	431a      	orrs	r2, r3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	695b      	ldr	r3, [r3, #20]
 8008af8:	431a      	orrs	r2, r3
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	431a      	orrs	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b0a:	431a      	orrs	r2, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	431a      	orrs	r2, r3
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b16:	431a      	orrs	r2, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b1c:	431a      	orrs	r2, r3
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b22:	ea42 0103 	orr.w	r1, r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f022 0201 	bic.w	r2, r2, #1
 8008b40:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00a      	beq.n	8008b64 <HAL_SPI_Init+0x21c>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68db      	ldr	r3, [r3, #12]
 8008b54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	430a      	orrs	r2, r1
 8008b62:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	40014c00 	.word	0x40014c00
 8008b84:	50014c00 	.word	0x50014c00
 8008b88:	40013000 	.word	0x40013000
 8008b8c:	50013000 	.word	0x50013000
 8008b90:	40003800 	.word	0x40003800
 8008b94:	50003800 	.word	0x50003800
 8008b98:	40003c00 	.word	0x40003c00
 8008b9c:	50003c00 	.word	0x50003c00

08008ba0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b088      	sub	sp, #32
 8008ba4:	af02      	add	r7, sp, #8
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	603b      	str	r3, [r7, #0]
 8008bac:	4613      	mov	r3, r2
 8008bae:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3320      	adds	r3, #32
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a92      	ldr	r2, [pc, #584]	@ (8008e08 <HAL_SPI_Transmit+0x268>)
 8008bbe:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bc0:	f7fc f9f4 	bl	8004fac <HAL_GetTick>
 8008bc4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d001      	beq.n	8008bd6 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8008bd2:	2302      	movs	r3, #2
 8008bd4:	e1fc      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d002      	beq.n	8008be2 <HAL_SPI_Transmit+0x42>
 8008bdc:	88fb      	ldrh	r3, [r7, #6]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e1f4      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d101      	bne.n	8008bf4 <HAL_SPI_Transmit+0x54>
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	e1ed      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2203      	movs	r2, #3
 8008c00:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	68ba      	ldr	r2, [r7, #8]
 8008c10:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	88fa      	ldrh	r2, [r7, #6]
 8008c16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	88fa      	ldrh	r2, [r7, #6]
 8008c1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008c4c:	d108      	bne.n	8008c60 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c5c:	601a      	str	r2, [r3, #0]
 8008c5e:	e009      	b.n	8008c74 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008c72:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	0c1b      	lsrs	r3, r3, #16
 8008c7c:	041b      	lsls	r3, r3, #16
 8008c7e:	88f9      	ldrh	r1, [r7, #6]
 8008c80:	68fa      	ldr	r2, [r7, #12]
 8008c82:	6812      	ldr	r2, [r2, #0]
 8008c84:	430b      	orrs	r3, r1
 8008c86:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f042 0201 	orr.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ca0:	d107      	bne.n	8008cb2 <HAL_SPI_Transmit+0x112>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	2b0f      	cmp	r3, #15
 8008cb8:	d965      	bls.n	8008d86 <HAL_SPI_Transmit+0x1e6>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a53      	ldr	r2, [pc, #332]	@ (8008e0c <HAL_SPI_Transmit+0x26c>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d059      	beq.n	8008d78 <HAL_SPI_Transmit+0x1d8>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a51      	ldr	r2, [pc, #324]	@ (8008e10 <HAL_SPI_Transmit+0x270>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d054      	beq.n	8008d78 <HAL_SPI_Transmit+0x1d8>
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a50      	ldr	r2, [pc, #320]	@ (8008e14 <HAL_SPI_Transmit+0x274>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d04f      	beq.n	8008d78 <HAL_SPI_Transmit+0x1d8>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a4e      	ldr	r2, [pc, #312]	@ (8008e18 <HAL_SPI_Transmit+0x278>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d04a      	beq.n	8008d78 <HAL_SPI_Transmit+0x1d8>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a4d      	ldr	r2, [pc, #308]	@ (8008e1c <HAL_SPI_Transmit+0x27c>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d045      	beq.n	8008d78 <HAL_SPI_Transmit+0x1d8>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8008e20 <HAL_SPI_Transmit+0x280>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d147      	bne.n	8008d86 <HAL_SPI_Transmit+0x1e6>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008cf6:	e03f      	b.n	8008d78 <HAL_SPI_Transmit+0x1d8>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	695b      	ldr	r3, [r3, #20]
 8008cfe:	f003 0302 	and.w	r3, r3, #2
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d114      	bne.n	8008d30 <HAL_SPI_Transmit+0x190>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	6812      	ldr	r2, [r2, #0]
 8008d10:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d16:	1d1a      	adds	r2, r3, #4
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	3b01      	subs	r3, #1
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008d2e:	e023      	b.n	8008d78 <HAL_SPI_Transmit+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d30:	f7fc f93c 	bl	8004fac <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d803      	bhi.n	8008d48 <HAL_SPI_Transmit+0x1a8>
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d46:	d102      	bne.n	8008d4e <HAL_SPI_Transmit+0x1ae>
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d114      	bne.n	8008d78 <HAL_SPI_Transmit+0x1d8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f000 ff56 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008d74:	2303      	movs	r3, #3
 8008d76:	e12b      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1b9      	bne.n	8008cf8 <HAL_SPI_Transmit+0x158>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008d84:	e0fe      	b.n	8008f84 <HAL_SPI_Transmit+0x3e4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	2b07      	cmp	r3, #7
 8008d8c:	f240 80f3 	bls.w	8008f76 <HAL_SPI_Transmit+0x3d6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008d90:	e06c      	b.n	8008e6c <HAL_SPI_Transmit+0x2cc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	695b      	ldr	r3, [r3, #20]
 8008d98:	f003 0302 	and.w	r3, r3, #2
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d141      	bne.n	8008e24 <HAL_SPI_Transmit+0x284>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d918      	bls.n	8008dde <HAL_SPI_Transmit+0x23e>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d014      	beq.n	8008dde <HAL_SPI_Transmit+0x23e>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6812      	ldr	r2, [r2, #0]
 8008dbe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dc4:	1d1a      	adds	r2, r3, #4
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	3b02      	subs	r3, #2
 8008dd4:	b29a      	uxth	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008ddc:	e046      	b.n	8008e6c <HAL_SPI_Transmit+0x2cc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008de2:	881a      	ldrh	r2, [r3, #0]
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dec:	1c9a      	adds	r2, r3, #2
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	b29a      	uxth	r2, r3
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008e04:	e032      	b.n	8008e6c <HAL_SPI_Transmit+0x2cc>
 8008e06:	bf00      	nop
 8008e08:	40014c00 	.word	0x40014c00
 8008e0c:	40013000 	.word	0x40013000
 8008e10:	50013000 	.word	0x50013000
 8008e14:	40003800 	.word	0x40003800
 8008e18:	50003800 	.word	0x50003800
 8008e1c:	40003c00 	.word	0x40003c00
 8008e20:	50003c00 	.word	0x50003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e24:	f7fc f8c2 	bl	8004fac <HAL_GetTick>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d803      	bhi.n	8008e3c <HAL_SPI_Transmit+0x29c>
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e3a:	d102      	bne.n	8008e42 <HAL_SPI_Transmit+0x2a2>
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d114      	bne.n	8008e6c <HAL_SPI_Transmit+0x2cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f000 fedc 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	e0b1      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d18c      	bne.n	8008d92 <HAL_SPI_Transmit+0x1f2>
 8008e78:	e084      	b.n	8008f84 <HAL_SPI_Transmit+0x3e4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	f003 0302 	and.w	r3, r3, #2
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d152      	bne.n	8008f2e <HAL_SPI_Transmit+0x38e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d918      	bls.n	8008ec6 <HAL_SPI_Transmit+0x326>
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e98:	2b40      	cmp	r3, #64	@ 0x40
 8008e9a:	d914      	bls.n	8008ec6 <HAL_SPI_Transmit+0x326>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6812      	ldr	r2, [r2, #0]
 8008ea6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008eac:	1d1a      	adds	r2, r3, #4
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	3b04      	subs	r3, #4
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008ec4:	e057      	b.n	8008f76 <HAL_SPI_Transmit+0x3d6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d917      	bls.n	8008f02 <HAL_SPI_Transmit+0x362>
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d013      	beq.n	8008f02 <HAL_SPI_Transmit+0x362>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ede:	881a      	ldrh	r2, [r3, #0]
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ee8:	1c9a      	adds	r2, r3, #2
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	3b02      	subs	r3, #2
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008f00:	e039      	b.n	8008f76 <HAL_SPI_Transmit+0x3d6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	3320      	adds	r3, #32
 8008f0c:	7812      	ldrb	r2, [r2, #0]
 8008f0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f14:	1c5a      	adds	r2, r3, #1
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	3b01      	subs	r3, #1
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008f2c:	e023      	b.n	8008f76 <HAL_SPI_Transmit+0x3d6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f2e:	f7fc f83d 	bl	8004fac <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	683a      	ldr	r2, [r7, #0]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d803      	bhi.n	8008f46 <HAL_SPI_Transmit+0x3a6>
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f44:	d102      	bne.n	8008f4c <HAL_SPI_Transmit+0x3ac>
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d114      	bne.n	8008f76 <HAL_SPI_Transmit+0x3d6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f000 fe57 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2201      	movs	r2, #1
 8008f66:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008f72:	2303      	movs	r3, #3
 8008f74:	e02c      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f47f af7b 	bne.w	8008e7a <HAL_SPI_Transmit+0x2da>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	2108      	movs	r1, #8
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	f000 fed6 	bl	8009d40 <SPI_WaitOnFlagUntilTimeout>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d007      	beq.n	8008faa <HAL_SPI_Transmit+0x40a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fa0:	f043 0220 	orr.w	r2, r3, #32
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 fe28 	bl	8009c00 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d001      	beq.n	8008fce <HAL_SPI_Transmit+0x42e>
  {
    return HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e000      	b.n	8008fd0 <HAL_SPI_Transmit+0x430>
  }
  else
  {
    return HAL_OK;
 8008fce:	2300      	movs	r3, #0
  }
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3718      	adds	r7, #24
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	603b      	str	r3, [r7, #0]
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fec:	095b      	lsrs	r3, r3, #5
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3330      	adds	r3, #48	@ 0x30
 8008ffa:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a88      	ldr	r2, [pc, #544]	@ (8009224 <HAL_SPI_Receive+0x24c>)
 8009002:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009004:	f7fb ffd2 	bl	8004fac <HAL_GetTick>
 8009008:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b01      	cmp	r3, #1
 8009014:	d001      	beq.n	800901a <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 8009016:	2302      	movs	r3, #2
 8009018:	e27c      	b.n	8009514 <HAL_SPI_Receive+0x53c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d002      	beq.n	8009026 <HAL_SPI_Receive+0x4e>
 8009020:	88fb      	ldrh	r3, [r7, #6]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e274      	b.n	8009514 <HAL_SPI_Receive+0x53c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009030:	2b01      	cmp	r3, #1
 8009032:	d101      	bne.n	8009038 <HAL_SPI_Receive+0x60>
 8009034:	2302      	movs	r3, #2
 8009036:	e26d      	b.n	8009514 <HAL_SPI_Receive+0x53c>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2204      	movs	r2, #4
 8009044:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2200      	movs	r2, #0
 800904c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	88fa      	ldrh	r2, [r7, #6]
 800905a:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	88fa      	ldrh	r2, [r7, #6]
 8009062:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2200      	movs	r2, #0
 8009078:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009090:	d108      	bne.n	80090a4 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80090a0:	601a      	str	r2, [r3, #0]
 80090a2:	e009      	b.n	80090b8 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80090b6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	0c1b      	lsrs	r3, r3, #16
 80090c0:	041b      	lsls	r3, r3, #16
 80090c2:	88f9      	ldrh	r1, [r7, #6]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	430b      	orrs	r3, r1
 80090ca:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f042 0201 	orr.w	r2, r2, #1
 80090da:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090e4:	d107      	bne.n	80090f6 <HAL_SPI_Receive+0x11e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80090f4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	2b0f      	cmp	r3, #15
 80090fc:	f240 808b 	bls.w	8009216 <HAL_SPI_Receive+0x23e>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a48      	ldr	r2, [pc, #288]	@ (8009228 <HAL_SPI_Receive+0x250>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d07e      	beq.n	8009208 <HAL_SPI_Receive+0x230>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a47      	ldr	r2, [pc, #284]	@ (800922c <HAL_SPI_Receive+0x254>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d079      	beq.n	8009208 <HAL_SPI_Receive+0x230>
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a45      	ldr	r2, [pc, #276]	@ (8009230 <HAL_SPI_Receive+0x258>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d074      	beq.n	8009208 <HAL_SPI_Receive+0x230>
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a44      	ldr	r2, [pc, #272]	@ (8009234 <HAL_SPI_Receive+0x25c>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d06f      	beq.n	8009208 <HAL_SPI_Receive+0x230>
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a42      	ldr	r2, [pc, #264]	@ (8009238 <HAL_SPI_Receive+0x260>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d06a      	beq.n	8009208 <HAL_SPI_Receive+0x230>
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a41      	ldr	r2, [pc, #260]	@ (800923c <HAL_SPI_Receive+0x264>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d16c      	bne.n	8009216 <HAL_SPI_Receive+0x23e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800913c:	e064      	b.n	8009208 <HAL_SPI_Receive+0x230>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	695b      	ldr	r3, [r3, #20]
 800914c:	f003 0301 	and.w	r3, r3, #1
 8009150:	2b01      	cmp	r3, #1
 8009152:	d114      	bne.n	800917e <HAL_SPI_Receive+0x1a6>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800915c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800915e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009164:	1d1a      	adds	r2, r3, #4
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009170:	b29b      	uxth	r3, r3
 8009172:	3b01      	subs	r3, #1
 8009174:	b29a      	uxth	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800917c:	e044      	b.n	8009208 <HAL_SPI_Receive+0x230>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009184:	b29b      	uxth	r3, r3
 8009186:	8bfa      	ldrh	r2, [r7, #30]
 8009188:	429a      	cmp	r2, r3
 800918a:	d919      	bls.n	80091c0 <HAL_SPI_Receive+0x1e8>
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d014      	beq.n	80091c0 <HAL_SPI_Receive+0x1e8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800919e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80091a0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091a6:	1d1a      	adds	r2, r3, #4
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	3b01      	subs	r3, #1
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80091be:	e023      	b.n	8009208 <HAL_SPI_Receive+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091c0:	f7fb fef4 	bl	8004fac <HAL_GetTick>
 80091c4:	4602      	mov	r2, r0
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	683a      	ldr	r2, [r7, #0]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d803      	bhi.n	80091d8 <HAL_SPI_Receive+0x200>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d6:	d102      	bne.n	80091de <HAL_SPI_Receive+0x206>
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d114      	bne.n	8009208 <HAL_SPI_Receive+0x230>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f000 fd0e 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e185      	b.n	8009514 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800920e:	b29b      	uxth	r3, r3
 8009210:	2b00      	cmp	r3, #0
 8009212:	d194      	bne.n	800913e <HAL_SPI_Receive+0x166>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009214:	e16b      	b.n	80094ee <HAL_SPI_Receive+0x516>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	2b07      	cmp	r3, #7
 800921c:	f240 8160 	bls.w	80094e0 <HAL_SPI_Receive+0x508>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009220:	e09e      	b.n	8009360 <HAL_SPI_Receive+0x388>
 8009222:	bf00      	nop
 8009224:	40014c00 	.word	0x40014c00
 8009228:	40013000 	.word	0x40013000
 800922c:	50013000 	.word	0x50013000
 8009230:	40003800 	.word	0x40003800
 8009234:	50003800 	.word	0x50003800
 8009238:	40003c00 	.word	0x40003c00
 800923c:	50003c00 	.word	0x50003c00
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	695b      	ldr	r3, [r3, #20]
 8009246:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	f003 0301 	and.w	r3, r3, #1
 8009252:	2b01      	cmp	r3, #1
 8009254:	d114      	bne.n	8009280 <HAL_SPI_Receive+0x2a8>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800925a:	69ba      	ldr	r2, [r7, #24]
 800925c:	8812      	ldrh	r2, [r2, #0]
 800925e:	b292      	uxth	r2, r2
 8009260:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009266:	1c9a      	adds	r2, r3, #2
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009272:	b29b      	uxth	r3, r3
 8009274:	3b01      	subs	r3, #1
 8009276:	b29a      	uxth	r2, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800927e:	e06f      	b.n	8009360 <HAL_SPI_Receive+0x388>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009286:	b29b      	uxth	r3, r3
 8009288:	8bfa      	ldrh	r2, [r7, #30]
 800928a:	429a      	cmp	r2, r3
 800928c:	d924      	bls.n	80092d8 <HAL_SPI_Receive+0x300>
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009294:	2b00      	cmp	r3, #0
 8009296:	d01f      	beq.n	80092d8 <HAL_SPI_Receive+0x300>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800929c:	69ba      	ldr	r2, [r7, #24]
 800929e:	8812      	ldrh	r2, [r2, #0]
 80092a0:	b292      	uxth	r2, r2
 80092a2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092a8:	1c9a      	adds	r2, r3, #2
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092b2:	69ba      	ldr	r2, [r7, #24]
 80092b4:	8812      	ldrh	r2, [r2, #0]
 80092b6:	b292      	uxth	r2, r2
 80092b8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092be:	1c9a      	adds	r2, r3, #2
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	3b02      	subs	r3, #2
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80092d6:	e043      	b.n	8009360 <HAL_SPI_Receive+0x388>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80092de:	b29b      	uxth	r3, r3
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d119      	bne.n	8009318 <HAL_SPI_Receive+0x340>
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d014      	beq.n	8009318 <HAL_SPI_Receive+0x340>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	8812      	ldrh	r2, [r2, #0]
 80092f6:	b292      	uxth	r2, r2
 80092f8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092fe:	1c9a      	adds	r2, r3, #2
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800930a:	b29b      	uxth	r3, r3
 800930c:	3b01      	subs	r3, #1
 800930e:	b29a      	uxth	r2, r3
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009316:	e023      	b.n	8009360 <HAL_SPI_Receive+0x388>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009318:	f7fb fe48 	bl	8004fac <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	683a      	ldr	r2, [r7, #0]
 8009324:	429a      	cmp	r2, r3
 8009326:	d803      	bhi.n	8009330 <HAL_SPI_Receive+0x358>
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800932e:	d102      	bne.n	8009336 <HAL_SPI_Receive+0x35e>
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d114      	bne.n	8009360 <HAL_SPI_Receive+0x388>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f000 fc62 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009342:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2201      	movs	r2, #1
 8009350:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800935c:	2303      	movs	r3, #3
 800935e:	e0d9      	b.n	8009514 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009366:	b29b      	uxth	r3, r3
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af69 	bne.w	8009240 <HAL_SPI_Receive+0x268>
 800936e:	e0be      	b.n	80094ee <HAL_SPI_Receive+0x516>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	695b      	ldr	r3, [r3, #20]
 8009376:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	695b      	ldr	r3, [r3, #20]
 800937e:	f003 0301 	and.w	r3, r3, #1
 8009382:	2b01      	cmp	r3, #1
 8009384:	d117      	bne.n	80093b6 <HAL_SPI_Receive+0x3de>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009392:	7812      	ldrb	r2, [r2, #0]
 8009394:	b2d2      	uxtb	r2, r2
 8009396:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800939c:	1c5a      	adds	r2, r3, #1
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	3b01      	subs	r3, #1
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80093b4:	e094      	b.n	80094e0 <HAL_SPI_Receive+0x508>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80093bc:	b29b      	uxth	r3, r3
 80093be:	8bfa      	ldrh	r2, [r7, #30]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d946      	bls.n	8009452 <HAL_SPI_Receive+0x47a>
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d041      	beq.n	8009452 <HAL_SPI_Receive+0x47a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093da:	7812      	ldrb	r2, [r2, #0]
 80093dc:	b2d2      	uxtb	r2, r2
 80093de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093e4:	1c5a      	adds	r2, r3, #1
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093f6:	7812      	ldrb	r2, [r2, #0]
 80093f8:	b2d2      	uxtb	r2, r2
 80093fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009400:	1c5a      	adds	r2, r3, #1
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009412:	7812      	ldrb	r2, [r2, #0]
 8009414:	b2d2      	uxtb	r2, r2
 8009416:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800941c:	1c5a      	adds	r2, r3, #1
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800942e:	7812      	ldrb	r2, [r2, #0]
 8009430:	b2d2      	uxtb	r2, r2
 8009432:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009438:	1c5a      	adds	r2, r3, #1
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b04      	subs	r3, #4
 8009448:	b29a      	uxth	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009450:	e046      	b.n	80094e0 <HAL_SPI_Receive+0x508>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009458:	b29b      	uxth	r3, r3
 800945a:	2b03      	cmp	r3, #3
 800945c:	d81c      	bhi.n	8009498 <HAL_SPI_Receive+0x4c0>
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8009464:	2b00      	cmp	r3, #0
 8009466:	d017      	beq.n	8009498 <HAL_SPI_Receive+0x4c0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009474:	7812      	ldrb	r2, [r2, #0]
 8009476:	b2d2      	uxtb	r2, r2
 8009478:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800947e:	1c5a      	adds	r2, r3, #1
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800948a:	b29b      	uxth	r3, r3
 800948c:	3b01      	subs	r3, #1
 800948e:	b29a      	uxth	r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009496:	e023      	b.n	80094e0 <HAL_SPI_Receive+0x508>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009498:	f7fb fd88 	bl	8004fac <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d803      	bhi.n	80094b0 <HAL_SPI_Receive+0x4d8>
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ae:	d102      	bne.n	80094b6 <HAL_SPI_Receive+0x4de>
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d114      	bne.n	80094e0 <HAL_SPI_Receive+0x508>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80094b6:	68f8      	ldr	r0, [r7, #12]
 80094b8:	f000 fba2 	bl	8009c00 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e019      	b.n	8009514 <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f47f af41 	bne.w	8009370 <HAL_SPI_Receive+0x398>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f000 fb86 	bl	8009c00 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800950a:	2b00      	cmp	r3, #0
 800950c:	d001      	beq.n	8009512 <HAL_SPI_Receive+0x53a>
  {
    return HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e000      	b.n	8009514 <HAL_SPI_Receive+0x53c>
  }
  else
  {
    return HAL_OK;
 8009512:	2300      	movs	r3, #0
  }
}
 8009514:	4618      	mov	r0, r3
 8009516:	3720      	adds	r7, #32
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b08e      	sub	sp, #56	@ 0x38
 8009520:	af02      	add	r7, sp, #8
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
 8009528:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	3320      	adds	r3, #32
 8009530:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	3330      	adds	r3, #48	@ 0x30
 8009538:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800953e:	095b      	lsrs	r3, r3, #5
 8009540:	b29b      	uxth	r3, r3
 8009542:	3301      	adds	r3, #1
 8009544:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a86      	ldr	r2, [pc, #536]	@ (8009764 <HAL_SPI_TransmitReceive+0x248>)
 800954c:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800954e:	f7fb fd2d 	bl	8004fac <HAL_GetTick>
 8009552:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8009554:	887b      	ldrh	r3, [r7, #2]
 8009556:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009558:	887b      	ldrh	r3, [r7, #2]
 800955a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009562:	b2db      	uxtb	r3, r3
 8009564:	2b01      	cmp	r3, #1
 8009566:	d001      	beq.n	800956c <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 8009568:	2302      	movs	r3, #2
 800956a:	e344      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d005      	beq.n	800957e <HAL_SPI_TransmitReceive+0x62>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <HAL_SPI_TransmitReceive+0x62>
 8009578:	887b      	ldrh	r3, [r7, #2]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d101      	bne.n	8009582 <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e339      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_SPI_TransmitReceive+0x74>
 800958c:	2302      	movs	r3, #2
 800958e:	e332      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2205      	movs	r2, #5
 800959c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	887a      	ldrh	r2, [r7, #2]
 80095b2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	887a      	ldrh	r2, [r7, #2]
 80095ba:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	887a      	ldrh	r2, [r7, #2]
 80095c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	887a      	ldrh	r2, [r7, #2]
 80095d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68da      	ldr	r2, [r3, #12]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80095ee:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a5c      	ldr	r2, [pc, #368]	@ (8009768 <HAL_SPI_TransmitReceive+0x24c>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d018      	beq.n	800962c <HAL_SPI_TransmitReceive+0x110>
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a5b      	ldr	r2, [pc, #364]	@ (800976c <HAL_SPI_TransmitReceive+0x250>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d013      	beq.n	800962c <HAL_SPI_TransmitReceive+0x110>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a59      	ldr	r2, [pc, #356]	@ (8009770 <HAL_SPI_TransmitReceive+0x254>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d00e      	beq.n	800962c <HAL_SPI_TransmitReceive+0x110>
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a58      	ldr	r2, [pc, #352]	@ (8009774 <HAL_SPI_TransmitReceive+0x258>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d009      	beq.n	800962c <HAL_SPI_TransmitReceive+0x110>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a56      	ldr	r2, [pc, #344]	@ (8009778 <HAL_SPI_TransmitReceive+0x25c>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d004      	beq.n	800962c <HAL_SPI_TransmitReceive+0x110>
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a55      	ldr	r2, [pc, #340]	@ (800977c <HAL_SPI_TransmitReceive+0x260>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d102      	bne.n	8009632 <HAL_SPI_TransmitReceive+0x116>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800962c:	2310      	movs	r3, #16
 800962e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009630:	e001      	b.n	8009636 <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8009632:	2308      	movs	r3, #8
 8009634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	0c1b      	lsrs	r3, r3, #16
 800963e:	041b      	lsls	r3, r3, #16
 8009640:	8879      	ldrh	r1, [r7, #2]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	6812      	ldr	r2, [r2, #0]
 8009646:	430b      	orrs	r3, r1
 8009648:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f042 0201 	orr.w	r2, r2, #1
 8009658:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009662:	d107      	bne.n	8009674 <HAL_SPI_TransmitReceive+0x158>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	2b0f      	cmp	r3, #15
 800967a:	f240 80d0 	bls.w	800981e <HAL_SPI_TransmitReceive+0x302>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a39      	ldr	r2, [pc, #228]	@ (8009768 <HAL_SPI_TransmitReceive+0x24c>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d019      	beq.n	80096bc <HAL_SPI_TransmitReceive+0x1a0>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a37      	ldr	r2, [pc, #220]	@ (800976c <HAL_SPI_TransmitReceive+0x250>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d014      	beq.n	80096bc <HAL_SPI_TransmitReceive+0x1a0>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a36      	ldr	r2, [pc, #216]	@ (8009770 <HAL_SPI_TransmitReceive+0x254>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d00f      	beq.n	80096bc <HAL_SPI_TransmitReceive+0x1a0>
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a34      	ldr	r2, [pc, #208]	@ (8009774 <HAL_SPI_TransmitReceive+0x258>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d00a      	beq.n	80096bc <HAL_SPI_TransmitReceive+0x1a0>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a33      	ldr	r2, [pc, #204]	@ (8009778 <HAL_SPI_TransmitReceive+0x25c>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d005      	beq.n	80096bc <HAL_SPI_TransmitReceive+0x1a0>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a31      	ldr	r2, [pc, #196]	@ (800977c <HAL_SPI_TransmitReceive+0x260>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	f040 80b1 	bne.w	800981e <HAL_SPI_TransmitReceive+0x302>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80096bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096be:	089b      	lsrs	r3, r3, #2
 80096c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80096c2:	e0a3      	b.n	800980c <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	f003 0302 	and.w	r3, r3, #2
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d120      	bne.n	8009714 <HAL_SPI_TransmitReceive+0x1f8>
 80096d2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d01d      	beq.n	8009714 <HAL_SPI_TransmitReceive+0x1f8>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80096d8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80096da:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80096dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096de:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d217      	bcs.n	8009714 <HAL_SPI_TransmitReceive+0x1f8>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	6812      	ldr	r2, [r2, #0]
 80096ee:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096f4:	1d1a      	adds	r2, r3, #4
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009700:	b29b      	uxth	r3, r3
 8009702:	3b01      	subs	r3, #1
 8009704:	b29a      	uxth	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009712:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	695b      	ldr	r3, [r3, #20]
 800971a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800971c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800971e:	2b00      	cmp	r3, #0
 8009720:	d074      	beq.n	800980c <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	2b01      	cmp	r3, #1
 800972e:	d127      	bne.n	8009780 <HAL_SPI_TransmitReceive+0x264>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681a      	ldr	r2, [r3, #0]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009738:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800973a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009740:	1d1a      	adds	r2, r3, #4
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800974c:	b29b      	uxth	r3, r3
 800974e:	3b01      	subs	r3, #1
 8009750:	b29a      	uxth	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800975e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009760:	e054      	b.n	800980c <HAL_SPI_TransmitReceive+0x2f0>
 8009762:	bf00      	nop
 8009764:	40014c00 	.word	0x40014c00
 8009768:	40013000 	.word	0x40013000
 800976c:	50013000 	.word	0x50013000
 8009770:	40003800 	.word	0x40003800
 8009774:	50003800 	.word	0x50003800
 8009778:	40003c00 	.word	0x40003c00
 800977c:	50003c00 	.word	0x50003c00
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009780:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009782:	8bfb      	ldrh	r3, [r7, #30]
 8009784:	429a      	cmp	r2, r3
 8009786:	d21d      	bcs.n	80097c4 <HAL_SPI_TransmitReceive+0x2a8>
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800978e:	2b00      	cmp	r3, #0
 8009790:	d018      	beq.n	80097c4 <HAL_SPI_TransmitReceive+0x2a8>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800979a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800979c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097a2:	1d1a      	adds	r2, r3, #4
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	3b01      	subs	r3, #1
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097c0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80097c2:	e023      	b.n	800980c <HAL_SPI_TransmitReceive+0x2f0>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097c4:	f7fb fbf2 	bl	8004fac <HAL_GetTick>
 80097c8:	4602      	mov	r2, r0
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	1ad3      	subs	r3, r2, r3
 80097ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d803      	bhi.n	80097dc <HAL_SPI_TransmitReceive+0x2c0>
 80097d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097da:	d102      	bne.n	80097e2 <HAL_SPI_TransmitReceive+0x2c6>
 80097dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d114      	bne.n	800980c <HAL_SPI_TransmitReceive+0x2f0>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f000 fa0c 	bl	8009c00 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009808:	2303      	movs	r3, #3
 800980a:	e1f4      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800980c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800980e:	2b00      	cmp	r3, #0
 8009810:	f47f af58 	bne.w	80096c4 <HAL_SPI_TransmitReceive+0x1a8>
 8009814:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009816:	2b00      	cmp	r3, #0
 8009818:	f47f af54 	bne.w	80096c4 <HAL_SPI_TransmitReceive+0x1a8>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800981c:	e1c5      	b.n	8009baa <HAL_SPI_TransmitReceive+0x68e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	2b07      	cmp	r3, #7
 8009824:	f240 81b9 	bls.w	8009b9a <HAL_SPI_TransmitReceive+0x67e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8009828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800982a:	085b      	lsrs	r3, r3, #1
 800982c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800982e:	e0c0      	b.n	80099b2 <HAL_SPI_TransmitReceive+0x496>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	f003 0302 	and.w	r3, r3, #2
 800983a:	2b02      	cmp	r3, #2
 800983c:	d11f      	bne.n	800987e <HAL_SPI_TransmitReceive+0x362>
 800983e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009840:	2b00      	cmp	r3, #0
 8009842:	d01c      	beq.n	800987e <HAL_SPI_TransmitReceive+0x362>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009844:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009846:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800984c:	429a      	cmp	r2, r3
 800984e:	d216      	bcs.n	800987e <HAL_SPI_TransmitReceive+0x362>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009854:	881a      	ldrh	r2, [r3, #0]
 8009856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009858:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800985e:	1c9a      	adds	r2, r3, #2
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800986a:	b29b      	uxth	r3, r3
 800986c:	3b01      	subs	r3, #1
 800986e:	b29a      	uxth	r2, r3
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800987c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	695b      	ldr	r3, [r3, #20]
 8009884:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009886:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009888:	2b00      	cmp	r3, #0
 800988a:	f000 8092 	beq.w	80099b2 <HAL_SPI_TransmitReceive+0x496>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	695b      	ldr	r3, [r3, #20]
 8009894:	f003 0301 	and.w	r3, r3, #1
 8009898:	2b01      	cmp	r3, #1
 800989a:	d118      	bne.n	80098ce <HAL_SPI_TransmitReceive+0x3b2>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098a0:	6a3a      	ldr	r2, [r7, #32]
 80098a2:	8812      	ldrh	r2, [r2, #0]
 80098a4:	b292      	uxth	r2, r2
 80098a6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ac:	1c9a      	adds	r2, r3, #2
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	3b01      	subs	r3, #1
 80098bc:	b29a      	uxth	r2, r3
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098ca:	853b      	strh	r3, [r7, #40]	@ 0x28
 80098cc:	e071      	b.n	80099b2 <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80098ce:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80098d0:	8bfb      	ldrh	r3, [r7, #30]
 80098d2:	429a      	cmp	r2, r3
 80098d4:	d228      	bcs.n	8009928 <HAL_SPI_TransmitReceive+0x40c>
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d023      	beq.n	8009928 <HAL_SPI_TransmitReceive+0x40c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098e4:	6a3a      	ldr	r2, [r7, #32]
 80098e6:	8812      	ldrh	r2, [r2, #0]
 80098e8:	b292      	uxth	r2, r2
 80098ea:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098f0:	1c9a      	adds	r2, r3, #2
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098fa:	6a3a      	ldr	r2, [r7, #32]
 80098fc:	8812      	ldrh	r2, [r2, #0]
 80098fe:	b292      	uxth	r2, r2
 8009900:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009906:	1c9a      	adds	r2, r3, #2
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009912:	b29b      	uxth	r3, r3
 8009914:	3b02      	subs	r3, #2
 8009916:	b29a      	uxth	r2, r3
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009924:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009926:	e044      	b.n	80099b2 <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8009928:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800992a:	2b01      	cmp	r3, #1
 800992c:	d11d      	bne.n	800996a <HAL_SPI_TransmitReceive+0x44e>
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009934:	2b00      	cmp	r3, #0
 8009936:	d018      	beq.n	800996a <HAL_SPI_TransmitReceive+0x44e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800993c:	6a3a      	ldr	r2, [r7, #32]
 800993e:	8812      	ldrh	r2, [r2, #0]
 8009940:	b292      	uxth	r2, r2
 8009942:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009948:	1c9a      	adds	r2, r3, #2
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009954:	b29b      	uxth	r3, r3
 8009956:	3b01      	subs	r3, #1
 8009958:	b29a      	uxth	r2, r3
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009966:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009968:	e023      	b.n	80099b2 <HAL_SPI_TransmitReceive+0x496>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800996a:	f7fb fb1f 	bl	8004fac <HAL_GetTick>
 800996e:	4602      	mov	r2, r0
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	1ad3      	subs	r3, r2, r3
 8009974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009976:	429a      	cmp	r2, r3
 8009978:	d803      	bhi.n	8009982 <HAL_SPI_TransmitReceive+0x466>
 800997a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009980:	d102      	bne.n	8009988 <HAL_SPI_TransmitReceive+0x46c>
 8009982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009984:	2b00      	cmp	r3, #0
 8009986:	d114      	bne.n	80099b2 <HAL_SPI_TransmitReceive+0x496>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f000 f939 	bl	8009c00 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009994:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2201      	movs	r2, #1
 80099a2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 80099ae:	2303      	movs	r3, #3
 80099b0:	e121      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80099b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f47f af3b 	bne.w	8009830 <HAL_SPI_TransmitReceive+0x314>
 80099ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f47f af37 	bne.w	8009830 <HAL_SPI_TransmitReceive+0x314>
 80099c2:	e0f2      	b.n	8009baa <HAL_SPI_TransmitReceive+0x68e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	695b      	ldr	r3, [r3, #20]
 80099ca:	f003 0302 	and.w	r3, r3, #2
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d121      	bne.n	8009a16 <HAL_SPI_TransmitReceive+0x4fa>
 80099d2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d01e      	beq.n	8009a16 <HAL_SPI_TransmitReceive+0x4fa>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80099d8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80099da:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80099dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099de:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d218      	bcs.n	8009a16 <HAL_SPI_TransmitReceive+0x4fa>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3320      	adds	r3, #32
 80099ee:	7812      	ldrb	r2, [r2, #0]
 80099f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099f6:	1c5a      	adds	r2, r3, #1
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	3b01      	subs	r3, #1
 8009a06:	b29a      	uxth	r2, r3
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a14:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	695b      	ldr	r3, [r3, #20]
 8009a1c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009a1e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 80ba 	beq.w	8009b9a <HAL_SPI_TransmitReceive+0x67e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	695b      	ldr	r3, [r3, #20]
 8009a2c:	f003 0301 	and.w	r3, r3, #1
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d11b      	bne.n	8009a6c <HAL_SPI_TransmitReceive+0x550>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a40:	7812      	ldrb	r2, [r2, #0]
 8009a42:	b2d2      	uxtb	r2, r2
 8009a44:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a4a:	1c5a      	adds	r2, r3, #1
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	b29a      	uxth	r2, r3
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a68:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009a6a:	e096      	b.n	8009b9a <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009a6c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009a6e:	8bfb      	ldrh	r3, [r7, #30]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d24a      	bcs.n	8009b0a <HAL_SPI_TransmitReceive+0x5ee>
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d045      	beq.n	8009b0a <HAL_SPI_TransmitReceive+0x5ee>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a8a:	7812      	ldrb	r2, [r2, #0]
 8009a8c:	b2d2      	uxtb	r2, r2
 8009a8e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a94:	1c5a      	adds	r2, r3, #1
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009aa6:	7812      	ldrb	r2, [r2, #0]
 8009aa8:	b2d2      	uxtb	r2, r2
 8009aaa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ab0:	1c5a      	adds	r2, r3, #1
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ac2:	7812      	ldrb	r2, [r2, #0]
 8009ac4:	b2d2      	uxtb	r2, r2
 8009ac6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009acc:	1c5a      	adds	r2, r3, #1
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ade:	7812      	ldrb	r2, [r2, #0]
 8009ae0:	b2d2      	uxtb	r2, r2
 8009ae2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ae8:	1c5a      	adds	r2, r3, #1
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	3b04      	subs	r3, #4
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b06:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009b08:	e047      	b.n	8009b9a <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8009b0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009b0c:	2b03      	cmp	r3, #3
 8009b0e:	d820      	bhi.n	8009b52 <HAL_SPI_TransmitReceive+0x636>
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d01b      	beq.n	8009b52 <HAL_SPI_TransmitReceive+0x636>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b26:	7812      	ldrb	r2, [r2, #0]
 8009b28:	b2d2      	uxtb	r2, r2
 8009b2a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	b29a      	uxth	r2, r3
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b4e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009b50:	e023      	b.n	8009b9a <HAL_SPI_TransmitReceive+0x67e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b52:	f7fb fa2b 	bl	8004fac <HAL_GetTick>
 8009b56:	4602      	mov	r2, r0
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	1ad3      	subs	r3, r2, r3
 8009b5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	d803      	bhi.n	8009b6a <HAL_SPI_TransmitReceive+0x64e>
 8009b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b68:	d102      	bne.n	8009b70 <HAL_SPI_TransmitReceive+0x654>
 8009b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d114      	bne.n	8009b9a <HAL_SPI_TransmitReceive+0x67e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f000 f845 	bl	8009c00 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e02d      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009b9a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	f47f af11 	bne.w	80099c4 <HAL_SPI_TransmitReceive+0x4a8>
 8009ba2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f47f af0d 	bne.w	80099c4 <HAL_SPI_TransmitReceive+0x4a8>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	9300      	str	r3, [sp, #0]
 8009bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	2108      	movs	r1, #8
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 f8c3 	bl	8009d40 <SPI_WaitOnFlagUntilTimeout>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d007      	beq.n	8009bd0 <HAL_SPI_TransmitReceive+0x6b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bc6:	f043 0220 	orr.w	r2, r3, #32
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 f815 	bl	8009c00 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2200      	movs	r2, #0
 8009be2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d001      	beq.n	8009bf4 <HAL_SPI_TransmitReceive+0x6d8>
  {
    return HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e000      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x6da>
  }
  else
  {
    return HAL_OK;
 8009bf4:	2300      	movs	r3, #0
  }
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3730      	adds	r7, #48	@ 0x30
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop

08009c00 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	695b      	ldr	r3, [r3, #20]
 8009c0e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	699a      	ldr	r2, [r3, #24]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f042 0208 	orr.w	r2, r2, #8
 8009c1e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	699a      	ldr	r2, [r3, #24]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f042 0210 	orr.w	r2, r2, #16
 8009c2e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f022 0201 	bic.w	r2, r2, #1
 8009c3e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	6812      	ldr	r2, [r2, #0]
 8009c4a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009c4e:	f023 0303 	bic.w	r3, r3, #3
 8009c52:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	689a      	ldr	r2, [r3, #8]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009c62:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	2b04      	cmp	r3, #4
 8009c6e:	d014      	beq.n	8009c9a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f003 0320 	and.w	r3, r3, #32
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00f      	beq.n	8009c9a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c80:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	699a      	ldr	r2, [r3, #24]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f042 0220 	orr.w	r2, r2, #32
 8009c98:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	2b03      	cmp	r3, #3
 8009ca4:	d014      	beq.n	8009cd0 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00f      	beq.n	8009cd0 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cb6:	f043 0204 	orr.w	r2, r3, #4
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	699a      	ldr	r2, [r3, #24]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00f      	beq.n	8009cfa <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ce0:	f043 0201 	orr.w	r2, r3, #1
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	699a      	ldr	r2, [r3, #24]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cf8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d00f      	beq.n	8009d24 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d0a:	f043 0208 	orr.w	r2, r3, #8
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	699a      	ldr	r2, [r3, #24]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d22:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009d34:	bf00      	nop
 8009d36:	3714      	adds	r7, #20
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	60f8      	str	r0, [r7, #12]
 8009d48:	60b9      	str	r1, [r7, #8]
 8009d4a:	603b      	str	r3, [r7, #0]
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d50:	e010      	b.n	8009d74 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d52:	f7fb f92b 	bl	8004fac <HAL_GetTick>
 8009d56:	4602      	mov	r2, r0
 8009d58:	69bb      	ldr	r3, [r7, #24]
 8009d5a:	1ad3      	subs	r3, r2, r3
 8009d5c:	683a      	ldr	r2, [r7, #0]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d803      	bhi.n	8009d6a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d68:	d102      	bne.n	8009d70 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d101      	bne.n	8009d74 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009d70:	2303      	movs	r3, #3
 8009d72:	e00f      	b.n	8009d94 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	695a      	ldr	r2, [r3, #20]
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	4013      	ands	r3, r2
 8009d7e:	68ba      	ldr	r2, [r7, #8]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	bf0c      	ite	eq
 8009d84:	2301      	moveq	r3, #1
 8009d86:	2300      	movne	r3, #0
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	79fb      	ldrb	r3, [r7, #7]
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d0df      	beq.n	8009d52 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da8:	095b      	lsrs	r3, r3, #5
 8009daa:	3301      	adds	r3, #1
 8009dac:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	3301      	adds	r3, #1
 8009db4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	3307      	adds	r3, #7
 8009dba:	08db      	lsrs	r3, r3, #3
 8009dbc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	68fa      	ldr	r2, [r7, #12]
 8009dc2:	fb02 f303 	mul.w	r3, r2, r3
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3714      	adds	r7, #20
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b082      	sub	sp, #8
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d101      	bne.n	8009de4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e049      	b.n	8009e78 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d106      	bne.n	8009dfe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f7f8 fb33 	bl	8002464 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2202      	movs	r2, #2
 8009e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	4619      	mov	r1, r3
 8009e10:	4610      	mov	r0, r2
 8009e12:	f000 fe21 	bl	800aa58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2201      	movs	r2, #1
 8009e2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2201      	movs	r2, #1
 8009e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2201      	movs	r2, #1
 8009e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2201      	movs	r2, #1
 8009e52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2201      	movs	r2, #1
 8009e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b082      	sub	sp, #8
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e049      	b.n	8009f26 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d106      	bne.n	8009eac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7f8 f9f4 	bl	8002294 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2202      	movs	r2, #2
 8009eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	3304      	adds	r3, #4
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	4610      	mov	r0, r2
 8009ec0:	f000 fdca 	bl	800aa58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3708      	adds	r7, #8
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
	...

08009f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d109      	bne.n	8009f54 <HAL_TIM_PWM_Start+0x24>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	bf14      	ite	ne
 8009f4c:	2301      	movne	r3, #1
 8009f4e:	2300      	moveq	r3, #0
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	e03c      	b.n	8009fce <HAL_TIM_PWM_Start+0x9e>
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	2b04      	cmp	r3, #4
 8009f58:	d109      	bne.n	8009f6e <HAL_TIM_PWM_Start+0x3e>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	bf14      	ite	ne
 8009f66:	2301      	movne	r3, #1
 8009f68:	2300      	moveq	r3, #0
 8009f6a:	b2db      	uxtb	r3, r3
 8009f6c:	e02f      	b.n	8009fce <HAL_TIM_PWM_Start+0x9e>
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	2b08      	cmp	r3, #8
 8009f72:	d109      	bne.n	8009f88 <HAL_TIM_PWM_Start+0x58>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	bf14      	ite	ne
 8009f80:	2301      	movne	r3, #1
 8009f82:	2300      	moveq	r3, #0
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	e022      	b.n	8009fce <HAL_TIM_PWM_Start+0x9e>
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	2b0c      	cmp	r3, #12
 8009f8c:	d109      	bne.n	8009fa2 <HAL_TIM_PWM_Start+0x72>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	bf14      	ite	ne
 8009f9a:	2301      	movne	r3, #1
 8009f9c:	2300      	moveq	r3, #0
 8009f9e:	b2db      	uxtb	r3, r3
 8009fa0:	e015      	b.n	8009fce <HAL_TIM_PWM_Start+0x9e>
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	2b10      	cmp	r3, #16
 8009fa6:	d109      	bne.n	8009fbc <HAL_TIM_PWM_Start+0x8c>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	bf14      	ite	ne
 8009fb4:	2301      	movne	r3, #1
 8009fb6:	2300      	moveq	r3, #0
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	e008      	b.n	8009fce <HAL_TIM_PWM_Start+0x9e>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	bf14      	ite	ne
 8009fc8:	2301      	movne	r3, #1
 8009fca:	2300      	moveq	r3, #0
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d001      	beq.n	8009fd6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e0ce      	b.n	800a174 <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d104      	bne.n	8009fe6 <HAL_TIM_PWM_Start+0xb6>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2202      	movs	r2, #2
 8009fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fe4:	e023      	b.n	800a02e <HAL_TIM_PWM_Start+0xfe>
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	2b04      	cmp	r3, #4
 8009fea:	d104      	bne.n	8009ff6 <HAL_TIM_PWM_Start+0xc6>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2202      	movs	r2, #2
 8009ff0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ff4:	e01b      	b.n	800a02e <HAL_TIM_PWM_Start+0xfe>
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	2b08      	cmp	r3, #8
 8009ffa:	d104      	bne.n	800a006 <HAL_TIM_PWM_Start+0xd6>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2202      	movs	r2, #2
 800a000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a004:	e013      	b.n	800a02e <HAL_TIM_PWM_Start+0xfe>
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	2b0c      	cmp	r3, #12
 800a00a:	d104      	bne.n	800a016 <HAL_TIM_PWM_Start+0xe6>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2202      	movs	r2, #2
 800a010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a014:	e00b      	b.n	800a02e <HAL_TIM_PWM_Start+0xfe>
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	2b10      	cmp	r3, #16
 800a01a:	d104      	bne.n	800a026 <HAL_TIM_PWM_Start+0xf6>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2202      	movs	r2, #2
 800a020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a024:	e003      	b.n	800a02e <HAL_TIM_PWM_Start+0xfe>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2202      	movs	r2, #2
 800a02a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2201      	movs	r2, #1
 800a034:	6839      	ldr	r1, [r7, #0]
 800a036:	4618      	mov	r0, r3
 800a038:	f001 f9ca 	bl	800b3d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a4e      	ldr	r2, [pc, #312]	@ (800a17c <HAL_TIM_PWM_Start+0x24c>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d018      	beq.n	800a078 <HAL_TIM_PWM_Start+0x148>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a4d      	ldr	r2, [pc, #308]	@ (800a180 <HAL_TIM_PWM_Start+0x250>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d013      	beq.n	800a078 <HAL_TIM_PWM_Start+0x148>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a4b      	ldr	r2, [pc, #300]	@ (800a184 <HAL_TIM_PWM_Start+0x254>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d00e      	beq.n	800a078 <HAL_TIM_PWM_Start+0x148>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a4a      	ldr	r2, [pc, #296]	@ (800a188 <HAL_TIM_PWM_Start+0x258>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d009      	beq.n	800a078 <HAL_TIM_PWM_Start+0x148>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a48      	ldr	r2, [pc, #288]	@ (800a18c <HAL_TIM_PWM_Start+0x25c>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d004      	beq.n	800a078 <HAL_TIM_PWM_Start+0x148>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a47      	ldr	r2, [pc, #284]	@ (800a190 <HAL_TIM_PWM_Start+0x260>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d101      	bne.n	800a07c <HAL_TIM_PWM_Start+0x14c>
 800a078:	2301      	movs	r3, #1
 800a07a:	e000      	b.n	800a07e <HAL_TIM_PWM_Start+0x14e>
 800a07c:	2300      	movs	r3, #0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d007      	beq.n	800a092 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a090:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a39      	ldr	r2, [pc, #228]	@ (800a17c <HAL_TIM_PWM_Start+0x24c>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d04a      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a37      	ldr	r2, [pc, #220]	@ (800a180 <HAL_TIM_PWM_Start+0x250>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d045      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ae:	d040      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0b8:	d03b      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a35      	ldr	r2, [pc, #212]	@ (800a194 <HAL_TIM_PWM_Start+0x264>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d036      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a33      	ldr	r2, [pc, #204]	@ (800a198 <HAL_TIM_PWM_Start+0x268>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d031      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a32      	ldr	r2, [pc, #200]	@ (800a19c <HAL_TIM_PWM_Start+0x26c>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d02c      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a30      	ldr	r2, [pc, #192]	@ (800a1a0 <HAL_TIM_PWM_Start+0x270>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d027      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a2f      	ldr	r2, [pc, #188]	@ (800a1a4 <HAL_TIM_PWM_Start+0x274>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d022      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a1a8 <HAL_TIM_PWM_Start+0x278>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d01d      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a22      	ldr	r2, [pc, #136]	@ (800a184 <HAL_TIM_PWM_Start+0x254>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d018      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a20      	ldr	r2, [pc, #128]	@ (800a188 <HAL_TIM_PWM_Start+0x258>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d013      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a27      	ldr	r2, [pc, #156]	@ (800a1ac <HAL_TIM_PWM_Start+0x27c>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d00e      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a25      	ldr	r2, [pc, #148]	@ (800a1b0 <HAL_TIM_PWM_Start+0x280>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d009      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a1a      	ldr	r2, [pc, #104]	@ (800a18c <HAL_TIM_PWM_Start+0x25c>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d004      	beq.n	800a132 <HAL_TIM_PWM_Start+0x202>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a18      	ldr	r2, [pc, #96]	@ (800a190 <HAL_TIM_PWM_Start+0x260>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d115      	bne.n	800a15e <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	689a      	ldr	r2, [r3, #8]
 800a138:	4b1e      	ldr	r3, [pc, #120]	@ (800a1b4 <HAL_TIM_PWM_Start+0x284>)
 800a13a:	4013      	ands	r3, r2
 800a13c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2b06      	cmp	r3, #6
 800a142:	d015      	beq.n	800a170 <HAL_TIM_PWM_Start+0x240>
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a14a:	d011      	beq.n	800a170 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f042 0201 	orr.w	r2, r2, #1
 800a15a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a15c:	e008      	b.n	800a170 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f042 0201 	orr.w	r2, r2, #1
 800a16c:	601a      	str	r2, [r3, #0]
 800a16e:	e000      	b.n	800a172 <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a170:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a172:	2300      	movs	r3, #0
}
 800a174:	4618      	mov	r0, r3
 800a176:	3710      	adds	r7, #16
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	40012c00 	.word	0x40012c00
 800a180:	50012c00 	.word	0x50012c00
 800a184:	40013400 	.word	0x40013400
 800a188:	50013400 	.word	0x50013400
 800a18c:	40014000 	.word	0x40014000
 800a190:	50014000 	.word	0x50014000
 800a194:	40000400 	.word	0x40000400
 800a198:	50000400 	.word	0x50000400
 800a19c:	40000800 	.word	0x40000800
 800a1a0:	50000800 	.word	0x50000800
 800a1a4:	40000c00 	.word	0x40000c00
 800a1a8:	50000c00 	.word	0x50000c00
 800a1ac:	40001800 	.word	0x40001800
 800a1b0:	50001800 	.word	0x50001800
 800a1b4:	00010007 	.word	0x00010007

0800a1b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b086      	sub	sp, #24
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d101      	bne.n	800a1cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	e097      	b.n	800a2fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d106      	bne.n	800a1e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f7f8 f8bd 	bl	8002360 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2202      	movs	r2, #2
 800a1ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	6812      	ldr	r2, [r2, #0]
 800a1f8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a1fc:	f023 0307 	bic.w	r3, r3, #7
 800a200:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	3304      	adds	r3, #4
 800a20a:	4619      	mov	r1, r3
 800a20c:	4610      	mov	r0, r2
 800a20e:	f000 fc23 	bl	800aa58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	6a1b      	ldr	r3, [r3, #32]
 800a228:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	4313      	orrs	r3, r2
 800a232:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a23a:	f023 0303 	bic.w	r3, r3, #3
 800a23e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	689a      	ldr	r2, [r3, #8]
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	699b      	ldr	r3, [r3, #24]
 800a248:	021b      	lsls	r3, r3, #8
 800a24a:	4313      	orrs	r3, r2
 800a24c:	693a      	ldr	r2, [r7, #16]
 800a24e:	4313      	orrs	r3, r2
 800a250:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a258:	f023 030c 	bic.w	r3, r3, #12
 800a25c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a264:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a268:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	68da      	ldr	r2, [r3, #12]
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	69db      	ldr	r3, [r3, #28]
 800a272:	021b      	lsls	r3, r3, #8
 800a274:	4313      	orrs	r3, r2
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	4313      	orrs	r3, r2
 800a27a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	011a      	lsls	r2, r3, #4
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	6a1b      	ldr	r3, [r3, #32]
 800a286:	031b      	lsls	r3, r3, #12
 800a288:	4313      	orrs	r3, r2
 800a28a:	693a      	ldr	r2, [r7, #16]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a296:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a29e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	685a      	ldr	r2, [r3, #4]
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	695b      	ldr	r3, [r3, #20]
 800a2a8:	011b      	lsls	r3, r3, #4
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3718      	adds	r7, #24
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68db      	ldr	r3, [r3, #12]
 800a312:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	691b      	ldr	r3, [r3, #16]
 800a31a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	f003 0302 	and.w	r3, r3, #2
 800a322:	2b00      	cmp	r3, #0
 800a324:	d020      	beq.n	800a368 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	f003 0302 	and.w	r3, r3, #2
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d01b      	beq.n	800a368 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f06f 0202 	mvn.w	r2, #2
 800a338:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	699b      	ldr	r3, [r3, #24]
 800a346:	f003 0303 	and.w	r3, r3, #3
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d003      	beq.n	800a356 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f000 fb64 	bl	800aa1c <HAL_TIM_IC_CaptureCallback>
 800a354:	e005      	b.n	800a362 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f000 fb56 	bl	800aa08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 fb67 	bl	800aa30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	f003 0304 	and.w	r3, r3, #4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d020      	beq.n	800a3b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f003 0304 	and.w	r3, r3, #4
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d01b      	beq.n	800a3b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f06f 0204 	mvn.w	r2, #4
 800a384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2202      	movs	r2, #2
 800a38a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	699b      	ldr	r3, [r3, #24]
 800a392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a396:	2b00      	cmp	r3, #0
 800a398:	d003      	beq.n	800a3a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fb3e 	bl	800aa1c <HAL_TIM_IC_CaptureCallback>
 800a3a0:	e005      	b.n	800a3ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fb30 	bl	800aa08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 fb41 	bl	800aa30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	f003 0308 	and.w	r3, r3, #8
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d020      	beq.n	800a400 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f003 0308 	and.w	r3, r3, #8
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d01b      	beq.n	800a400 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f06f 0208 	mvn.w	r2, #8
 800a3d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2204      	movs	r2, #4
 800a3d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	69db      	ldr	r3, [r3, #28]
 800a3de:	f003 0303 	and.w	r3, r3, #3
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d003      	beq.n	800a3ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fb18 	bl	800aa1c <HAL_TIM_IC_CaptureCallback>
 800a3ec:	e005      	b.n	800a3fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fb0a 	bl	800aa08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 fb1b 	bl	800aa30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	f003 0310 	and.w	r3, r3, #16
 800a406:	2b00      	cmp	r3, #0
 800a408:	d020      	beq.n	800a44c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f003 0310 	and.w	r3, r3, #16
 800a410:	2b00      	cmp	r3, #0
 800a412:	d01b      	beq.n	800a44c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f06f 0210 	mvn.w	r2, #16
 800a41c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2208      	movs	r2, #8
 800a422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	69db      	ldr	r3, [r3, #28]
 800a42a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d003      	beq.n	800a43a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 faf2 	bl	800aa1c <HAL_TIM_IC_CaptureCallback>
 800a438:	e005      	b.n	800a446 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 fae4 	bl	800aa08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 faf5 	bl	800aa30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	f003 0301 	and.w	r3, r3, #1
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00c      	beq.n	800a470 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f003 0301 	and.w	r3, r3, #1
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d007      	beq.n	800a470 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f06f 0201 	mvn.w	r2, #1
 800a468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7f6 fe86 	bl	800117c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a476:	2b00      	cmp	r3, #0
 800a478:	d104      	bne.n	800a484 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00c      	beq.n	800a49e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d007      	beq.n	800a49e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f001 fa2b 	bl	800b8f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00c      	beq.n	800a4c2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d007      	beq.n	800a4c2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a4ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f001 fa23 	bl	800b908 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00c      	beq.n	800a4e6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d007      	beq.n	800a4e6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a4de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 faaf 	bl	800aa44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00c      	beq.n	800a50a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f003 0320 	and.w	r3, r3, #32
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d007      	beq.n	800a50a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f06f 0220 	mvn.w	r2, #32
 800a502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f001 f9eb 	bl	800b8e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00c      	beq.n	800a52e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d007      	beq.n	800a52e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f001 f9f7 	bl	800b91c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00c      	beq.n	800a552 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d007      	beq.n	800a552 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a54a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f001 f9ef 	bl	800b930 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d00c      	beq.n	800a576 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a562:	2b00      	cmp	r3, #0
 800a564:	d007      	beq.n	800a576 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a56e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f001 f9e7 	bl	800b944 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d00c      	beq.n	800a59a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a586:	2b00      	cmp	r3, #0
 800a588:	d007      	beq.n	800a59a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f001 f9df 	bl	800b958 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a59a:	bf00      	nop
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
	...

0800a5a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d101      	bne.n	800a5c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e0ff      	b.n	800a7c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2b14      	cmp	r3, #20
 800a5ce:	f200 80f0 	bhi.w	800a7b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a5d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d8:	0800a62d 	.word	0x0800a62d
 800a5dc:	0800a7b3 	.word	0x0800a7b3
 800a5e0:	0800a7b3 	.word	0x0800a7b3
 800a5e4:	0800a7b3 	.word	0x0800a7b3
 800a5e8:	0800a66d 	.word	0x0800a66d
 800a5ec:	0800a7b3 	.word	0x0800a7b3
 800a5f0:	0800a7b3 	.word	0x0800a7b3
 800a5f4:	0800a7b3 	.word	0x0800a7b3
 800a5f8:	0800a6af 	.word	0x0800a6af
 800a5fc:	0800a7b3 	.word	0x0800a7b3
 800a600:	0800a7b3 	.word	0x0800a7b3
 800a604:	0800a7b3 	.word	0x0800a7b3
 800a608:	0800a6ef 	.word	0x0800a6ef
 800a60c:	0800a7b3 	.word	0x0800a7b3
 800a610:	0800a7b3 	.word	0x0800a7b3
 800a614:	0800a7b3 	.word	0x0800a7b3
 800a618:	0800a731 	.word	0x0800a731
 800a61c:	0800a7b3 	.word	0x0800a7b3
 800a620:	0800a7b3 	.word	0x0800a7b3
 800a624:	0800a7b3 	.word	0x0800a7b3
 800a628:	0800a771 	.word	0x0800a771
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68b9      	ldr	r1, [r7, #8]
 800a632:	4618      	mov	r0, r3
 800a634:	f000 fafa 	bl	800ac2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	699a      	ldr	r2, [r3, #24]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f042 0208 	orr.w	r2, r2, #8
 800a646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	699a      	ldr	r2, [r3, #24]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f022 0204 	bic.w	r2, r2, #4
 800a656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	6999      	ldr	r1, [r3, #24]
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	691a      	ldr	r2, [r3, #16]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	430a      	orrs	r2, r1
 800a668:	619a      	str	r2, [r3, #24]
      break;
 800a66a:	e0a5      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68b9      	ldr	r1, [r7, #8]
 800a672:	4618      	mov	r0, r3
 800a674:	f000 fb74 	bl	800ad60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	699a      	ldr	r2, [r3, #24]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	699a      	ldr	r2, [r3, #24]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	6999      	ldr	r1, [r3, #24]
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	691b      	ldr	r3, [r3, #16]
 800a6a2:	021a      	lsls	r2, r3, #8
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	430a      	orrs	r2, r1
 800a6aa:	619a      	str	r2, [r3, #24]
      break;
 800a6ac:	e084      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	68b9      	ldr	r1, [r7, #8]
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	f000 fbeb 	bl	800ae90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	69da      	ldr	r2, [r3, #28]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f042 0208 	orr.w	r2, r2, #8
 800a6c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	69da      	ldr	r2, [r3, #28]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f022 0204 	bic.w	r2, r2, #4
 800a6d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	69d9      	ldr	r1, [r3, #28]
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	691a      	ldr	r2, [r3, #16]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	430a      	orrs	r2, r1
 800a6ea:	61da      	str	r2, [r3, #28]
      break;
 800a6ec:	e064      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68b9      	ldr	r1, [r7, #8]
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fc61 	bl	800afbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69da      	ldr	r2, [r3, #28]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	69da      	ldr	r2, [r3, #28]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	69d9      	ldr	r1, [r3, #28]
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	691b      	ldr	r3, [r3, #16]
 800a724:	021a      	lsls	r2, r3, #8
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	430a      	orrs	r2, r1
 800a72c:	61da      	str	r2, [r3, #28]
      break;
 800a72e:	e043      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68b9      	ldr	r1, [r7, #8]
 800a736:	4618      	mov	r0, r3
 800a738:	f000 fcd8 	bl	800b0ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f042 0208 	orr.w	r2, r2, #8
 800a74a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f022 0204 	bic.w	r2, r2, #4
 800a75a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	691a      	ldr	r2, [r3, #16]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a76e:	e023      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68b9      	ldr	r1, [r7, #8]
 800a776:	4618      	mov	r0, r3
 800a778:	f000 fd22 	bl	800b1c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a78a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a79a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	021a      	lsls	r2, r3, #8
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	430a      	orrs	r2, r1
 800a7ae:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a7b0:	e002      	b.n	800a7b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	75fb      	strb	r3, [r7, #23]
      break;
 800a7b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop

0800a7cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d101      	bne.n	800a7e8 <HAL_TIM_ConfigClockSource+0x1c>
 800a7e4:	2302      	movs	r3, #2
 800a7e6:	e0fe      	b.n	800a9e6 <HAL_TIM_ConfigClockSource+0x21a>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2202      	movs	r2, #2
 800a7f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a806:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a80a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a812:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68ba      	ldr	r2, [r7, #8]
 800a81a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a824:	f000 80c9 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a828:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a82c:	f200 80ce 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a830:	4a6f      	ldr	r2, [pc, #444]	@ (800a9f0 <HAL_TIM_ConfigClockSource+0x224>)
 800a832:	4293      	cmp	r3, r2
 800a834:	f000 80c1 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a838:	4a6d      	ldr	r2, [pc, #436]	@ (800a9f0 <HAL_TIM_ConfigClockSource+0x224>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	f200 80c6 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a840:	4a6c      	ldr	r2, [pc, #432]	@ (800a9f4 <HAL_TIM_ConfigClockSource+0x228>)
 800a842:	4293      	cmp	r3, r2
 800a844:	f000 80b9 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a848:	4a6a      	ldr	r2, [pc, #424]	@ (800a9f4 <HAL_TIM_ConfigClockSource+0x228>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	f200 80be 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a850:	4a69      	ldr	r2, [pc, #420]	@ (800a9f8 <HAL_TIM_ConfigClockSource+0x22c>)
 800a852:	4293      	cmp	r3, r2
 800a854:	f000 80b1 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a858:	4a67      	ldr	r2, [pc, #412]	@ (800a9f8 <HAL_TIM_ConfigClockSource+0x22c>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	f200 80b6 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a860:	4a66      	ldr	r2, [pc, #408]	@ (800a9fc <HAL_TIM_ConfigClockSource+0x230>)
 800a862:	4293      	cmp	r3, r2
 800a864:	f000 80a9 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a868:	4a64      	ldr	r2, [pc, #400]	@ (800a9fc <HAL_TIM_ConfigClockSource+0x230>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	f200 80ae 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a870:	4a63      	ldr	r2, [pc, #396]	@ (800aa00 <HAL_TIM_ConfigClockSource+0x234>)
 800a872:	4293      	cmp	r3, r2
 800a874:	f000 80a1 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a878:	4a61      	ldr	r2, [pc, #388]	@ (800aa00 <HAL_TIM_ConfigClockSource+0x234>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	f200 80a6 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a880:	4a60      	ldr	r2, [pc, #384]	@ (800aa04 <HAL_TIM_ConfigClockSource+0x238>)
 800a882:	4293      	cmp	r3, r2
 800a884:	f000 8099 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a888:	4a5e      	ldr	r2, [pc, #376]	@ (800aa04 <HAL_TIM_ConfigClockSource+0x238>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	f200 809e 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a890:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a894:	f000 8091 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a898:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a89c:	f200 8096 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8a4:	f000 8089 	beq.w	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a8a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8ac:	f200 808e 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8b4:	d03e      	beq.n	800a934 <HAL_TIM_ConfigClockSource+0x168>
 800a8b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8ba:	f200 8087 	bhi.w	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8c2:	f000 8086 	beq.w	800a9d2 <HAL_TIM_ConfigClockSource+0x206>
 800a8c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8ca:	d87f      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8cc:	2b70      	cmp	r3, #112	@ 0x70
 800a8ce:	d01a      	beq.n	800a906 <HAL_TIM_ConfigClockSource+0x13a>
 800a8d0:	2b70      	cmp	r3, #112	@ 0x70
 800a8d2:	d87b      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8d4:	2b60      	cmp	r3, #96	@ 0x60
 800a8d6:	d050      	beq.n	800a97a <HAL_TIM_ConfigClockSource+0x1ae>
 800a8d8:	2b60      	cmp	r3, #96	@ 0x60
 800a8da:	d877      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8dc:	2b50      	cmp	r3, #80	@ 0x50
 800a8de:	d03c      	beq.n	800a95a <HAL_TIM_ConfigClockSource+0x18e>
 800a8e0:	2b50      	cmp	r3, #80	@ 0x50
 800a8e2:	d873      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8e4:	2b40      	cmp	r3, #64	@ 0x40
 800a8e6:	d058      	beq.n	800a99a <HAL_TIM_ConfigClockSource+0x1ce>
 800a8e8:	2b40      	cmp	r3, #64	@ 0x40
 800a8ea:	d86f      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8ec:	2b30      	cmp	r3, #48	@ 0x30
 800a8ee:	d064      	beq.n	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a8f0:	2b30      	cmp	r3, #48	@ 0x30
 800a8f2:	d86b      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8f4:	2b20      	cmp	r3, #32
 800a8f6:	d060      	beq.n	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a8f8:	2b20      	cmp	r3, #32
 800a8fa:	d867      	bhi.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d05c      	beq.n	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a900:	2b10      	cmp	r3, #16
 800a902:	d05a      	beq.n	800a9ba <HAL_TIM_ConfigClockSource+0x1ee>
 800a904:	e062      	b.n	800a9cc <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a916:	f000 fd3b 	bl	800b390 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	609a      	str	r2, [r3, #8]
      break;
 800a932:	e04f      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a944:	f000 fd24 	bl	800b390 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689a      	ldr	r2, [r3, #8]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a956:	609a      	str	r2, [r3, #8]
      break;
 800a958:	e03c      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a966:	461a      	mov	r2, r3
 800a968:	f000 fc96 	bl	800b298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2150      	movs	r1, #80	@ 0x50
 800a972:	4618      	mov	r0, r3
 800a974:	f000 fcef 	bl	800b356 <TIM_ITRx_SetConfig>
      break;
 800a978:	e02c      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a986:	461a      	mov	r2, r3
 800a988:	f000 fcb5 	bl	800b2f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2160      	movs	r1, #96	@ 0x60
 800a992:	4618      	mov	r0, r3
 800a994:	f000 fcdf 	bl	800b356 <TIM_ITRx_SetConfig>
      break;
 800a998:	e01c      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	f000 fc76 	bl	800b298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2140      	movs	r1, #64	@ 0x40
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f000 fccf 	bl	800b356 <TIM_ITRx_SetConfig>
      break;
 800a9b8:	e00c      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	4610      	mov	r0, r2
 800a9c6:	f000 fcc6 	bl	800b356 <TIM_ITRx_SetConfig>
      break;
 800a9ca:	e003      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	73fb      	strb	r3, [r7, #15]
      break;
 800a9d0:	e000      	b.n	800a9d4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800a9d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3710      	adds	r7, #16
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	00100070 	.word	0x00100070
 800a9f4:	00100060 	.word	0x00100060
 800a9f8:	00100050 	.word	0x00100050
 800a9fc:	00100040 	.word	0x00100040
 800aa00:	00100030 	.word	0x00100030
 800aa04:	00100020 	.word	0x00100020

0800aa08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aa10:	bf00      	nop
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aa24:	bf00      	nop
 800aa26:	370c      	adds	r7, #12
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aa38:	bf00      	nop
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aa4c:	bf00      	nop
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b085      	sub	sp, #20
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
 800aa60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4a62      	ldr	r2, [pc, #392]	@ (800abf4 <TIM_Base_SetConfig+0x19c>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d02b      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4a61      	ldr	r2, [pc, #388]	@ (800abf8 <TIM_Base_SetConfig+0x1a0>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d027      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa7e:	d023      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa86:	d01f      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	4a5c      	ldr	r2, [pc, #368]	@ (800abfc <TIM_Base_SetConfig+0x1a4>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d01b      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	4a5b      	ldr	r2, [pc, #364]	@ (800ac00 <TIM_Base_SetConfig+0x1a8>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d017      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a5a      	ldr	r2, [pc, #360]	@ (800ac04 <TIM_Base_SetConfig+0x1ac>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d013      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a59      	ldr	r2, [pc, #356]	@ (800ac08 <TIM_Base_SetConfig+0x1b0>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d00f      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a58      	ldr	r2, [pc, #352]	@ (800ac0c <TIM_Base_SetConfig+0x1b4>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d00b      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a57      	ldr	r2, [pc, #348]	@ (800ac10 <TIM_Base_SetConfig+0x1b8>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d007      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a56      	ldr	r2, [pc, #344]	@ (800ac14 <TIM_Base_SetConfig+0x1bc>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d003      	beq.n	800aac8 <TIM_Base_SetConfig+0x70>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	4a55      	ldr	r2, [pc, #340]	@ (800ac18 <TIM_Base_SetConfig+0x1c0>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d108      	bne.n	800aada <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aace:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	68fa      	ldr	r2, [r7, #12]
 800aad6:	4313      	orrs	r3, r2
 800aad8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	4a45      	ldr	r2, [pc, #276]	@ (800abf4 <TIM_Base_SetConfig+0x19c>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d03b      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	4a44      	ldr	r2, [pc, #272]	@ (800abf8 <TIM_Base_SetConfig+0x1a0>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d037      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaf0:	d033      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aaf8:	d02f      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	4a3f      	ldr	r2, [pc, #252]	@ (800abfc <TIM_Base_SetConfig+0x1a4>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d02b      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	4a3e      	ldr	r2, [pc, #248]	@ (800ac00 <TIM_Base_SetConfig+0x1a8>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d027      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	4a3d      	ldr	r2, [pc, #244]	@ (800ac04 <TIM_Base_SetConfig+0x1ac>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d023      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	4a3c      	ldr	r2, [pc, #240]	@ (800ac08 <TIM_Base_SetConfig+0x1b0>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d01f      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4a3b      	ldr	r2, [pc, #236]	@ (800ac0c <TIM_Base_SetConfig+0x1b4>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d01b      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	4a3a      	ldr	r2, [pc, #232]	@ (800ac10 <TIM_Base_SetConfig+0x1b8>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d017      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a39      	ldr	r2, [pc, #228]	@ (800ac14 <TIM_Base_SetConfig+0x1bc>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d013      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a38      	ldr	r2, [pc, #224]	@ (800ac18 <TIM_Base_SetConfig+0x1c0>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d00f      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a37      	ldr	r2, [pc, #220]	@ (800ac1c <TIM_Base_SetConfig+0x1c4>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d00b      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a36      	ldr	r2, [pc, #216]	@ (800ac20 <TIM_Base_SetConfig+0x1c8>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d007      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a35      	ldr	r2, [pc, #212]	@ (800ac24 <TIM_Base_SetConfig+0x1cc>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d003      	beq.n	800ab5a <TIM_Base_SetConfig+0x102>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a34      	ldr	r2, [pc, #208]	@ (800ac28 <TIM_Base_SetConfig+0x1d0>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d108      	bne.n	800ab6c <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	68fa      	ldr	r2, [r7, #12]
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	4313      	orrs	r3, r2
 800ab78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	689a      	ldr	r2, [r3, #8]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a18      	ldr	r2, [pc, #96]	@ (800abf4 <TIM_Base_SetConfig+0x19c>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d013      	beq.n	800abc0 <TIM_Base_SetConfig+0x168>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4a17      	ldr	r2, [pc, #92]	@ (800abf8 <TIM_Base_SetConfig+0x1a0>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d00f      	beq.n	800abc0 <TIM_Base_SetConfig+0x168>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a1c      	ldr	r2, [pc, #112]	@ (800ac14 <TIM_Base_SetConfig+0x1bc>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d00b      	beq.n	800abc0 <TIM_Base_SetConfig+0x168>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a1b      	ldr	r2, [pc, #108]	@ (800ac18 <TIM_Base_SetConfig+0x1c0>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d007      	beq.n	800abc0 <TIM_Base_SetConfig+0x168>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	4a1c      	ldr	r2, [pc, #112]	@ (800ac24 <TIM_Base_SetConfig+0x1cc>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d003      	beq.n	800abc0 <TIM_Base_SetConfig+0x168>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a1b      	ldr	r2, [pc, #108]	@ (800ac28 <TIM_Base_SetConfig+0x1d0>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d103      	bne.n	800abc8 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	691a      	ldr	r2, [r3, #16]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	f003 0301 	and.w	r3, r3, #1
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d105      	bne.n	800abe6 <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	691b      	ldr	r3, [r3, #16]
 800abde:	f023 0201 	bic.w	r2, r3, #1
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	611a      	str	r2, [r3, #16]
  }
}
 800abe6:	bf00      	nop
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	40012c00 	.word	0x40012c00
 800abf8:	50012c00 	.word	0x50012c00
 800abfc:	40000400 	.word	0x40000400
 800ac00:	50000400 	.word	0x50000400
 800ac04:	40000800 	.word	0x40000800
 800ac08:	50000800 	.word	0x50000800
 800ac0c:	40000c00 	.word	0x40000c00
 800ac10:	50000c00 	.word	0x50000c00
 800ac14:	40013400 	.word	0x40013400
 800ac18:	50013400 	.word	0x50013400
 800ac1c:	40001800 	.word	0x40001800
 800ac20:	50001800 	.word	0x50001800
 800ac24:	40014000 	.word	0x40014000
 800ac28:	50014000 	.word	0x50014000

0800ac2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b087      	sub	sp, #28
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6a1b      	ldr	r3, [r3, #32]
 800ac3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6a1b      	ldr	r3, [r3, #32]
 800ac40:	f023 0201 	bic.w	r2, r3, #1
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f023 0303 	bic.w	r3, r3, #3
 800ac66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68fa      	ldr	r2, [r7, #12]
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	f023 0302 	bic.w	r3, r3, #2
 800ac78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	4313      	orrs	r3, r2
 800ac82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	4a30      	ldr	r2, [pc, #192]	@ (800ad48 <TIM_OC1_SetConfig+0x11c>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d013      	beq.n	800acb4 <TIM_OC1_SetConfig+0x88>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a2f      	ldr	r2, [pc, #188]	@ (800ad4c <TIM_OC1_SetConfig+0x120>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d00f      	beq.n	800acb4 <TIM_OC1_SetConfig+0x88>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a2e      	ldr	r2, [pc, #184]	@ (800ad50 <TIM_OC1_SetConfig+0x124>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d00b      	beq.n	800acb4 <TIM_OC1_SetConfig+0x88>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a2d      	ldr	r2, [pc, #180]	@ (800ad54 <TIM_OC1_SetConfig+0x128>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d007      	beq.n	800acb4 <TIM_OC1_SetConfig+0x88>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a2c      	ldr	r2, [pc, #176]	@ (800ad58 <TIM_OC1_SetConfig+0x12c>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d003      	beq.n	800acb4 <TIM_OC1_SetConfig+0x88>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a2b      	ldr	r2, [pc, #172]	@ (800ad5c <TIM_OC1_SetConfig+0x130>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d10c      	bne.n	800acce <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	f023 0308 	bic.w	r3, r3, #8
 800acba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	697a      	ldr	r2, [r7, #20]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	f023 0304 	bic.w	r3, r3, #4
 800accc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4a1d      	ldr	r2, [pc, #116]	@ (800ad48 <TIM_OC1_SetConfig+0x11c>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d013      	beq.n	800acfe <TIM_OC1_SetConfig+0xd2>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a1c      	ldr	r2, [pc, #112]	@ (800ad4c <TIM_OC1_SetConfig+0x120>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d00f      	beq.n	800acfe <TIM_OC1_SetConfig+0xd2>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a1b      	ldr	r2, [pc, #108]	@ (800ad50 <TIM_OC1_SetConfig+0x124>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d00b      	beq.n	800acfe <TIM_OC1_SetConfig+0xd2>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a1a      	ldr	r2, [pc, #104]	@ (800ad54 <TIM_OC1_SetConfig+0x128>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d007      	beq.n	800acfe <TIM_OC1_SetConfig+0xd2>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a19      	ldr	r2, [pc, #100]	@ (800ad58 <TIM_OC1_SetConfig+0x12c>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d003      	beq.n	800acfe <TIM_OC1_SetConfig+0xd2>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a18      	ldr	r2, [pc, #96]	@ (800ad5c <TIM_OC1_SetConfig+0x130>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d111      	bne.n	800ad22 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	695b      	ldr	r3, [r3, #20]
 800ad12:	693a      	ldr	r2, [r7, #16]
 800ad14:	4313      	orrs	r3, r2
 800ad16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	699b      	ldr	r3, [r3, #24]
 800ad1c:	693a      	ldr	r2, [r7, #16]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	693a      	ldr	r2, [r7, #16]
 800ad26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	685a      	ldr	r2, [r3, #4]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	697a      	ldr	r2, [r7, #20]
 800ad3a:	621a      	str	r2, [r3, #32]
}
 800ad3c:	bf00      	nop
 800ad3e:	371c      	adds	r7, #28
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr
 800ad48:	40012c00 	.word	0x40012c00
 800ad4c:	50012c00 	.word	0x50012c00
 800ad50:	40013400 	.word	0x40013400
 800ad54:	50013400 	.word	0x50013400
 800ad58:	40014000 	.word	0x40014000
 800ad5c:	50014000 	.word	0x50014000

0800ad60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b087      	sub	sp, #28
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6a1b      	ldr	r3, [r3, #32]
 800ad6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6a1b      	ldr	r3, [r3, #32]
 800ad74:	f023 0210 	bic.w	r2, r3, #16
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	699b      	ldr	r3, [r3, #24]
 800ad86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ad8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	021b      	lsls	r3, r3, #8
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f023 0320 	bic.w	r3, r3, #32
 800adae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	689b      	ldr	r3, [r3, #8]
 800adb4:	011b      	lsls	r3, r3, #4
 800adb6:	697a      	ldr	r2, [r7, #20]
 800adb8:	4313      	orrs	r3, r2
 800adba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	4a2e      	ldr	r2, [pc, #184]	@ (800ae78 <TIM_OC2_SetConfig+0x118>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d00b      	beq.n	800addc <TIM_OC2_SetConfig+0x7c>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4a2d      	ldr	r2, [pc, #180]	@ (800ae7c <TIM_OC2_SetConfig+0x11c>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d007      	beq.n	800addc <TIM_OC2_SetConfig+0x7c>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a2c      	ldr	r2, [pc, #176]	@ (800ae80 <TIM_OC2_SetConfig+0x120>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d003      	beq.n	800addc <TIM_OC2_SetConfig+0x7c>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	4a2b      	ldr	r2, [pc, #172]	@ (800ae84 <TIM_OC2_SetConfig+0x124>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d10d      	bne.n	800adf8 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ade2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	68db      	ldr	r3, [r3, #12]
 800ade8:	011b      	lsls	r3, r3, #4
 800adea:	697a      	ldr	r2, [r7, #20]
 800adec:	4313      	orrs	r3, r2
 800adee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adf6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ae78 <TIM_OC2_SetConfig+0x118>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d013      	beq.n	800ae28 <TIM_OC2_SetConfig+0xc8>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a1e      	ldr	r2, [pc, #120]	@ (800ae7c <TIM_OC2_SetConfig+0x11c>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d00f      	beq.n	800ae28 <TIM_OC2_SetConfig+0xc8>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a1d      	ldr	r2, [pc, #116]	@ (800ae80 <TIM_OC2_SetConfig+0x120>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d00b      	beq.n	800ae28 <TIM_OC2_SetConfig+0xc8>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a1c      	ldr	r2, [pc, #112]	@ (800ae84 <TIM_OC2_SetConfig+0x124>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d007      	beq.n	800ae28 <TIM_OC2_SetConfig+0xc8>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a1b      	ldr	r2, [pc, #108]	@ (800ae88 <TIM_OC2_SetConfig+0x128>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d003      	beq.n	800ae28 <TIM_OC2_SetConfig+0xc8>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a1a      	ldr	r2, [pc, #104]	@ (800ae8c <TIM_OC2_SetConfig+0x12c>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d113      	bne.n	800ae50 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	695b      	ldr	r3, [r3, #20]
 800ae3c:	009b      	lsls	r3, r3, #2
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	009b      	lsls	r3, r3, #2
 800ae4a:	693a      	ldr	r2, [r7, #16]
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	693a      	ldr	r2, [r7, #16]
 800ae54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	68fa      	ldr	r2, [r7, #12]
 800ae5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	685a      	ldr	r2, [r3, #4]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	621a      	str	r2, [r3, #32]
}
 800ae6a:	bf00      	nop
 800ae6c:	371c      	adds	r7, #28
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	40012c00 	.word	0x40012c00
 800ae7c:	50012c00 	.word	0x50012c00
 800ae80:	40013400 	.word	0x40013400
 800ae84:	50013400 	.word	0x50013400
 800ae88:	40014000 	.word	0x40014000
 800ae8c:	50014000 	.word	0x50014000

0800ae90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae90:	b480      	push	{r7}
 800ae92:	b087      	sub	sp, #28
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
 800ae98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6a1b      	ldr	r3, [r3, #32]
 800ae9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6a1b      	ldr	r3, [r3, #32]
 800aea4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	69db      	ldr	r3, [r3, #28]
 800aeb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f023 0303 	bic.w	r3, r3, #3
 800aeca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	68fa      	ldr	r2, [r7, #12]
 800aed2:	4313      	orrs	r3, r2
 800aed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aedc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	689b      	ldr	r3, [r3, #8]
 800aee2:	021b      	lsls	r3, r3, #8
 800aee4:	697a      	ldr	r2, [r7, #20]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4a2d      	ldr	r2, [pc, #180]	@ (800afa4 <TIM_OC3_SetConfig+0x114>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d00b      	beq.n	800af0a <TIM_OC3_SetConfig+0x7a>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4a2c      	ldr	r2, [pc, #176]	@ (800afa8 <TIM_OC3_SetConfig+0x118>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d007      	beq.n	800af0a <TIM_OC3_SetConfig+0x7a>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	4a2b      	ldr	r2, [pc, #172]	@ (800afac <TIM_OC3_SetConfig+0x11c>)
 800aefe:	4293      	cmp	r3, r2
 800af00:	d003      	beq.n	800af0a <TIM_OC3_SetConfig+0x7a>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	4a2a      	ldr	r2, [pc, #168]	@ (800afb0 <TIM_OC3_SetConfig+0x120>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d10d      	bne.n	800af26 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	68db      	ldr	r3, [r3, #12]
 800af16:	021b      	lsls	r3, r3, #8
 800af18:	697a      	ldr	r2, [r7, #20]
 800af1a:	4313      	orrs	r3, r2
 800af1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	4a1e      	ldr	r2, [pc, #120]	@ (800afa4 <TIM_OC3_SetConfig+0x114>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d013      	beq.n	800af56 <TIM_OC3_SetConfig+0xc6>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	4a1d      	ldr	r2, [pc, #116]	@ (800afa8 <TIM_OC3_SetConfig+0x118>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d00f      	beq.n	800af56 <TIM_OC3_SetConfig+0xc6>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	4a1c      	ldr	r2, [pc, #112]	@ (800afac <TIM_OC3_SetConfig+0x11c>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d00b      	beq.n	800af56 <TIM_OC3_SetConfig+0xc6>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4a1b      	ldr	r2, [pc, #108]	@ (800afb0 <TIM_OC3_SetConfig+0x120>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d007      	beq.n	800af56 <TIM_OC3_SetConfig+0xc6>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a1a      	ldr	r2, [pc, #104]	@ (800afb4 <TIM_OC3_SetConfig+0x124>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d003      	beq.n	800af56 <TIM_OC3_SetConfig+0xc6>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4a19      	ldr	r2, [pc, #100]	@ (800afb8 <TIM_OC3_SetConfig+0x128>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d113      	bne.n	800af7e <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	695b      	ldr	r3, [r3, #20]
 800af6a:	011b      	lsls	r3, r3, #4
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	4313      	orrs	r3, r2
 800af70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	699b      	ldr	r3, [r3, #24]
 800af76:	011b      	lsls	r3, r3, #4
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	4313      	orrs	r3, r2
 800af7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	68fa      	ldr	r2, [r7, #12]
 800af88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	685a      	ldr	r2, [r3, #4]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	697a      	ldr	r2, [r7, #20]
 800af96:	621a      	str	r2, [r3, #32]
}
 800af98:	bf00      	nop
 800af9a:	371c      	adds	r7, #28
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr
 800afa4:	40012c00 	.word	0x40012c00
 800afa8:	50012c00 	.word	0x50012c00
 800afac:	40013400 	.word	0x40013400
 800afb0:	50013400 	.word	0x50013400
 800afb4:	40014000 	.word	0x40014000
 800afb8:	50014000 	.word	0x50014000

0800afbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afbc:	b480      	push	{r7}
 800afbe:	b087      	sub	sp, #28
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6a1b      	ldr	r3, [r3, #32]
 800afca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6a1b      	ldr	r3, [r3, #32]
 800afd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	69db      	ldr	r3, [r3, #28]
 800afe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800afea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	021b      	lsls	r3, r3, #8
 800affe:	68fa      	ldr	r2, [r7, #12]
 800b000:	4313      	orrs	r3, r2
 800b002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b00a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	031b      	lsls	r3, r3, #12
 800b012:	697a      	ldr	r2, [r7, #20]
 800b014:	4313      	orrs	r3, r2
 800b016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a2e      	ldr	r2, [pc, #184]	@ (800b0d4 <TIM_OC4_SetConfig+0x118>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d00b      	beq.n	800b038 <TIM_OC4_SetConfig+0x7c>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a2d      	ldr	r2, [pc, #180]	@ (800b0d8 <TIM_OC4_SetConfig+0x11c>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d007      	beq.n	800b038 <TIM_OC4_SetConfig+0x7c>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a2c      	ldr	r2, [pc, #176]	@ (800b0dc <TIM_OC4_SetConfig+0x120>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d003      	beq.n	800b038 <TIM_OC4_SetConfig+0x7c>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	4a2b      	ldr	r2, [pc, #172]	@ (800b0e0 <TIM_OC4_SetConfig+0x124>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d10d      	bne.n	800b054 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b03e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	031b      	lsls	r3, r3, #12
 800b046:	697a      	ldr	r2, [r7, #20]
 800b048:	4313      	orrs	r3, r2
 800b04a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b052:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a1f      	ldr	r2, [pc, #124]	@ (800b0d4 <TIM_OC4_SetConfig+0x118>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d013      	beq.n	800b084 <TIM_OC4_SetConfig+0xc8>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a1e      	ldr	r2, [pc, #120]	@ (800b0d8 <TIM_OC4_SetConfig+0x11c>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d00f      	beq.n	800b084 <TIM_OC4_SetConfig+0xc8>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4a1d      	ldr	r2, [pc, #116]	@ (800b0dc <TIM_OC4_SetConfig+0x120>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d00b      	beq.n	800b084 <TIM_OC4_SetConfig+0xc8>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4a1c      	ldr	r2, [pc, #112]	@ (800b0e0 <TIM_OC4_SetConfig+0x124>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d007      	beq.n	800b084 <TIM_OC4_SetConfig+0xc8>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	4a1b      	ldr	r2, [pc, #108]	@ (800b0e4 <TIM_OC4_SetConfig+0x128>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d003      	beq.n	800b084 <TIM_OC4_SetConfig+0xc8>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a1a      	ldr	r2, [pc, #104]	@ (800b0e8 <TIM_OC4_SetConfig+0x12c>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d113      	bne.n	800b0ac <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b08a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b092:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	695b      	ldr	r3, [r3, #20]
 800b098:	019b      	lsls	r3, r3, #6
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	4313      	orrs	r3, r2
 800b09e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	699b      	ldr	r3, [r3, #24]
 800b0a4:	019b      	lsls	r3, r3, #6
 800b0a6:	693a      	ldr	r2, [r7, #16]
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	68fa      	ldr	r2, [r7, #12]
 800b0b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	685a      	ldr	r2, [r3, #4]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	621a      	str	r2, [r3, #32]
}
 800b0c6:	bf00      	nop
 800b0c8:	371c      	adds	r7, #28
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	40012c00 	.word	0x40012c00
 800b0d8:	50012c00 	.word	0x50012c00
 800b0dc:	40013400 	.word	0x40013400
 800b0e0:	50013400 	.word	0x50013400
 800b0e4:	40014000 	.word	0x40014000
 800b0e8:	50014000 	.word	0x50014000

0800b0ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b087      	sub	sp, #28
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6a1b      	ldr	r3, [r3, #32]
 800b0fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6a1b      	ldr	r3, [r3, #32]
 800b100:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	685b      	ldr	r3, [r3, #4]
 800b10c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b11a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b11e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	68fa      	ldr	r2, [r7, #12]
 800b126:	4313      	orrs	r3, r2
 800b128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b130:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	041b      	lsls	r3, r3, #16
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	4a19      	ldr	r2, [pc, #100]	@ (800b1a8 <TIM_OC5_SetConfig+0xbc>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d013      	beq.n	800b16e <TIM_OC5_SetConfig+0x82>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	4a18      	ldr	r2, [pc, #96]	@ (800b1ac <TIM_OC5_SetConfig+0xc0>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d00f      	beq.n	800b16e <TIM_OC5_SetConfig+0x82>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	4a17      	ldr	r2, [pc, #92]	@ (800b1b0 <TIM_OC5_SetConfig+0xc4>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d00b      	beq.n	800b16e <TIM_OC5_SetConfig+0x82>
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	4a16      	ldr	r2, [pc, #88]	@ (800b1b4 <TIM_OC5_SetConfig+0xc8>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d007      	beq.n	800b16e <TIM_OC5_SetConfig+0x82>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	4a15      	ldr	r2, [pc, #84]	@ (800b1b8 <TIM_OC5_SetConfig+0xcc>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d003      	beq.n	800b16e <TIM_OC5_SetConfig+0x82>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a14      	ldr	r2, [pc, #80]	@ (800b1bc <TIM_OC5_SetConfig+0xd0>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d109      	bne.n	800b182 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b174:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	695b      	ldr	r3, [r3, #20]
 800b17a:	021b      	lsls	r3, r3, #8
 800b17c:	697a      	ldr	r2, [r7, #20]
 800b17e:	4313      	orrs	r3, r2
 800b180:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	697a      	ldr	r2, [r7, #20]
 800b186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	68fa      	ldr	r2, [r7, #12]
 800b18c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	685a      	ldr	r2, [r3, #4]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	693a      	ldr	r2, [r7, #16]
 800b19a:	621a      	str	r2, [r3, #32]
}
 800b19c:	bf00      	nop
 800b19e:	371c      	adds	r7, #28
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	40012c00 	.word	0x40012c00
 800b1ac:	50012c00 	.word	0x50012c00
 800b1b0:	40013400 	.word	0x40013400
 800b1b4:	50013400 	.word	0x50013400
 800b1b8:	40014000 	.word	0x40014000
 800b1bc:	50014000 	.word	0x50014000

0800b1c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b087      	sub	sp, #28
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6a1b      	ldr	r3, [r3, #32]
 800b1ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b1ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	021b      	lsls	r3, r3, #8
 800b1fa:	68fa      	ldr	r2, [r7, #12]
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	689b      	ldr	r3, [r3, #8]
 800b20c:	051b      	lsls	r3, r3, #20
 800b20e:	693a      	ldr	r2, [r7, #16]
 800b210:	4313      	orrs	r3, r2
 800b212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	4a1a      	ldr	r2, [pc, #104]	@ (800b280 <TIM_OC6_SetConfig+0xc0>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d013      	beq.n	800b244 <TIM_OC6_SetConfig+0x84>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	4a19      	ldr	r2, [pc, #100]	@ (800b284 <TIM_OC6_SetConfig+0xc4>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d00f      	beq.n	800b244 <TIM_OC6_SetConfig+0x84>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a18      	ldr	r2, [pc, #96]	@ (800b288 <TIM_OC6_SetConfig+0xc8>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d00b      	beq.n	800b244 <TIM_OC6_SetConfig+0x84>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a17      	ldr	r2, [pc, #92]	@ (800b28c <TIM_OC6_SetConfig+0xcc>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d007      	beq.n	800b244 <TIM_OC6_SetConfig+0x84>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a16      	ldr	r2, [pc, #88]	@ (800b290 <TIM_OC6_SetConfig+0xd0>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d003      	beq.n	800b244 <TIM_OC6_SetConfig+0x84>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a15      	ldr	r2, [pc, #84]	@ (800b294 <TIM_OC6_SetConfig+0xd4>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d109      	bne.n	800b258 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b24a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	695b      	ldr	r3, [r3, #20]
 800b250:	029b      	lsls	r3, r3, #10
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	4313      	orrs	r3, r2
 800b256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	697a      	ldr	r2, [r7, #20]
 800b25c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	68fa      	ldr	r2, [r7, #12]
 800b262:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	685a      	ldr	r2, [r3, #4]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	693a      	ldr	r2, [r7, #16]
 800b270:	621a      	str	r2, [r3, #32]
}
 800b272:	bf00      	nop
 800b274:	371c      	adds	r7, #28
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	40012c00 	.word	0x40012c00
 800b284:	50012c00 	.word	0x50012c00
 800b288:	40013400 	.word	0x40013400
 800b28c:	50013400 	.word	0x50013400
 800b290:	40014000 	.word	0x40014000
 800b294:	50014000 	.word	0x50014000

0800b298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b298:	b480      	push	{r7}
 800b29a:	b087      	sub	sp, #28
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	6a1b      	ldr	r3, [r3, #32]
 800b2a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	f023 0201 	bic.w	r2, r3, #1
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	699b      	ldr	r3, [r3, #24]
 800b2ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b2c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	011b      	lsls	r3, r3, #4
 800b2c8:	693a      	ldr	r2, [r7, #16]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	f023 030a 	bic.w	r3, r3, #10
 800b2d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2d6:	697a      	ldr	r2, [r7, #20]
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	693a      	ldr	r2, [r7, #16]
 800b2e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	621a      	str	r2, [r3, #32]
}
 800b2ea:	bf00      	nop
 800b2ec:	371c      	adds	r7, #28
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr

0800b2f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2f6:	b480      	push	{r7}
 800b2f8:	b087      	sub	sp, #28
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	f023 0210 	bic.w	r2, r3, #16
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	699b      	ldr	r3, [r3, #24]
 800b318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b320:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	031b      	lsls	r3, r3, #12
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	4313      	orrs	r3, r2
 800b32a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b332:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	011b      	lsls	r3, r3, #4
 800b338:	697a      	ldr	r2, [r7, #20]
 800b33a:	4313      	orrs	r3, r2
 800b33c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	693a      	ldr	r2, [r7, #16]
 800b342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	697a      	ldr	r2, [r7, #20]
 800b348:	621a      	str	r2, [r3, #32]
}
 800b34a:	bf00      	nop
 800b34c:	371c      	adds	r7, #28
 800b34e:	46bd      	mov	sp, r7
 800b350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b354:	4770      	bx	lr

0800b356 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b356:	b480      	push	{r7}
 800b358:	b085      	sub	sp, #20
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	6078      	str	r0, [r7, #4]
 800b35e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b36c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b370:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b372:	683a      	ldr	r2, [r7, #0]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	4313      	orrs	r3, r2
 800b378:	f043 0307 	orr.w	r3, r3, #7
 800b37c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	609a      	str	r2, [r3, #8]
}
 800b384:	bf00      	nop
 800b386:	3714      	adds	r7, #20
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr

0800b390 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b390:	b480      	push	{r7}
 800b392:	b087      	sub	sp, #28
 800b394:	af00      	add	r7, sp, #0
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	60b9      	str	r1, [r7, #8]
 800b39a:	607a      	str	r2, [r7, #4]
 800b39c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b3aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	021a      	lsls	r2, r3, #8
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	431a      	orrs	r2, r3
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	697a      	ldr	r2, [r7, #20]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	697a      	ldr	r2, [r7, #20]
 800b3c2:	609a      	str	r2, [r3, #8]
}
 800b3c4:	bf00      	nop
 800b3c6:	371c      	adds	r7, #28
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b087      	sub	sp, #28
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	f003 031f 	and.w	r3, r3, #31
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6a1a      	ldr	r2, [r3, #32]
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	43db      	mvns	r3, r3
 800b3f2:	401a      	ands	r2, r3
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6a1a      	ldr	r2, [r3, #32]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	f003 031f 	and.w	r3, r3, #31
 800b402:	6879      	ldr	r1, [r7, #4]
 800b404:	fa01 f303 	lsl.w	r3, r1, r3
 800b408:	431a      	orrs	r2, r3
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	621a      	str	r2, [r3, #32]
}
 800b40e:	bf00      	nop
 800b410:	371c      	adds	r7, #28
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
	...

0800b41c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d109      	bne.n	800b440 <HAL_TIMEx_PWMN_Start+0x24>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b432:	b2db      	uxtb	r3, r3
 800b434:	2b01      	cmp	r3, #1
 800b436:	bf14      	ite	ne
 800b438:	2301      	movne	r3, #1
 800b43a:	2300      	moveq	r3, #0
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	e022      	b.n	800b486 <HAL_TIMEx_PWMN_Start+0x6a>
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	2b04      	cmp	r3, #4
 800b444:	d109      	bne.n	800b45a <HAL_TIMEx_PWMN_Start+0x3e>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b44c:	b2db      	uxtb	r3, r3
 800b44e:	2b01      	cmp	r3, #1
 800b450:	bf14      	ite	ne
 800b452:	2301      	movne	r3, #1
 800b454:	2300      	moveq	r3, #0
 800b456:	b2db      	uxtb	r3, r3
 800b458:	e015      	b.n	800b486 <HAL_TIMEx_PWMN_Start+0x6a>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b08      	cmp	r3, #8
 800b45e:	d109      	bne.n	800b474 <HAL_TIMEx_PWMN_Start+0x58>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800b466:	b2db      	uxtb	r3, r3
 800b468:	2b01      	cmp	r3, #1
 800b46a:	bf14      	ite	ne
 800b46c:	2301      	movne	r3, #1
 800b46e:	2300      	moveq	r3, #0
 800b470:	b2db      	uxtb	r3, r3
 800b472:	e008      	b.n	800b486 <HAL_TIMEx_PWMN_Start+0x6a>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	bf14      	ite	ne
 800b480:	2301      	movne	r3, #1
 800b482:	2300      	moveq	r3, #0
 800b484:	b2db      	uxtb	r3, r3
 800b486:	2b00      	cmp	r3, #0
 800b488:	d001      	beq.n	800b48e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	e09b      	b.n	800b5c6 <HAL_TIMEx_PWMN_Start+0x1aa>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d104      	bne.n	800b49e <HAL_TIMEx_PWMN_Start+0x82>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2202      	movs	r2, #2
 800b498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b49c:	e013      	b.n	800b4c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	2b04      	cmp	r3, #4
 800b4a2:	d104      	bne.n	800b4ae <HAL_TIMEx_PWMN_Start+0x92>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2202      	movs	r2, #2
 800b4a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b4ac:	e00b      	b.n	800b4c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	2b08      	cmp	r3, #8
 800b4b2:	d104      	bne.n	800b4be <HAL_TIMEx_PWMN_Start+0xa2>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2202      	movs	r2, #2
 800b4b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b4bc:	e003      	b.n	800b4c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	2204      	movs	r2, #4
 800b4cc:	6839      	ldr	r1, [r7, #0]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 fa4c 	bl	800b96c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4a39      	ldr	r2, [pc, #228]	@ (800b5d0 <HAL_TIMEx_PWMN_Start+0x1b4>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d04a      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4a38      	ldr	r2, [pc, #224]	@ (800b5d4 <HAL_TIMEx_PWMN_Start+0x1b8>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d045      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b500:	d040      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b50a:	d03b      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a31      	ldr	r2, [pc, #196]	@ (800b5d8 <HAL_TIMEx_PWMN_Start+0x1bc>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d036      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a30      	ldr	r2, [pc, #192]	@ (800b5dc <HAL_TIMEx_PWMN_Start+0x1c0>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d031      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4a2e      	ldr	r2, [pc, #184]	@ (800b5e0 <HAL_TIMEx_PWMN_Start+0x1c4>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d02c      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a2d      	ldr	r2, [pc, #180]	@ (800b5e4 <HAL_TIMEx_PWMN_Start+0x1c8>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d027      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	4a2b      	ldr	r2, [pc, #172]	@ (800b5e8 <HAL_TIMEx_PWMN_Start+0x1cc>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d022      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a2a      	ldr	r2, [pc, #168]	@ (800b5ec <HAL_TIMEx_PWMN_Start+0x1d0>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d01d      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a28      	ldr	r2, [pc, #160]	@ (800b5f0 <HAL_TIMEx_PWMN_Start+0x1d4>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d018      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a27      	ldr	r2, [pc, #156]	@ (800b5f4 <HAL_TIMEx_PWMN_Start+0x1d8>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d013      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a25      	ldr	r2, [pc, #148]	@ (800b5f8 <HAL_TIMEx_PWMN_Start+0x1dc>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d00e      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a24      	ldr	r2, [pc, #144]	@ (800b5fc <HAL_TIMEx_PWMN_Start+0x1e0>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d009      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	4a22      	ldr	r2, [pc, #136]	@ (800b600 <HAL_TIMEx_PWMN_Start+0x1e4>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d004      	beq.n	800b584 <HAL_TIMEx_PWMN_Start+0x168>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	4a21      	ldr	r2, [pc, #132]	@ (800b604 <HAL_TIMEx_PWMN_Start+0x1e8>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d115      	bne.n	800b5b0 <HAL_TIMEx_PWMN_Start+0x194>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	689a      	ldr	r2, [r3, #8]
 800b58a:	4b1f      	ldr	r3, [pc, #124]	@ (800b608 <HAL_TIMEx_PWMN_Start+0x1ec>)
 800b58c:	4013      	ands	r3, r2
 800b58e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2b06      	cmp	r3, #6
 800b594:	d015      	beq.n	800b5c2 <HAL_TIMEx_PWMN_Start+0x1a6>
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b59c:	d011      	beq.n	800b5c2 <HAL_TIMEx_PWMN_Start+0x1a6>
    {
      __HAL_TIM_ENABLE(htim);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	681a      	ldr	r2, [r3, #0]
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f042 0201 	orr.w	r2, r2, #1
 800b5ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5ae:	e008      	b.n	800b5c2 <HAL_TIMEx_PWMN_Start+0x1a6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	681a      	ldr	r2, [r3, #0]
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f042 0201 	orr.w	r2, r2, #1
 800b5be:	601a      	str	r2, [r3, #0]
 800b5c0:	e000      	b.n	800b5c4 <HAL_TIMEx_PWMN_Start+0x1a8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b5c4:	2300      	movs	r3, #0
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	40012c00 	.word	0x40012c00
 800b5d4:	50012c00 	.word	0x50012c00
 800b5d8:	40000400 	.word	0x40000400
 800b5dc:	50000400 	.word	0x50000400
 800b5e0:	40000800 	.word	0x40000800
 800b5e4:	50000800 	.word	0x50000800
 800b5e8:	40000c00 	.word	0x40000c00
 800b5ec:	50000c00 	.word	0x50000c00
 800b5f0:	40013400 	.word	0x40013400
 800b5f4:	50013400 	.word	0x50013400
 800b5f8:	40001800 	.word	0x40001800
 800b5fc:	50001800 	.word	0x50001800
 800b600:	40014000 	.word	0x40014000
 800b604:	50014000 	.word	0x50014000
 800b608:	00010007 	.word	0x00010007

0800b60c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b085      	sub	sp, #20
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d101      	bne.n	800b624 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b620:	2302      	movs	r3, #2
 800b622:	e0a1      	b.n	800b768 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2201      	movs	r2, #1
 800b628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2202      	movs	r2, #2
 800b630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a4a      	ldr	r2, [pc, #296]	@ (800b774 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d00e      	beq.n	800b66c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a49      	ldr	r2, [pc, #292]	@ (800b778 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d009      	beq.n	800b66c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a47      	ldr	r2, [pc, #284]	@ (800b77c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d004      	beq.n	800b66c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a46      	ldr	r2, [pc, #280]	@ (800b780 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d108      	bne.n	800b67e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b672:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	68fa      	ldr	r2, [r7, #12]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b688:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	68fa      	ldr	r2, [r7, #12]
 800b690:	4313      	orrs	r3, r2
 800b692:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a34      	ldr	r2, [pc, #208]	@ (800b774 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d04a      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	4a33      	ldr	r2, [pc, #204]	@ (800b778 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d045      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6b8:	d040      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b6c2:	d03b      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a2e      	ldr	r2, [pc, #184]	@ (800b784 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d036      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	4a2d      	ldr	r2, [pc, #180]	@ (800b788 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d031      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a2b      	ldr	r2, [pc, #172]	@ (800b78c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d02c      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a2a      	ldr	r2, [pc, #168]	@ (800b790 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d027      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a28      	ldr	r2, [pc, #160]	@ (800b794 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d022      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a27      	ldr	r2, [pc, #156]	@ (800b798 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d01d      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a1d      	ldr	r2, [pc, #116]	@ (800b77c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d018      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4a1c      	ldr	r2, [pc, #112]	@ (800b780 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b710:	4293      	cmp	r3, r2
 800b712:	d013      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a20      	ldr	r2, [pc, #128]	@ (800b79c <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d00e      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4a1f      	ldr	r2, [pc, #124]	@ (800b7a0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d009      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a1d      	ldr	r2, [pc, #116]	@ (800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d004      	beq.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a1c      	ldr	r2, [pc, #112]	@ (800b7a8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d10c      	bne.n	800b756 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b742:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	68ba      	ldr	r2, [r7, #8]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68ba      	ldr	r2, [r7, #8]
 800b754:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2201      	movs	r2, #1
 800b75a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2200      	movs	r2, #0
 800b762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b766:	2300      	movs	r3, #0
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3714      	adds	r7, #20
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr
 800b774:	40012c00 	.word	0x40012c00
 800b778:	50012c00 	.word	0x50012c00
 800b77c:	40013400 	.word	0x40013400
 800b780:	50013400 	.word	0x50013400
 800b784:	40000400 	.word	0x40000400
 800b788:	50000400 	.word	0x50000400
 800b78c:	40000800 	.word	0x40000800
 800b790:	50000800 	.word	0x50000800
 800b794:	40000c00 	.word	0x40000c00
 800b798:	50000c00 	.word	0x50000c00
 800b79c:	40001800 	.word	0x40001800
 800b7a0:	50001800 	.word	0x50001800
 800b7a4:	40014000 	.word	0x40014000
 800b7a8:	50014000 	.word	0x50014000

0800b7ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b085      	sub	sp, #20
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d101      	bne.n	800b7c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b7c4:	2302      	movs	r3, #2
 800b7c6:	e07d      	b.n	800b8c4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	68db      	ldr	r3, [r3, #12]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	685b      	ldr	r3, [r3, #4]
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4313      	orrs	r3, r2
 800b806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	691b      	ldr	r3, [r3, #16]
 800b812:	4313      	orrs	r3, r2
 800b814:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	695b      	ldr	r3, [r3, #20]
 800b820:	4313      	orrs	r3, r2
 800b822:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b82e:	4313      	orrs	r3, r2
 800b830:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	699b      	ldr	r3, [r3, #24]
 800b83c:	041b      	lsls	r3, r3, #16
 800b83e:	4313      	orrs	r3, r2
 800b840:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	69db      	ldr	r3, [r3, #28]
 800b84c:	4313      	orrs	r3, r2
 800b84e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a1e      	ldr	r2, [pc, #120]	@ (800b8d0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d00e      	beq.n	800b878 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4a1d      	ldr	r2, [pc, #116]	@ (800b8d4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d009      	beq.n	800b878 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a1b      	ldr	r2, [pc, #108]	@ (800b8d8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d004      	beq.n	800b878 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a1a      	ldr	r2, [pc, #104]	@ (800b8dc <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d11c      	bne.n	800b8b2 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b882:	051b      	lsls	r3, r3, #20
 800b884:	4313      	orrs	r3, r2
 800b886:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	6a1b      	ldr	r3, [r3, #32]
 800b892:	4313      	orrs	r3, r2
 800b894:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8c2:	2300      	movs	r3, #0
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3714      	adds	r7, #20
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr
 800b8d0:	40012c00 	.word	0x40012c00
 800b8d4:	50012c00 	.word	0x50012c00
 800b8d8:	40013400 	.word	0x40013400
 800b8dc:	50013400 	.word	0x50013400

0800b8e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b8fc:	bf00      	nop
 800b8fe:	370c      	adds	r7, #12
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b908:	b480      	push	{r7}
 800b90a:	b083      	sub	sp, #12
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b910:	bf00      	nop
 800b912:	370c      	adds	r7, #12
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr

0800b91c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b083      	sub	sp, #12
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b924:	bf00      	nop
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b938:	bf00      	nop
 800b93a:	370c      	adds	r7, #12
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr

0800b944 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b944:	b480      	push	{r7}
 800b946:	b083      	sub	sp, #12
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b94c:	bf00      	nop
 800b94e:	370c      	adds	r7, #12
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr

0800b958 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b958:	b480      	push	{r7}
 800b95a:	b083      	sub	sp, #12
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b960:	bf00      	nop
 800b962:	370c      	adds	r7, #12
 800b964:	46bd      	mov	sp, r7
 800b966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96a:	4770      	bx	lr

0800b96c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b087      	sub	sp, #28
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	f003 030f 	and.w	r3, r3, #15
 800b97e:	2204      	movs	r2, #4
 800b980:	fa02 f303 	lsl.w	r3, r2, r3
 800b984:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	6a1a      	ldr	r2, [r3, #32]
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	43db      	mvns	r3, r3
 800b98e:	401a      	ands	r2, r3
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6a1a      	ldr	r2, [r3, #32]
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	f003 030f 	and.w	r3, r3, #15
 800b99e:	6879      	ldr	r1, [r7, #4]
 800b9a0:	fa01 f303 	lsl.w	r3, r1, r3
 800b9a4:	431a      	orrs	r2, r3
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	621a      	str	r2, [r3, #32]
}
 800b9aa:	bf00      	nop
 800b9ac:	371c      	adds	r7, #28
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr
	...

0800b9b8 <malloc>:
 800b9b8:	4b02      	ldr	r3, [pc, #8]	@ (800b9c4 <malloc+0xc>)
 800b9ba:	4601      	mov	r1, r0
 800b9bc:	6818      	ldr	r0, [r3, #0]
 800b9be:	f000 b825 	b.w	800ba0c <_malloc_r>
 800b9c2:	bf00      	nop
 800b9c4:	200000ac 	.word	0x200000ac

0800b9c8 <sbrk_aligned>:
 800b9c8:	b570      	push	{r4, r5, r6, lr}
 800b9ca:	4e0f      	ldr	r6, [pc, #60]	@ (800ba08 <sbrk_aligned+0x40>)
 800b9cc:	460c      	mov	r4, r1
 800b9ce:	4605      	mov	r5, r0
 800b9d0:	6831      	ldr	r1, [r6, #0]
 800b9d2:	b911      	cbnz	r1, 800b9da <sbrk_aligned+0x12>
 800b9d4:	f000 fe86 	bl	800c6e4 <_sbrk_r>
 800b9d8:	6030      	str	r0, [r6, #0]
 800b9da:	4621      	mov	r1, r4
 800b9dc:	4628      	mov	r0, r5
 800b9de:	f000 fe81 	bl	800c6e4 <_sbrk_r>
 800b9e2:	1c43      	adds	r3, r0, #1
 800b9e4:	d103      	bne.n	800b9ee <sbrk_aligned+0x26>
 800b9e6:	f04f 34ff 	mov.w	r4, #4294967295
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	bd70      	pop	{r4, r5, r6, pc}
 800b9ee:	1cc4      	adds	r4, r0, #3
 800b9f0:	f024 0403 	bic.w	r4, r4, #3
 800b9f4:	42a0      	cmp	r0, r4
 800b9f6:	d0f8      	beq.n	800b9ea <sbrk_aligned+0x22>
 800b9f8:	1a21      	subs	r1, r4, r0
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	f000 fe72 	bl	800c6e4 <_sbrk_r>
 800ba00:	3001      	adds	r0, #1
 800ba02:	d1f2      	bne.n	800b9ea <sbrk_aligned+0x22>
 800ba04:	e7ef      	b.n	800b9e6 <sbrk_aligned+0x1e>
 800ba06:	bf00      	nop
 800ba08:	20000d64 	.word	0x20000d64

0800ba0c <_malloc_r>:
 800ba0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba10:	1ccd      	adds	r5, r1, #3
 800ba12:	4606      	mov	r6, r0
 800ba14:	f025 0503 	bic.w	r5, r5, #3
 800ba18:	3508      	adds	r5, #8
 800ba1a:	2d0c      	cmp	r5, #12
 800ba1c:	bf38      	it	cc
 800ba1e:	250c      	movcc	r5, #12
 800ba20:	2d00      	cmp	r5, #0
 800ba22:	db01      	blt.n	800ba28 <_malloc_r+0x1c>
 800ba24:	42a9      	cmp	r1, r5
 800ba26:	d904      	bls.n	800ba32 <_malloc_r+0x26>
 800ba28:	230c      	movs	r3, #12
 800ba2a:	6033      	str	r3, [r6, #0]
 800ba2c:	2000      	movs	r0, #0
 800ba2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb08 <_malloc_r+0xfc>
 800ba36:	f000 f869 	bl	800bb0c <__malloc_lock>
 800ba3a:	f8d8 3000 	ldr.w	r3, [r8]
 800ba3e:	461c      	mov	r4, r3
 800ba40:	bb44      	cbnz	r4, 800ba94 <_malloc_r+0x88>
 800ba42:	4629      	mov	r1, r5
 800ba44:	4630      	mov	r0, r6
 800ba46:	f7ff ffbf 	bl	800b9c8 <sbrk_aligned>
 800ba4a:	1c43      	adds	r3, r0, #1
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	d158      	bne.n	800bb02 <_malloc_r+0xf6>
 800ba50:	f8d8 4000 	ldr.w	r4, [r8]
 800ba54:	4627      	mov	r7, r4
 800ba56:	2f00      	cmp	r7, #0
 800ba58:	d143      	bne.n	800bae2 <_malloc_r+0xd6>
 800ba5a:	2c00      	cmp	r4, #0
 800ba5c:	d04b      	beq.n	800baf6 <_malloc_r+0xea>
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	4639      	mov	r1, r7
 800ba62:	4630      	mov	r0, r6
 800ba64:	eb04 0903 	add.w	r9, r4, r3
 800ba68:	f000 fe3c 	bl	800c6e4 <_sbrk_r>
 800ba6c:	4581      	cmp	r9, r0
 800ba6e:	d142      	bne.n	800baf6 <_malloc_r+0xea>
 800ba70:	6821      	ldr	r1, [r4, #0]
 800ba72:	4630      	mov	r0, r6
 800ba74:	1a6d      	subs	r5, r5, r1
 800ba76:	4629      	mov	r1, r5
 800ba78:	f7ff ffa6 	bl	800b9c8 <sbrk_aligned>
 800ba7c:	3001      	adds	r0, #1
 800ba7e:	d03a      	beq.n	800baf6 <_malloc_r+0xea>
 800ba80:	6823      	ldr	r3, [r4, #0]
 800ba82:	442b      	add	r3, r5
 800ba84:	6023      	str	r3, [r4, #0]
 800ba86:	f8d8 3000 	ldr.w	r3, [r8]
 800ba8a:	685a      	ldr	r2, [r3, #4]
 800ba8c:	bb62      	cbnz	r2, 800bae8 <_malloc_r+0xdc>
 800ba8e:	f8c8 7000 	str.w	r7, [r8]
 800ba92:	e00f      	b.n	800bab4 <_malloc_r+0xa8>
 800ba94:	6822      	ldr	r2, [r4, #0]
 800ba96:	1b52      	subs	r2, r2, r5
 800ba98:	d420      	bmi.n	800badc <_malloc_r+0xd0>
 800ba9a:	2a0b      	cmp	r2, #11
 800ba9c:	d917      	bls.n	800bace <_malloc_r+0xc2>
 800ba9e:	1961      	adds	r1, r4, r5
 800baa0:	42a3      	cmp	r3, r4
 800baa2:	6025      	str	r5, [r4, #0]
 800baa4:	bf18      	it	ne
 800baa6:	6059      	strne	r1, [r3, #4]
 800baa8:	6863      	ldr	r3, [r4, #4]
 800baaa:	bf08      	it	eq
 800baac:	f8c8 1000 	streq.w	r1, [r8]
 800bab0:	5162      	str	r2, [r4, r5]
 800bab2:	604b      	str	r3, [r1, #4]
 800bab4:	4630      	mov	r0, r6
 800bab6:	f000 f82f 	bl	800bb18 <__malloc_unlock>
 800baba:	f104 000b 	add.w	r0, r4, #11
 800babe:	1d23      	adds	r3, r4, #4
 800bac0:	f020 0007 	bic.w	r0, r0, #7
 800bac4:	1ac2      	subs	r2, r0, r3
 800bac6:	bf1c      	itt	ne
 800bac8:	1a1b      	subne	r3, r3, r0
 800baca:	50a3      	strne	r3, [r4, r2]
 800bacc:	e7af      	b.n	800ba2e <_malloc_r+0x22>
 800bace:	6862      	ldr	r2, [r4, #4]
 800bad0:	42a3      	cmp	r3, r4
 800bad2:	bf0c      	ite	eq
 800bad4:	f8c8 2000 	streq.w	r2, [r8]
 800bad8:	605a      	strne	r2, [r3, #4]
 800bada:	e7eb      	b.n	800bab4 <_malloc_r+0xa8>
 800badc:	4623      	mov	r3, r4
 800bade:	6864      	ldr	r4, [r4, #4]
 800bae0:	e7ae      	b.n	800ba40 <_malloc_r+0x34>
 800bae2:	463c      	mov	r4, r7
 800bae4:	687f      	ldr	r7, [r7, #4]
 800bae6:	e7b6      	b.n	800ba56 <_malloc_r+0x4a>
 800bae8:	461a      	mov	r2, r3
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	42a3      	cmp	r3, r4
 800baee:	d1fb      	bne.n	800bae8 <_malloc_r+0xdc>
 800baf0:	2300      	movs	r3, #0
 800baf2:	6053      	str	r3, [r2, #4]
 800baf4:	e7de      	b.n	800bab4 <_malloc_r+0xa8>
 800baf6:	230c      	movs	r3, #12
 800baf8:	4630      	mov	r0, r6
 800bafa:	6033      	str	r3, [r6, #0]
 800bafc:	f000 f80c 	bl	800bb18 <__malloc_unlock>
 800bb00:	e794      	b.n	800ba2c <_malloc_r+0x20>
 800bb02:	6005      	str	r5, [r0, #0]
 800bb04:	e7d6      	b.n	800bab4 <_malloc_r+0xa8>
 800bb06:	bf00      	nop
 800bb08:	20000d68 	.word	0x20000d68

0800bb0c <__malloc_lock>:
 800bb0c:	4801      	ldr	r0, [pc, #4]	@ (800bb14 <__malloc_lock+0x8>)
 800bb0e:	f000 be36 	b.w	800c77e <__retarget_lock_acquire_recursive>
 800bb12:	bf00      	nop
 800bb14:	20000eac 	.word	0x20000eac

0800bb18 <__malloc_unlock>:
 800bb18:	4801      	ldr	r0, [pc, #4]	@ (800bb20 <__malloc_unlock+0x8>)
 800bb1a:	f000 be31 	b.w	800c780 <__retarget_lock_release_recursive>
 800bb1e:	bf00      	nop
 800bb20:	20000eac 	.word	0x20000eac

0800bb24 <__cvt>:
 800bb24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb28:	ec57 6b10 	vmov	r6, r7, d0
 800bb2c:	2f00      	cmp	r7, #0
 800bb2e:	460c      	mov	r4, r1
 800bb30:	4619      	mov	r1, r3
 800bb32:	463b      	mov	r3, r7
 800bb34:	bfb4      	ite	lt
 800bb36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bb3a:	2300      	movge	r3, #0
 800bb3c:	4691      	mov	r9, r2
 800bb3e:	bfbf      	itttt	lt
 800bb40:	4632      	movlt	r2, r6
 800bb42:	461f      	movlt	r7, r3
 800bb44:	232d      	movlt	r3, #45	@ 0x2d
 800bb46:	4616      	movlt	r6, r2
 800bb48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bb4c:	700b      	strb	r3, [r1, #0]
 800bb4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb50:	f023 0820 	bic.w	r8, r3, #32
 800bb54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bb58:	d005      	beq.n	800bb66 <__cvt+0x42>
 800bb5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bb5e:	d100      	bne.n	800bb62 <__cvt+0x3e>
 800bb60:	3401      	adds	r4, #1
 800bb62:	2102      	movs	r1, #2
 800bb64:	e000      	b.n	800bb68 <__cvt+0x44>
 800bb66:	2103      	movs	r1, #3
 800bb68:	ab03      	add	r3, sp, #12
 800bb6a:	4622      	mov	r2, r4
 800bb6c:	9301      	str	r3, [sp, #4]
 800bb6e:	ab02      	add	r3, sp, #8
 800bb70:	ec47 6b10 	vmov	d0, r6, r7
 800bb74:	9300      	str	r3, [sp, #0]
 800bb76:	4653      	mov	r3, sl
 800bb78:	f000 feae 	bl	800c8d8 <_dtoa_r>
 800bb7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bb80:	4605      	mov	r5, r0
 800bb82:	d119      	bne.n	800bbb8 <__cvt+0x94>
 800bb84:	f019 0f01 	tst.w	r9, #1
 800bb88:	d00e      	beq.n	800bba8 <__cvt+0x84>
 800bb8a:	eb00 0904 	add.w	r9, r0, r4
 800bb8e:	2200      	movs	r2, #0
 800bb90:	2300      	movs	r3, #0
 800bb92:	4630      	mov	r0, r6
 800bb94:	4639      	mov	r1, r7
 800bb96:	f7f4 ffab 	bl	8000af0 <__aeabi_dcmpeq>
 800bb9a:	b108      	cbz	r0, 800bba0 <__cvt+0x7c>
 800bb9c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bba0:	2230      	movs	r2, #48	@ 0x30
 800bba2:	9b03      	ldr	r3, [sp, #12]
 800bba4:	454b      	cmp	r3, r9
 800bba6:	d31e      	bcc.n	800bbe6 <__cvt+0xc2>
 800bba8:	9b03      	ldr	r3, [sp, #12]
 800bbaa:	4628      	mov	r0, r5
 800bbac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbae:	1b5b      	subs	r3, r3, r5
 800bbb0:	6013      	str	r3, [r2, #0]
 800bbb2:	b004      	add	sp, #16
 800bbb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bbbc:	eb00 0904 	add.w	r9, r0, r4
 800bbc0:	d1e5      	bne.n	800bb8e <__cvt+0x6a>
 800bbc2:	7803      	ldrb	r3, [r0, #0]
 800bbc4:	2b30      	cmp	r3, #48	@ 0x30
 800bbc6:	d10a      	bne.n	800bbde <__cvt+0xba>
 800bbc8:	2200      	movs	r2, #0
 800bbca:	2300      	movs	r3, #0
 800bbcc:	4630      	mov	r0, r6
 800bbce:	4639      	mov	r1, r7
 800bbd0:	f7f4 ff8e 	bl	8000af0 <__aeabi_dcmpeq>
 800bbd4:	b918      	cbnz	r0, 800bbde <__cvt+0xba>
 800bbd6:	f1c4 0401 	rsb	r4, r4, #1
 800bbda:	f8ca 4000 	str.w	r4, [sl]
 800bbde:	f8da 3000 	ldr.w	r3, [sl]
 800bbe2:	4499      	add	r9, r3
 800bbe4:	e7d3      	b.n	800bb8e <__cvt+0x6a>
 800bbe6:	1c59      	adds	r1, r3, #1
 800bbe8:	9103      	str	r1, [sp, #12]
 800bbea:	701a      	strb	r2, [r3, #0]
 800bbec:	e7d9      	b.n	800bba2 <__cvt+0x7e>

0800bbee <__exponent>:
 800bbee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbf0:	2900      	cmp	r1, #0
 800bbf2:	7002      	strb	r2, [r0, #0]
 800bbf4:	bfba      	itte	lt
 800bbf6:	4249      	neglt	r1, r1
 800bbf8:	232d      	movlt	r3, #45	@ 0x2d
 800bbfa:	232b      	movge	r3, #43	@ 0x2b
 800bbfc:	2909      	cmp	r1, #9
 800bbfe:	7043      	strb	r3, [r0, #1]
 800bc00:	dd28      	ble.n	800bc54 <__exponent+0x66>
 800bc02:	f10d 0307 	add.w	r3, sp, #7
 800bc06:	270a      	movs	r7, #10
 800bc08:	461d      	mov	r5, r3
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	3b01      	subs	r3, #1
 800bc0e:	fbb1 f6f7 	udiv	r6, r1, r7
 800bc12:	fb07 1416 	mls	r4, r7, r6, r1
 800bc16:	3430      	adds	r4, #48	@ 0x30
 800bc18:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bc1c:	460c      	mov	r4, r1
 800bc1e:	4631      	mov	r1, r6
 800bc20:	2c63      	cmp	r4, #99	@ 0x63
 800bc22:	dcf2      	bgt.n	800bc0a <__exponent+0x1c>
 800bc24:	3130      	adds	r1, #48	@ 0x30
 800bc26:	1e94      	subs	r4, r2, #2
 800bc28:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bc2c:	1c41      	adds	r1, r0, #1
 800bc2e:	4623      	mov	r3, r4
 800bc30:	42ab      	cmp	r3, r5
 800bc32:	d30a      	bcc.n	800bc4a <__exponent+0x5c>
 800bc34:	f10d 0309 	add.w	r3, sp, #9
 800bc38:	1a9b      	subs	r3, r3, r2
 800bc3a:	42ac      	cmp	r4, r5
 800bc3c:	bf88      	it	hi
 800bc3e:	2300      	movhi	r3, #0
 800bc40:	3302      	adds	r3, #2
 800bc42:	4403      	add	r3, r0
 800bc44:	1a18      	subs	r0, r3, r0
 800bc46:	b003      	add	sp, #12
 800bc48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bc4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bc52:	e7ed      	b.n	800bc30 <__exponent+0x42>
 800bc54:	2330      	movs	r3, #48	@ 0x30
 800bc56:	3130      	adds	r1, #48	@ 0x30
 800bc58:	7083      	strb	r3, [r0, #2]
 800bc5a:	1d03      	adds	r3, r0, #4
 800bc5c:	70c1      	strb	r1, [r0, #3]
 800bc5e:	e7f1      	b.n	800bc44 <__exponent+0x56>

0800bc60 <_printf_float>:
 800bc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	b08d      	sub	sp, #52	@ 0x34
 800bc66:	460c      	mov	r4, r1
 800bc68:	4616      	mov	r6, r2
 800bc6a:	461f      	mov	r7, r3
 800bc6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bc70:	4605      	mov	r5, r0
 800bc72:	f000 fcff 	bl	800c674 <_localeconv_r>
 800bc76:	6803      	ldr	r3, [r0, #0]
 800bc78:	4618      	mov	r0, r3
 800bc7a:	9304      	str	r3, [sp, #16]
 800bc7c:	f7f4 fb0c 	bl	8000298 <strlen>
 800bc80:	2300      	movs	r3, #0
 800bc82:	9005      	str	r0, [sp, #20]
 800bc84:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc86:	f8d8 3000 	ldr.w	r3, [r8]
 800bc8a:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bc8e:	3307      	adds	r3, #7
 800bc90:	f8d4 b000 	ldr.w	fp, [r4]
 800bc94:	f023 0307 	bic.w	r3, r3, #7
 800bc98:	f103 0208 	add.w	r2, r3, #8
 800bc9c:	f8c8 2000 	str.w	r2, [r8]
 800bca0:	f04f 32ff 	mov.w	r2, #4294967295
 800bca4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bca8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bcac:	f8cd 8018 	str.w	r8, [sp, #24]
 800bcb0:	9307      	str	r3, [sp, #28]
 800bcb2:	4b9d      	ldr	r3, [pc, #628]	@ (800bf28 <_printf_float+0x2c8>)
 800bcb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcb8:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bcbc:	f7f4 ff4a 	bl	8000b54 <__aeabi_dcmpun>
 800bcc0:	bb70      	cbnz	r0, 800bd20 <_printf_float+0xc0>
 800bcc2:	f04f 32ff 	mov.w	r2, #4294967295
 800bcc6:	4b98      	ldr	r3, [pc, #608]	@ (800bf28 <_printf_float+0x2c8>)
 800bcc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bccc:	f7f4 ff24 	bl	8000b18 <__aeabi_dcmple>
 800bcd0:	bb30      	cbnz	r0, 800bd20 <_printf_float+0xc0>
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	4640      	mov	r0, r8
 800bcd8:	4649      	mov	r1, r9
 800bcda:	f7f4 ff13 	bl	8000b04 <__aeabi_dcmplt>
 800bcde:	b110      	cbz	r0, 800bce6 <_printf_float+0x86>
 800bce0:	232d      	movs	r3, #45	@ 0x2d
 800bce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bce6:	4a91      	ldr	r2, [pc, #580]	@ (800bf2c <_printf_float+0x2cc>)
 800bce8:	4b91      	ldr	r3, [pc, #580]	@ (800bf30 <_printf_float+0x2d0>)
 800bcea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bcee:	bf8c      	ite	hi
 800bcf0:	4690      	movhi	r8, r2
 800bcf2:	4698      	movls	r8, r3
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	f04f 0900 	mov.w	r9, #0
 800bcfa:	6123      	str	r3, [r4, #16]
 800bcfc:	f02b 0304 	bic.w	r3, fp, #4
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	4633      	mov	r3, r6
 800bd04:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bd06:	4621      	mov	r1, r4
 800bd08:	4628      	mov	r0, r5
 800bd0a:	9700      	str	r7, [sp, #0]
 800bd0c:	f000 f9d2 	bl	800c0b4 <_printf_common>
 800bd10:	3001      	adds	r0, #1
 800bd12:	f040 808d 	bne.w	800be30 <_printf_float+0x1d0>
 800bd16:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1a:	b00d      	add	sp, #52	@ 0x34
 800bd1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd20:	4642      	mov	r2, r8
 800bd22:	464b      	mov	r3, r9
 800bd24:	4640      	mov	r0, r8
 800bd26:	4649      	mov	r1, r9
 800bd28:	f7f4 ff14 	bl	8000b54 <__aeabi_dcmpun>
 800bd2c:	b140      	cbz	r0, 800bd40 <_printf_float+0xe0>
 800bd2e:	464b      	mov	r3, r9
 800bd30:	4a80      	ldr	r2, [pc, #512]	@ (800bf34 <_printf_float+0x2d4>)
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	bfbc      	itt	lt
 800bd36:	232d      	movlt	r3, #45	@ 0x2d
 800bd38:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bd3c:	4b7e      	ldr	r3, [pc, #504]	@ (800bf38 <_printf_float+0x2d8>)
 800bd3e:	e7d4      	b.n	800bcea <_printf_float+0x8a>
 800bd40:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bd44:	6863      	ldr	r3, [r4, #4]
 800bd46:	9206      	str	r2, [sp, #24]
 800bd48:	1c5a      	adds	r2, r3, #1
 800bd4a:	d13b      	bne.n	800bdc4 <_printf_float+0x164>
 800bd4c:	2306      	movs	r3, #6
 800bd4e:	6063      	str	r3, [r4, #4]
 800bd50:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bd54:	2300      	movs	r3, #0
 800bd56:	4628      	mov	r0, r5
 800bd58:	6022      	str	r2, [r4, #0]
 800bd5a:	9303      	str	r3, [sp, #12]
 800bd5c:	ab0a      	add	r3, sp, #40	@ 0x28
 800bd5e:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bd62:	ab09      	add	r3, sp, #36	@ 0x24
 800bd64:	ec49 8b10 	vmov	d0, r8, r9
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bd6e:	6861      	ldr	r1, [r4, #4]
 800bd70:	f7ff fed8 	bl	800bb24 <__cvt>
 800bd74:	9b06      	ldr	r3, [sp, #24]
 800bd76:	4680      	mov	r8, r0
 800bd78:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd7a:	2b47      	cmp	r3, #71	@ 0x47
 800bd7c:	d129      	bne.n	800bdd2 <_printf_float+0x172>
 800bd7e:	1cc8      	adds	r0, r1, #3
 800bd80:	db02      	blt.n	800bd88 <_printf_float+0x128>
 800bd82:	6863      	ldr	r3, [r4, #4]
 800bd84:	4299      	cmp	r1, r3
 800bd86:	dd41      	ble.n	800be0c <_printf_float+0x1ac>
 800bd88:	f1aa 0a02 	sub.w	sl, sl, #2
 800bd8c:	fa5f fa8a 	uxtb.w	sl, sl
 800bd90:	3901      	subs	r1, #1
 800bd92:	4652      	mov	r2, sl
 800bd94:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bd98:	9109      	str	r1, [sp, #36]	@ 0x24
 800bd9a:	f7ff ff28 	bl	800bbee <__exponent>
 800bd9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bda0:	4681      	mov	r9, r0
 800bda2:	1813      	adds	r3, r2, r0
 800bda4:	2a01      	cmp	r2, #1
 800bda6:	6123      	str	r3, [r4, #16]
 800bda8:	dc02      	bgt.n	800bdb0 <_printf_float+0x150>
 800bdaa:	6822      	ldr	r2, [r4, #0]
 800bdac:	07d2      	lsls	r2, r2, #31
 800bdae:	d501      	bpl.n	800bdb4 <_printf_float+0x154>
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	6123      	str	r3, [r4, #16]
 800bdb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d0a2      	beq.n	800bd02 <_printf_float+0xa2>
 800bdbc:	232d      	movs	r3, #45	@ 0x2d
 800bdbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdc2:	e79e      	b.n	800bd02 <_printf_float+0xa2>
 800bdc4:	9a06      	ldr	r2, [sp, #24]
 800bdc6:	2a47      	cmp	r2, #71	@ 0x47
 800bdc8:	d1c2      	bne.n	800bd50 <_printf_float+0xf0>
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1c0      	bne.n	800bd50 <_printf_float+0xf0>
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e7bd      	b.n	800bd4e <_printf_float+0xee>
 800bdd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bdd6:	d9db      	bls.n	800bd90 <_printf_float+0x130>
 800bdd8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bddc:	d118      	bne.n	800be10 <_printf_float+0x1b0>
 800bdde:	2900      	cmp	r1, #0
 800bde0:	6863      	ldr	r3, [r4, #4]
 800bde2:	dd0b      	ble.n	800bdfc <_printf_float+0x19c>
 800bde4:	6121      	str	r1, [r4, #16]
 800bde6:	b913      	cbnz	r3, 800bdee <_printf_float+0x18e>
 800bde8:	6822      	ldr	r2, [r4, #0]
 800bdea:	07d0      	lsls	r0, r2, #31
 800bdec:	d502      	bpl.n	800bdf4 <_printf_float+0x194>
 800bdee:	3301      	adds	r3, #1
 800bdf0:	440b      	add	r3, r1
 800bdf2:	6123      	str	r3, [r4, #16]
 800bdf4:	f04f 0900 	mov.w	r9, #0
 800bdf8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bdfa:	e7db      	b.n	800bdb4 <_printf_float+0x154>
 800bdfc:	b913      	cbnz	r3, 800be04 <_printf_float+0x1a4>
 800bdfe:	6822      	ldr	r2, [r4, #0]
 800be00:	07d2      	lsls	r2, r2, #31
 800be02:	d501      	bpl.n	800be08 <_printf_float+0x1a8>
 800be04:	3302      	adds	r3, #2
 800be06:	e7f4      	b.n	800bdf2 <_printf_float+0x192>
 800be08:	2301      	movs	r3, #1
 800be0a:	e7f2      	b.n	800bdf2 <_printf_float+0x192>
 800be0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800be10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be12:	4299      	cmp	r1, r3
 800be14:	db05      	blt.n	800be22 <_printf_float+0x1c2>
 800be16:	6823      	ldr	r3, [r4, #0]
 800be18:	6121      	str	r1, [r4, #16]
 800be1a:	07d8      	lsls	r0, r3, #31
 800be1c:	d5ea      	bpl.n	800bdf4 <_printf_float+0x194>
 800be1e:	1c4b      	adds	r3, r1, #1
 800be20:	e7e7      	b.n	800bdf2 <_printf_float+0x192>
 800be22:	2900      	cmp	r1, #0
 800be24:	bfd4      	ite	le
 800be26:	f1c1 0202 	rsble	r2, r1, #2
 800be2a:	2201      	movgt	r2, #1
 800be2c:	4413      	add	r3, r2
 800be2e:	e7e0      	b.n	800bdf2 <_printf_float+0x192>
 800be30:	6823      	ldr	r3, [r4, #0]
 800be32:	055a      	lsls	r2, r3, #21
 800be34:	d407      	bmi.n	800be46 <_printf_float+0x1e6>
 800be36:	6923      	ldr	r3, [r4, #16]
 800be38:	4642      	mov	r2, r8
 800be3a:	4631      	mov	r1, r6
 800be3c:	4628      	mov	r0, r5
 800be3e:	47b8      	blx	r7
 800be40:	3001      	adds	r0, #1
 800be42:	d12b      	bne.n	800be9c <_printf_float+0x23c>
 800be44:	e767      	b.n	800bd16 <_printf_float+0xb6>
 800be46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800be4a:	f240 80dd 	bls.w	800c008 <_printf_float+0x3a8>
 800be4e:	2200      	movs	r2, #0
 800be50:	2300      	movs	r3, #0
 800be52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be56:	f7f4 fe4b 	bl	8000af0 <__aeabi_dcmpeq>
 800be5a:	2800      	cmp	r0, #0
 800be5c:	d033      	beq.n	800bec6 <_printf_float+0x266>
 800be5e:	2301      	movs	r3, #1
 800be60:	4a36      	ldr	r2, [pc, #216]	@ (800bf3c <_printf_float+0x2dc>)
 800be62:	4631      	mov	r1, r6
 800be64:	4628      	mov	r0, r5
 800be66:	47b8      	blx	r7
 800be68:	3001      	adds	r0, #1
 800be6a:	f43f af54 	beq.w	800bd16 <_printf_float+0xb6>
 800be6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800be72:	4543      	cmp	r3, r8
 800be74:	db02      	blt.n	800be7c <_printf_float+0x21c>
 800be76:	6823      	ldr	r3, [r4, #0]
 800be78:	07d8      	lsls	r0, r3, #31
 800be7a:	d50f      	bpl.n	800be9c <_printf_float+0x23c>
 800be7c:	4631      	mov	r1, r6
 800be7e:	4628      	mov	r0, r5
 800be80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be84:	47b8      	blx	r7
 800be86:	3001      	adds	r0, #1
 800be88:	f43f af45 	beq.w	800bd16 <_printf_float+0xb6>
 800be8c:	f04f 0900 	mov.w	r9, #0
 800be90:	f108 38ff 	add.w	r8, r8, #4294967295
 800be94:	f104 0a1a 	add.w	sl, r4, #26
 800be98:	45c8      	cmp	r8, r9
 800be9a:	dc09      	bgt.n	800beb0 <_printf_float+0x250>
 800be9c:	6823      	ldr	r3, [r4, #0]
 800be9e:	079b      	lsls	r3, r3, #30
 800bea0:	f100 8103 	bmi.w	800c0aa <_printf_float+0x44a>
 800bea4:	68e0      	ldr	r0, [r4, #12]
 800bea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bea8:	4298      	cmp	r0, r3
 800beaa:	bfb8      	it	lt
 800beac:	4618      	movlt	r0, r3
 800beae:	e734      	b.n	800bd1a <_printf_float+0xba>
 800beb0:	2301      	movs	r3, #1
 800beb2:	4652      	mov	r2, sl
 800beb4:	4631      	mov	r1, r6
 800beb6:	4628      	mov	r0, r5
 800beb8:	47b8      	blx	r7
 800beba:	3001      	adds	r0, #1
 800bebc:	f43f af2b 	beq.w	800bd16 <_printf_float+0xb6>
 800bec0:	f109 0901 	add.w	r9, r9, #1
 800bec4:	e7e8      	b.n	800be98 <_printf_float+0x238>
 800bec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec8:	2b00      	cmp	r3, #0
 800beca:	dc39      	bgt.n	800bf40 <_printf_float+0x2e0>
 800becc:	2301      	movs	r3, #1
 800bece:	4a1b      	ldr	r2, [pc, #108]	@ (800bf3c <_printf_float+0x2dc>)
 800bed0:	4631      	mov	r1, r6
 800bed2:	4628      	mov	r0, r5
 800bed4:	47b8      	blx	r7
 800bed6:	3001      	adds	r0, #1
 800bed8:	f43f af1d 	beq.w	800bd16 <_printf_float+0xb6>
 800bedc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bee0:	ea59 0303 	orrs.w	r3, r9, r3
 800bee4:	d102      	bne.n	800beec <_printf_float+0x28c>
 800bee6:	6823      	ldr	r3, [r4, #0]
 800bee8:	07d9      	lsls	r1, r3, #31
 800beea:	d5d7      	bpl.n	800be9c <_printf_float+0x23c>
 800beec:	4631      	mov	r1, r6
 800beee:	4628      	mov	r0, r5
 800bef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bef4:	47b8      	blx	r7
 800bef6:	3001      	adds	r0, #1
 800bef8:	f43f af0d 	beq.w	800bd16 <_printf_float+0xb6>
 800befc:	f04f 0a00 	mov.w	sl, #0
 800bf00:	f104 0b1a 	add.w	fp, r4, #26
 800bf04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf06:	425b      	negs	r3, r3
 800bf08:	4553      	cmp	r3, sl
 800bf0a:	dc01      	bgt.n	800bf10 <_printf_float+0x2b0>
 800bf0c:	464b      	mov	r3, r9
 800bf0e:	e793      	b.n	800be38 <_printf_float+0x1d8>
 800bf10:	2301      	movs	r3, #1
 800bf12:	465a      	mov	r2, fp
 800bf14:	4631      	mov	r1, r6
 800bf16:	4628      	mov	r0, r5
 800bf18:	47b8      	blx	r7
 800bf1a:	3001      	adds	r0, #1
 800bf1c:	f43f aefb 	beq.w	800bd16 <_printf_float+0xb6>
 800bf20:	f10a 0a01 	add.w	sl, sl, #1
 800bf24:	e7ee      	b.n	800bf04 <_printf_float+0x2a4>
 800bf26:	bf00      	nop
 800bf28:	7fefffff 	.word	0x7fefffff
 800bf2c:	080156fb 	.word	0x080156fb
 800bf30:	080156f7 	.word	0x080156f7
 800bf34:	08015703 	.word	0x08015703
 800bf38:	080156ff 	.word	0x080156ff
 800bf3c:	08015707 	.word	0x08015707
 800bf40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bf42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bf46:	4553      	cmp	r3, sl
 800bf48:	bfa8      	it	ge
 800bf4a:	4653      	movge	r3, sl
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	4699      	mov	r9, r3
 800bf50:	dc36      	bgt.n	800bfc0 <_printf_float+0x360>
 800bf52:	f04f 0b00 	mov.w	fp, #0
 800bf56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf5a:	f104 021a 	add.w	r2, r4, #26
 800bf5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bf60:	9306      	str	r3, [sp, #24]
 800bf62:	eba3 0309 	sub.w	r3, r3, r9
 800bf66:	455b      	cmp	r3, fp
 800bf68:	dc31      	bgt.n	800bfce <_printf_float+0x36e>
 800bf6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf6c:	459a      	cmp	sl, r3
 800bf6e:	dc3a      	bgt.n	800bfe6 <_printf_float+0x386>
 800bf70:	6823      	ldr	r3, [r4, #0]
 800bf72:	07da      	lsls	r2, r3, #31
 800bf74:	d437      	bmi.n	800bfe6 <_printf_float+0x386>
 800bf76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf78:	ebaa 0903 	sub.w	r9, sl, r3
 800bf7c:	9b06      	ldr	r3, [sp, #24]
 800bf7e:	ebaa 0303 	sub.w	r3, sl, r3
 800bf82:	4599      	cmp	r9, r3
 800bf84:	bfa8      	it	ge
 800bf86:	4699      	movge	r9, r3
 800bf88:	f1b9 0f00 	cmp.w	r9, #0
 800bf8c:	dc33      	bgt.n	800bff6 <_printf_float+0x396>
 800bf8e:	f04f 0800 	mov.w	r8, #0
 800bf92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf96:	f104 0b1a 	add.w	fp, r4, #26
 800bf9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf9c:	ebaa 0303 	sub.w	r3, sl, r3
 800bfa0:	eba3 0309 	sub.w	r3, r3, r9
 800bfa4:	4543      	cmp	r3, r8
 800bfa6:	f77f af79 	ble.w	800be9c <_printf_float+0x23c>
 800bfaa:	2301      	movs	r3, #1
 800bfac:	465a      	mov	r2, fp
 800bfae:	4631      	mov	r1, r6
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	47b8      	blx	r7
 800bfb4:	3001      	adds	r0, #1
 800bfb6:	f43f aeae 	beq.w	800bd16 <_printf_float+0xb6>
 800bfba:	f108 0801 	add.w	r8, r8, #1
 800bfbe:	e7ec      	b.n	800bf9a <_printf_float+0x33a>
 800bfc0:	4642      	mov	r2, r8
 800bfc2:	4631      	mov	r1, r6
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	47b8      	blx	r7
 800bfc8:	3001      	adds	r0, #1
 800bfca:	d1c2      	bne.n	800bf52 <_printf_float+0x2f2>
 800bfcc:	e6a3      	b.n	800bd16 <_printf_float+0xb6>
 800bfce:	2301      	movs	r3, #1
 800bfd0:	4631      	mov	r1, r6
 800bfd2:	4628      	mov	r0, r5
 800bfd4:	9206      	str	r2, [sp, #24]
 800bfd6:	47b8      	blx	r7
 800bfd8:	3001      	adds	r0, #1
 800bfda:	f43f ae9c 	beq.w	800bd16 <_printf_float+0xb6>
 800bfde:	f10b 0b01 	add.w	fp, fp, #1
 800bfe2:	9a06      	ldr	r2, [sp, #24]
 800bfe4:	e7bb      	b.n	800bf5e <_printf_float+0x2fe>
 800bfe6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfea:	4631      	mov	r1, r6
 800bfec:	4628      	mov	r0, r5
 800bfee:	47b8      	blx	r7
 800bff0:	3001      	adds	r0, #1
 800bff2:	d1c0      	bne.n	800bf76 <_printf_float+0x316>
 800bff4:	e68f      	b.n	800bd16 <_printf_float+0xb6>
 800bff6:	9a06      	ldr	r2, [sp, #24]
 800bff8:	464b      	mov	r3, r9
 800bffa:	4631      	mov	r1, r6
 800bffc:	4628      	mov	r0, r5
 800bffe:	4442      	add	r2, r8
 800c000:	47b8      	blx	r7
 800c002:	3001      	adds	r0, #1
 800c004:	d1c3      	bne.n	800bf8e <_printf_float+0x32e>
 800c006:	e686      	b.n	800bd16 <_printf_float+0xb6>
 800c008:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c00c:	f1ba 0f01 	cmp.w	sl, #1
 800c010:	dc01      	bgt.n	800c016 <_printf_float+0x3b6>
 800c012:	07db      	lsls	r3, r3, #31
 800c014:	d536      	bpl.n	800c084 <_printf_float+0x424>
 800c016:	2301      	movs	r3, #1
 800c018:	4642      	mov	r2, r8
 800c01a:	4631      	mov	r1, r6
 800c01c:	4628      	mov	r0, r5
 800c01e:	47b8      	blx	r7
 800c020:	3001      	adds	r0, #1
 800c022:	f43f ae78 	beq.w	800bd16 <_printf_float+0xb6>
 800c026:	4631      	mov	r1, r6
 800c028:	4628      	mov	r0, r5
 800c02a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c02e:	47b8      	blx	r7
 800c030:	3001      	adds	r0, #1
 800c032:	f43f ae70 	beq.w	800bd16 <_printf_float+0xb6>
 800c036:	2200      	movs	r2, #0
 800c038:	2300      	movs	r3, #0
 800c03a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c03e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c042:	f7f4 fd55 	bl	8000af0 <__aeabi_dcmpeq>
 800c046:	b9c0      	cbnz	r0, 800c07a <_printf_float+0x41a>
 800c048:	4653      	mov	r3, sl
 800c04a:	f108 0201 	add.w	r2, r8, #1
 800c04e:	4631      	mov	r1, r6
 800c050:	4628      	mov	r0, r5
 800c052:	47b8      	blx	r7
 800c054:	3001      	adds	r0, #1
 800c056:	d10c      	bne.n	800c072 <_printf_float+0x412>
 800c058:	e65d      	b.n	800bd16 <_printf_float+0xb6>
 800c05a:	2301      	movs	r3, #1
 800c05c:	465a      	mov	r2, fp
 800c05e:	4631      	mov	r1, r6
 800c060:	4628      	mov	r0, r5
 800c062:	47b8      	blx	r7
 800c064:	3001      	adds	r0, #1
 800c066:	f43f ae56 	beq.w	800bd16 <_printf_float+0xb6>
 800c06a:	f108 0801 	add.w	r8, r8, #1
 800c06e:	45d0      	cmp	r8, sl
 800c070:	dbf3      	blt.n	800c05a <_printf_float+0x3fa>
 800c072:	464b      	mov	r3, r9
 800c074:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c078:	e6df      	b.n	800be3a <_printf_float+0x1da>
 800c07a:	f04f 0800 	mov.w	r8, #0
 800c07e:	f104 0b1a 	add.w	fp, r4, #26
 800c082:	e7f4      	b.n	800c06e <_printf_float+0x40e>
 800c084:	2301      	movs	r3, #1
 800c086:	4642      	mov	r2, r8
 800c088:	e7e1      	b.n	800c04e <_printf_float+0x3ee>
 800c08a:	2301      	movs	r3, #1
 800c08c:	464a      	mov	r2, r9
 800c08e:	4631      	mov	r1, r6
 800c090:	4628      	mov	r0, r5
 800c092:	47b8      	blx	r7
 800c094:	3001      	adds	r0, #1
 800c096:	f43f ae3e 	beq.w	800bd16 <_printf_float+0xb6>
 800c09a:	f108 0801 	add.w	r8, r8, #1
 800c09e:	68e3      	ldr	r3, [r4, #12]
 800c0a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0a2:	1a5b      	subs	r3, r3, r1
 800c0a4:	4543      	cmp	r3, r8
 800c0a6:	dcf0      	bgt.n	800c08a <_printf_float+0x42a>
 800c0a8:	e6fc      	b.n	800bea4 <_printf_float+0x244>
 800c0aa:	f04f 0800 	mov.w	r8, #0
 800c0ae:	f104 0919 	add.w	r9, r4, #25
 800c0b2:	e7f4      	b.n	800c09e <_printf_float+0x43e>

0800c0b4 <_printf_common>:
 800c0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0b8:	4616      	mov	r6, r2
 800c0ba:	4698      	mov	r8, r3
 800c0bc:	688a      	ldr	r2, [r1, #8]
 800c0be:	4607      	mov	r7, r0
 800c0c0:	690b      	ldr	r3, [r1, #16]
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	bfb8      	it	lt
 800c0cc:	4613      	movlt	r3, r2
 800c0ce:	6033      	str	r3, [r6, #0]
 800c0d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c0d4:	b10a      	cbz	r2, 800c0da <_printf_common+0x26>
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	6033      	str	r3, [r6, #0]
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	0699      	lsls	r1, r3, #26
 800c0de:	bf42      	ittt	mi
 800c0e0:	6833      	ldrmi	r3, [r6, #0]
 800c0e2:	3302      	addmi	r3, #2
 800c0e4:	6033      	strmi	r3, [r6, #0]
 800c0e6:	6825      	ldr	r5, [r4, #0]
 800c0e8:	f015 0506 	ands.w	r5, r5, #6
 800c0ec:	d106      	bne.n	800c0fc <_printf_common+0x48>
 800c0ee:	f104 0a19 	add.w	sl, r4, #25
 800c0f2:	68e3      	ldr	r3, [r4, #12]
 800c0f4:	6832      	ldr	r2, [r6, #0]
 800c0f6:	1a9b      	subs	r3, r3, r2
 800c0f8:	42ab      	cmp	r3, r5
 800c0fa:	dc2b      	bgt.n	800c154 <_printf_common+0xa0>
 800c0fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c100:	6822      	ldr	r2, [r4, #0]
 800c102:	3b00      	subs	r3, #0
 800c104:	bf18      	it	ne
 800c106:	2301      	movne	r3, #1
 800c108:	0692      	lsls	r2, r2, #26
 800c10a:	d430      	bmi.n	800c16e <_printf_common+0xba>
 800c10c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c110:	4641      	mov	r1, r8
 800c112:	4638      	mov	r0, r7
 800c114:	47c8      	blx	r9
 800c116:	3001      	adds	r0, #1
 800c118:	d023      	beq.n	800c162 <_printf_common+0xae>
 800c11a:	6823      	ldr	r3, [r4, #0]
 800c11c:	341a      	adds	r4, #26
 800c11e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c122:	f003 0306 	and.w	r3, r3, #6
 800c126:	2b04      	cmp	r3, #4
 800c128:	bf0a      	itet	eq
 800c12a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c12e:	2500      	movne	r5, #0
 800c130:	6833      	ldreq	r3, [r6, #0]
 800c132:	f04f 0600 	mov.w	r6, #0
 800c136:	bf08      	it	eq
 800c138:	1aed      	subeq	r5, r5, r3
 800c13a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c13e:	bf08      	it	eq
 800c140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c144:	4293      	cmp	r3, r2
 800c146:	bfc4      	itt	gt
 800c148:	1a9b      	subgt	r3, r3, r2
 800c14a:	18ed      	addgt	r5, r5, r3
 800c14c:	42b5      	cmp	r5, r6
 800c14e:	d11a      	bne.n	800c186 <_printf_common+0xd2>
 800c150:	2000      	movs	r0, #0
 800c152:	e008      	b.n	800c166 <_printf_common+0xb2>
 800c154:	2301      	movs	r3, #1
 800c156:	4652      	mov	r2, sl
 800c158:	4641      	mov	r1, r8
 800c15a:	4638      	mov	r0, r7
 800c15c:	47c8      	blx	r9
 800c15e:	3001      	adds	r0, #1
 800c160:	d103      	bne.n	800c16a <_printf_common+0xb6>
 800c162:	f04f 30ff 	mov.w	r0, #4294967295
 800c166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c16a:	3501      	adds	r5, #1
 800c16c:	e7c1      	b.n	800c0f2 <_printf_common+0x3e>
 800c16e:	18e1      	adds	r1, r4, r3
 800c170:	1c5a      	adds	r2, r3, #1
 800c172:	2030      	movs	r0, #48	@ 0x30
 800c174:	3302      	adds	r3, #2
 800c176:	4422      	add	r2, r4
 800c178:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c17c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c180:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c184:	e7c2      	b.n	800c10c <_printf_common+0x58>
 800c186:	2301      	movs	r3, #1
 800c188:	4622      	mov	r2, r4
 800c18a:	4641      	mov	r1, r8
 800c18c:	4638      	mov	r0, r7
 800c18e:	47c8      	blx	r9
 800c190:	3001      	adds	r0, #1
 800c192:	d0e6      	beq.n	800c162 <_printf_common+0xae>
 800c194:	3601      	adds	r6, #1
 800c196:	e7d9      	b.n	800c14c <_printf_common+0x98>

0800c198 <_printf_i>:
 800c198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c19c:	7e0f      	ldrb	r7, [r1, #24]
 800c19e:	4691      	mov	r9, r2
 800c1a0:	4680      	mov	r8, r0
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	2f78      	cmp	r7, #120	@ 0x78
 800c1a6:	469a      	mov	sl, r3
 800c1a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c1aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c1ae:	d807      	bhi.n	800c1c0 <_printf_i+0x28>
 800c1b0:	2f62      	cmp	r7, #98	@ 0x62
 800c1b2:	d80a      	bhi.n	800c1ca <_printf_i+0x32>
 800c1b4:	2f00      	cmp	r7, #0
 800c1b6:	f000 80d1 	beq.w	800c35c <_printf_i+0x1c4>
 800c1ba:	2f58      	cmp	r7, #88	@ 0x58
 800c1bc:	f000 80b8 	beq.w	800c330 <_printf_i+0x198>
 800c1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c1c8:	e03a      	b.n	800c240 <_printf_i+0xa8>
 800c1ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c1ce:	2b15      	cmp	r3, #21
 800c1d0:	d8f6      	bhi.n	800c1c0 <_printf_i+0x28>
 800c1d2:	a101      	add	r1, pc, #4	@ (adr r1, 800c1d8 <_printf_i+0x40>)
 800c1d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c1d8:	0800c231 	.word	0x0800c231
 800c1dc:	0800c245 	.word	0x0800c245
 800c1e0:	0800c1c1 	.word	0x0800c1c1
 800c1e4:	0800c1c1 	.word	0x0800c1c1
 800c1e8:	0800c1c1 	.word	0x0800c1c1
 800c1ec:	0800c1c1 	.word	0x0800c1c1
 800c1f0:	0800c245 	.word	0x0800c245
 800c1f4:	0800c1c1 	.word	0x0800c1c1
 800c1f8:	0800c1c1 	.word	0x0800c1c1
 800c1fc:	0800c1c1 	.word	0x0800c1c1
 800c200:	0800c1c1 	.word	0x0800c1c1
 800c204:	0800c343 	.word	0x0800c343
 800c208:	0800c26f 	.word	0x0800c26f
 800c20c:	0800c2fd 	.word	0x0800c2fd
 800c210:	0800c1c1 	.word	0x0800c1c1
 800c214:	0800c1c1 	.word	0x0800c1c1
 800c218:	0800c365 	.word	0x0800c365
 800c21c:	0800c1c1 	.word	0x0800c1c1
 800c220:	0800c26f 	.word	0x0800c26f
 800c224:	0800c1c1 	.word	0x0800c1c1
 800c228:	0800c1c1 	.word	0x0800c1c1
 800c22c:	0800c305 	.word	0x0800c305
 800c230:	6833      	ldr	r3, [r6, #0]
 800c232:	1d1a      	adds	r2, r3, #4
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	6032      	str	r2, [r6, #0]
 800c238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c23c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c240:	2301      	movs	r3, #1
 800c242:	e09c      	b.n	800c37e <_printf_i+0x1e6>
 800c244:	6833      	ldr	r3, [r6, #0]
 800c246:	6820      	ldr	r0, [r4, #0]
 800c248:	1d19      	adds	r1, r3, #4
 800c24a:	6031      	str	r1, [r6, #0]
 800c24c:	0606      	lsls	r6, r0, #24
 800c24e:	d501      	bpl.n	800c254 <_printf_i+0xbc>
 800c250:	681d      	ldr	r5, [r3, #0]
 800c252:	e003      	b.n	800c25c <_printf_i+0xc4>
 800c254:	0645      	lsls	r5, r0, #25
 800c256:	d5fb      	bpl.n	800c250 <_printf_i+0xb8>
 800c258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c25c:	2d00      	cmp	r5, #0
 800c25e:	da03      	bge.n	800c268 <_printf_i+0xd0>
 800c260:	232d      	movs	r3, #45	@ 0x2d
 800c262:	426d      	negs	r5, r5
 800c264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c268:	4858      	ldr	r0, [pc, #352]	@ (800c3cc <_printf_i+0x234>)
 800c26a:	230a      	movs	r3, #10
 800c26c:	e011      	b.n	800c292 <_printf_i+0xfa>
 800c26e:	6821      	ldr	r1, [r4, #0]
 800c270:	6833      	ldr	r3, [r6, #0]
 800c272:	0608      	lsls	r0, r1, #24
 800c274:	f853 5b04 	ldr.w	r5, [r3], #4
 800c278:	d402      	bmi.n	800c280 <_printf_i+0xe8>
 800c27a:	0649      	lsls	r1, r1, #25
 800c27c:	bf48      	it	mi
 800c27e:	b2ad      	uxthmi	r5, r5
 800c280:	2f6f      	cmp	r7, #111	@ 0x6f
 800c282:	6033      	str	r3, [r6, #0]
 800c284:	4851      	ldr	r0, [pc, #324]	@ (800c3cc <_printf_i+0x234>)
 800c286:	bf14      	ite	ne
 800c288:	230a      	movne	r3, #10
 800c28a:	2308      	moveq	r3, #8
 800c28c:	2100      	movs	r1, #0
 800c28e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c292:	6866      	ldr	r6, [r4, #4]
 800c294:	2e00      	cmp	r6, #0
 800c296:	60a6      	str	r6, [r4, #8]
 800c298:	db05      	blt.n	800c2a6 <_printf_i+0x10e>
 800c29a:	6821      	ldr	r1, [r4, #0]
 800c29c:	432e      	orrs	r6, r5
 800c29e:	f021 0104 	bic.w	r1, r1, #4
 800c2a2:	6021      	str	r1, [r4, #0]
 800c2a4:	d04b      	beq.n	800c33e <_printf_i+0x1a6>
 800c2a6:	4616      	mov	r6, r2
 800c2a8:	fbb5 f1f3 	udiv	r1, r5, r3
 800c2ac:	fb03 5711 	mls	r7, r3, r1, r5
 800c2b0:	5dc7      	ldrb	r7, [r0, r7]
 800c2b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c2b6:	462f      	mov	r7, r5
 800c2b8:	460d      	mov	r5, r1
 800c2ba:	42bb      	cmp	r3, r7
 800c2bc:	d9f4      	bls.n	800c2a8 <_printf_i+0x110>
 800c2be:	2b08      	cmp	r3, #8
 800c2c0:	d10b      	bne.n	800c2da <_printf_i+0x142>
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	07df      	lsls	r7, r3, #31
 800c2c6:	d508      	bpl.n	800c2da <_printf_i+0x142>
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	6861      	ldr	r1, [r4, #4]
 800c2cc:	4299      	cmp	r1, r3
 800c2ce:	bfde      	ittt	le
 800c2d0:	2330      	movle	r3, #48	@ 0x30
 800c2d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c2d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c2da:	1b92      	subs	r2, r2, r6
 800c2dc:	6122      	str	r2, [r4, #16]
 800c2de:	464b      	mov	r3, r9
 800c2e0:	aa03      	add	r2, sp, #12
 800c2e2:	4621      	mov	r1, r4
 800c2e4:	4640      	mov	r0, r8
 800c2e6:	f8cd a000 	str.w	sl, [sp]
 800c2ea:	f7ff fee3 	bl	800c0b4 <_printf_common>
 800c2ee:	3001      	adds	r0, #1
 800c2f0:	d14a      	bne.n	800c388 <_printf_i+0x1f0>
 800c2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f6:	b004      	add	sp, #16
 800c2f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2fc:	6823      	ldr	r3, [r4, #0]
 800c2fe:	f043 0320 	orr.w	r3, r3, #32
 800c302:	6023      	str	r3, [r4, #0]
 800c304:	2778      	movs	r7, #120	@ 0x78
 800c306:	4832      	ldr	r0, [pc, #200]	@ (800c3d0 <_printf_i+0x238>)
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c30e:	061f      	lsls	r7, r3, #24
 800c310:	6831      	ldr	r1, [r6, #0]
 800c312:	f851 5b04 	ldr.w	r5, [r1], #4
 800c316:	d402      	bmi.n	800c31e <_printf_i+0x186>
 800c318:	065f      	lsls	r7, r3, #25
 800c31a:	bf48      	it	mi
 800c31c:	b2ad      	uxthmi	r5, r5
 800c31e:	6031      	str	r1, [r6, #0]
 800c320:	07d9      	lsls	r1, r3, #31
 800c322:	bf44      	itt	mi
 800c324:	f043 0320 	orrmi.w	r3, r3, #32
 800c328:	6023      	strmi	r3, [r4, #0]
 800c32a:	b11d      	cbz	r5, 800c334 <_printf_i+0x19c>
 800c32c:	2310      	movs	r3, #16
 800c32e:	e7ad      	b.n	800c28c <_printf_i+0xf4>
 800c330:	4826      	ldr	r0, [pc, #152]	@ (800c3cc <_printf_i+0x234>)
 800c332:	e7e9      	b.n	800c308 <_printf_i+0x170>
 800c334:	6823      	ldr	r3, [r4, #0]
 800c336:	f023 0320 	bic.w	r3, r3, #32
 800c33a:	6023      	str	r3, [r4, #0]
 800c33c:	e7f6      	b.n	800c32c <_printf_i+0x194>
 800c33e:	4616      	mov	r6, r2
 800c340:	e7bd      	b.n	800c2be <_printf_i+0x126>
 800c342:	6833      	ldr	r3, [r6, #0]
 800c344:	6825      	ldr	r5, [r4, #0]
 800c346:	1d18      	adds	r0, r3, #4
 800c348:	6961      	ldr	r1, [r4, #20]
 800c34a:	6030      	str	r0, [r6, #0]
 800c34c:	062e      	lsls	r6, r5, #24
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	d501      	bpl.n	800c356 <_printf_i+0x1be>
 800c352:	6019      	str	r1, [r3, #0]
 800c354:	e002      	b.n	800c35c <_printf_i+0x1c4>
 800c356:	0668      	lsls	r0, r5, #25
 800c358:	d5fb      	bpl.n	800c352 <_printf_i+0x1ba>
 800c35a:	8019      	strh	r1, [r3, #0]
 800c35c:	2300      	movs	r3, #0
 800c35e:	4616      	mov	r6, r2
 800c360:	6123      	str	r3, [r4, #16]
 800c362:	e7bc      	b.n	800c2de <_printf_i+0x146>
 800c364:	6833      	ldr	r3, [r6, #0]
 800c366:	2100      	movs	r1, #0
 800c368:	1d1a      	adds	r2, r3, #4
 800c36a:	6032      	str	r2, [r6, #0]
 800c36c:	681e      	ldr	r6, [r3, #0]
 800c36e:	6862      	ldr	r2, [r4, #4]
 800c370:	4630      	mov	r0, r6
 800c372:	f000 fa06 	bl	800c782 <memchr>
 800c376:	b108      	cbz	r0, 800c37c <_printf_i+0x1e4>
 800c378:	1b80      	subs	r0, r0, r6
 800c37a:	6060      	str	r0, [r4, #4]
 800c37c:	6863      	ldr	r3, [r4, #4]
 800c37e:	6123      	str	r3, [r4, #16]
 800c380:	2300      	movs	r3, #0
 800c382:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c386:	e7aa      	b.n	800c2de <_printf_i+0x146>
 800c388:	6923      	ldr	r3, [r4, #16]
 800c38a:	4632      	mov	r2, r6
 800c38c:	4649      	mov	r1, r9
 800c38e:	4640      	mov	r0, r8
 800c390:	47d0      	blx	sl
 800c392:	3001      	adds	r0, #1
 800c394:	d0ad      	beq.n	800c2f2 <_printf_i+0x15a>
 800c396:	6823      	ldr	r3, [r4, #0]
 800c398:	079b      	lsls	r3, r3, #30
 800c39a:	d413      	bmi.n	800c3c4 <_printf_i+0x22c>
 800c39c:	68e0      	ldr	r0, [r4, #12]
 800c39e:	9b03      	ldr	r3, [sp, #12]
 800c3a0:	4298      	cmp	r0, r3
 800c3a2:	bfb8      	it	lt
 800c3a4:	4618      	movlt	r0, r3
 800c3a6:	e7a6      	b.n	800c2f6 <_printf_i+0x15e>
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	4632      	mov	r2, r6
 800c3ac:	4649      	mov	r1, r9
 800c3ae:	4640      	mov	r0, r8
 800c3b0:	47d0      	blx	sl
 800c3b2:	3001      	adds	r0, #1
 800c3b4:	d09d      	beq.n	800c2f2 <_printf_i+0x15a>
 800c3b6:	3501      	adds	r5, #1
 800c3b8:	68e3      	ldr	r3, [r4, #12]
 800c3ba:	9903      	ldr	r1, [sp, #12]
 800c3bc:	1a5b      	subs	r3, r3, r1
 800c3be:	42ab      	cmp	r3, r5
 800c3c0:	dcf2      	bgt.n	800c3a8 <_printf_i+0x210>
 800c3c2:	e7eb      	b.n	800c39c <_printf_i+0x204>
 800c3c4:	2500      	movs	r5, #0
 800c3c6:	f104 0619 	add.w	r6, r4, #25
 800c3ca:	e7f5      	b.n	800c3b8 <_printf_i+0x220>
 800c3cc:	08015709 	.word	0x08015709
 800c3d0:	0801571a 	.word	0x0801571a

0800c3d4 <std>:
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	b510      	push	{r4, lr}
 800c3d8:	4604      	mov	r4, r0
 800c3da:	6083      	str	r3, [r0, #8]
 800c3dc:	8181      	strh	r1, [r0, #12]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	6643      	str	r3, [r0, #100]	@ 0x64
 800c3e2:	81c2      	strh	r2, [r0, #14]
 800c3e4:	2208      	movs	r2, #8
 800c3e6:	6183      	str	r3, [r0, #24]
 800c3e8:	e9c0 3300 	strd	r3, r3, [r0]
 800c3ec:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c3f0:	305c      	adds	r0, #92	@ 0x5c
 800c3f2:	f000 f937 	bl	800c664 <memset>
 800c3f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c42c <std+0x58>)
 800c3f8:	6224      	str	r4, [r4, #32]
 800c3fa:	6263      	str	r3, [r4, #36]	@ 0x24
 800c3fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c430 <std+0x5c>)
 800c3fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c400:	4b0c      	ldr	r3, [pc, #48]	@ (800c434 <std+0x60>)
 800c402:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c404:	4b0c      	ldr	r3, [pc, #48]	@ (800c438 <std+0x64>)
 800c406:	6323      	str	r3, [r4, #48]	@ 0x30
 800c408:	4b0c      	ldr	r3, [pc, #48]	@ (800c43c <std+0x68>)
 800c40a:	429c      	cmp	r4, r3
 800c40c:	d006      	beq.n	800c41c <std+0x48>
 800c40e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c412:	4294      	cmp	r4, r2
 800c414:	d002      	beq.n	800c41c <std+0x48>
 800c416:	33d0      	adds	r3, #208	@ 0xd0
 800c418:	429c      	cmp	r4, r3
 800c41a:	d105      	bne.n	800c428 <std+0x54>
 800c41c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c424:	f000 b9aa 	b.w	800c77c <__retarget_lock_init_recursive>
 800c428:	bd10      	pop	{r4, pc}
 800c42a:	bf00      	nop
 800c42c:	0800c59d 	.word	0x0800c59d
 800c430:	0800c5bf 	.word	0x0800c5bf
 800c434:	0800c5f7 	.word	0x0800c5f7
 800c438:	0800c61b 	.word	0x0800c61b
 800c43c:	20000d6c 	.word	0x20000d6c

0800c440 <stdio_exit_handler>:
 800c440:	4a02      	ldr	r2, [pc, #8]	@ (800c44c <stdio_exit_handler+0xc>)
 800c442:	4903      	ldr	r1, [pc, #12]	@ (800c450 <stdio_exit_handler+0x10>)
 800c444:	4803      	ldr	r0, [pc, #12]	@ (800c454 <stdio_exit_handler+0x14>)
 800c446:	f000 b869 	b.w	800c51c <_fwalk_sglue>
 800c44a:	bf00      	nop
 800c44c:	200000a0 	.word	0x200000a0
 800c450:	0800dfcd 	.word	0x0800dfcd
 800c454:	200000b0 	.word	0x200000b0

0800c458 <cleanup_stdio>:
 800c458:	6841      	ldr	r1, [r0, #4]
 800c45a:	4b0c      	ldr	r3, [pc, #48]	@ (800c48c <cleanup_stdio+0x34>)
 800c45c:	4299      	cmp	r1, r3
 800c45e:	b510      	push	{r4, lr}
 800c460:	4604      	mov	r4, r0
 800c462:	d001      	beq.n	800c468 <cleanup_stdio+0x10>
 800c464:	f001 fdb2 	bl	800dfcc <_fflush_r>
 800c468:	68a1      	ldr	r1, [r4, #8]
 800c46a:	4b09      	ldr	r3, [pc, #36]	@ (800c490 <cleanup_stdio+0x38>)
 800c46c:	4299      	cmp	r1, r3
 800c46e:	d002      	beq.n	800c476 <cleanup_stdio+0x1e>
 800c470:	4620      	mov	r0, r4
 800c472:	f001 fdab 	bl	800dfcc <_fflush_r>
 800c476:	68e1      	ldr	r1, [r4, #12]
 800c478:	4b06      	ldr	r3, [pc, #24]	@ (800c494 <cleanup_stdio+0x3c>)
 800c47a:	4299      	cmp	r1, r3
 800c47c:	d004      	beq.n	800c488 <cleanup_stdio+0x30>
 800c47e:	4620      	mov	r0, r4
 800c480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c484:	f001 bda2 	b.w	800dfcc <_fflush_r>
 800c488:	bd10      	pop	{r4, pc}
 800c48a:	bf00      	nop
 800c48c:	20000d6c 	.word	0x20000d6c
 800c490:	20000dd4 	.word	0x20000dd4
 800c494:	20000e3c 	.word	0x20000e3c

0800c498 <global_stdio_init.part.0>:
 800c498:	b510      	push	{r4, lr}
 800c49a:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c8 <global_stdio_init.part.0+0x30>)
 800c49c:	2104      	movs	r1, #4
 800c49e:	4c0b      	ldr	r4, [pc, #44]	@ (800c4cc <global_stdio_init.part.0+0x34>)
 800c4a0:	4a0b      	ldr	r2, [pc, #44]	@ (800c4d0 <global_stdio_init.part.0+0x38>)
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	601a      	str	r2, [r3, #0]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f7ff ff94 	bl	800c3d4 <std>
 800c4ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	2109      	movs	r1, #9
 800c4b4:	f7ff ff8e 	bl	800c3d4 <std>
 800c4b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c4bc:	2202      	movs	r2, #2
 800c4be:	2112      	movs	r1, #18
 800c4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4c4:	f7ff bf86 	b.w	800c3d4 <std>
 800c4c8:	20000ea4 	.word	0x20000ea4
 800c4cc:	20000d6c 	.word	0x20000d6c
 800c4d0:	0800c441 	.word	0x0800c441

0800c4d4 <__sfp_lock_acquire>:
 800c4d4:	4801      	ldr	r0, [pc, #4]	@ (800c4dc <__sfp_lock_acquire+0x8>)
 800c4d6:	f000 b952 	b.w	800c77e <__retarget_lock_acquire_recursive>
 800c4da:	bf00      	nop
 800c4dc:	20000ead 	.word	0x20000ead

0800c4e0 <__sfp_lock_release>:
 800c4e0:	4801      	ldr	r0, [pc, #4]	@ (800c4e8 <__sfp_lock_release+0x8>)
 800c4e2:	f000 b94d 	b.w	800c780 <__retarget_lock_release_recursive>
 800c4e6:	bf00      	nop
 800c4e8:	20000ead 	.word	0x20000ead

0800c4ec <__sinit>:
 800c4ec:	b510      	push	{r4, lr}
 800c4ee:	4604      	mov	r4, r0
 800c4f0:	f7ff fff0 	bl	800c4d4 <__sfp_lock_acquire>
 800c4f4:	6a23      	ldr	r3, [r4, #32]
 800c4f6:	b11b      	cbz	r3, 800c500 <__sinit+0x14>
 800c4f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4fc:	f7ff bff0 	b.w	800c4e0 <__sfp_lock_release>
 800c500:	4b04      	ldr	r3, [pc, #16]	@ (800c514 <__sinit+0x28>)
 800c502:	6223      	str	r3, [r4, #32]
 800c504:	4b04      	ldr	r3, [pc, #16]	@ (800c518 <__sinit+0x2c>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d1f5      	bne.n	800c4f8 <__sinit+0xc>
 800c50c:	f7ff ffc4 	bl	800c498 <global_stdio_init.part.0>
 800c510:	e7f2      	b.n	800c4f8 <__sinit+0xc>
 800c512:	bf00      	nop
 800c514:	0800c459 	.word	0x0800c459
 800c518:	20000ea4 	.word	0x20000ea4

0800c51c <_fwalk_sglue>:
 800c51c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c520:	4607      	mov	r7, r0
 800c522:	4688      	mov	r8, r1
 800c524:	4614      	mov	r4, r2
 800c526:	2600      	movs	r6, #0
 800c528:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c52c:	f1b9 0901 	subs.w	r9, r9, #1
 800c530:	d505      	bpl.n	800c53e <_fwalk_sglue+0x22>
 800c532:	6824      	ldr	r4, [r4, #0]
 800c534:	2c00      	cmp	r4, #0
 800c536:	d1f7      	bne.n	800c528 <_fwalk_sglue+0xc>
 800c538:	4630      	mov	r0, r6
 800c53a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c53e:	89ab      	ldrh	r3, [r5, #12]
 800c540:	2b01      	cmp	r3, #1
 800c542:	d907      	bls.n	800c554 <_fwalk_sglue+0x38>
 800c544:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c548:	3301      	adds	r3, #1
 800c54a:	d003      	beq.n	800c554 <_fwalk_sglue+0x38>
 800c54c:	4629      	mov	r1, r5
 800c54e:	4638      	mov	r0, r7
 800c550:	47c0      	blx	r8
 800c552:	4306      	orrs	r6, r0
 800c554:	3568      	adds	r5, #104	@ 0x68
 800c556:	e7e9      	b.n	800c52c <_fwalk_sglue+0x10>

0800c558 <siprintf>:
 800c558:	b40e      	push	{r1, r2, r3}
 800c55a:	b510      	push	{r4, lr}
 800c55c:	b09d      	sub	sp, #116	@ 0x74
 800c55e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c562:	2400      	movs	r4, #0
 800c564:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c566:	9002      	str	r0, [sp, #8]
 800c568:	9006      	str	r0, [sp, #24]
 800c56a:	9107      	str	r1, [sp, #28]
 800c56c:	9104      	str	r1, [sp, #16]
 800c56e:	4809      	ldr	r0, [pc, #36]	@ (800c594 <siprintf+0x3c>)
 800c570:	4909      	ldr	r1, [pc, #36]	@ (800c598 <siprintf+0x40>)
 800c572:	f853 2b04 	ldr.w	r2, [r3], #4
 800c576:	9105      	str	r1, [sp, #20]
 800c578:	a902      	add	r1, sp, #8
 800c57a:	6800      	ldr	r0, [r0, #0]
 800c57c:	9301      	str	r3, [sp, #4]
 800c57e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c580:	f001 fba4 	bl	800dccc <_svfiprintf_r>
 800c584:	9b02      	ldr	r3, [sp, #8]
 800c586:	701c      	strb	r4, [r3, #0]
 800c588:	b01d      	add	sp, #116	@ 0x74
 800c58a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c58e:	b003      	add	sp, #12
 800c590:	4770      	bx	lr
 800c592:	bf00      	nop
 800c594:	200000ac 	.word	0x200000ac
 800c598:	ffff0208 	.word	0xffff0208

0800c59c <__sread>:
 800c59c:	b510      	push	{r4, lr}
 800c59e:	460c      	mov	r4, r1
 800c5a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5a4:	f000 f88c 	bl	800c6c0 <_read_r>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	bfab      	itete	ge
 800c5ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c5ae:	89a3      	ldrhlt	r3, [r4, #12]
 800c5b0:	181b      	addge	r3, r3, r0
 800c5b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c5b6:	bfac      	ite	ge
 800c5b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c5ba:	81a3      	strhlt	r3, [r4, #12]
 800c5bc:	bd10      	pop	{r4, pc}

0800c5be <__swrite>:
 800c5be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5c2:	461f      	mov	r7, r3
 800c5c4:	898b      	ldrh	r3, [r1, #12]
 800c5c6:	4605      	mov	r5, r0
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	05db      	lsls	r3, r3, #23
 800c5cc:	4616      	mov	r6, r2
 800c5ce:	d505      	bpl.n	800c5dc <__swrite+0x1e>
 800c5d0:	2302      	movs	r3, #2
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5d8:	f000 f860 	bl	800c69c <_lseek_r>
 800c5dc:	89a3      	ldrh	r3, [r4, #12]
 800c5de:	4632      	mov	r2, r6
 800c5e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5e4:	4628      	mov	r0, r5
 800c5e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c5ea:	81a3      	strh	r3, [r4, #12]
 800c5ec:	463b      	mov	r3, r7
 800c5ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5f2:	f000 b887 	b.w	800c704 <_write_r>

0800c5f6 <__sseek>:
 800c5f6:	b510      	push	{r4, lr}
 800c5f8:	460c      	mov	r4, r1
 800c5fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5fe:	f000 f84d 	bl	800c69c <_lseek_r>
 800c602:	1c43      	adds	r3, r0, #1
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	bf15      	itete	ne
 800c608:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c60a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c60e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c612:	81a3      	strheq	r3, [r4, #12]
 800c614:	bf18      	it	ne
 800c616:	81a3      	strhne	r3, [r4, #12]
 800c618:	bd10      	pop	{r4, pc}

0800c61a <__sclose>:
 800c61a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c61e:	f000 b82d 	b.w	800c67c <_close_r>
	...

0800c624 <_vsiprintf_r>:
 800c624:	b510      	push	{r4, lr}
 800c626:	b09a      	sub	sp, #104	@ 0x68
 800c628:	2400      	movs	r4, #0
 800c62a:	9100      	str	r1, [sp, #0]
 800c62c:	9104      	str	r1, [sp, #16]
 800c62e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c632:	9419      	str	r4, [sp, #100]	@ 0x64
 800c634:	9105      	str	r1, [sp, #20]
 800c636:	9102      	str	r1, [sp, #8]
 800c638:	4904      	ldr	r1, [pc, #16]	@ (800c64c <_vsiprintf_r+0x28>)
 800c63a:	9103      	str	r1, [sp, #12]
 800c63c:	4669      	mov	r1, sp
 800c63e:	f001 fb45 	bl	800dccc <_svfiprintf_r>
 800c642:	9b00      	ldr	r3, [sp, #0]
 800c644:	701c      	strb	r4, [r3, #0]
 800c646:	b01a      	add	sp, #104	@ 0x68
 800c648:	bd10      	pop	{r4, pc}
 800c64a:	bf00      	nop
 800c64c:	ffff0208 	.word	0xffff0208

0800c650 <vsiprintf>:
 800c650:	4613      	mov	r3, r2
 800c652:	460a      	mov	r2, r1
 800c654:	4601      	mov	r1, r0
 800c656:	4802      	ldr	r0, [pc, #8]	@ (800c660 <vsiprintf+0x10>)
 800c658:	6800      	ldr	r0, [r0, #0]
 800c65a:	f7ff bfe3 	b.w	800c624 <_vsiprintf_r>
 800c65e:	bf00      	nop
 800c660:	200000ac 	.word	0x200000ac

0800c664 <memset>:
 800c664:	4402      	add	r2, r0
 800c666:	4603      	mov	r3, r0
 800c668:	4293      	cmp	r3, r2
 800c66a:	d100      	bne.n	800c66e <memset+0xa>
 800c66c:	4770      	bx	lr
 800c66e:	f803 1b01 	strb.w	r1, [r3], #1
 800c672:	e7f9      	b.n	800c668 <memset+0x4>

0800c674 <_localeconv_r>:
 800c674:	4800      	ldr	r0, [pc, #0]	@ (800c678 <_localeconv_r+0x4>)
 800c676:	4770      	bx	lr
 800c678:	200001ec 	.word	0x200001ec

0800c67c <_close_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	2300      	movs	r3, #0
 800c680:	4d05      	ldr	r5, [pc, #20]	@ (800c698 <_close_r+0x1c>)
 800c682:	4604      	mov	r4, r0
 800c684:	4608      	mov	r0, r1
 800c686:	602b      	str	r3, [r5, #0]
 800c688:	f7f5 f996 	bl	80019b8 <_close>
 800c68c:	1c43      	adds	r3, r0, #1
 800c68e:	d102      	bne.n	800c696 <_close_r+0x1a>
 800c690:	682b      	ldr	r3, [r5, #0]
 800c692:	b103      	cbz	r3, 800c696 <_close_r+0x1a>
 800c694:	6023      	str	r3, [r4, #0]
 800c696:	bd38      	pop	{r3, r4, r5, pc}
 800c698:	20000ea8 	.word	0x20000ea8

0800c69c <_lseek_r>:
 800c69c:	b538      	push	{r3, r4, r5, lr}
 800c69e:	4604      	mov	r4, r0
 800c6a0:	4d06      	ldr	r5, [pc, #24]	@ (800c6bc <_lseek_r+0x20>)
 800c6a2:	4608      	mov	r0, r1
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	602a      	str	r2, [r5, #0]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	f7f5 f9ab 	bl	8001a06 <_lseek>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d102      	bne.n	800c6ba <_lseek_r+0x1e>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	b103      	cbz	r3, 800c6ba <_lseek_r+0x1e>
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
 800c6bc:	20000ea8 	.word	0x20000ea8

0800c6c0 <_read_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4604      	mov	r4, r0
 800c6c4:	4d06      	ldr	r5, [pc, #24]	@ (800c6e0 <_read_r+0x20>)
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	602a      	str	r2, [r5, #0]
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	f7f5 f939 	bl	8001946 <_read>
 800c6d4:	1c43      	adds	r3, r0, #1
 800c6d6:	d102      	bne.n	800c6de <_read_r+0x1e>
 800c6d8:	682b      	ldr	r3, [r5, #0]
 800c6da:	b103      	cbz	r3, 800c6de <_read_r+0x1e>
 800c6dc:	6023      	str	r3, [r4, #0]
 800c6de:	bd38      	pop	{r3, r4, r5, pc}
 800c6e0:	20000ea8 	.word	0x20000ea8

0800c6e4 <_sbrk_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	4d05      	ldr	r5, [pc, #20]	@ (800c700 <_sbrk_r+0x1c>)
 800c6ea:	4604      	mov	r4, r0
 800c6ec:	4608      	mov	r0, r1
 800c6ee:	602b      	str	r3, [r5, #0]
 800c6f0:	f7f5 f996 	bl	8001a20 <_sbrk>
 800c6f4:	1c43      	adds	r3, r0, #1
 800c6f6:	d102      	bne.n	800c6fe <_sbrk_r+0x1a>
 800c6f8:	682b      	ldr	r3, [r5, #0]
 800c6fa:	b103      	cbz	r3, 800c6fe <_sbrk_r+0x1a>
 800c6fc:	6023      	str	r3, [r4, #0]
 800c6fe:	bd38      	pop	{r3, r4, r5, pc}
 800c700:	20000ea8 	.word	0x20000ea8

0800c704 <_write_r>:
 800c704:	b538      	push	{r3, r4, r5, lr}
 800c706:	4604      	mov	r4, r0
 800c708:	4d06      	ldr	r5, [pc, #24]	@ (800c724 <_write_r+0x20>)
 800c70a:	4608      	mov	r0, r1
 800c70c:	4611      	mov	r1, r2
 800c70e:	2200      	movs	r2, #0
 800c710:	602a      	str	r2, [r5, #0]
 800c712:	461a      	mov	r2, r3
 800c714:	f7f5 f934 	bl	8001980 <_write>
 800c718:	1c43      	adds	r3, r0, #1
 800c71a:	d102      	bne.n	800c722 <_write_r+0x1e>
 800c71c:	682b      	ldr	r3, [r5, #0]
 800c71e:	b103      	cbz	r3, 800c722 <_write_r+0x1e>
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	20000ea8 	.word	0x20000ea8

0800c728 <__errno>:
 800c728:	4b01      	ldr	r3, [pc, #4]	@ (800c730 <__errno+0x8>)
 800c72a:	6818      	ldr	r0, [r3, #0]
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop
 800c730:	200000ac 	.word	0x200000ac

0800c734 <__libc_init_array>:
 800c734:	b570      	push	{r4, r5, r6, lr}
 800c736:	4d0d      	ldr	r5, [pc, #52]	@ (800c76c <__libc_init_array+0x38>)
 800c738:	2600      	movs	r6, #0
 800c73a:	4c0d      	ldr	r4, [pc, #52]	@ (800c770 <__libc_init_array+0x3c>)
 800c73c:	1b64      	subs	r4, r4, r5
 800c73e:	10a4      	asrs	r4, r4, #2
 800c740:	42a6      	cmp	r6, r4
 800c742:	d109      	bne.n	800c758 <__libc_init_array+0x24>
 800c744:	4d0b      	ldr	r5, [pc, #44]	@ (800c774 <__libc_init_array+0x40>)
 800c746:	2600      	movs	r6, #0
 800c748:	4c0b      	ldr	r4, [pc, #44]	@ (800c778 <__libc_init_array+0x44>)
 800c74a:	f002 f863 	bl	800e814 <_init>
 800c74e:	1b64      	subs	r4, r4, r5
 800c750:	10a4      	asrs	r4, r4, #2
 800c752:	42a6      	cmp	r6, r4
 800c754:	d105      	bne.n	800c762 <__libc_init_array+0x2e>
 800c756:	bd70      	pop	{r4, r5, r6, pc}
 800c758:	f855 3b04 	ldr.w	r3, [r5], #4
 800c75c:	3601      	adds	r6, #1
 800c75e:	4798      	blx	r3
 800c760:	e7ee      	b.n	800c740 <__libc_init_array+0xc>
 800c762:	f855 3b04 	ldr.w	r3, [r5], #4
 800c766:	3601      	adds	r6, #1
 800c768:	4798      	blx	r3
 800c76a:	e7f2      	b.n	800c752 <__libc_init_array+0x1e>
 800c76c:	08015a7c 	.word	0x08015a7c
 800c770:	08015a7c 	.word	0x08015a7c
 800c774:	08015a7c 	.word	0x08015a7c
 800c778:	08015a80 	.word	0x08015a80

0800c77c <__retarget_lock_init_recursive>:
 800c77c:	4770      	bx	lr

0800c77e <__retarget_lock_acquire_recursive>:
 800c77e:	4770      	bx	lr

0800c780 <__retarget_lock_release_recursive>:
 800c780:	4770      	bx	lr

0800c782 <memchr>:
 800c782:	b2c9      	uxtb	r1, r1
 800c784:	4603      	mov	r3, r0
 800c786:	4402      	add	r2, r0
 800c788:	b510      	push	{r4, lr}
 800c78a:	4293      	cmp	r3, r2
 800c78c:	4618      	mov	r0, r3
 800c78e:	d101      	bne.n	800c794 <memchr+0x12>
 800c790:	2000      	movs	r0, #0
 800c792:	e003      	b.n	800c79c <memchr+0x1a>
 800c794:	7804      	ldrb	r4, [r0, #0]
 800c796:	3301      	adds	r3, #1
 800c798:	428c      	cmp	r4, r1
 800c79a:	d1f6      	bne.n	800c78a <memchr+0x8>
 800c79c:	bd10      	pop	{r4, pc}

0800c79e <memcpy>:
 800c79e:	440a      	add	r2, r1
 800c7a0:	1e43      	subs	r3, r0, #1
 800c7a2:	4291      	cmp	r1, r2
 800c7a4:	d100      	bne.n	800c7a8 <memcpy+0xa>
 800c7a6:	4770      	bx	lr
 800c7a8:	b510      	push	{r4, lr}
 800c7aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7ae:	4291      	cmp	r1, r2
 800c7b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7b4:	d1f9      	bne.n	800c7aa <memcpy+0xc>
 800c7b6:	bd10      	pop	{r4, pc}

0800c7b8 <quorem>:
 800c7b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7bc:	6903      	ldr	r3, [r0, #16]
 800c7be:	4607      	mov	r7, r0
 800c7c0:	690c      	ldr	r4, [r1, #16]
 800c7c2:	42a3      	cmp	r3, r4
 800c7c4:	f2c0 8083 	blt.w	800c8ce <quorem+0x116>
 800c7c8:	3c01      	subs	r4, #1
 800c7ca:	f100 0514 	add.w	r5, r0, #20
 800c7ce:	f101 0814 	add.w	r8, r1, #20
 800c7d2:	00a3      	lsls	r3, r4, #2
 800c7d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c7dc:	9300      	str	r3, [sp, #0]
 800c7de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7e2:	9301      	str	r3, [sp, #4]
 800c7e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	fbb2 f6f3 	udiv	r6, r2, r3
 800c7f0:	d331      	bcc.n	800c856 <quorem+0x9e>
 800c7f2:	f04f 0a00 	mov.w	sl, #0
 800c7f6:	46c4      	mov	ip, r8
 800c7f8:	46ae      	mov	lr, r5
 800c7fa:	46d3      	mov	fp, sl
 800c7fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c800:	b298      	uxth	r0, r3
 800c802:	45e1      	cmp	r9, ip
 800c804:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c808:	fb06 a000 	mla	r0, r6, r0, sl
 800c80c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c810:	b280      	uxth	r0, r0
 800c812:	fb06 2303 	mla	r3, r6, r3, r2
 800c816:	f8de 2000 	ldr.w	r2, [lr]
 800c81a:	b292      	uxth	r2, r2
 800c81c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c820:	eba2 0200 	sub.w	r2, r2, r0
 800c824:	b29b      	uxth	r3, r3
 800c826:	f8de 0000 	ldr.w	r0, [lr]
 800c82a:	445a      	add	r2, fp
 800c82c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c830:	b292      	uxth	r2, r2
 800c832:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c836:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c83a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c83e:	f84e 2b04 	str.w	r2, [lr], #4
 800c842:	d2db      	bcs.n	800c7fc <quorem+0x44>
 800c844:	9b00      	ldr	r3, [sp, #0]
 800c846:	58eb      	ldr	r3, [r5, r3]
 800c848:	b92b      	cbnz	r3, 800c856 <quorem+0x9e>
 800c84a:	9b01      	ldr	r3, [sp, #4]
 800c84c:	3b04      	subs	r3, #4
 800c84e:	429d      	cmp	r5, r3
 800c850:	461a      	mov	r2, r3
 800c852:	d330      	bcc.n	800c8b6 <quorem+0xfe>
 800c854:	613c      	str	r4, [r7, #16]
 800c856:	4638      	mov	r0, r7
 800c858:	f001 f8d0 	bl	800d9fc <__mcmp>
 800c85c:	2800      	cmp	r0, #0
 800c85e:	db26      	blt.n	800c8ae <quorem+0xf6>
 800c860:	4629      	mov	r1, r5
 800c862:	2000      	movs	r0, #0
 800c864:	f858 2b04 	ldr.w	r2, [r8], #4
 800c868:	f8d1 c000 	ldr.w	ip, [r1]
 800c86c:	fa1f fe82 	uxth.w	lr, r2
 800c870:	45c1      	cmp	r9, r8
 800c872:	fa1f f38c 	uxth.w	r3, ip
 800c876:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c87a:	eba3 030e 	sub.w	r3, r3, lr
 800c87e:	4403      	add	r3, r0
 800c880:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c884:	b29b      	uxth	r3, r3
 800c886:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c88a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c88e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c892:	f841 3b04 	str.w	r3, [r1], #4
 800c896:	d2e5      	bcs.n	800c864 <quorem+0xac>
 800c898:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c89c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c8a0:	b922      	cbnz	r2, 800c8ac <quorem+0xf4>
 800c8a2:	3b04      	subs	r3, #4
 800c8a4:	429d      	cmp	r5, r3
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	d30b      	bcc.n	800c8c2 <quorem+0x10a>
 800c8aa:	613c      	str	r4, [r7, #16]
 800c8ac:	3601      	adds	r6, #1
 800c8ae:	4630      	mov	r0, r6
 800c8b0:	b003      	add	sp, #12
 800c8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8b6:	6812      	ldr	r2, [r2, #0]
 800c8b8:	3b04      	subs	r3, #4
 800c8ba:	2a00      	cmp	r2, #0
 800c8bc:	d1ca      	bne.n	800c854 <quorem+0x9c>
 800c8be:	3c01      	subs	r4, #1
 800c8c0:	e7c5      	b.n	800c84e <quorem+0x96>
 800c8c2:	6812      	ldr	r2, [r2, #0]
 800c8c4:	3b04      	subs	r3, #4
 800c8c6:	2a00      	cmp	r2, #0
 800c8c8:	d1ef      	bne.n	800c8aa <quorem+0xf2>
 800c8ca:	3c01      	subs	r4, #1
 800c8cc:	e7ea      	b.n	800c8a4 <quorem+0xec>
 800c8ce:	2000      	movs	r0, #0
 800c8d0:	e7ee      	b.n	800c8b0 <quorem+0xf8>
 800c8d2:	0000      	movs	r0, r0
 800c8d4:	0000      	movs	r0, r0
	...

0800c8d8 <_dtoa_r>:
 800c8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8dc:	69c7      	ldr	r7, [r0, #28]
 800c8de:	b097      	sub	sp, #92	@ 0x5c
 800c8e0:	4681      	mov	r9, r0
 800c8e2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c8e4:	9107      	str	r1, [sp, #28]
 800c8e6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c8ea:	ec55 4b10 	vmov	r4, r5, d0
 800c8ee:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c8f2:	b97f      	cbnz	r7, 800c914 <_dtoa_r+0x3c>
 800c8f4:	2010      	movs	r0, #16
 800c8f6:	f7ff f85f 	bl	800b9b8 <malloc>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	f8c9 001c 	str.w	r0, [r9, #28]
 800c900:	b920      	cbnz	r0, 800c90c <_dtoa_r+0x34>
 800c902:	4ba9      	ldr	r3, [pc, #676]	@ (800cba8 <_dtoa_r+0x2d0>)
 800c904:	21ef      	movs	r1, #239	@ 0xef
 800c906:	48a9      	ldr	r0, [pc, #676]	@ (800cbac <_dtoa_r+0x2d4>)
 800c908:	f001 fba2 	bl	800e050 <__assert_func>
 800c90c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c910:	6007      	str	r7, [r0, #0]
 800c912:	60c7      	str	r7, [r0, #12]
 800c914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c918:	6819      	ldr	r1, [r3, #0]
 800c91a:	b159      	cbz	r1, 800c934 <_dtoa_r+0x5c>
 800c91c:	685a      	ldr	r2, [r3, #4]
 800c91e:	2301      	movs	r3, #1
 800c920:	4648      	mov	r0, r9
 800c922:	4093      	lsls	r3, r2
 800c924:	604a      	str	r2, [r1, #4]
 800c926:	608b      	str	r3, [r1, #8]
 800c928:	f000 fe32 	bl	800d590 <_Bfree>
 800c92c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c930:	2200      	movs	r2, #0
 800c932:	601a      	str	r2, [r3, #0]
 800c934:	1e2b      	subs	r3, r5, #0
 800c936:	bfb7      	itett	lt
 800c938:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c93c:	2300      	movge	r3, #0
 800c93e:	2201      	movlt	r2, #1
 800c940:	9305      	strlt	r3, [sp, #20]
 800c942:	bfa8      	it	ge
 800c944:	6033      	strge	r3, [r6, #0]
 800c946:	9f05      	ldr	r7, [sp, #20]
 800c948:	4b99      	ldr	r3, [pc, #612]	@ (800cbb0 <_dtoa_r+0x2d8>)
 800c94a:	bfb8      	it	lt
 800c94c:	6032      	strlt	r2, [r6, #0]
 800c94e:	43bb      	bics	r3, r7
 800c950:	d112      	bne.n	800c978 <_dtoa_r+0xa0>
 800c952:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c956:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c958:	6013      	str	r3, [r2, #0]
 800c95a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c95e:	4323      	orrs	r3, r4
 800c960:	f000 855a 	beq.w	800d418 <_dtoa_r+0xb40>
 800c964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c966:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cbc4 <_dtoa_r+0x2ec>
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	f000 855c 	beq.w	800d428 <_dtoa_r+0xb50>
 800c970:	f10a 0303 	add.w	r3, sl, #3
 800c974:	f000 bd56 	b.w	800d424 <_dtoa_r+0xb4c>
 800c978:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c97c:	2200      	movs	r2, #0
 800c97e:	2300      	movs	r3, #0
 800c980:	ec51 0b17 	vmov	r0, r1, d7
 800c984:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c988:	f7f4 f8b2 	bl	8000af0 <__aeabi_dcmpeq>
 800c98c:	4680      	mov	r8, r0
 800c98e:	b158      	cbz	r0, 800c9a8 <_dtoa_r+0xd0>
 800c990:	2301      	movs	r3, #1
 800c992:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c994:	6013      	str	r3, [r2, #0]
 800c996:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c998:	b113      	cbz	r3, 800c9a0 <_dtoa_r+0xc8>
 800c99a:	4b86      	ldr	r3, [pc, #536]	@ (800cbb4 <_dtoa_r+0x2dc>)
 800c99c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c99e:	6013      	str	r3, [r2, #0]
 800c9a0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800cbc8 <_dtoa_r+0x2f0>
 800c9a4:	f000 bd40 	b.w	800d428 <_dtoa_r+0xb50>
 800c9a8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c9ac:	aa14      	add	r2, sp, #80	@ 0x50
 800c9ae:	a915      	add	r1, sp, #84	@ 0x54
 800c9b0:	4648      	mov	r0, r9
 800c9b2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c9b6:	f001 f8d5 	bl	800db64 <__d2b>
 800c9ba:	9002      	str	r0, [sp, #8]
 800c9bc:	2e00      	cmp	r6, #0
 800c9be:	d076      	beq.n	800caae <_dtoa_r+0x1d6>
 800c9c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9c2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c9c6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c9ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9ce:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c9d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9d6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c9da:	4619      	mov	r1, r3
 800c9dc:	2200      	movs	r2, #0
 800c9de:	4b76      	ldr	r3, [pc, #472]	@ (800cbb8 <_dtoa_r+0x2e0>)
 800c9e0:	f7f3 fc66 	bl	80002b0 <__aeabi_dsub>
 800c9e4:	a36a      	add	r3, pc, #424	@ (adr r3, 800cb90 <_dtoa_r+0x2b8>)
 800c9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ea:	f7f3 fe19 	bl	8000620 <__aeabi_dmul>
 800c9ee:	a36a      	add	r3, pc, #424	@ (adr r3, 800cb98 <_dtoa_r+0x2c0>)
 800c9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f4:	f7f3 fc5e 	bl	80002b4 <__adddf3>
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	460d      	mov	r5, r1
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	f7f3 fda5 	bl	800054c <__aeabi_i2d>
 800ca02:	a367      	add	r3, pc, #412	@ (adr r3, 800cba0 <_dtoa_r+0x2c8>)
 800ca04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca08:	f7f3 fe0a 	bl	8000620 <__aeabi_dmul>
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	460b      	mov	r3, r1
 800ca10:	4620      	mov	r0, r4
 800ca12:	4629      	mov	r1, r5
 800ca14:	f7f3 fc4e 	bl	80002b4 <__adddf3>
 800ca18:	4604      	mov	r4, r0
 800ca1a:	460d      	mov	r5, r1
 800ca1c:	f7f4 f8b0 	bl	8000b80 <__aeabi_d2iz>
 800ca20:	2200      	movs	r2, #0
 800ca22:	4607      	mov	r7, r0
 800ca24:	2300      	movs	r3, #0
 800ca26:	4620      	mov	r0, r4
 800ca28:	4629      	mov	r1, r5
 800ca2a:	f7f4 f86b 	bl	8000b04 <__aeabi_dcmplt>
 800ca2e:	b140      	cbz	r0, 800ca42 <_dtoa_r+0x16a>
 800ca30:	4638      	mov	r0, r7
 800ca32:	f7f3 fd8b 	bl	800054c <__aeabi_i2d>
 800ca36:	4622      	mov	r2, r4
 800ca38:	462b      	mov	r3, r5
 800ca3a:	f7f4 f859 	bl	8000af0 <__aeabi_dcmpeq>
 800ca3e:	b900      	cbnz	r0, 800ca42 <_dtoa_r+0x16a>
 800ca40:	3f01      	subs	r7, #1
 800ca42:	2f16      	cmp	r7, #22
 800ca44:	d852      	bhi.n	800caec <_dtoa_r+0x214>
 800ca46:	4b5d      	ldr	r3, [pc, #372]	@ (800cbbc <_dtoa_r+0x2e4>)
 800ca48:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca54:	f7f4 f856 	bl	8000b04 <__aeabi_dcmplt>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d049      	beq.n	800caf0 <_dtoa_r+0x218>
 800ca5c:	3f01      	subs	r7, #1
 800ca5e:	2300      	movs	r3, #0
 800ca60:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca64:	1b9b      	subs	r3, r3, r6
 800ca66:	1e5a      	subs	r2, r3, #1
 800ca68:	bf4c      	ite	mi
 800ca6a:	f1c3 0301 	rsbmi	r3, r3, #1
 800ca6e:	2300      	movpl	r3, #0
 800ca70:	9206      	str	r2, [sp, #24]
 800ca72:	bf45      	ittet	mi
 800ca74:	9300      	strmi	r3, [sp, #0]
 800ca76:	2300      	movmi	r3, #0
 800ca78:	9300      	strpl	r3, [sp, #0]
 800ca7a:	9306      	strmi	r3, [sp, #24]
 800ca7c:	2f00      	cmp	r7, #0
 800ca7e:	db39      	blt.n	800caf4 <_dtoa_r+0x21c>
 800ca80:	9b06      	ldr	r3, [sp, #24]
 800ca82:	970d      	str	r7, [sp, #52]	@ 0x34
 800ca84:	443b      	add	r3, r7
 800ca86:	9306      	str	r3, [sp, #24]
 800ca88:	2300      	movs	r3, #0
 800ca8a:	9308      	str	r3, [sp, #32]
 800ca8c:	9b07      	ldr	r3, [sp, #28]
 800ca8e:	2b09      	cmp	r3, #9
 800ca90:	d863      	bhi.n	800cb5a <_dtoa_r+0x282>
 800ca92:	2b05      	cmp	r3, #5
 800ca94:	bfc5      	ittet	gt
 800ca96:	3b04      	subgt	r3, #4
 800ca98:	2400      	movgt	r4, #0
 800ca9a:	2401      	movle	r4, #1
 800ca9c:	9307      	strgt	r3, [sp, #28]
 800ca9e:	9b07      	ldr	r3, [sp, #28]
 800caa0:	3b02      	subs	r3, #2
 800caa2:	2b03      	cmp	r3, #3
 800caa4:	d865      	bhi.n	800cb72 <_dtoa_r+0x29a>
 800caa6:	e8df f003 	tbb	[pc, r3]
 800caaa:	5654      	.short	0x5654
 800caac:	2d39      	.short	0x2d39
 800caae:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cab2:	441e      	add	r6, r3
 800cab4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cab8:	2b20      	cmp	r3, #32
 800caba:	bfc9      	itett	gt
 800cabc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cac0:	f1c3 0320 	rsble	r3, r3, #32
 800cac4:	409f      	lslgt	r7, r3
 800cac6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800caca:	bfd8      	it	le
 800cacc:	fa04 f003 	lslle.w	r0, r4, r3
 800cad0:	f106 36ff 	add.w	r6, r6, #4294967295
 800cad4:	bfc4      	itt	gt
 800cad6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cada:	ea47 0003 	orrgt.w	r0, r7, r3
 800cade:	f7f3 fd25 	bl	800052c <__aeabi_ui2d>
 800cae2:	2201      	movs	r2, #1
 800cae4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cae8:	9212      	str	r2, [sp, #72]	@ 0x48
 800caea:	e776      	b.n	800c9da <_dtoa_r+0x102>
 800caec:	2301      	movs	r3, #1
 800caee:	e7b7      	b.n	800ca60 <_dtoa_r+0x188>
 800caf0:	9010      	str	r0, [sp, #64]	@ 0x40
 800caf2:	e7b6      	b.n	800ca62 <_dtoa_r+0x18a>
 800caf4:	9b00      	ldr	r3, [sp, #0]
 800caf6:	1bdb      	subs	r3, r3, r7
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	427b      	negs	r3, r7
 800cafc:	9308      	str	r3, [sp, #32]
 800cafe:	2300      	movs	r3, #0
 800cb00:	930d      	str	r3, [sp, #52]	@ 0x34
 800cb02:	e7c3      	b.n	800ca8c <_dtoa_r+0x1b4>
 800cb04:	2301      	movs	r3, #1
 800cb06:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb0a:	eb07 0b03 	add.w	fp, r7, r3
 800cb0e:	f10b 0301 	add.w	r3, fp, #1
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	9303      	str	r3, [sp, #12]
 800cb16:	bfb8      	it	lt
 800cb18:	2301      	movlt	r3, #1
 800cb1a:	e006      	b.n	800cb2a <_dtoa_r+0x252>
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	dd28      	ble.n	800cb78 <_dtoa_r+0x2a0>
 800cb26:	469b      	mov	fp, r3
 800cb28:	9303      	str	r3, [sp, #12]
 800cb2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cb2e:	2100      	movs	r1, #0
 800cb30:	2204      	movs	r2, #4
 800cb32:	f102 0514 	add.w	r5, r2, #20
 800cb36:	429d      	cmp	r5, r3
 800cb38:	d926      	bls.n	800cb88 <_dtoa_r+0x2b0>
 800cb3a:	6041      	str	r1, [r0, #4]
 800cb3c:	4648      	mov	r0, r9
 800cb3e:	f000 fce7 	bl	800d510 <_Balloc>
 800cb42:	4682      	mov	sl, r0
 800cb44:	2800      	cmp	r0, #0
 800cb46:	d141      	bne.n	800cbcc <_dtoa_r+0x2f4>
 800cb48:	4b1d      	ldr	r3, [pc, #116]	@ (800cbc0 <_dtoa_r+0x2e8>)
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	f240 11af 	movw	r1, #431	@ 0x1af
 800cb50:	e6d9      	b.n	800c906 <_dtoa_r+0x2e>
 800cb52:	2300      	movs	r3, #0
 800cb54:	e7e3      	b.n	800cb1e <_dtoa_r+0x246>
 800cb56:	2300      	movs	r3, #0
 800cb58:	e7d5      	b.n	800cb06 <_dtoa_r+0x22e>
 800cb5a:	2401      	movs	r4, #1
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9409      	str	r4, [sp, #36]	@ 0x24
 800cb60:	9307      	str	r3, [sp, #28]
 800cb62:	f04f 3bff 	mov.w	fp, #4294967295
 800cb66:	2200      	movs	r2, #0
 800cb68:	2312      	movs	r3, #18
 800cb6a:	f8cd b00c 	str.w	fp, [sp, #12]
 800cb6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb70:	e7db      	b.n	800cb2a <_dtoa_r+0x252>
 800cb72:	2301      	movs	r3, #1
 800cb74:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb76:	e7f4      	b.n	800cb62 <_dtoa_r+0x28a>
 800cb78:	f04f 0b01 	mov.w	fp, #1
 800cb7c:	465b      	mov	r3, fp
 800cb7e:	f8cd b00c 	str.w	fp, [sp, #12]
 800cb82:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cb86:	e7d0      	b.n	800cb2a <_dtoa_r+0x252>
 800cb88:	3101      	adds	r1, #1
 800cb8a:	0052      	lsls	r2, r2, #1
 800cb8c:	e7d1      	b.n	800cb32 <_dtoa_r+0x25a>
 800cb8e:	bf00      	nop
 800cb90:	636f4361 	.word	0x636f4361
 800cb94:	3fd287a7 	.word	0x3fd287a7
 800cb98:	8b60c8b3 	.word	0x8b60c8b3
 800cb9c:	3fc68a28 	.word	0x3fc68a28
 800cba0:	509f79fb 	.word	0x509f79fb
 800cba4:	3fd34413 	.word	0x3fd34413
 800cba8:	08015738 	.word	0x08015738
 800cbac:	0801574f 	.word	0x0801574f
 800cbb0:	7ff00000 	.word	0x7ff00000
 800cbb4:	08015708 	.word	0x08015708
 800cbb8:	3ff80000 	.word	0x3ff80000
 800cbbc:	080158a0 	.word	0x080158a0
 800cbc0:	080157a7 	.word	0x080157a7
 800cbc4:	08015734 	.word	0x08015734
 800cbc8:	08015707 	.word	0x08015707
 800cbcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbd0:	6018      	str	r0, [r3, #0]
 800cbd2:	9b03      	ldr	r3, [sp, #12]
 800cbd4:	2b0e      	cmp	r3, #14
 800cbd6:	f200 80a1 	bhi.w	800cd1c <_dtoa_r+0x444>
 800cbda:	2c00      	cmp	r4, #0
 800cbdc:	f000 809e 	beq.w	800cd1c <_dtoa_r+0x444>
 800cbe0:	2f00      	cmp	r7, #0
 800cbe2:	dd33      	ble.n	800cc4c <_dtoa_r+0x374>
 800cbe4:	f007 020f 	and.w	r2, r7, #15
 800cbe8:	4b9b      	ldr	r3, [pc, #620]	@ (800ce58 <_dtoa_r+0x580>)
 800cbea:	05f8      	lsls	r0, r7, #23
 800cbec:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cbf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbf4:	ed93 7b00 	vldr	d7, [r3]
 800cbf8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cbfc:	d516      	bpl.n	800cc2c <_dtoa_r+0x354>
 800cbfe:	4b97      	ldr	r3, [pc, #604]	@ (800ce5c <_dtoa_r+0x584>)
 800cc00:	f004 040f 	and.w	r4, r4, #15
 800cc04:	2603      	movs	r6, #3
 800cc06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cc0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc0e:	f7f3 fe31 	bl	8000874 <__aeabi_ddiv>
 800cc12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc16:	4d91      	ldr	r5, [pc, #580]	@ (800ce5c <_dtoa_r+0x584>)
 800cc18:	b954      	cbnz	r4, 800cc30 <_dtoa_r+0x358>
 800cc1a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc22:	f7f3 fe27 	bl	8000874 <__aeabi_ddiv>
 800cc26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc2a:	e028      	b.n	800cc7e <_dtoa_r+0x3a6>
 800cc2c:	2602      	movs	r6, #2
 800cc2e:	e7f2      	b.n	800cc16 <_dtoa_r+0x33e>
 800cc30:	07e1      	lsls	r1, r4, #31
 800cc32:	d508      	bpl.n	800cc46 <_dtoa_r+0x36e>
 800cc34:	3601      	adds	r6, #1
 800cc36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc3e:	f7f3 fcef 	bl	8000620 <__aeabi_dmul>
 800cc42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc46:	1064      	asrs	r4, r4, #1
 800cc48:	3508      	adds	r5, #8
 800cc4a:	e7e5      	b.n	800cc18 <_dtoa_r+0x340>
 800cc4c:	f000 80af 	beq.w	800cdae <_dtoa_r+0x4d6>
 800cc50:	427c      	negs	r4, r7
 800cc52:	4b81      	ldr	r3, [pc, #516]	@ (800ce58 <_dtoa_r+0x580>)
 800cc54:	4d81      	ldr	r5, [pc, #516]	@ (800ce5c <_dtoa_r+0x584>)
 800cc56:	2602      	movs	r6, #2
 800cc58:	f004 020f 	and.w	r2, r4, #15
 800cc5c:	1124      	asrs	r4, r4, #4
 800cc5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6a:	f7f3 fcd9 	bl	8000620 <__aeabi_dmul>
 800cc6e:	2300      	movs	r3, #0
 800cc70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc74:	2c00      	cmp	r4, #0
 800cc76:	f040 808f 	bne.w	800cd98 <_dtoa_r+0x4c0>
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d1d3      	bne.n	800cc26 <_dtoa_r+0x34e>
 800cc7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cc80:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f000 8094 	beq.w	800cdb2 <_dtoa_r+0x4da>
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	4b74      	ldr	r3, [pc, #464]	@ (800ce60 <_dtoa_r+0x588>)
 800cc8e:	4620      	mov	r0, r4
 800cc90:	4629      	mov	r1, r5
 800cc92:	f7f3 ff37 	bl	8000b04 <__aeabi_dcmplt>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	f000 808b 	beq.w	800cdb2 <_dtoa_r+0x4da>
 800cc9c:	9b03      	ldr	r3, [sp, #12]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	f000 8087 	beq.w	800cdb2 <_dtoa_r+0x4da>
 800cca4:	f1bb 0f00 	cmp.w	fp, #0
 800cca8:	dd34      	ble.n	800cd14 <_dtoa_r+0x43c>
 800ccaa:	4620      	mov	r0, r4
 800ccac:	f107 38ff 	add.w	r8, r7, #4294967295
 800ccb0:	3601      	adds	r6, #1
 800ccb2:	465c      	mov	r4, fp
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	4b6b      	ldr	r3, [pc, #428]	@ (800ce64 <_dtoa_r+0x58c>)
 800ccb8:	4629      	mov	r1, r5
 800ccba:	f7f3 fcb1 	bl	8000620 <__aeabi_dmul>
 800ccbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccc2:	4630      	mov	r0, r6
 800ccc4:	f7f3 fc42 	bl	800054c <__aeabi_i2d>
 800ccc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cccc:	f7f3 fca8 	bl	8000620 <__aeabi_dmul>
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	4b65      	ldr	r3, [pc, #404]	@ (800ce68 <_dtoa_r+0x590>)
 800ccd4:	f7f3 faee 	bl	80002b4 <__adddf3>
 800ccd8:	4605      	mov	r5, r0
 800ccda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ccde:	2c00      	cmp	r4, #0
 800cce0:	d16a      	bne.n	800cdb8 <_dtoa_r+0x4e0>
 800cce2:	2200      	movs	r2, #0
 800cce4:	4b61      	ldr	r3, [pc, #388]	@ (800ce6c <_dtoa_r+0x594>)
 800cce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccea:	f7f3 fae1 	bl	80002b0 <__aeabi_dsub>
 800ccee:	4602      	mov	r2, r0
 800ccf0:	460b      	mov	r3, r1
 800ccf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ccf6:	462a      	mov	r2, r5
 800ccf8:	4633      	mov	r3, r6
 800ccfa:	f7f3 ff21 	bl	8000b40 <__aeabi_dcmpgt>
 800ccfe:	2800      	cmp	r0, #0
 800cd00:	f040 8298 	bne.w	800d234 <_dtoa_r+0x95c>
 800cd04:	462a      	mov	r2, r5
 800cd06:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cd0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd0e:	f7f3 fef9 	bl	8000b04 <__aeabi_dcmplt>
 800cd12:	bb38      	cbnz	r0, 800cd64 <_dtoa_r+0x48c>
 800cd14:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cd18:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cd1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	f2c0 8157 	blt.w	800cfd2 <_dtoa_r+0x6fa>
 800cd24:	2f0e      	cmp	r7, #14
 800cd26:	f300 8154 	bgt.w	800cfd2 <_dtoa_r+0x6fa>
 800cd2a:	4b4b      	ldr	r3, [pc, #300]	@ (800ce58 <_dtoa_r+0x580>)
 800cd2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd30:	ed93 7b00 	vldr	d7, [r3]
 800cd34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	ed8d 7b00 	vstr	d7, [sp]
 800cd3c:	f280 80e5 	bge.w	800cf0a <_dtoa_r+0x632>
 800cd40:	9b03      	ldr	r3, [sp, #12]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	f300 80e1 	bgt.w	800cf0a <_dtoa_r+0x632>
 800cd48:	d10c      	bne.n	800cd64 <_dtoa_r+0x48c>
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	4b47      	ldr	r3, [pc, #284]	@ (800ce6c <_dtoa_r+0x594>)
 800cd4e:	ec51 0b17 	vmov	r0, r1, d7
 800cd52:	f7f3 fc65 	bl	8000620 <__aeabi_dmul>
 800cd56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd5a:	f7f3 fee7 	bl	8000b2c <__aeabi_dcmpge>
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	f000 8266 	beq.w	800d230 <_dtoa_r+0x958>
 800cd64:	2400      	movs	r4, #0
 800cd66:	4625      	mov	r5, r4
 800cd68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd6a:	4656      	mov	r6, sl
 800cd6c:	ea6f 0803 	mvn.w	r8, r3
 800cd70:	2700      	movs	r7, #0
 800cd72:	4621      	mov	r1, r4
 800cd74:	4648      	mov	r0, r9
 800cd76:	f000 fc0b 	bl	800d590 <_Bfree>
 800cd7a:	2d00      	cmp	r5, #0
 800cd7c:	f000 80bd 	beq.w	800cefa <_dtoa_r+0x622>
 800cd80:	b12f      	cbz	r7, 800cd8e <_dtoa_r+0x4b6>
 800cd82:	42af      	cmp	r7, r5
 800cd84:	d003      	beq.n	800cd8e <_dtoa_r+0x4b6>
 800cd86:	4639      	mov	r1, r7
 800cd88:	4648      	mov	r0, r9
 800cd8a:	f000 fc01 	bl	800d590 <_Bfree>
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4648      	mov	r0, r9
 800cd92:	f000 fbfd 	bl	800d590 <_Bfree>
 800cd96:	e0b0      	b.n	800cefa <_dtoa_r+0x622>
 800cd98:	07e2      	lsls	r2, r4, #31
 800cd9a:	d505      	bpl.n	800cda8 <_dtoa_r+0x4d0>
 800cd9c:	3601      	adds	r6, #1
 800cd9e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cda2:	f7f3 fc3d 	bl	8000620 <__aeabi_dmul>
 800cda6:	2301      	movs	r3, #1
 800cda8:	1064      	asrs	r4, r4, #1
 800cdaa:	3508      	adds	r5, #8
 800cdac:	e762      	b.n	800cc74 <_dtoa_r+0x39c>
 800cdae:	2602      	movs	r6, #2
 800cdb0:	e765      	b.n	800cc7e <_dtoa_r+0x3a6>
 800cdb2:	46b8      	mov	r8, r7
 800cdb4:	9c03      	ldr	r4, [sp, #12]
 800cdb6:	e784      	b.n	800ccc2 <_dtoa_r+0x3ea>
 800cdb8:	4b27      	ldr	r3, [pc, #156]	@ (800ce58 <_dtoa_r+0x580>)
 800cdba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cdc0:	4454      	add	r4, sl
 800cdc2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cdc6:	2900      	cmp	r1, #0
 800cdc8:	d054      	beq.n	800ce74 <_dtoa_r+0x59c>
 800cdca:	2000      	movs	r0, #0
 800cdcc:	4928      	ldr	r1, [pc, #160]	@ (800ce70 <_dtoa_r+0x598>)
 800cdce:	f7f3 fd51 	bl	8000874 <__aeabi_ddiv>
 800cdd2:	4633      	mov	r3, r6
 800cdd4:	4656      	mov	r6, sl
 800cdd6:	462a      	mov	r2, r5
 800cdd8:	f7f3 fa6a 	bl	80002b0 <__aeabi_dsub>
 800cddc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cde0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cde4:	f7f3 fecc 	bl	8000b80 <__aeabi_d2iz>
 800cde8:	4605      	mov	r5, r0
 800cdea:	f7f3 fbaf 	bl	800054c <__aeabi_i2d>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	3530      	adds	r5, #48	@ 0x30
 800cdf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdf8:	f7f3 fa5a 	bl	80002b0 <__aeabi_dsub>
 800cdfc:	4602      	mov	r2, r0
 800cdfe:	460b      	mov	r3, r1
 800ce00:	f806 5b01 	strb.w	r5, [r6], #1
 800ce04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce0c:	f7f3 fe7a 	bl	8000b04 <__aeabi_dcmplt>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	d172      	bne.n	800cefa <_dtoa_r+0x622>
 800ce14:	2000      	movs	r0, #0
 800ce16:	4912      	ldr	r1, [pc, #72]	@ (800ce60 <_dtoa_r+0x588>)
 800ce18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce1c:	f7f3 fa48 	bl	80002b0 <__aeabi_dsub>
 800ce20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce24:	f7f3 fe6e 	bl	8000b04 <__aeabi_dcmplt>
 800ce28:	2800      	cmp	r0, #0
 800ce2a:	f040 80b4 	bne.w	800cf96 <_dtoa_r+0x6be>
 800ce2e:	42a6      	cmp	r6, r4
 800ce30:	f43f af70 	beq.w	800cd14 <_dtoa_r+0x43c>
 800ce34:	2200      	movs	r2, #0
 800ce36:	4b0b      	ldr	r3, [pc, #44]	@ (800ce64 <_dtoa_r+0x58c>)
 800ce38:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ce3c:	f7f3 fbf0 	bl	8000620 <__aeabi_dmul>
 800ce40:	2200      	movs	r2, #0
 800ce42:	4b08      	ldr	r3, [pc, #32]	@ (800ce64 <_dtoa_r+0x58c>)
 800ce44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce4c:	f7f3 fbe8 	bl	8000620 <__aeabi_dmul>
 800ce50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce54:	e7c4      	b.n	800cde0 <_dtoa_r+0x508>
 800ce56:	bf00      	nop
 800ce58:	080158a0 	.word	0x080158a0
 800ce5c:	08015878 	.word	0x08015878
 800ce60:	3ff00000 	.word	0x3ff00000
 800ce64:	40240000 	.word	0x40240000
 800ce68:	401c0000 	.word	0x401c0000
 800ce6c:	40140000 	.word	0x40140000
 800ce70:	3fe00000 	.word	0x3fe00000
 800ce74:	4631      	mov	r1, r6
 800ce76:	4656      	mov	r6, sl
 800ce78:	4628      	mov	r0, r5
 800ce7a:	f7f3 fbd1 	bl	8000620 <__aeabi_dmul>
 800ce7e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ce80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce88:	f7f3 fe7a 	bl	8000b80 <__aeabi_d2iz>
 800ce8c:	4605      	mov	r5, r0
 800ce8e:	f7f3 fb5d 	bl	800054c <__aeabi_i2d>
 800ce92:	4602      	mov	r2, r0
 800ce94:	3530      	adds	r5, #48	@ 0x30
 800ce96:	460b      	mov	r3, r1
 800ce98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce9c:	f7f3 fa08 	bl	80002b0 <__aeabi_dsub>
 800cea0:	f806 5b01 	strb.w	r5, [r6], #1
 800cea4:	4602      	mov	r2, r0
 800cea6:	460b      	mov	r3, r1
 800cea8:	42a6      	cmp	r6, r4
 800ceaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ceae:	f04f 0200 	mov.w	r2, #0
 800ceb2:	d124      	bne.n	800cefe <_dtoa_r+0x626>
 800ceb4:	4baf      	ldr	r3, [pc, #700]	@ (800d174 <_dtoa_r+0x89c>)
 800ceb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ceba:	f7f3 f9fb 	bl	80002b4 <__adddf3>
 800cebe:	4602      	mov	r2, r0
 800cec0:	460b      	mov	r3, r1
 800cec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cec6:	f7f3 fe3b 	bl	8000b40 <__aeabi_dcmpgt>
 800ceca:	2800      	cmp	r0, #0
 800cecc:	d163      	bne.n	800cf96 <_dtoa_r+0x6be>
 800cece:	2000      	movs	r0, #0
 800ced0:	49a8      	ldr	r1, [pc, #672]	@ (800d174 <_dtoa_r+0x89c>)
 800ced2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ced6:	f7f3 f9eb 	bl	80002b0 <__aeabi_dsub>
 800ceda:	4602      	mov	r2, r0
 800cedc:	460b      	mov	r3, r1
 800cede:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cee2:	f7f3 fe0f 	bl	8000b04 <__aeabi_dcmplt>
 800cee6:	2800      	cmp	r0, #0
 800cee8:	f43f af14 	beq.w	800cd14 <_dtoa_r+0x43c>
 800ceec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ceee:	1e73      	subs	r3, r6, #1
 800cef0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cef2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cef6:	2b30      	cmp	r3, #48	@ 0x30
 800cef8:	d0f8      	beq.n	800ceec <_dtoa_r+0x614>
 800cefa:	4647      	mov	r7, r8
 800cefc:	e03b      	b.n	800cf76 <_dtoa_r+0x69e>
 800cefe:	4b9e      	ldr	r3, [pc, #632]	@ (800d178 <_dtoa_r+0x8a0>)
 800cf00:	f7f3 fb8e 	bl	8000620 <__aeabi_dmul>
 800cf04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf08:	e7bc      	b.n	800ce84 <_dtoa_r+0x5ac>
 800cf0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cf0e:	4656      	mov	r6, sl
 800cf10:	4620      	mov	r0, r4
 800cf12:	4629      	mov	r1, r5
 800cf14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf18:	f7f3 fcac 	bl	8000874 <__aeabi_ddiv>
 800cf1c:	f7f3 fe30 	bl	8000b80 <__aeabi_d2iz>
 800cf20:	4680      	mov	r8, r0
 800cf22:	f7f3 fb13 	bl	800054c <__aeabi_i2d>
 800cf26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf2a:	f7f3 fb79 	bl	8000620 <__aeabi_dmul>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	4620      	mov	r0, r4
 800cf32:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf36:	460b      	mov	r3, r1
 800cf38:	4629      	mov	r1, r5
 800cf3a:	f7f3 f9b9 	bl	80002b0 <__aeabi_dsub>
 800cf3e:	9d03      	ldr	r5, [sp, #12]
 800cf40:	f806 4b01 	strb.w	r4, [r6], #1
 800cf44:	eba6 040a 	sub.w	r4, r6, sl
 800cf48:	4602      	mov	r2, r0
 800cf4a:	460b      	mov	r3, r1
 800cf4c:	42a5      	cmp	r5, r4
 800cf4e:	d133      	bne.n	800cfb8 <_dtoa_r+0x6e0>
 800cf50:	f7f3 f9b0 	bl	80002b4 <__adddf3>
 800cf54:	4604      	mov	r4, r0
 800cf56:	460d      	mov	r5, r1
 800cf58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf5c:	f7f3 fdf0 	bl	8000b40 <__aeabi_dcmpgt>
 800cf60:	b9c0      	cbnz	r0, 800cf94 <_dtoa_r+0x6bc>
 800cf62:	4620      	mov	r0, r4
 800cf64:	4629      	mov	r1, r5
 800cf66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf6a:	f7f3 fdc1 	bl	8000af0 <__aeabi_dcmpeq>
 800cf6e:	b110      	cbz	r0, 800cf76 <_dtoa_r+0x69e>
 800cf70:	f018 0f01 	tst.w	r8, #1
 800cf74:	d10e      	bne.n	800cf94 <_dtoa_r+0x6bc>
 800cf76:	9902      	ldr	r1, [sp, #8]
 800cf78:	4648      	mov	r0, r9
 800cf7a:	f000 fb09 	bl	800d590 <_Bfree>
 800cf7e:	2300      	movs	r3, #0
 800cf80:	3701      	adds	r7, #1
 800cf82:	7033      	strb	r3, [r6, #0]
 800cf84:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf86:	601f      	str	r7, [r3, #0]
 800cf88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	f000 824c 	beq.w	800d428 <_dtoa_r+0xb50>
 800cf90:	601e      	str	r6, [r3, #0]
 800cf92:	e249      	b.n	800d428 <_dtoa_r+0xb50>
 800cf94:	46b8      	mov	r8, r7
 800cf96:	4633      	mov	r3, r6
 800cf98:	461e      	mov	r6, r3
 800cf9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf9e:	2a39      	cmp	r2, #57	@ 0x39
 800cfa0:	d106      	bne.n	800cfb0 <_dtoa_r+0x6d8>
 800cfa2:	459a      	cmp	sl, r3
 800cfa4:	d1f8      	bne.n	800cf98 <_dtoa_r+0x6c0>
 800cfa6:	2230      	movs	r2, #48	@ 0x30
 800cfa8:	f108 0801 	add.w	r8, r8, #1
 800cfac:	f88a 2000 	strb.w	r2, [sl]
 800cfb0:	781a      	ldrb	r2, [r3, #0]
 800cfb2:	3201      	adds	r2, #1
 800cfb4:	701a      	strb	r2, [r3, #0]
 800cfb6:	e7a0      	b.n	800cefa <_dtoa_r+0x622>
 800cfb8:	2200      	movs	r2, #0
 800cfba:	4b6f      	ldr	r3, [pc, #444]	@ (800d178 <_dtoa_r+0x8a0>)
 800cfbc:	f7f3 fb30 	bl	8000620 <__aeabi_dmul>
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	460d      	mov	r5, r1
 800cfc8:	f7f3 fd92 	bl	8000af0 <__aeabi_dcmpeq>
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	d09f      	beq.n	800cf10 <_dtoa_r+0x638>
 800cfd0:	e7d1      	b.n	800cf76 <_dtoa_r+0x69e>
 800cfd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfd4:	2a00      	cmp	r2, #0
 800cfd6:	f000 80ea 	beq.w	800d1ae <_dtoa_r+0x8d6>
 800cfda:	9a07      	ldr	r2, [sp, #28]
 800cfdc:	2a01      	cmp	r2, #1
 800cfde:	f300 80cd 	bgt.w	800d17c <_dtoa_r+0x8a4>
 800cfe2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cfe4:	2a00      	cmp	r2, #0
 800cfe6:	f000 80c1 	beq.w	800d16c <_dtoa_r+0x894>
 800cfea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cfee:	9c08      	ldr	r4, [sp, #32]
 800cff0:	9e00      	ldr	r6, [sp, #0]
 800cff2:	9a00      	ldr	r2, [sp, #0]
 800cff4:	2101      	movs	r1, #1
 800cff6:	4648      	mov	r0, r9
 800cff8:	441a      	add	r2, r3
 800cffa:	9200      	str	r2, [sp, #0]
 800cffc:	9a06      	ldr	r2, [sp, #24]
 800cffe:	441a      	add	r2, r3
 800d000:	9206      	str	r2, [sp, #24]
 800d002:	f000 fb7b 	bl	800d6fc <__i2b>
 800d006:	4605      	mov	r5, r0
 800d008:	b166      	cbz	r6, 800d024 <_dtoa_r+0x74c>
 800d00a:	9b06      	ldr	r3, [sp, #24]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	dd09      	ble.n	800d024 <_dtoa_r+0x74c>
 800d010:	42b3      	cmp	r3, r6
 800d012:	9a00      	ldr	r2, [sp, #0]
 800d014:	bfa8      	it	ge
 800d016:	4633      	movge	r3, r6
 800d018:	1ad2      	subs	r2, r2, r3
 800d01a:	1af6      	subs	r6, r6, r3
 800d01c:	9200      	str	r2, [sp, #0]
 800d01e:	9a06      	ldr	r2, [sp, #24]
 800d020:	1ad3      	subs	r3, r2, r3
 800d022:	9306      	str	r3, [sp, #24]
 800d024:	9b08      	ldr	r3, [sp, #32]
 800d026:	b30b      	cbz	r3, 800d06c <_dtoa_r+0x794>
 800d028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	f000 80c6 	beq.w	800d1bc <_dtoa_r+0x8e4>
 800d030:	2c00      	cmp	r4, #0
 800d032:	f000 80c0 	beq.w	800d1b6 <_dtoa_r+0x8de>
 800d036:	4629      	mov	r1, r5
 800d038:	4622      	mov	r2, r4
 800d03a:	4648      	mov	r0, r9
 800d03c:	f000 fc18 	bl	800d870 <__pow5mult>
 800d040:	9a02      	ldr	r2, [sp, #8]
 800d042:	4601      	mov	r1, r0
 800d044:	4605      	mov	r5, r0
 800d046:	4648      	mov	r0, r9
 800d048:	f000 fb6e 	bl	800d728 <__multiply>
 800d04c:	9902      	ldr	r1, [sp, #8]
 800d04e:	4680      	mov	r8, r0
 800d050:	4648      	mov	r0, r9
 800d052:	f000 fa9d 	bl	800d590 <_Bfree>
 800d056:	9b08      	ldr	r3, [sp, #32]
 800d058:	1b1b      	subs	r3, r3, r4
 800d05a:	9308      	str	r3, [sp, #32]
 800d05c:	f000 80b1 	beq.w	800d1c2 <_dtoa_r+0x8ea>
 800d060:	9a08      	ldr	r2, [sp, #32]
 800d062:	4641      	mov	r1, r8
 800d064:	4648      	mov	r0, r9
 800d066:	f000 fc03 	bl	800d870 <__pow5mult>
 800d06a:	9002      	str	r0, [sp, #8]
 800d06c:	2101      	movs	r1, #1
 800d06e:	4648      	mov	r0, r9
 800d070:	f000 fb44 	bl	800d6fc <__i2b>
 800d074:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d076:	4604      	mov	r4, r0
 800d078:	2b00      	cmp	r3, #0
 800d07a:	f000 81d9 	beq.w	800d430 <_dtoa_r+0xb58>
 800d07e:	461a      	mov	r2, r3
 800d080:	4601      	mov	r1, r0
 800d082:	4648      	mov	r0, r9
 800d084:	f000 fbf4 	bl	800d870 <__pow5mult>
 800d088:	9b07      	ldr	r3, [sp, #28]
 800d08a:	4604      	mov	r4, r0
 800d08c:	2b01      	cmp	r3, #1
 800d08e:	f300 809f 	bgt.w	800d1d0 <_dtoa_r+0x8f8>
 800d092:	9b04      	ldr	r3, [sp, #16]
 800d094:	2b00      	cmp	r3, #0
 800d096:	f040 8097 	bne.w	800d1c8 <_dtoa_r+0x8f0>
 800d09a:	9b05      	ldr	r3, [sp, #20]
 800d09c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	f040 8093 	bne.w	800d1cc <_dtoa_r+0x8f4>
 800d0a6:	9b05      	ldr	r3, [sp, #20]
 800d0a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d0ac:	0d1b      	lsrs	r3, r3, #20
 800d0ae:	051b      	lsls	r3, r3, #20
 800d0b0:	b133      	cbz	r3, 800d0c0 <_dtoa_r+0x7e8>
 800d0b2:	9b00      	ldr	r3, [sp, #0]
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	9300      	str	r3, [sp, #0]
 800d0b8:	9b06      	ldr	r3, [sp, #24]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	9306      	str	r3, [sp, #24]
 800d0be:	2301      	movs	r3, #1
 800d0c0:	9308      	str	r3, [sp, #32]
 800d0c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	f000 81b9 	beq.w	800d43c <_dtoa_r+0xb64>
 800d0ca:	6923      	ldr	r3, [r4, #16]
 800d0cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0d0:	6918      	ldr	r0, [r3, #16]
 800d0d2:	f000 fac7 	bl	800d664 <__hi0bits>
 800d0d6:	f1c0 0020 	rsb	r0, r0, #32
 800d0da:	9b06      	ldr	r3, [sp, #24]
 800d0dc:	4418      	add	r0, r3
 800d0de:	f010 001f 	ands.w	r0, r0, #31
 800d0e2:	f000 8082 	beq.w	800d1ea <_dtoa_r+0x912>
 800d0e6:	f1c0 0320 	rsb	r3, r0, #32
 800d0ea:	2b04      	cmp	r3, #4
 800d0ec:	dd73      	ble.n	800d1d6 <_dtoa_r+0x8fe>
 800d0ee:	f1c0 001c 	rsb	r0, r0, #28
 800d0f2:	9b00      	ldr	r3, [sp, #0]
 800d0f4:	4403      	add	r3, r0
 800d0f6:	4406      	add	r6, r0
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	9b06      	ldr	r3, [sp, #24]
 800d0fc:	4403      	add	r3, r0
 800d0fe:	9306      	str	r3, [sp, #24]
 800d100:	9b00      	ldr	r3, [sp, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	dd05      	ble.n	800d112 <_dtoa_r+0x83a>
 800d106:	461a      	mov	r2, r3
 800d108:	9902      	ldr	r1, [sp, #8]
 800d10a:	4648      	mov	r0, r9
 800d10c:	f000 fc0a 	bl	800d924 <__lshift>
 800d110:	9002      	str	r0, [sp, #8]
 800d112:	9b06      	ldr	r3, [sp, #24]
 800d114:	2b00      	cmp	r3, #0
 800d116:	dd05      	ble.n	800d124 <_dtoa_r+0x84c>
 800d118:	4621      	mov	r1, r4
 800d11a:	461a      	mov	r2, r3
 800d11c:	4648      	mov	r0, r9
 800d11e:	f000 fc01 	bl	800d924 <__lshift>
 800d122:	4604      	mov	r4, r0
 800d124:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d126:	2b00      	cmp	r3, #0
 800d128:	d061      	beq.n	800d1ee <_dtoa_r+0x916>
 800d12a:	4621      	mov	r1, r4
 800d12c:	9802      	ldr	r0, [sp, #8]
 800d12e:	f000 fc65 	bl	800d9fc <__mcmp>
 800d132:	2800      	cmp	r0, #0
 800d134:	da5b      	bge.n	800d1ee <_dtoa_r+0x916>
 800d136:	2300      	movs	r3, #0
 800d138:	220a      	movs	r2, #10
 800d13a:	9902      	ldr	r1, [sp, #8]
 800d13c:	4648      	mov	r0, r9
 800d13e:	f000 fa49 	bl	800d5d4 <__multadd>
 800d142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d144:	f107 38ff 	add.w	r8, r7, #4294967295
 800d148:	9002      	str	r0, [sp, #8]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	f000 8178 	beq.w	800d440 <_dtoa_r+0xb68>
 800d150:	4629      	mov	r1, r5
 800d152:	2300      	movs	r3, #0
 800d154:	220a      	movs	r2, #10
 800d156:	4648      	mov	r0, r9
 800d158:	f000 fa3c 	bl	800d5d4 <__multadd>
 800d15c:	f1bb 0f00 	cmp.w	fp, #0
 800d160:	4605      	mov	r5, r0
 800d162:	dc6f      	bgt.n	800d244 <_dtoa_r+0x96c>
 800d164:	9b07      	ldr	r3, [sp, #28]
 800d166:	2b02      	cmp	r3, #2
 800d168:	dc49      	bgt.n	800d1fe <_dtoa_r+0x926>
 800d16a:	e06b      	b.n	800d244 <_dtoa_r+0x96c>
 800d16c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d16e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d172:	e73c      	b.n	800cfee <_dtoa_r+0x716>
 800d174:	3fe00000 	.word	0x3fe00000
 800d178:	40240000 	.word	0x40240000
 800d17c:	9b03      	ldr	r3, [sp, #12]
 800d17e:	1e5c      	subs	r4, r3, #1
 800d180:	9b08      	ldr	r3, [sp, #32]
 800d182:	42a3      	cmp	r3, r4
 800d184:	db09      	blt.n	800d19a <_dtoa_r+0x8c2>
 800d186:	1b1c      	subs	r4, r3, r4
 800d188:	9b03      	ldr	r3, [sp, #12]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	f6bf af30 	bge.w	800cff0 <_dtoa_r+0x718>
 800d190:	9b00      	ldr	r3, [sp, #0]
 800d192:	9a03      	ldr	r2, [sp, #12]
 800d194:	1a9e      	subs	r6, r3, r2
 800d196:	2300      	movs	r3, #0
 800d198:	e72b      	b.n	800cff2 <_dtoa_r+0x71a>
 800d19a:	9b08      	ldr	r3, [sp, #32]
 800d19c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d19e:	1ae3      	subs	r3, r4, r3
 800d1a0:	9408      	str	r4, [sp, #32]
 800d1a2:	9e00      	ldr	r6, [sp, #0]
 800d1a4:	2400      	movs	r4, #0
 800d1a6:	441a      	add	r2, r3
 800d1a8:	9b03      	ldr	r3, [sp, #12]
 800d1aa:	920d      	str	r2, [sp, #52]	@ 0x34
 800d1ac:	e721      	b.n	800cff2 <_dtoa_r+0x71a>
 800d1ae:	9c08      	ldr	r4, [sp, #32]
 800d1b0:	9e00      	ldr	r6, [sp, #0]
 800d1b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d1b4:	e728      	b.n	800d008 <_dtoa_r+0x730>
 800d1b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d1ba:	e751      	b.n	800d060 <_dtoa_r+0x788>
 800d1bc:	9a08      	ldr	r2, [sp, #32]
 800d1be:	9902      	ldr	r1, [sp, #8]
 800d1c0:	e750      	b.n	800d064 <_dtoa_r+0x78c>
 800d1c2:	f8cd 8008 	str.w	r8, [sp, #8]
 800d1c6:	e751      	b.n	800d06c <_dtoa_r+0x794>
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	e779      	b.n	800d0c0 <_dtoa_r+0x7e8>
 800d1cc:	9b04      	ldr	r3, [sp, #16]
 800d1ce:	e777      	b.n	800d0c0 <_dtoa_r+0x7e8>
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	9308      	str	r3, [sp, #32]
 800d1d4:	e779      	b.n	800d0ca <_dtoa_r+0x7f2>
 800d1d6:	d093      	beq.n	800d100 <_dtoa_r+0x828>
 800d1d8:	331c      	adds	r3, #28
 800d1da:	9a00      	ldr	r2, [sp, #0]
 800d1dc:	441a      	add	r2, r3
 800d1de:	441e      	add	r6, r3
 800d1e0:	9200      	str	r2, [sp, #0]
 800d1e2:	9a06      	ldr	r2, [sp, #24]
 800d1e4:	441a      	add	r2, r3
 800d1e6:	9206      	str	r2, [sp, #24]
 800d1e8:	e78a      	b.n	800d100 <_dtoa_r+0x828>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	e7f4      	b.n	800d1d8 <_dtoa_r+0x900>
 800d1ee:	9b03      	ldr	r3, [sp, #12]
 800d1f0:	46b8      	mov	r8, r7
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	dc20      	bgt.n	800d238 <_dtoa_r+0x960>
 800d1f6:	469b      	mov	fp, r3
 800d1f8:	9b07      	ldr	r3, [sp, #28]
 800d1fa:	2b02      	cmp	r3, #2
 800d1fc:	dd1e      	ble.n	800d23c <_dtoa_r+0x964>
 800d1fe:	f1bb 0f00 	cmp.w	fp, #0
 800d202:	f47f adb1 	bne.w	800cd68 <_dtoa_r+0x490>
 800d206:	4621      	mov	r1, r4
 800d208:	465b      	mov	r3, fp
 800d20a:	2205      	movs	r2, #5
 800d20c:	4648      	mov	r0, r9
 800d20e:	f000 f9e1 	bl	800d5d4 <__multadd>
 800d212:	4601      	mov	r1, r0
 800d214:	4604      	mov	r4, r0
 800d216:	9802      	ldr	r0, [sp, #8]
 800d218:	f000 fbf0 	bl	800d9fc <__mcmp>
 800d21c:	2800      	cmp	r0, #0
 800d21e:	f77f ada3 	ble.w	800cd68 <_dtoa_r+0x490>
 800d222:	4656      	mov	r6, sl
 800d224:	2331      	movs	r3, #49	@ 0x31
 800d226:	f108 0801 	add.w	r8, r8, #1
 800d22a:	f806 3b01 	strb.w	r3, [r6], #1
 800d22e:	e59f      	b.n	800cd70 <_dtoa_r+0x498>
 800d230:	46b8      	mov	r8, r7
 800d232:	9c03      	ldr	r4, [sp, #12]
 800d234:	4625      	mov	r5, r4
 800d236:	e7f4      	b.n	800d222 <_dtoa_r+0x94a>
 800d238:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d23c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d23e:	2b00      	cmp	r3, #0
 800d240:	f000 8102 	beq.w	800d448 <_dtoa_r+0xb70>
 800d244:	2e00      	cmp	r6, #0
 800d246:	dd05      	ble.n	800d254 <_dtoa_r+0x97c>
 800d248:	4629      	mov	r1, r5
 800d24a:	4632      	mov	r2, r6
 800d24c:	4648      	mov	r0, r9
 800d24e:	f000 fb69 	bl	800d924 <__lshift>
 800d252:	4605      	mov	r5, r0
 800d254:	9b08      	ldr	r3, [sp, #32]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d05c      	beq.n	800d314 <_dtoa_r+0xa3c>
 800d25a:	6869      	ldr	r1, [r5, #4]
 800d25c:	4648      	mov	r0, r9
 800d25e:	f000 f957 	bl	800d510 <_Balloc>
 800d262:	4606      	mov	r6, r0
 800d264:	b928      	cbnz	r0, 800d272 <_dtoa_r+0x99a>
 800d266:	4b83      	ldr	r3, [pc, #524]	@ (800d474 <_dtoa_r+0xb9c>)
 800d268:	4602      	mov	r2, r0
 800d26a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d26e:	f7ff bb4a 	b.w	800c906 <_dtoa_r+0x2e>
 800d272:	692a      	ldr	r2, [r5, #16]
 800d274:	f105 010c 	add.w	r1, r5, #12
 800d278:	300c      	adds	r0, #12
 800d27a:	3202      	adds	r2, #2
 800d27c:	0092      	lsls	r2, r2, #2
 800d27e:	f7ff fa8e 	bl	800c79e <memcpy>
 800d282:	2201      	movs	r2, #1
 800d284:	4631      	mov	r1, r6
 800d286:	4648      	mov	r0, r9
 800d288:	f000 fb4c 	bl	800d924 <__lshift>
 800d28c:	f10a 0301 	add.w	r3, sl, #1
 800d290:	462f      	mov	r7, r5
 800d292:	4605      	mov	r5, r0
 800d294:	9300      	str	r3, [sp, #0]
 800d296:	eb0a 030b 	add.w	r3, sl, fp
 800d29a:	9308      	str	r3, [sp, #32]
 800d29c:	9b04      	ldr	r3, [sp, #16]
 800d29e:	f003 0301 	and.w	r3, r3, #1
 800d2a2:	9306      	str	r3, [sp, #24]
 800d2a4:	9b00      	ldr	r3, [sp, #0]
 800d2a6:	4621      	mov	r1, r4
 800d2a8:	9802      	ldr	r0, [sp, #8]
 800d2aa:	f103 3bff 	add.w	fp, r3, #4294967295
 800d2ae:	f7ff fa83 	bl	800c7b8 <quorem>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	4639      	mov	r1, r7
 800d2b6:	9003      	str	r0, [sp, #12]
 800d2b8:	3330      	adds	r3, #48	@ 0x30
 800d2ba:	9802      	ldr	r0, [sp, #8]
 800d2bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2be:	f000 fb9d 	bl	800d9fc <__mcmp>
 800d2c2:	462a      	mov	r2, r5
 800d2c4:	9004      	str	r0, [sp, #16]
 800d2c6:	4621      	mov	r1, r4
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	f000 fbb3 	bl	800da34 <__mdiff>
 800d2ce:	68c2      	ldr	r2, [r0, #12]
 800d2d0:	4606      	mov	r6, r0
 800d2d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2d4:	bb02      	cbnz	r2, 800d318 <_dtoa_r+0xa40>
 800d2d6:	4601      	mov	r1, r0
 800d2d8:	9802      	ldr	r0, [sp, #8]
 800d2da:	f000 fb8f 	bl	800d9fc <__mcmp>
 800d2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	4631      	mov	r1, r6
 800d2e4:	4648      	mov	r0, r9
 800d2e6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d2e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ea:	f000 f951 	bl	800d590 <_Bfree>
 800d2ee:	9b07      	ldr	r3, [sp, #28]
 800d2f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2f2:	9e00      	ldr	r6, [sp, #0]
 800d2f4:	ea42 0103 	orr.w	r1, r2, r3
 800d2f8:	9b06      	ldr	r3, [sp, #24]
 800d2fa:	4319      	orrs	r1, r3
 800d2fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2fe:	d10d      	bne.n	800d31c <_dtoa_r+0xa44>
 800d300:	2b39      	cmp	r3, #57	@ 0x39
 800d302:	d027      	beq.n	800d354 <_dtoa_r+0xa7c>
 800d304:	9a04      	ldr	r2, [sp, #16]
 800d306:	2a00      	cmp	r2, #0
 800d308:	dd01      	ble.n	800d30e <_dtoa_r+0xa36>
 800d30a:	9b03      	ldr	r3, [sp, #12]
 800d30c:	3331      	adds	r3, #49	@ 0x31
 800d30e:	f88b 3000 	strb.w	r3, [fp]
 800d312:	e52e      	b.n	800cd72 <_dtoa_r+0x49a>
 800d314:	4628      	mov	r0, r5
 800d316:	e7b9      	b.n	800d28c <_dtoa_r+0x9b4>
 800d318:	2201      	movs	r2, #1
 800d31a:	e7e2      	b.n	800d2e2 <_dtoa_r+0xa0a>
 800d31c:	9904      	ldr	r1, [sp, #16]
 800d31e:	2900      	cmp	r1, #0
 800d320:	db04      	blt.n	800d32c <_dtoa_r+0xa54>
 800d322:	9807      	ldr	r0, [sp, #28]
 800d324:	4301      	orrs	r1, r0
 800d326:	9806      	ldr	r0, [sp, #24]
 800d328:	4301      	orrs	r1, r0
 800d32a:	d120      	bne.n	800d36e <_dtoa_r+0xa96>
 800d32c:	2a00      	cmp	r2, #0
 800d32e:	ddee      	ble.n	800d30e <_dtoa_r+0xa36>
 800d330:	2201      	movs	r2, #1
 800d332:	9902      	ldr	r1, [sp, #8]
 800d334:	4648      	mov	r0, r9
 800d336:	9300      	str	r3, [sp, #0]
 800d338:	f000 faf4 	bl	800d924 <__lshift>
 800d33c:	4621      	mov	r1, r4
 800d33e:	9002      	str	r0, [sp, #8]
 800d340:	f000 fb5c 	bl	800d9fc <__mcmp>
 800d344:	2800      	cmp	r0, #0
 800d346:	9b00      	ldr	r3, [sp, #0]
 800d348:	dc02      	bgt.n	800d350 <_dtoa_r+0xa78>
 800d34a:	d1e0      	bne.n	800d30e <_dtoa_r+0xa36>
 800d34c:	07da      	lsls	r2, r3, #31
 800d34e:	d5de      	bpl.n	800d30e <_dtoa_r+0xa36>
 800d350:	2b39      	cmp	r3, #57	@ 0x39
 800d352:	d1da      	bne.n	800d30a <_dtoa_r+0xa32>
 800d354:	2339      	movs	r3, #57	@ 0x39
 800d356:	f88b 3000 	strb.w	r3, [fp]
 800d35a:	4633      	mov	r3, r6
 800d35c:	461e      	mov	r6, r3
 800d35e:	3b01      	subs	r3, #1
 800d360:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d364:	2a39      	cmp	r2, #57	@ 0x39
 800d366:	d04f      	beq.n	800d408 <_dtoa_r+0xb30>
 800d368:	3201      	adds	r2, #1
 800d36a:	701a      	strb	r2, [r3, #0]
 800d36c:	e501      	b.n	800cd72 <_dtoa_r+0x49a>
 800d36e:	2a00      	cmp	r2, #0
 800d370:	dd03      	ble.n	800d37a <_dtoa_r+0xaa2>
 800d372:	2b39      	cmp	r3, #57	@ 0x39
 800d374:	d0ee      	beq.n	800d354 <_dtoa_r+0xa7c>
 800d376:	3301      	adds	r3, #1
 800d378:	e7c9      	b.n	800d30e <_dtoa_r+0xa36>
 800d37a:	9a00      	ldr	r2, [sp, #0]
 800d37c:	9908      	ldr	r1, [sp, #32]
 800d37e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d382:	428a      	cmp	r2, r1
 800d384:	d029      	beq.n	800d3da <_dtoa_r+0xb02>
 800d386:	2300      	movs	r3, #0
 800d388:	220a      	movs	r2, #10
 800d38a:	9902      	ldr	r1, [sp, #8]
 800d38c:	4648      	mov	r0, r9
 800d38e:	f000 f921 	bl	800d5d4 <__multadd>
 800d392:	42af      	cmp	r7, r5
 800d394:	9002      	str	r0, [sp, #8]
 800d396:	f04f 0300 	mov.w	r3, #0
 800d39a:	f04f 020a 	mov.w	r2, #10
 800d39e:	4639      	mov	r1, r7
 800d3a0:	4648      	mov	r0, r9
 800d3a2:	d107      	bne.n	800d3b4 <_dtoa_r+0xadc>
 800d3a4:	f000 f916 	bl	800d5d4 <__multadd>
 800d3a8:	4607      	mov	r7, r0
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	9b00      	ldr	r3, [sp, #0]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	9300      	str	r3, [sp, #0]
 800d3b2:	e777      	b.n	800d2a4 <_dtoa_r+0x9cc>
 800d3b4:	f000 f90e 	bl	800d5d4 <__multadd>
 800d3b8:	4629      	mov	r1, r5
 800d3ba:	4607      	mov	r7, r0
 800d3bc:	2300      	movs	r3, #0
 800d3be:	220a      	movs	r2, #10
 800d3c0:	4648      	mov	r0, r9
 800d3c2:	f000 f907 	bl	800d5d4 <__multadd>
 800d3c6:	4605      	mov	r5, r0
 800d3c8:	e7f0      	b.n	800d3ac <_dtoa_r+0xad4>
 800d3ca:	f1bb 0f00 	cmp.w	fp, #0
 800d3ce:	f04f 0700 	mov.w	r7, #0
 800d3d2:	bfcc      	ite	gt
 800d3d4:	465e      	movgt	r6, fp
 800d3d6:	2601      	movle	r6, #1
 800d3d8:	4456      	add	r6, sl
 800d3da:	2201      	movs	r2, #1
 800d3dc:	9902      	ldr	r1, [sp, #8]
 800d3de:	4648      	mov	r0, r9
 800d3e0:	9300      	str	r3, [sp, #0]
 800d3e2:	f000 fa9f 	bl	800d924 <__lshift>
 800d3e6:	4621      	mov	r1, r4
 800d3e8:	9002      	str	r0, [sp, #8]
 800d3ea:	f000 fb07 	bl	800d9fc <__mcmp>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	dcb3      	bgt.n	800d35a <_dtoa_r+0xa82>
 800d3f2:	d102      	bne.n	800d3fa <_dtoa_r+0xb22>
 800d3f4:	9b00      	ldr	r3, [sp, #0]
 800d3f6:	07db      	lsls	r3, r3, #31
 800d3f8:	d4af      	bmi.n	800d35a <_dtoa_r+0xa82>
 800d3fa:	4633      	mov	r3, r6
 800d3fc:	461e      	mov	r6, r3
 800d3fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d402:	2a30      	cmp	r2, #48	@ 0x30
 800d404:	d0fa      	beq.n	800d3fc <_dtoa_r+0xb24>
 800d406:	e4b4      	b.n	800cd72 <_dtoa_r+0x49a>
 800d408:	459a      	cmp	sl, r3
 800d40a:	d1a7      	bne.n	800d35c <_dtoa_r+0xa84>
 800d40c:	2331      	movs	r3, #49	@ 0x31
 800d40e:	f108 0801 	add.w	r8, r8, #1
 800d412:	f88a 3000 	strb.w	r3, [sl]
 800d416:	e4ac      	b.n	800cd72 <_dtoa_r+0x49a>
 800d418:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d41a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d478 <_dtoa_r+0xba0>
 800d41e:	b11b      	cbz	r3, 800d428 <_dtoa_r+0xb50>
 800d420:	f10a 0308 	add.w	r3, sl, #8
 800d424:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d426:	6013      	str	r3, [r2, #0]
 800d428:	4650      	mov	r0, sl
 800d42a:	b017      	add	sp, #92	@ 0x5c
 800d42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d430:	9b07      	ldr	r3, [sp, #28]
 800d432:	2b01      	cmp	r3, #1
 800d434:	f77f ae2d 	ble.w	800d092 <_dtoa_r+0x7ba>
 800d438:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d43a:	9308      	str	r3, [sp, #32]
 800d43c:	2001      	movs	r0, #1
 800d43e:	e64c      	b.n	800d0da <_dtoa_r+0x802>
 800d440:	f1bb 0f00 	cmp.w	fp, #0
 800d444:	f77f aed8 	ble.w	800d1f8 <_dtoa_r+0x920>
 800d448:	4656      	mov	r6, sl
 800d44a:	4621      	mov	r1, r4
 800d44c:	9802      	ldr	r0, [sp, #8]
 800d44e:	f7ff f9b3 	bl	800c7b8 <quorem>
 800d452:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d456:	f806 3b01 	strb.w	r3, [r6], #1
 800d45a:	eba6 020a 	sub.w	r2, r6, sl
 800d45e:	4593      	cmp	fp, r2
 800d460:	ddb3      	ble.n	800d3ca <_dtoa_r+0xaf2>
 800d462:	2300      	movs	r3, #0
 800d464:	220a      	movs	r2, #10
 800d466:	9902      	ldr	r1, [sp, #8]
 800d468:	4648      	mov	r0, r9
 800d46a:	f000 f8b3 	bl	800d5d4 <__multadd>
 800d46e:	9002      	str	r0, [sp, #8]
 800d470:	e7eb      	b.n	800d44a <_dtoa_r+0xb72>
 800d472:	bf00      	nop
 800d474:	080157a7 	.word	0x080157a7
 800d478:	0801572b 	.word	0x0801572b

0800d47c <_free_r>:
 800d47c:	b538      	push	{r3, r4, r5, lr}
 800d47e:	4605      	mov	r5, r0
 800d480:	2900      	cmp	r1, #0
 800d482:	d041      	beq.n	800d508 <_free_r+0x8c>
 800d484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d488:	1f0c      	subs	r4, r1, #4
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	bfb8      	it	lt
 800d48e:	18e4      	addlt	r4, r4, r3
 800d490:	f7fe fb3c 	bl	800bb0c <__malloc_lock>
 800d494:	4a1d      	ldr	r2, [pc, #116]	@ (800d50c <_free_r+0x90>)
 800d496:	6813      	ldr	r3, [r2, #0]
 800d498:	b933      	cbnz	r3, 800d4a8 <_free_r+0x2c>
 800d49a:	6063      	str	r3, [r4, #4]
 800d49c:	6014      	str	r4, [r2, #0]
 800d49e:	4628      	mov	r0, r5
 800d4a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4a4:	f7fe bb38 	b.w	800bb18 <__malloc_unlock>
 800d4a8:	42a3      	cmp	r3, r4
 800d4aa:	d908      	bls.n	800d4be <_free_r+0x42>
 800d4ac:	6820      	ldr	r0, [r4, #0]
 800d4ae:	1821      	adds	r1, r4, r0
 800d4b0:	428b      	cmp	r3, r1
 800d4b2:	bf01      	itttt	eq
 800d4b4:	6819      	ldreq	r1, [r3, #0]
 800d4b6:	685b      	ldreq	r3, [r3, #4]
 800d4b8:	1809      	addeq	r1, r1, r0
 800d4ba:	6021      	streq	r1, [r4, #0]
 800d4bc:	e7ed      	b.n	800d49a <_free_r+0x1e>
 800d4be:	461a      	mov	r2, r3
 800d4c0:	685b      	ldr	r3, [r3, #4]
 800d4c2:	b10b      	cbz	r3, 800d4c8 <_free_r+0x4c>
 800d4c4:	42a3      	cmp	r3, r4
 800d4c6:	d9fa      	bls.n	800d4be <_free_r+0x42>
 800d4c8:	6811      	ldr	r1, [r2, #0]
 800d4ca:	1850      	adds	r0, r2, r1
 800d4cc:	42a0      	cmp	r0, r4
 800d4ce:	d10b      	bne.n	800d4e8 <_free_r+0x6c>
 800d4d0:	6820      	ldr	r0, [r4, #0]
 800d4d2:	4401      	add	r1, r0
 800d4d4:	1850      	adds	r0, r2, r1
 800d4d6:	6011      	str	r1, [r2, #0]
 800d4d8:	4283      	cmp	r3, r0
 800d4da:	d1e0      	bne.n	800d49e <_free_r+0x22>
 800d4dc:	6818      	ldr	r0, [r3, #0]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	4408      	add	r0, r1
 800d4e2:	6053      	str	r3, [r2, #4]
 800d4e4:	6010      	str	r0, [r2, #0]
 800d4e6:	e7da      	b.n	800d49e <_free_r+0x22>
 800d4e8:	d902      	bls.n	800d4f0 <_free_r+0x74>
 800d4ea:	230c      	movs	r3, #12
 800d4ec:	602b      	str	r3, [r5, #0]
 800d4ee:	e7d6      	b.n	800d49e <_free_r+0x22>
 800d4f0:	6820      	ldr	r0, [r4, #0]
 800d4f2:	1821      	adds	r1, r4, r0
 800d4f4:	428b      	cmp	r3, r1
 800d4f6:	bf02      	ittt	eq
 800d4f8:	6819      	ldreq	r1, [r3, #0]
 800d4fa:	685b      	ldreq	r3, [r3, #4]
 800d4fc:	1809      	addeq	r1, r1, r0
 800d4fe:	6063      	str	r3, [r4, #4]
 800d500:	bf08      	it	eq
 800d502:	6021      	streq	r1, [r4, #0]
 800d504:	6054      	str	r4, [r2, #4]
 800d506:	e7ca      	b.n	800d49e <_free_r+0x22>
 800d508:	bd38      	pop	{r3, r4, r5, pc}
 800d50a:	bf00      	nop
 800d50c:	20000d68 	.word	0x20000d68

0800d510 <_Balloc>:
 800d510:	b570      	push	{r4, r5, r6, lr}
 800d512:	69c6      	ldr	r6, [r0, #28]
 800d514:	4604      	mov	r4, r0
 800d516:	460d      	mov	r5, r1
 800d518:	b976      	cbnz	r6, 800d538 <_Balloc+0x28>
 800d51a:	2010      	movs	r0, #16
 800d51c:	f7fe fa4c 	bl	800b9b8 <malloc>
 800d520:	4602      	mov	r2, r0
 800d522:	61e0      	str	r0, [r4, #28]
 800d524:	b920      	cbnz	r0, 800d530 <_Balloc+0x20>
 800d526:	4b18      	ldr	r3, [pc, #96]	@ (800d588 <_Balloc+0x78>)
 800d528:	216b      	movs	r1, #107	@ 0x6b
 800d52a:	4818      	ldr	r0, [pc, #96]	@ (800d58c <_Balloc+0x7c>)
 800d52c:	f000 fd90 	bl	800e050 <__assert_func>
 800d530:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d534:	6006      	str	r6, [r0, #0]
 800d536:	60c6      	str	r6, [r0, #12]
 800d538:	69e6      	ldr	r6, [r4, #28]
 800d53a:	68f3      	ldr	r3, [r6, #12]
 800d53c:	b183      	cbz	r3, 800d560 <_Balloc+0x50>
 800d53e:	69e3      	ldr	r3, [r4, #28]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d546:	b9b8      	cbnz	r0, 800d578 <_Balloc+0x68>
 800d548:	2101      	movs	r1, #1
 800d54a:	4620      	mov	r0, r4
 800d54c:	fa01 f605 	lsl.w	r6, r1, r5
 800d550:	1d72      	adds	r2, r6, #5
 800d552:	0092      	lsls	r2, r2, #2
 800d554:	f000 fd9a 	bl	800e08c <_calloc_r>
 800d558:	b160      	cbz	r0, 800d574 <_Balloc+0x64>
 800d55a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d55e:	e00e      	b.n	800d57e <_Balloc+0x6e>
 800d560:	2221      	movs	r2, #33	@ 0x21
 800d562:	2104      	movs	r1, #4
 800d564:	4620      	mov	r0, r4
 800d566:	f000 fd91 	bl	800e08c <_calloc_r>
 800d56a:	69e3      	ldr	r3, [r4, #28]
 800d56c:	60f0      	str	r0, [r6, #12]
 800d56e:	68db      	ldr	r3, [r3, #12]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d1e4      	bne.n	800d53e <_Balloc+0x2e>
 800d574:	2000      	movs	r0, #0
 800d576:	bd70      	pop	{r4, r5, r6, pc}
 800d578:	6802      	ldr	r2, [r0, #0]
 800d57a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d57e:	2300      	movs	r3, #0
 800d580:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d584:	e7f7      	b.n	800d576 <_Balloc+0x66>
 800d586:	bf00      	nop
 800d588:	08015738 	.word	0x08015738
 800d58c:	080157b8 	.word	0x080157b8

0800d590 <_Bfree>:
 800d590:	b570      	push	{r4, r5, r6, lr}
 800d592:	69c6      	ldr	r6, [r0, #28]
 800d594:	4605      	mov	r5, r0
 800d596:	460c      	mov	r4, r1
 800d598:	b976      	cbnz	r6, 800d5b8 <_Bfree+0x28>
 800d59a:	2010      	movs	r0, #16
 800d59c:	f7fe fa0c 	bl	800b9b8 <malloc>
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	61e8      	str	r0, [r5, #28]
 800d5a4:	b920      	cbnz	r0, 800d5b0 <_Bfree+0x20>
 800d5a6:	4b09      	ldr	r3, [pc, #36]	@ (800d5cc <_Bfree+0x3c>)
 800d5a8:	218f      	movs	r1, #143	@ 0x8f
 800d5aa:	4809      	ldr	r0, [pc, #36]	@ (800d5d0 <_Bfree+0x40>)
 800d5ac:	f000 fd50 	bl	800e050 <__assert_func>
 800d5b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d5b4:	6006      	str	r6, [r0, #0]
 800d5b6:	60c6      	str	r6, [r0, #12]
 800d5b8:	b13c      	cbz	r4, 800d5ca <_Bfree+0x3a>
 800d5ba:	69eb      	ldr	r3, [r5, #28]
 800d5bc:	6862      	ldr	r2, [r4, #4]
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d5c4:	6021      	str	r1, [r4, #0]
 800d5c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d5ca:	bd70      	pop	{r4, r5, r6, pc}
 800d5cc:	08015738 	.word	0x08015738
 800d5d0:	080157b8 	.word	0x080157b8

0800d5d4 <__multadd>:
 800d5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5d8:	f101 0c14 	add.w	ip, r1, #20
 800d5dc:	4607      	mov	r7, r0
 800d5de:	460c      	mov	r4, r1
 800d5e0:	461e      	mov	r6, r3
 800d5e2:	690d      	ldr	r5, [r1, #16]
 800d5e4:	2000      	movs	r0, #0
 800d5e6:	f8dc 3000 	ldr.w	r3, [ip]
 800d5ea:	3001      	adds	r0, #1
 800d5ec:	b299      	uxth	r1, r3
 800d5ee:	4285      	cmp	r5, r0
 800d5f0:	fb02 6101 	mla	r1, r2, r1, r6
 800d5f4:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d5f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d5fc:	b289      	uxth	r1, r1
 800d5fe:	fb02 3306 	mla	r3, r2, r6, r3
 800d602:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d606:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d60a:	f84c 1b04 	str.w	r1, [ip], #4
 800d60e:	dcea      	bgt.n	800d5e6 <__multadd+0x12>
 800d610:	b30e      	cbz	r6, 800d656 <__multadd+0x82>
 800d612:	68a3      	ldr	r3, [r4, #8]
 800d614:	42ab      	cmp	r3, r5
 800d616:	dc19      	bgt.n	800d64c <__multadd+0x78>
 800d618:	6861      	ldr	r1, [r4, #4]
 800d61a:	4638      	mov	r0, r7
 800d61c:	3101      	adds	r1, #1
 800d61e:	f7ff ff77 	bl	800d510 <_Balloc>
 800d622:	4680      	mov	r8, r0
 800d624:	b928      	cbnz	r0, 800d632 <__multadd+0x5e>
 800d626:	4602      	mov	r2, r0
 800d628:	4b0c      	ldr	r3, [pc, #48]	@ (800d65c <__multadd+0x88>)
 800d62a:	21ba      	movs	r1, #186	@ 0xba
 800d62c:	480c      	ldr	r0, [pc, #48]	@ (800d660 <__multadd+0x8c>)
 800d62e:	f000 fd0f 	bl	800e050 <__assert_func>
 800d632:	6922      	ldr	r2, [r4, #16]
 800d634:	f104 010c 	add.w	r1, r4, #12
 800d638:	300c      	adds	r0, #12
 800d63a:	3202      	adds	r2, #2
 800d63c:	0092      	lsls	r2, r2, #2
 800d63e:	f7ff f8ae 	bl	800c79e <memcpy>
 800d642:	4621      	mov	r1, r4
 800d644:	4644      	mov	r4, r8
 800d646:	4638      	mov	r0, r7
 800d648:	f7ff ffa2 	bl	800d590 <_Bfree>
 800d64c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d650:	3501      	adds	r5, #1
 800d652:	615e      	str	r6, [r3, #20]
 800d654:	6125      	str	r5, [r4, #16]
 800d656:	4620      	mov	r0, r4
 800d658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d65c:	080157a7 	.word	0x080157a7
 800d660:	080157b8 	.word	0x080157b8

0800d664 <__hi0bits>:
 800d664:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d668:	4603      	mov	r3, r0
 800d66a:	bf36      	itet	cc
 800d66c:	0403      	lslcc	r3, r0, #16
 800d66e:	2000      	movcs	r0, #0
 800d670:	2010      	movcc	r0, #16
 800d672:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d676:	bf3c      	itt	cc
 800d678:	021b      	lslcc	r3, r3, #8
 800d67a:	3008      	addcc	r0, #8
 800d67c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d680:	bf3c      	itt	cc
 800d682:	011b      	lslcc	r3, r3, #4
 800d684:	3004      	addcc	r0, #4
 800d686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d68a:	bf3c      	itt	cc
 800d68c:	009b      	lslcc	r3, r3, #2
 800d68e:	3002      	addcc	r0, #2
 800d690:	2b00      	cmp	r3, #0
 800d692:	db05      	blt.n	800d6a0 <__hi0bits+0x3c>
 800d694:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d698:	f100 0001 	add.w	r0, r0, #1
 800d69c:	bf08      	it	eq
 800d69e:	2020      	moveq	r0, #32
 800d6a0:	4770      	bx	lr

0800d6a2 <__lo0bits>:
 800d6a2:	6803      	ldr	r3, [r0, #0]
 800d6a4:	4602      	mov	r2, r0
 800d6a6:	f013 0007 	ands.w	r0, r3, #7
 800d6aa:	d00b      	beq.n	800d6c4 <__lo0bits+0x22>
 800d6ac:	07d9      	lsls	r1, r3, #31
 800d6ae:	d421      	bmi.n	800d6f4 <__lo0bits+0x52>
 800d6b0:	0798      	lsls	r0, r3, #30
 800d6b2:	bf47      	ittee	mi
 800d6b4:	085b      	lsrmi	r3, r3, #1
 800d6b6:	2001      	movmi	r0, #1
 800d6b8:	089b      	lsrpl	r3, r3, #2
 800d6ba:	2002      	movpl	r0, #2
 800d6bc:	bf4c      	ite	mi
 800d6be:	6013      	strmi	r3, [r2, #0]
 800d6c0:	6013      	strpl	r3, [r2, #0]
 800d6c2:	4770      	bx	lr
 800d6c4:	b299      	uxth	r1, r3
 800d6c6:	b909      	cbnz	r1, 800d6cc <__lo0bits+0x2a>
 800d6c8:	0c1b      	lsrs	r3, r3, #16
 800d6ca:	2010      	movs	r0, #16
 800d6cc:	b2d9      	uxtb	r1, r3
 800d6ce:	b909      	cbnz	r1, 800d6d4 <__lo0bits+0x32>
 800d6d0:	3008      	adds	r0, #8
 800d6d2:	0a1b      	lsrs	r3, r3, #8
 800d6d4:	0719      	lsls	r1, r3, #28
 800d6d6:	bf04      	itt	eq
 800d6d8:	091b      	lsreq	r3, r3, #4
 800d6da:	3004      	addeq	r0, #4
 800d6dc:	0799      	lsls	r1, r3, #30
 800d6de:	bf04      	itt	eq
 800d6e0:	089b      	lsreq	r3, r3, #2
 800d6e2:	3002      	addeq	r0, #2
 800d6e4:	07d9      	lsls	r1, r3, #31
 800d6e6:	d403      	bmi.n	800d6f0 <__lo0bits+0x4e>
 800d6e8:	085b      	lsrs	r3, r3, #1
 800d6ea:	f100 0001 	add.w	r0, r0, #1
 800d6ee:	d003      	beq.n	800d6f8 <__lo0bits+0x56>
 800d6f0:	6013      	str	r3, [r2, #0]
 800d6f2:	4770      	bx	lr
 800d6f4:	2000      	movs	r0, #0
 800d6f6:	4770      	bx	lr
 800d6f8:	2020      	movs	r0, #32
 800d6fa:	4770      	bx	lr

0800d6fc <__i2b>:
 800d6fc:	b510      	push	{r4, lr}
 800d6fe:	460c      	mov	r4, r1
 800d700:	2101      	movs	r1, #1
 800d702:	f7ff ff05 	bl	800d510 <_Balloc>
 800d706:	4602      	mov	r2, r0
 800d708:	b928      	cbnz	r0, 800d716 <__i2b+0x1a>
 800d70a:	4b05      	ldr	r3, [pc, #20]	@ (800d720 <__i2b+0x24>)
 800d70c:	f240 1145 	movw	r1, #325	@ 0x145
 800d710:	4804      	ldr	r0, [pc, #16]	@ (800d724 <__i2b+0x28>)
 800d712:	f000 fc9d 	bl	800e050 <__assert_func>
 800d716:	2301      	movs	r3, #1
 800d718:	6144      	str	r4, [r0, #20]
 800d71a:	6103      	str	r3, [r0, #16]
 800d71c:	bd10      	pop	{r4, pc}
 800d71e:	bf00      	nop
 800d720:	080157a7 	.word	0x080157a7
 800d724:	080157b8 	.word	0x080157b8

0800d728 <__multiply>:
 800d728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d72c:	4617      	mov	r7, r2
 800d72e:	690a      	ldr	r2, [r1, #16]
 800d730:	4689      	mov	r9, r1
 800d732:	b085      	sub	sp, #20
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	429a      	cmp	r2, r3
 800d738:	bfa2      	ittt	ge
 800d73a:	463b      	movge	r3, r7
 800d73c:	460f      	movge	r7, r1
 800d73e:	4699      	movge	r9, r3
 800d740:	693d      	ldr	r5, [r7, #16]
 800d742:	68bb      	ldr	r3, [r7, #8]
 800d744:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d748:	6879      	ldr	r1, [r7, #4]
 800d74a:	eb05 060a 	add.w	r6, r5, sl
 800d74e:	42b3      	cmp	r3, r6
 800d750:	bfb8      	it	lt
 800d752:	3101      	addlt	r1, #1
 800d754:	f7ff fedc 	bl	800d510 <_Balloc>
 800d758:	b930      	cbnz	r0, 800d768 <__multiply+0x40>
 800d75a:	4602      	mov	r2, r0
 800d75c:	4b42      	ldr	r3, [pc, #264]	@ (800d868 <__multiply+0x140>)
 800d75e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d762:	4842      	ldr	r0, [pc, #264]	@ (800d86c <__multiply+0x144>)
 800d764:	f000 fc74 	bl	800e050 <__assert_func>
 800d768:	f100 0414 	add.w	r4, r0, #20
 800d76c:	2200      	movs	r2, #0
 800d76e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d772:	4623      	mov	r3, r4
 800d774:	4573      	cmp	r3, lr
 800d776:	d320      	bcc.n	800d7ba <__multiply+0x92>
 800d778:	f107 0814 	add.w	r8, r7, #20
 800d77c:	f109 0114 	add.w	r1, r9, #20
 800d780:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d784:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d788:	9302      	str	r3, [sp, #8]
 800d78a:	1beb      	subs	r3, r5, r7
 800d78c:	3715      	adds	r7, #21
 800d78e:	3b15      	subs	r3, #21
 800d790:	f023 0303 	bic.w	r3, r3, #3
 800d794:	3304      	adds	r3, #4
 800d796:	42bd      	cmp	r5, r7
 800d798:	bf38      	it	cc
 800d79a:	2304      	movcc	r3, #4
 800d79c:	9301      	str	r3, [sp, #4]
 800d79e:	9b02      	ldr	r3, [sp, #8]
 800d7a0:	9103      	str	r1, [sp, #12]
 800d7a2:	428b      	cmp	r3, r1
 800d7a4:	d80c      	bhi.n	800d7c0 <__multiply+0x98>
 800d7a6:	2e00      	cmp	r6, #0
 800d7a8:	dd03      	ble.n	800d7b2 <__multiply+0x8a>
 800d7aa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d057      	beq.n	800d862 <__multiply+0x13a>
 800d7b2:	6106      	str	r6, [r0, #16]
 800d7b4:	b005      	add	sp, #20
 800d7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ba:	f843 2b04 	str.w	r2, [r3], #4
 800d7be:	e7d9      	b.n	800d774 <__multiply+0x4c>
 800d7c0:	f8b1 a000 	ldrh.w	sl, [r1]
 800d7c4:	f1ba 0f00 	cmp.w	sl, #0
 800d7c8:	d021      	beq.n	800d80e <__multiply+0xe6>
 800d7ca:	46c4      	mov	ip, r8
 800d7cc:	46a1      	mov	r9, r4
 800d7ce:	2700      	movs	r7, #0
 800d7d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d7d4:	f8d9 3000 	ldr.w	r3, [r9]
 800d7d8:	fa1f fb82 	uxth.w	fp, r2
 800d7dc:	4565      	cmp	r5, ip
 800d7de:	b29b      	uxth	r3, r3
 800d7e0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d7e4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d7e8:	443b      	add	r3, r7
 800d7ea:	f8d9 7000 	ldr.w	r7, [r9]
 800d7ee:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800d7f2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d7f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d804:	f849 3b04 	str.w	r3, [r9], #4
 800d808:	d8e2      	bhi.n	800d7d0 <__multiply+0xa8>
 800d80a:	9b01      	ldr	r3, [sp, #4]
 800d80c:	50e7      	str	r7, [r4, r3]
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	3104      	adds	r1, #4
 800d812:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d816:	f1b9 0f00 	cmp.w	r9, #0
 800d81a:	d020      	beq.n	800d85e <__multiply+0x136>
 800d81c:	6823      	ldr	r3, [r4, #0]
 800d81e:	4647      	mov	r7, r8
 800d820:	46a4      	mov	ip, r4
 800d822:	f04f 0a00 	mov.w	sl, #0
 800d826:	f8b7 b000 	ldrh.w	fp, [r7]
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d830:	fb09 220b 	mla	r2, r9, fp, r2
 800d834:	4452      	add	r2, sl
 800d836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d83a:	f84c 3b04 	str.w	r3, [ip], #4
 800d83e:	f857 3b04 	ldr.w	r3, [r7], #4
 800d842:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d846:	f8bc 3000 	ldrh.w	r3, [ip]
 800d84a:	42bd      	cmp	r5, r7
 800d84c:	fb09 330a 	mla	r3, r9, sl, r3
 800d850:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d854:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d858:	d8e5      	bhi.n	800d826 <__multiply+0xfe>
 800d85a:	9a01      	ldr	r2, [sp, #4]
 800d85c:	50a3      	str	r3, [r4, r2]
 800d85e:	3404      	adds	r4, #4
 800d860:	e79d      	b.n	800d79e <__multiply+0x76>
 800d862:	3e01      	subs	r6, #1
 800d864:	e79f      	b.n	800d7a6 <__multiply+0x7e>
 800d866:	bf00      	nop
 800d868:	080157a7 	.word	0x080157a7
 800d86c:	080157b8 	.word	0x080157b8

0800d870 <__pow5mult>:
 800d870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d874:	4615      	mov	r5, r2
 800d876:	f012 0203 	ands.w	r2, r2, #3
 800d87a:	4607      	mov	r7, r0
 800d87c:	460e      	mov	r6, r1
 800d87e:	d007      	beq.n	800d890 <__pow5mult+0x20>
 800d880:	3a01      	subs	r2, #1
 800d882:	4c25      	ldr	r4, [pc, #148]	@ (800d918 <__pow5mult+0xa8>)
 800d884:	2300      	movs	r3, #0
 800d886:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d88a:	f7ff fea3 	bl	800d5d4 <__multadd>
 800d88e:	4606      	mov	r6, r0
 800d890:	10ad      	asrs	r5, r5, #2
 800d892:	d03d      	beq.n	800d910 <__pow5mult+0xa0>
 800d894:	69fc      	ldr	r4, [r7, #28]
 800d896:	b97c      	cbnz	r4, 800d8b8 <__pow5mult+0x48>
 800d898:	2010      	movs	r0, #16
 800d89a:	f7fe f88d 	bl	800b9b8 <malloc>
 800d89e:	4602      	mov	r2, r0
 800d8a0:	61f8      	str	r0, [r7, #28]
 800d8a2:	b928      	cbnz	r0, 800d8b0 <__pow5mult+0x40>
 800d8a4:	4b1d      	ldr	r3, [pc, #116]	@ (800d91c <__pow5mult+0xac>)
 800d8a6:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d8aa:	481d      	ldr	r0, [pc, #116]	@ (800d920 <__pow5mult+0xb0>)
 800d8ac:	f000 fbd0 	bl	800e050 <__assert_func>
 800d8b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d8b4:	6004      	str	r4, [r0, #0]
 800d8b6:	60c4      	str	r4, [r0, #12]
 800d8b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d8bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d8c0:	b94c      	cbnz	r4, 800d8d6 <__pow5mult+0x66>
 800d8c2:	f240 2171 	movw	r1, #625	@ 0x271
 800d8c6:	4638      	mov	r0, r7
 800d8c8:	f7ff ff18 	bl	800d6fc <__i2b>
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	4604      	mov	r4, r0
 800d8d0:	f8c8 0008 	str.w	r0, [r8, #8]
 800d8d4:	6003      	str	r3, [r0, #0]
 800d8d6:	f04f 0900 	mov.w	r9, #0
 800d8da:	07eb      	lsls	r3, r5, #31
 800d8dc:	d50a      	bpl.n	800d8f4 <__pow5mult+0x84>
 800d8de:	4631      	mov	r1, r6
 800d8e0:	4622      	mov	r2, r4
 800d8e2:	4638      	mov	r0, r7
 800d8e4:	f7ff ff20 	bl	800d728 <__multiply>
 800d8e8:	4680      	mov	r8, r0
 800d8ea:	4631      	mov	r1, r6
 800d8ec:	4638      	mov	r0, r7
 800d8ee:	4646      	mov	r6, r8
 800d8f0:	f7ff fe4e 	bl	800d590 <_Bfree>
 800d8f4:	106d      	asrs	r5, r5, #1
 800d8f6:	d00b      	beq.n	800d910 <__pow5mult+0xa0>
 800d8f8:	6820      	ldr	r0, [r4, #0]
 800d8fa:	b938      	cbnz	r0, 800d90c <__pow5mult+0x9c>
 800d8fc:	4622      	mov	r2, r4
 800d8fe:	4621      	mov	r1, r4
 800d900:	4638      	mov	r0, r7
 800d902:	f7ff ff11 	bl	800d728 <__multiply>
 800d906:	6020      	str	r0, [r4, #0]
 800d908:	f8c0 9000 	str.w	r9, [r0]
 800d90c:	4604      	mov	r4, r0
 800d90e:	e7e4      	b.n	800d8da <__pow5mult+0x6a>
 800d910:	4630      	mov	r0, r6
 800d912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d916:	bf00      	nop
 800d918:	08015868 	.word	0x08015868
 800d91c:	08015738 	.word	0x08015738
 800d920:	080157b8 	.word	0x080157b8

0800d924 <__lshift>:
 800d924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d928:	460c      	mov	r4, r1
 800d92a:	4607      	mov	r7, r0
 800d92c:	4691      	mov	r9, r2
 800d92e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d932:	6923      	ldr	r3, [r4, #16]
 800d934:	6849      	ldr	r1, [r1, #4]
 800d936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d93a:	68a3      	ldr	r3, [r4, #8]
 800d93c:	f108 0601 	add.w	r6, r8, #1
 800d940:	42b3      	cmp	r3, r6
 800d942:	db0b      	blt.n	800d95c <__lshift+0x38>
 800d944:	4638      	mov	r0, r7
 800d946:	f7ff fde3 	bl	800d510 <_Balloc>
 800d94a:	4605      	mov	r5, r0
 800d94c:	b948      	cbnz	r0, 800d962 <__lshift+0x3e>
 800d94e:	4602      	mov	r2, r0
 800d950:	4b28      	ldr	r3, [pc, #160]	@ (800d9f4 <__lshift+0xd0>)
 800d952:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d956:	4828      	ldr	r0, [pc, #160]	@ (800d9f8 <__lshift+0xd4>)
 800d958:	f000 fb7a 	bl	800e050 <__assert_func>
 800d95c:	3101      	adds	r1, #1
 800d95e:	005b      	lsls	r3, r3, #1
 800d960:	e7ee      	b.n	800d940 <__lshift+0x1c>
 800d962:	2300      	movs	r3, #0
 800d964:	f100 0114 	add.w	r1, r0, #20
 800d968:	f100 0210 	add.w	r2, r0, #16
 800d96c:	4618      	mov	r0, r3
 800d96e:	4553      	cmp	r3, sl
 800d970:	db33      	blt.n	800d9da <__lshift+0xb6>
 800d972:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d976:	f104 0314 	add.w	r3, r4, #20
 800d97a:	6920      	ldr	r0, [r4, #16]
 800d97c:	f019 091f 	ands.w	r9, r9, #31
 800d980:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d984:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d988:	d02b      	beq.n	800d9e2 <__lshift+0xbe>
 800d98a:	f1c9 0e20 	rsb	lr, r9, #32
 800d98e:	468a      	mov	sl, r1
 800d990:	2200      	movs	r2, #0
 800d992:	6818      	ldr	r0, [r3, #0]
 800d994:	fa00 f009 	lsl.w	r0, r0, r9
 800d998:	4310      	orrs	r0, r2
 800d99a:	f84a 0b04 	str.w	r0, [sl], #4
 800d99e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9a2:	459c      	cmp	ip, r3
 800d9a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d9a8:	d8f3      	bhi.n	800d992 <__lshift+0x6e>
 800d9aa:	ebac 0304 	sub.w	r3, ip, r4
 800d9ae:	f104 0015 	add.w	r0, r4, #21
 800d9b2:	3b15      	subs	r3, #21
 800d9b4:	f023 0303 	bic.w	r3, r3, #3
 800d9b8:	3304      	adds	r3, #4
 800d9ba:	4560      	cmp	r0, ip
 800d9bc:	bf88      	it	hi
 800d9be:	2304      	movhi	r3, #4
 800d9c0:	50ca      	str	r2, [r1, r3]
 800d9c2:	b10a      	cbz	r2, 800d9c8 <__lshift+0xa4>
 800d9c4:	f108 0602 	add.w	r6, r8, #2
 800d9c8:	3e01      	subs	r6, #1
 800d9ca:	4638      	mov	r0, r7
 800d9cc:	4621      	mov	r1, r4
 800d9ce:	612e      	str	r6, [r5, #16]
 800d9d0:	f7ff fdde 	bl	800d590 <_Bfree>
 800d9d4:	4628      	mov	r0, r5
 800d9d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9da:	3301      	adds	r3, #1
 800d9dc:	f842 0f04 	str.w	r0, [r2, #4]!
 800d9e0:	e7c5      	b.n	800d96e <__lshift+0x4a>
 800d9e2:	3904      	subs	r1, #4
 800d9e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9e8:	459c      	cmp	ip, r3
 800d9ea:	f841 2f04 	str.w	r2, [r1, #4]!
 800d9ee:	d8f9      	bhi.n	800d9e4 <__lshift+0xc0>
 800d9f0:	e7ea      	b.n	800d9c8 <__lshift+0xa4>
 800d9f2:	bf00      	nop
 800d9f4:	080157a7 	.word	0x080157a7
 800d9f8:	080157b8 	.word	0x080157b8

0800d9fc <__mcmp>:
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	690a      	ldr	r2, [r1, #16]
 800da00:	6900      	ldr	r0, [r0, #16]
 800da02:	1a80      	subs	r0, r0, r2
 800da04:	b530      	push	{r4, r5, lr}
 800da06:	d10e      	bne.n	800da26 <__mcmp+0x2a>
 800da08:	3314      	adds	r3, #20
 800da0a:	3114      	adds	r1, #20
 800da0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800da10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800da14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800da18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800da1c:	4295      	cmp	r5, r2
 800da1e:	d003      	beq.n	800da28 <__mcmp+0x2c>
 800da20:	d205      	bcs.n	800da2e <__mcmp+0x32>
 800da22:	f04f 30ff 	mov.w	r0, #4294967295
 800da26:	bd30      	pop	{r4, r5, pc}
 800da28:	42a3      	cmp	r3, r4
 800da2a:	d3f3      	bcc.n	800da14 <__mcmp+0x18>
 800da2c:	e7fb      	b.n	800da26 <__mcmp+0x2a>
 800da2e:	2001      	movs	r0, #1
 800da30:	e7f9      	b.n	800da26 <__mcmp+0x2a>
	...

0800da34 <__mdiff>:
 800da34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da38:	4689      	mov	r9, r1
 800da3a:	4606      	mov	r6, r0
 800da3c:	4611      	mov	r1, r2
 800da3e:	4614      	mov	r4, r2
 800da40:	4648      	mov	r0, r9
 800da42:	f7ff ffdb 	bl	800d9fc <__mcmp>
 800da46:	1e05      	subs	r5, r0, #0
 800da48:	d112      	bne.n	800da70 <__mdiff+0x3c>
 800da4a:	4629      	mov	r1, r5
 800da4c:	4630      	mov	r0, r6
 800da4e:	f7ff fd5f 	bl	800d510 <_Balloc>
 800da52:	4602      	mov	r2, r0
 800da54:	b928      	cbnz	r0, 800da62 <__mdiff+0x2e>
 800da56:	4b41      	ldr	r3, [pc, #260]	@ (800db5c <__mdiff+0x128>)
 800da58:	f240 2137 	movw	r1, #567	@ 0x237
 800da5c:	4840      	ldr	r0, [pc, #256]	@ (800db60 <__mdiff+0x12c>)
 800da5e:	f000 faf7 	bl	800e050 <__assert_func>
 800da62:	2301      	movs	r3, #1
 800da64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800da68:	4610      	mov	r0, r2
 800da6a:	b003      	add	sp, #12
 800da6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da70:	bfbc      	itt	lt
 800da72:	464b      	movlt	r3, r9
 800da74:	46a1      	movlt	r9, r4
 800da76:	4630      	mov	r0, r6
 800da78:	bfb8      	it	lt
 800da7a:	2501      	movlt	r5, #1
 800da7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800da80:	bfb4      	ite	lt
 800da82:	461c      	movlt	r4, r3
 800da84:	2500      	movge	r5, #0
 800da86:	f7ff fd43 	bl	800d510 <_Balloc>
 800da8a:	4602      	mov	r2, r0
 800da8c:	b918      	cbnz	r0, 800da96 <__mdiff+0x62>
 800da8e:	4b33      	ldr	r3, [pc, #204]	@ (800db5c <__mdiff+0x128>)
 800da90:	f240 2145 	movw	r1, #581	@ 0x245
 800da94:	e7e2      	b.n	800da5c <__mdiff+0x28>
 800da96:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800da9a:	f104 0e14 	add.w	lr, r4, #20
 800da9e:	6926      	ldr	r6, [r4, #16]
 800daa0:	f100 0b14 	add.w	fp, r0, #20
 800daa4:	60c5      	str	r5, [r0, #12]
 800daa6:	f109 0514 	add.w	r5, r9, #20
 800daaa:	f109 0310 	add.w	r3, r9, #16
 800daae:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dab2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dab6:	46d9      	mov	r9, fp
 800dab8:	f04f 0c00 	mov.w	ip, #0
 800dabc:	9301      	str	r3, [sp, #4]
 800dabe:	9b01      	ldr	r3, [sp, #4]
 800dac0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dac4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dac8:	4576      	cmp	r6, lr
 800daca:	9301      	str	r3, [sp, #4]
 800dacc:	fa1f f38a 	uxth.w	r3, sl
 800dad0:	4619      	mov	r1, r3
 800dad2:	b283      	uxth	r3, r0
 800dad4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800dad8:	eba1 0303 	sub.w	r3, r1, r3
 800dadc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dae0:	4463      	add	r3, ip
 800dae2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dae6:	b29b      	uxth	r3, r3
 800dae8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800daec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800daf0:	f849 3b04 	str.w	r3, [r9], #4
 800daf4:	d8e3      	bhi.n	800dabe <__mdiff+0x8a>
 800daf6:	1b33      	subs	r3, r6, r4
 800daf8:	3415      	adds	r4, #21
 800dafa:	3b15      	subs	r3, #21
 800dafc:	f023 0303 	bic.w	r3, r3, #3
 800db00:	3304      	adds	r3, #4
 800db02:	42a6      	cmp	r6, r4
 800db04:	bf38      	it	cc
 800db06:	2304      	movcc	r3, #4
 800db08:	441d      	add	r5, r3
 800db0a:	445b      	add	r3, fp
 800db0c:	462c      	mov	r4, r5
 800db0e:	461e      	mov	r6, r3
 800db10:	4544      	cmp	r4, r8
 800db12:	d30e      	bcc.n	800db32 <__mdiff+0xfe>
 800db14:	f108 0103 	add.w	r1, r8, #3
 800db18:	1b49      	subs	r1, r1, r5
 800db1a:	3d03      	subs	r5, #3
 800db1c:	f021 0103 	bic.w	r1, r1, #3
 800db20:	45a8      	cmp	r8, r5
 800db22:	bf38      	it	cc
 800db24:	2100      	movcc	r1, #0
 800db26:	440b      	add	r3, r1
 800db28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db2c:	b199      	cbz	r1, 800db56 <__mdiff+0x122>
 800db2e:	6117      	str	r7, [r2, #16]
 800db30:	e79a      	b.n	800da68 <__mdiff+0x34>
 800db32:	f854 1b04 	ldr.w	r1, [r4], #4
 800db36:	46e6      	mov	lr, ip
 800db38:	fa1f fc81 	uxth.w	ip, r1
 800db3c:	0c08      	lsrs	r0, r1, #16
 800db3e:	4471      	add	r1, lr
 800db40:	44f4      	add	ip, lr
 800db42:	b289      	uxth	r1, r1
 800db44:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db50:	f846 1b04 	str.w	r1, [r6], #4
 800db54:	e7dc      	b.n	800db10 <__mdiff+0xdc>
 800db56:	3f01      	subs	r7, #1
 800db58:	e7e6      	b.n	800db28 <__mdiff+0xf4>
 800db5a:	bf00      	nop
 800db5c:	080157a7 	.word	0x080157a7
 800db60:	080157b8 	.word	0x080157b8

0800db64 <__d2b>:
 800db64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800db68:	460f      	mov	r7, r1
 800db6a:	2101      	movs	r1, #1
 800db6c:	4616      	mov	r6, r2
 800db6e:	ec59 8b10 	vmov	r8, r9, d0
 800db72:	f7ff fccd 	bl	800d510 <_Balloc>
 800db76:	4604      	mov	r4, r0
 800db78:	b930      	cbnz	r0, 800db88 <__d2b+0x24>
 800db7a:	4602      	mov	r2, r0
 800db7c:	4b23      	ldr	r3, [pc, #140]	@ (800dc0c <__d2b+0xa8>)
 800db7e:	f240 310f 	movw	r1, #783	@ 0x30f
 800db82:	4823      	ldr	r0, [pc, #140]	@ (800dc10 <__d2b+0xac>)
 800db84:	f000 fa64 	bl	800e050 <__assert_func>
 800db88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db90:	b10d      	cbz	r5, 800db96 <__d2b+0x32>
 800db92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db96:	9301      	str	r3, [sp, #4]
 800db98:	f1b8 0300 	subs.w	r3, r8, #0
 800db9c:	d023      	beq.n	800dbe6 <__d2b+0x82>
 800db9e:	4668      	mov	r0, sp
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	f7ff fd7e 	bl	800d6a2 <__lo0bits>
 800dba6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dbaa:	b1d0      	cbz	r0, 800dbe2 <__d2b+0x7e>
 800dbac:	f1c0 0320 	rsb	r3, r0, #32
 800dbb0:	fa02 f303 	lsl.w	r3, r2, r3
 800dbb4:	40c2      	lsrs	r2, r0
 800dbb6:	430b      	orrs	r3, r1
 800dbb8:	9201      	str	r2, [sp, #4]
 800dbba:	6163      	str	r3, [r4, #20]
 800dbbc:	9b01      	ldr	r3, [sp, #4]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	61a3      	str	r3, [r4, #24]
 800dbc2:	bf0c      	ite	eq
 800dbc4:	2201      	moveq	r2, #1
 800dbc6:	2202      	movne	r2, #2
 800dbc8:	6122      	str	r2, [r4, #16]
 800dbca:	b1a5      	cbz	r5, 800dbf6 <__d2b+0x92>
 800dbcc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dbd0:	4405      	add	r5, r0
 800dbd2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dbd6:	603d      	str	r5, [r7, #0]
 800dbd8:	6030      	str	r0, [r6, #0]
 800dbda:	4620      	mov	r0, r4
 800dbdc:	b003      	add	sp, #12
 800dbde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dbe2:	6161      	str	r1, [r4, #20]
 800dbe4:	e7ea      	b.n	800dbbc <__d2b+0x58>
 800dbe6:	a801      	add	r0, sp, #4
 800dbe8:	f7ff fd5b 	bl	800d6a2 <__lo0bits>
 800dbec:	9b01      	ldr	r3, [sp, #4]
 800dbee:	3020      	adds	r0, #32
 800dbf0:	2201      	movs	r2, #1
 800dbf2:	6163      	str	r3, [r4, #20]
 800dbf4:	e7e8      	b.n	800dbc8 <__d2b+0x64>
 800dbf6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dbfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dbfe:	6038      	str	r0, [r7, #0]
 800dc00:	6918      	ldr	r0, [r3, #16]
 800dc02:	f7ff fd2f 	bl	800d664 <__hi0bits>
 800dc06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc0a:	e7e5      	b.n	800dbd8 <__d2b+0x74>
 800dc0c:	080157a7 	.word	0x080157a7
 800dc10:	080157b8 	.word	0x080157b8

0800dc14 <__ssputs_r>:
 800dc14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc18:	461f      	mov	r7, r3
 800dc1a:	688e      	ldr	r6, [r1, #8]
 800dc1c:	4682      	mov	sl, r0
 800dc1e:	460c      	mov	r4, r1
 800dc20:	42be      	cmp	r6, r7
 800dc22:	4690      	mov	r8, r2
 800dc24:	680b      	ldr	r3, [r1, #0]
 800dc26:	d82d      	bhi.n	800dc84 <__ssputs_r+0x70>
 800dc28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dc30:	d026      	beq.n	800dc80 <__ssputs_r+0x6c>
 800dc32:	6965      	ldr	r5, [r4, #20]
 800dc34:	6909      	ldr	r1, [r1, #16]
 800dc36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc3a:	eba3 0901 	sub.w	r9, r3, r1
 800dc3e:	1c7b      	adds	r3, r7, #1
 800dc40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc44:	444b      	add	r3, r9
 800dc46:	106d      	asrs	r5, r5, #1
 800dc48:	429d      	cmp	r5, r3
 800dc4a:	bf38      	it	cc
 800dc4c:	461d      	movcc	r5, r3
 800dc4e:	0553      	lsls	r3, r2, #21
 800dc50:	d527      	bpl.n	800dca2 <__ssputs_r+0x8e>
 800dc52:	4629      	mov	r1, r5
 800dc54:	f7fd feda 	bl	800ba0c <_malloc_r>
 800dc58:	4606      	mov	r6, r0
 800dc5a:	b360      	cbz	r0, 800dcb6 <__ssputs_r+0xa2>
 800dc5c:	464a      	mov	r2, r9
 800dc5e:	6921      	ldr	r1, [r4, #16]
 800dc60:	f7fe fd9d 	bl	800c79e <memcpy>
 800dc64:	89a3      	ldrh	r3, [r4, #12]
 800dc66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dc6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc6e:	81a3      	strh	r3, [r4, #12]
 800dc70:	6126      	str	r6, [r4, #16]
 800dc72:	444e      	add	r6, r9
 800dc74:	6165      	str	r5, [r4, #20]
 800dc76:	eba5 0509 	sub.w	r5, r5, r9
 800dc7a:	6026      	str	r6, [r4, #0]
 800dc7c:	463e      	mov	r6, r7
 800dc7e:	60a5      	str	r5, [r4, #8]
 800dc80:	42be      	cmp	r6, r7
 800dc82:	d900      	bls.n	800dc86 <__ssputs_r+0x72>
 800dc84:	463e      	mov	r6, r7
 800dc86:	4632      	mov	r2, r6
 800dc88:	4641      	mov	r1, r8
 800dc8a:	6820      	ldr	r0, [r4, #0]
 800dc8c:	f000 f9c6 	bl	800e01c <memmove>
 800dc90:	68a3      	ldr	r3, [r4, #8]
 800dc92:	2000      	movs	r0, #0
 800dc94:	1b9b      	subs	r3, r3, r6
 800dc96:	60a3      	str	r3, [r4, #8]
 800dc98:	6823      	ldr	r3, [r4, #0]
 800dc9a:	4433      	add	r3, r6
 800dc9c:	6023      	str	r3, [r4, #0]
 800dc9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dca2:	462a      	mov	r2, r5
 800dca4:	f000 fa18 	bl	800e0d8 <_realloc_r>
 800dca8:	4606      	mov	r6, r0
 800dcaa:	2800      	cmp	r0, #0
 800dcac:	d1e0      	bne.n	800dc70 <__ssputs_r+0x5c>
 800dcae:	6921      	ldr	r1, [r4, #16]
 800dcb0:	4650      	mov	r0, sl
 800dcb2:	f7ff fbe3 	bl	800d47c <_free_r>
 800dcb6:	230c      	movs	r3, #12
 800dcb8:	f04f 30ff 	mov.w	r0, #4294967295
 800dcbc:	f8ca 3000 	str.w	r3, [sl]
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	e7e9      	b.n	800dc9e <__ssputs_r+0x8a>
	...

0800dccc <_svfiprintf_r>:
 800dccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd0:	4698      	mov	r8, r3
 800dcd2:	898b      	ldrh	r3, [r1, #12]
 800dcd4:	b09d      	sub	sp, #116	@ 0x74
 800dcd6:	4607      	mov	r7, r0
 800dcd8:	061b      	lsls	r3, r3, #24
 800dcda:	460d      	mov	r5, r1
 800dcdc:	4614      	mov	r4, r2
 800dcde:	d510      	bpl.n	800dd02 <_svfiprintf_r+0x36>
 800dce0:	690b      	ldr	r3, [r1, #16]
 800dce2:	b973      	cbnz	r3, 800dd02 <_svfiprintf_r+0x36>
 800dce4:	2140      	movs	r1, #64	@ 0x40
 800dce6:	f7fd fe91 	bl	800ba0c <_malloc_r>
 800dcea:	6028      	str	r0, [r5, #0]
 800dcec:	6128      	str	r0, [r5, #16]
 800dcee:	b930      	cbnz	r0, 800dcfe <_svfiprintf_r+0x32>
 800dcf0:	230c      	movs	r3, #12
 800dcf2:	603b      	str	r3, [r7, #0]
 800dcf4:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf8:	b01d      	add	sp, #116	@ 0x74
 800dcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfe:	2340      	movs	r3, #64	@ 0x40
 800dd00:	616b      	str	r3, [r5, #20]
 800dd02:	2300      	movs	r3, #0
 800dd04:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd08:	f04f 0901 	mov.w	r9, #1
 800dd0c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800deb0 <_svfiprintf_r+0x1e4>
 800dd10:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd12:	2320      	movs	r3, #32
 800dd14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd18:	2330      	movs	r3, #48	@ 0x30
 800dd1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd1e:	4623      	mov	r3, r4
 800dd20:	469a      	mov	sl, r3
 800dd22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd26:	b10a      	cbz	r2, 800dd2c <_svfiprintf_r+0x60>
 800dd28:	2a25      	cmp	r2, #37	@ 0x25
 800dd2a:	d1f9      	bne.n	800dd20 <_svfiprintf_r+0x54>
 800dd2c:	ebba 0b04 	subs.w	fp, sl, r4
 800dd30:	d00b      	beq.n	800dd4a <_svfiprintf_r+0x7e>
 800dd32:	465b      	mov	r3, fp
 800dd34:	4622      	mov	r2, r4
 800dd36:	4629      	mov	r1, r5
 800dd38:	4638      	mov	r0, r7
 800dd3a:	f7ff ff6b 	bl	800dc14 <__ssputs_r>
 800dd3e:	3001      	adds	r0, #1
 800dd40:	f000 80a7 	beq.w	800de92 <_svfiprintf_r+0x1c6>
 800dd44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd46:	445a      	add	r2, fp
 800dd48:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	f000 809f 	beq.w	800de92 <_svfiprintf_r+0x1c6>
 800dd54:	2300      	movs	r3, #0
 800dd56:	f04f 32ff 	mov.w	r2, #4294967295
 800dd5a:	f10a 0a01 	add.w	sl, sl, #1
 800dd5e:	9304      	str	r3, [sp, #16]
 800dd60:	9307      	str	r3, [sp, #28]
 800dd62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dd66:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd6c:	4654      	mov	r4, sl
 800dd6e:	2205      	movs	r2, #5
 800dd70:	484f      	ldr	r0, [pc, #316]	@ (800deb0 <_svfiprintf_r+0x1e4>)
 800dd72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd76:	f7fe fd04 	bl	800c782 <memchr>
 800dd7a:	9a04      	ldr	r2, [sp, #16]
 800dd7c:	b9d8      	cbnz	r0, 800ddb6 <_svfiprintf_r+0xea>
 800dd7e:	06d0      	lsls	r0, r2, #27
 800dd80:	bf44      	itt	mi
 800dd82:	2320      	movmi	r3, #32
 800dd84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd88:	0711      	lsls	r1, r2, #28
 800dd8a:	bf44      	itt	mi
 800dd8c:	232b      	movmi	r3, #43	@ 0x2b
 800dd8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd92:	f89a 3000 	ldrb.w	r3, [sl]
 800dd96:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd98:	d015      	beq.n	800ddc6 <_svfiprintf_r+0xfa>
 800dd9a:	9a07      	ldr	r2, [sp, #28]
 800dd9c:	4654      	mov	r4, sl
 800dd9e:	2000      	movs	r0, #0
 800dda0:	f04f 0c0a 	mov.w	ip, #10
 800dda4:	4621      	mov	r1, r4
 800dda6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddaa:	3b30      	subs	r3, #48	@ 0x30
 800ddac:	2b09      	cmp	r3, #9
 800ddae:	d94b      	bls.n	800de48 <_svfiprintf_r+0x17c>
 800ddb0:	b1b0      	cbz	r0, 800dde0 <_svfiprintf_r+0x114>
 800ddb2:	9207      	str	r2, [sp, #28]
 800ddb4:	e014      	b.n	800dde0 <_svfiprintf_r+0x114>
 800ddb6:	eba0 0308 	sub.w	r3, r0, r8
 800ddba:	46a2      	mov	sl, r4
 800ddbc:	fa09 f303 	lsl.w	r3, r9, r3
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	9304      	str	r3, [sp, #16]
 800ddc4:	e7d2      	b.n	800dd6c <_svfiprintf_r+0xa0>
 800ddc6:	9b03      	ldr	r3, [sp, #12]
 800ddc8:	1d19      	adds	r1, r3, #4
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	9103      	str	r1, [sp, #12]
 800ddd0:	bfbb      	ittet	lt
 800ddd2:	425b      	neglt	r3, r3
 800ddd4:	f042 0202 	orrlt.w	r2, r2, #2
 800ddd8:	9307      	strge	r3, [sp, #28]
 800ddda:	9307      	strlt	r3, [sp, #28]
 800dddc:	bfb8      	it	lt
 800ddde:	9204      	strlt	r2, [sp, #16]
 800dde0:	7823      	ldrb	r3, [r4, #0]
 800dde2:	2b2e      	cmp	r3, #46	@ 0x2e
 800dde4:	d10a      	bne.n	800ddfc <_svfiprintf_r+0x130>
 800dde6:	7863      	ldrb	r3, [r4, #1]
 800dde8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ddea:	d132      	bne.n	800de52 <_svfiprintf_r+0x186>
 800ddec:	9b03      	ldr	r3, [sp, #12]
 800ddee:	3402      	adds	r4, #2
 800ddf0:	1d1a      	adds	r2, r3, #4
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ddf8:	9203      	str	r2, [sp, #12]
 800ddfa:	9305      	str	r3, [sp, #20]
 800ddfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dec0 <_svfiprintf_r+0x1f4>
 800de00:	2203      	movs	r2, #3
 800de02:	7821      	ldrb	r1, [r4, #0]
 800de04:	4650      	mov	r0, sl
 800de06:	f7fe fcbc 	bl	800c782 <memchr>
 800de0a:	b138      	cbz	r0, 800de1c <_svfiprintf_r+0x150>
 800de0c:	eba0 000a 	sub.w	r0, r0, sl
 800de10:	2240      	movs	r2, #64	@ 0x40
 800de12:	9b04      	ldr	r3, [sp, #16]
 800de14:	3401      	adds	r4, #1
 800de16:	4082      	lsls	r2, r0
 800de18:	4313      	orrs	r3, r2
 800de1a:	9304      	str	r3, [sp, #16]
 800de1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de20:	2206      	movs	r2, #6
 800de22:	4824      	ldr	r0, [pc, #144]	@ (800deb4 <_svfiprintf_r+0x1e8>)
 800de24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800de28:	f7fe fcab 	bl	800c782 <memchr>
 800de2c:	2800      	cmp	r0, #0
 800de2e:	d036      	beq.n	800de9e <_svfiprintf_r+0x1d2>
 800de30:	4b21      	ldr	r3, [pc, #132]	@ (800deb8 <_svfiprintf_r+0x1ec>)
 800de32:	bb1b      	cbnz	r3, 800de7c <_svfiprintf_r+0x1b0>
 800de34:	9b03      	ldr	r3, [sp, #12]
 800de36:	3307      	adds	r3, #7
 800de38:	f023 0307 	bic.w	r3, r3, #7
 800de3c:	3308      	adds	r3, #8
 800de3e:	9303      	str	r3, [sp, #12]
 800de40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de42:	4433      	add	r3, r6
 800de44:	9309      	str	r3, [sp, #36]	@ 0x24
 800de46:	e76a      	b.n	800dd1e <_svfiprintf_r+0x52>
 800de48:	fb0c 3202 	mla	r2, ip, r2, r3
 800de4c:	460c      	mov	r4, r1
 800de4e:	2001      	movs	r0, #1
 800de50:	e7a8      	b.n	800dda4 <_svfiprintf_r+0xd8>
 800de52:	2300      	movs	r3, #0
 800de54:	3401      	adds	r4, #1
 800de56:	f04f 0c0a 	mov.w	ip, #10
 800de5a:	4619      	mov	r1, r3
 800de5c:	9305      	str	r3, [sp, #20]
 800de5e:	4620      	mov	r0, r4
 800de60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de64:	3a30      	subs	r2, #48	@ 0x30
 800de66:	2a09      	cmp	r2, #9
 800de68:	d903      	bls.n	800de72 <_svfiprintf_r+0x1a6>
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d0c6      	beq.n	800ddfc <_svfiprintf_r+0x130>
 800de6e:	9105      	str	r1, [sp, #20]
 800de70:	e7c4      	b.n	800ddfc <_svfiprintf_r+0x130>
 800de72:	fb0c 2101 	mla	r1, ip, r1, r2
 800de76:	4604      	mov	r4, r0
 800de78:	2301      	movs	r3, #1
 800de7a:	e7f0      	b.n	800de5e <_svfiprintf_r+0x192>
 800de7c:	ab03      	add	r3, sp, #12
 800de7e:	462a      	mov	r2, r5
 800de80:	a904      	add	r1, sp, #16
 800de82:	4638      	mov	r0, r7
 800de84:	9300      	str	r3, [sp, #0]
 800de86:	4b0d      	ldr	r3, [pc, #52]	@ (800debc <_svfiprintf_r+0x1f0>)
 800de88:	f7fd feea 	bl	800bc60 <_printf_float>
 800de8c:	1c42      	adds	r2, r0, #1
 800de8e:	4606      	mov	r6, r0
 800de90:	d1d6      	bne.n	800de40 <_svfiprintf_r+0x174>
 800de92:	89ab      	ldrh	r3, [r5, #12]
 800de94:	065b      	lsls	r3, r3, #25
 800de96:	f53f af2d 	bmi.w	800dcf4 <_svfiprintf_r+0x28>
 800de9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de9c:	e72c      	b.n	800dcf8 <_svfiprintf_r+0x2c>
 800de9e:	ab03      	add	r3, sp, #12
 800dea0:	462a      	mov	r2, r5
 800dea2:	a904      	add	r1, sp, #16
 800dea4:	4638      	mov	r0, r7
 800dea6:	9300      	str	r3, [sp, #0]
 800dea8:	4b04      	ldr	r3, [pc, #16]	@ (800debc <_svfiprintf_r+0x1f0>)
 800deaa:	f7fe f975 	bl	800c198 <_printf_i>
 800deae:	e7ed      	b.n	800de8c <_svfiprintf_r+0x1c0>
 800deb0:	08015811 	.word	0x08015811
 800deb4:	0801581b 	.word	0x0801581b
 800deb8:	0800bc61 	.word	0x0800bc61
 800debc:	0800dc15 	.word	0x0800dc15
 800dec0:	08015817 	.word	0x08015817

0800dec4 <__sflush_r>:
 800dec4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800decc:	0716      	lsls	r6, r2, #28
 800dece:	4605      	mov	r5, r0
 800ded0:	460c      	mov	r4, r1
 800ded2:	d454      	bmi.n	800df7e <__sflush_r+0xba>
 800ded4:	684b      	ldr	r3, [r1, #4]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	dc02      	bgt.n	800dee0 <__sflush_r+0x1c>
 800deda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dedc:	2b00      	cmp	r3, #0
 800dede:	dd48      	ble.n	800df72 <__sflush_r+0xae>
 800dee0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dee2:	2e00      	cmp	r6, #0
 800dee4:	d045      	beq.n	800df72 <__sflush_r+0xae>
 800dee6:	2300      	movs	r3, #0
 800dee8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800deec:	682f      	ldr	r7, [r5, #0]
 800deee:	6a21      	ldr	r1, [r4, #32]
 800def0:	602b      	str	r3, [r5, #0]
 800def2:	d030      	beq.n	800df56 <__sflush_r+0x92>
 800def4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800def6:	89a3      	ldrh	r3, [r4, #12]
 800def8:	0759      	lsls	r1, r3, #29
 800defa:	d505      	bpl.n	800df08 <__sflush_r+0x44>
 800defc:	6863      	ldr	r3, [r4, #4]
 800defe:	1ad2      	subs	r2, r2, r3
 800df00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800df02:	b10b      	cbz	r3, 800df08 <__sflush_r+0x44>
 800df04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800df06:	1ad2      	subs	r2, r2, r3
 800df08:	2300      	movs	r3, #0
 800df0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800df0c:	6a21      	ldr	r1, [r4, #32]
 800df0e:	4628      	mov	r0, r5
 800df10:	47b0      	blx	r6
 800df12:	1c43      	adds	r3, r0, #1
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	d106      	bne.n	800df26 <__sflush_r+0x62>
 800df18:	6829      	ldr	r1, [r5, #0]
 800df1a:	291d      	cmp	r1, #29
 800df1c:	d82b      	bhi.n	800df76 <__sflush_r+0xb2>
 800df1e:	4a2a      	ldr	r2, [pc, #168]	@ (800dfc8 <__sflush_r+0x104>)
 800df20:	40ca      	lsrs	r2, r1
 800df22:	07d6      	lsls	r6, r2, #31
 800df24:	d527      	bpl.n	800df76 <__sflush_r+0xb2>
 800df26:	2200      	movs	r2, #0
 800df28:	04d9      	lsls	r1, r3, #19
 800df2a:	6062      	str	r2, [r4, #4]
 800df2c:	6922      	ldr	r2, [r4, #16]
 800df2e:	6022      	str	r2, [r4, #0]
 800df30:	d504      	bpl.n	800df3c <__sflush_r+0x78>
 800df32:	1c42      	adds	r2, r0, #1
 800df34:	d101      	bne.n	800df3a <__sflush_r+0x76>
 800df36:	682b      	ldr	r3, [r5, #0]
 800df38:	b903      	cbnz	r3, 800df3c <__sflush_r+0x78>
 800df3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800df3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df3e:	602f      	str	r7, [r5, #0]
 800df40:	b1b9      	cbz	r1, 800df72 <__sflush_r+0xae>
 800df42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df46:	4299      	cmp	r1, r3
 800df48:	d002      	beq.n	800df50 <__sflush_r+0x8c>
 800df4a:	4628      	mov	r0, r5
 800df4c:	f7ff fa96 	bl	800d47c <_free_r>
 800df50:	2300      	movs	r3, #0
 800df52:	6363      	str	r3, [r4, #52]	@ 0x34
 800df54:	e00d      	b.n	800df72 <__sflush_r+0xae>
 800df56:	2301      	movs	r3, #1
 800df58:	4628      	mov	r0, r5
 800df5a:	47b0      	blx	r6
 800df5c:	4602      	mov	r2, r0
 800df5e:	1c50      	adds	r0, r2, #1
 800df60:	d1c9      	bne.n	800def6 <__sflush_r+0x32>
 800df62:	682b      	ldr	r3, [r5, #0]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d0c6      	beq.n	800def6 <__sflush_r+0x32>
 800df68:	2b1d      	cmp	r3, #29
 800df6a:	d001      	beq.n	800df70 <__sflush_r+0xac>
 800df6c:	2b16      	cmp	r3, #22
 800df6e:	d11d      	bne.n	800dfac <__sflush_r+0xe8>
 800df70:	602f      	str	r7, [r5, #0]
 800df72:	2000      	movs	r0, #0
 800df74:	e021      	b.n	800dfba <__sflush_r+0xf6>
 800df76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df7a:	b21b      	sxth	r3, r3
 800df7c:	e01a      	b.n	800dfb4 <__sflush_r+0xf0>
 800df7e:	690f      	ldr	r7, [r1, #16]
 800df80:	2f00      	cmp	r7, #0
 800df82:	d0f6      	beq.n	800df72 <__sflush_r+0xae>
 800df84:	0793      	lsls	r3, r2, #30
 800df86:	680e      	ldr	r6, [r1, #0]
 800df88:	600f      	str	r7, [r1, #0]
 800df8a:	bf0c      	ite	eq
 800df8c:	694b      	ldreq	r3, [r1, #20]
 800df8e:	2300      	movne	r3, #0
 800df90:	eba6 0807 	sub.w	r8, r6, r7
 800df94:	608b      	str	r3, [r1, #8]
 800df96:	f1b8 0f00 	cmp.w	r8, #0
 800df9a:	ddea      	ble.n	800df72 <__sflush_r+0xae>
 800df9c:	4643      	mov	r3, r8
 800df9e:	463a      	mov	r2, r7
 800dfa0:	6a21      	ldr	r1, [r4, #32]
 800dfa2:	4628      	mov	r0, r5
 800dfa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dfa6:	47b0      	blx	r6
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	dc08      	bgt.n	800dfbe <__sflush_r+0xfa>
 800dfac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb8:	81a3      	strh	r3, [r4, #12]
 800dfba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfbe:	4407      	add	r7, r0
 800dfc0:	eba8 0800 	sub.w	r8, r8, r0
 800dfc4:	e7e7      	b.n	800df96 <__sflush_r+0xd2>
 800dfc6:	bf00      	nop
 800dfc8:	20400001 	.word	0x20400001

0800dfcc <_fflush_r>:
 800dfcc:	b538      	push	{r3, r4, r5, lr}
 800dfce:	690b      	ldr	r3, [r1, #16]
 800dfd0:	4605      	mov	r5, r0
 800dfd2:	460c      	mov	r4, r1
 800dfd4:	b913      	cbnz	r3, 800dfdc <_fflush_r+0x10>
 800dfd6:	2500      	movs	r5, #0
 800dfd8:	4628      	mov	r0, r5
 800dfda:	bd38      	pop	{r3, r4, r5, pc}
 800dfdc:	b118      	cbz	r0, 800dfe6 <_fflush_r+0x1a>
 800dfde:	6a03      	ldr	r3, [r0, #32]
 800dfe0:	b90b      	cbnz	r3, 800dfe6 <_fflush_r+0x1a>
 800dfe2:	f7fe fa83 	bl	800c4ec <__sinit>
 800dfe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d0f3      	beq.n	800dfd6 <_fflush_r+0xa>
 800dfee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dff0:	07d0      	lsls	r0, r2, #31
 800dff2:	d404      	bmi.n	800dffe <_fflush_r+0x32>
 800dff4:	0599      	lsls	r1, r3, #22
 800dff6:	d402      	bmi.n	800dffe <_fflush_r+0x32>
 800dff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dffa:	f7fe fbc0 	bl	800c77e <__retarget_lock_acquire_recursive>
 800dffe:	4628      	mov	r0, r5
 800e000:	4621      	mov	r1, r4
 800e002:	f7ff ff5f 	bl	800dec4 <__sflush_r>
 800e006:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e008:	4605      	mov	r5, r0
 800e00a:	07da      	lsls	r2, r3, #31
 800e00c:	d4e4      	bmi.n	800dfd8 <_fflush_r+0xc>
 800e00e:	89a3      	ldrh	r3, [r4, #12]
 800e010:	059b      	lsls	r3, r3, #22
 800e012:	d4e1      	bmi.n	800dfd8 <_fflush_r+0xc>
 800e014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e016:	f7fe fbb3 	bl	800c780 <__retarget_lock_release_recursive>
 800e01a:	e7dd      	b.n	800dfd8 <_fflush_r+0xc>

0800e01c <memmove>:
 800e01c:	4288      	cmp	r0, r1
 800e01e:	b510      	push	{r4, lr}
 800e020:	eb01 0402 	add.w	r4, r1, r2
 800e024:	d902      	bls.n	800e02c <memmove+0x10>
 800e026:	4284      	cmp	r4, r0
 800e028:	4623      	mov	r3, r4
 800e02a:	d807      	bhi.n	800e03c <memmove+0x20>
 800e02c:	1e43      	subs	r3, r0, #1
 800e02e:	42a1      	cmp	r1, r4
 800e030:	d008      	beq.n	800e044 <memmove+0x28>
 800e032:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e03a:	e7f8      	b.n	800e02e <memmove+0x12>
 800e03c:	4402      	add	r2, r0
 800e03e:	4601      	mov	r1, r0
 800e040:	428a      	cmp	r2, r1
 800e042:	d100      	bne.n	800e046 <memmove+0x2a>
 800e044:	bd10      	pop	{r4, pc}
 800e046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e04a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e04e:	e7f7      	b.n	800e040 <memmove+0x24>

0800e050 <__assert_func>:
 800e050:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e052:	4614      	mov	r4, r2
 800e054:	461a      	mov	r2, r3
 800e056:	4b09      	ldr	r3, [pc, #36]	@ (800e07c <__assert_func+0x2c>)
 800e058:	4605      	mov	r5, r0
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	68d8      	ldr	r0, [r3, #12]
 800e05e:	b14c      	cbz	r4, 800e074 <__assert_func+0x24>
 800e060:	4b07      	ldr	r3, [pc, #28]	@ (800e080 <__assert_func+0x30>)
 800e062:	9100      	str	r1, [sp, #0]
 800e064:	4907      	ldr	r1, [pc, #28]	@ (800e084 <__assert_func+0x34>)
 800e066:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e06a:	462b      	mov	r3, r5
 800e06c:	f000 f870 	bl	800e150 <fiprintf>
 800e070:	f000 f880 	bl	800e174 <abort>
 800e074:	4b04      	ldr	r3, [pc, #16]	@ (800e088 <__assert_func+0x38>)
 800e076:	461c      	mov	r4, r3
 800e078:	e7f3      	b.n	800e062 <__assert_func+0x12>
 800e07a:	bf00      	nop
 800e07c:	200000ac 	.word	0x200000ac
 800e080:	0801582c 	.word	0x0801582c
 800e084:	08015839 	.word	0x08015839
 800e088:	08015867 	.word	0x08015867

0800e08c <_calloc_r>:
 800e08c:	b570      	push	{r4, r5, r6, lr}
 800e08e:	fba1 5402 	umull	r5, r4, r1, r2
 800e092:	b934      	cbnz	r4, 800e0a2 <_calloc_r+0x16>
 800e094:	4629      	mov	r1, r5
 800e096:	f7fd fcb9 	bl	800ba0c <_malloc_r>
 800e09a:	4606      	mov	r6, r0
 800e09c:	b928      	cbnz	r0, 800e0aa <_calloc_r+0x1e>
 800e09e:	4630      	mov	r0, r6
 800e0a0:	bd70      	pop	{r4, r5, r6, pc}
 800e0a2:	220c      	movs	r2, #12
 800e0a4:	2600      	movs	r6, #0
 800e0a6:	6002      	str	r2, [r0, #0]
 800e0a8:	e7f9      	b.n	800e09e <_calloc_r+0x12>
 800e0aa:	462a      	mov	r2, r5
 800e0ac:	4621      	mov	r1, r4
 800e0ae:	f7fe fad9 	bl	800c664 <memset>
 800e0b2:	e7f4      	b.n	800e09e <_calloc_r+0x12>

0800e0b4 <__ascii_mbtowc>:
 800e0b4:	b082      	sub	sp, #8
 800e0b6:	b901      	cbnz	r1, 800e0ba <__ascii_mbtowc+0x6>
 800e0b8:	a901      	add	r1, sp, #4
 800e0ba:	b142      	cbz	r2, 800e0ce <__ascii_mbtowc+0x1a>
 800e0bc:	b14b      	cbz	r3, 800e0d2 <__ascii_mbtowc+0x1e>
 800e0be:	7813      	ldrb	r3, [r2, #0]
 800e0c0:	600b      	str	r3, [r1, #0]
 800e0c2:	7812      	ldrb	r2, [r2, #0]
 800e0c4:	1e10      	subs	r0, r2, #0
 800e0c6:	bf18      	it	ne
 800e0c8:	2001      	movne	r0, #1
 800e0ca:	b002      	add	sp, #8
 800e0cc:	4770      	bx	lr
 800e0ce:	4610      	mov	r0, r2
 800e0d0:	e7fb      	b.n	800e0ca <__ascii_mbtowc+0x16>
 800e0d2:	f06f 0001 	mvn.w	r0, #1
 800e0d6:	e7f8      	b.n	800e0ca <__ascii_mbtowc+0x16>

0800e0d8 <_realloc_r>:
 800e0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0dc:	4607      	mov	r7, r0
 800e0de:	4614      	mov	r4, r2
 800e0e0:	460d      	mov	r5, r1
 800e0e2:	b921      	cbnz	r1, 800e0ee <_realloc_r+0x16>
 800e0e4:	4611      	mov	r1, r2
 800e0e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ea:	f7fd bc8f 	b.w	800ba0c <_malloc_r>
 800e0ee:	b92a      	cbnz	r2, 800e0fc <_realloc_r+0x24>
 800e0f0:	4625      	mov	r5, r4
 800e0f2:	f7ff f9c3 	bl	800d47c <_free_r>
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0fc:	f000 f841 	bl	800e182 <_malloc_usable_size_r>
 800e100:	4284      	cmp	r4, r0
 800e102:	4606      	mov	r6, r0
 800e104:	d802      	bhi.n	800e10c <_realloc_r+0x34>
 800e106:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e10a:	d8f4      	bhi.n	800e0f6 <_realloc_r+0x1e>
 800e10c:	4621      	mov	r1, r4
 800e10e:	4638      	mov	r0, r7
 800e110:	f7fd fc7c 	bl	800ba0c <_malloc_r>
 800e114:	4680      	mov	r8, r0
 800e116:	b908      	cbnz	r0, 800e11c <_realloc_r+0x44>
 800e118:	4645      	mov	r5, r8
 800e11a:	e7ec      	b.n	800e0f6 <_realloc_r+0x1e>
 800e11c:	42b4      	cmp	r4, r6
 800e11e:	4622      	mov	r2, r4
 800e120:	4629      	mov	r1, r5
 800e122:	bf28      	it	cs
 800e124:	4632      	movcs	r2, r6
 800e126:	f7fe fb3a 	bl	800c79e <memcpy>
 800e12a:	4629      	mov	r1, r5
 800e12c:	4638      	mov	r0, r7
 800e12e:	f7ff f9a5 	bl	800d47c <_free_r>
 800e132:	e7f1      	b.n	800e118 <_realloc_r+0x40>

0800e134 <__ascii_wctomb>:
 800e134:	4603      	mov	r3, r0
 800e136:	4608      	mov	r0, r1
 800e138:	b141      	cbz	r1, 800e14c <__ascii_wctomb+0x18>
 800e13a:	2aff      	cmp	r2, #255	@ 0xff
 800e13c:	d904      	bls.n	800e148 <__ascii_wctomb+0x14>
 800e13e:	228a      	movs	r2, #138	@ 0x8a
 800e140:	f04f 30ff 	mov.w	r0, #4294967295
 800e144:	601a      	str	r2, [r3, #0]
 800e146:	4770      	bx	lr
 800e148:	2001      	movs	r0, #1
 800e14a:	700a      	strb	r2, [r1, #0]
 800e14c:	4770      	bx	lr
	...

0800e150 <fiprintf>:
 800e150:	b40e      	push	{r1, r2, r3}
 800e152:	b503      	push	{r0, r1, lr}
 800e154:	ab03      	add	r3, sp, #12
 800e156:	4601      	mov	r1, r0
 800e158:	4805      	ldr	r0, [pc, #20]	@ (800e170 <fiprintf+0x20>)
 800e15a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e15e:	6800      	ldr	r0, [r0, #0]
 800e160:	9301      	str	r3, [sp, #4]
 800e162:	f000 f83f 	bl	800e1e4 <_vfiprintf_r>
 800e166:	b002      	add	sp, #8
 800e168:	f85d eb04 	ldr.w	lr, [sp], #4
 800e16c:	b003      	add	sp, #12
 800e16e:	4770      	bx	lr
 800e170:	200000ac 	.word	0x200000ac

0800e174 <abort>:
 800e174:	2006      	movs	r0, #6
 800e176:	b508      	push	{r3, lr}
 800e178:	f000 fa08 	bl	800e58c <raise>
 800e17c:	2001      	movs	r0, #1
 800e17e:	f7f3 fbd7 	bl	8001930 <_exit>

0800e182 <_malloc_usable_size_r>:
 800e182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e186:	1f18      	subs	r0, r3, #4
 800e188:	2b00      	cmp	r3, #0
 800e18a:	bfbc      	itt	lt
 800e18c:	580b      	ldrlt	r3, [r1, r0]
 800e18e:	18c0      	addlt	r0, r0, r3
 800e190:	4770      	bx	lr

0800e192 <__sfputc_r>:
 800e192:	6893      	ldr	r3, [r2, #8]
 800e194:	3b01      	subs	r3, #1
 800e196:	2b00      	cmp	r3, #0
 800e198:	b410      	push	{r4}
 800e19a:	6093      	str	r3, [r2, #8]
 800e19c:	da08      	bge.n	800e1b0 <__sfputc_r+0x1e>
 800e19e:	6994      	ldr	r4, [r2, #24]
 800e1a0:	42a3      	cmp	r3, r4
 800e1a2:	db01      	blt.n	800e1a8 <__sfputc_r+0x16>
 800e1a4:	290a      	cmp	r1, #10
 800e1a6:	d103      	bne.n	800e1b0 <__sfputc_r+0x1e>
 800e1a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1ac:	f000 b932 	b.w	800e414 <__swbuf_r>
 800e1b0:	6813      	ldr	r3, [r2, #0]
 800e1b2:	1c58      	adds	r0, r3, #1
 800e1b4:	6010      	str	r0, [r2, #0]
 800e1b6:	4608      	mov	r0, r1
 800e1b8:	7019      	strb	r1, [r3, #0]
 800e1ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1be:	4770      	bx	lr

0800e1c0 <__sfputs_r>:
 800e1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1c2:	4606      	mov	r6, r0
 800e1c4:	460f      	mov	r7, r1
 800e1c6:	4614      	mov	r4, r2
 800e1c8:	18d5      	adds	r5, r2, r3
 800e1ca:	42ac      	cmp	r4, r5
 800e1cc:	d101      	bne.n	800e1d2 <__sfputs_r+0x12>
 800e1ce:	2000      	movs	r0, #0
 800e1d0:	e007      	b.n	800e1e2 <__sfputs_r+0x22>
 800e1d2:	463a      	mov	r2, r7
 800e1d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1d8:	4630      	mov	r0, r6
 800e1da:	f7ff ffda 	bl	800e192 <__sfputc_r>
 800e1de:	1c43      	adds	r3, r0, #1
 800e1e0:	d1f3      	bne.n	800e1ca <__sfputs_r+0xa>
 800e1e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e1e4 <_vfiprintf_r>:
 800e1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e8:	460d      	mov	r5, r1
 800e1ea:	b09d      	sub	sp, #116	@ 0x74
 800e1ec:	4614      	mov	r4, r2
 800e1ee:	4698      	mov	r8, r3
 800e1f0:	4606      	mov	r6, r0
 800e1f2:	b118      	cbz	r0, 800e1fc <_vfiprintf_r+0x18>
 800e1f4:	6a03      	ldr	r3, [r0, #32]
 800e1f6:	b90b      	cbnz	r3, 800e1fc <_vfiprintf_r+0x18>
 800e1f8:	f7fe f978 	bl	800c4ec <__sinit>
 800e1fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1fe:	07d9      	lsls	r1, r3, #31
 800e200:	d405      	bmi.n	800e20e <_vfiprintf_r+0x2a>
 800e202:	89ab      	ldrh	r3, [r5, #12]
 800e204:	059a      	lsls	r2, r3, #22
 800e206:	d402      	bmi.n	800e20e <_vfiprintf_r+0x2a>
 800e208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e20a:	f7fe fab8 	bl	800c77e <__retarget_lock_acquire_recursive>
 800e20e:	89ab      	ldrh	r3, [r5, #12]
 800e210:	071b      	lsls	r3, r3, #28
 800e212:	d501      	bpl.n	800e218 <_vfiprintf_r+0x34>
 800e214:	692b      	ldr	r3, [r5, #16]
 800e216:	b99b      	cbnz	r3, 800e240 <_vfiprintf_r+0x5c>
 800e218:	4629      	mov	r1, r5
 800e21a:	4630      	mov	r0, r6
 800e21c:	f000 f938 	bl	800e490 <__swsetup_r>
 800e220:	b170      	cbz	r0, 800e240 <_vfiprintf_r+0x5c>
 800e222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e224:	07dc      	lsls	r4, r3, #31
 800e226:	d504      	bpl.n	800e232 <_vfiprintf_r+0x4e>
 800e228:	f04f 30ff 	mov.w	r0, #4294967295
 800e22c:	b01d      	add	sp, #116	@ 0x74
 800e22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e232:	89ab      	ldrh	r3, [r5, #12]
 800e234:	0598      	lsls	r0, r3, #22
 800e236:	d4f7      	bmi.n	800e228 <_vfiprintf_r+0x44>
 800e238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e23a:	f7fe faa1 	bl	800c780 <__retarget_lock_release_recursive>
 800e23e:	e7f3      	b.n	800e228 <_vfiprintf_r+0x44>
 800e240:	2300      	movs	r3, #0
 800e242:	f8cd 800c 	str.w	r8, [sp, #12]
 800e246:	f04f 0901 	mov.w	r9, #1
 800e24a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e400 <_vfiprintf_r+0x21c>
 800e24e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e250:	2320      	movs	r3, #32
 800e252:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e256:	2330      	movs	r3, #48	@ 0x30
 800e258:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e25c:	4623      	mov	r3, r4
 800e25e:	469a      	mov	sl, r3
 800e260:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e264:	b10a      	cbz	r2, 800e26a <_vfiprintf_r+0x86>
 800e266:	2a25      	cmp	r2, #37	@ 0x25
 800e268:	d1f9      	bne.n	800e25e <_vfiprintf_r+0x7a>
 800e26a:	ebba 0b04 	subs.w	fp, sl, r4
 800e26e:	d00b      	beq.n	800e288 <_vfiprintf_r+0xa4>
 800e270:	465b      	mov	r3, fp
 800e272:	4622      	mov	r2, r4
 800e274:	4629      	mov	r1, r5
 800e276:	4630      	mov	r0, r6
 800e278:	f7ff ffa2 	bl	800e1c0 <__sfputs_r>
 800e27c:	3001      	adds	r0, #1
 800e27e:	f000 80a7 	beq.w	800e3d0 <_vfiprintf_r+0x1ec>
 800e282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e284:	445a      	add	r2, fp
 800e286:	9209      	str	r2, [sp, #36]	@ 0x24
 800e288:	f89a 3000 	ldrb.w	r3, [sl]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	f000 809f 	beq.w	800e3d0 <_vfiprintf_r+0x1ec>
 800e292:	2300      	movs	r3, #0
 800e294:	f04f 32ff 	mov.w	r2, #4294967295
 800e298:	f10a 0a01 	add.w	sl, sl, #1
 800e29c:	9304      	str	r3, [sp, #16]
 800e29e:	9307      	str	r3, [sp, #28]
 800e2a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e2a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e2a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2aa:	4654      	mov	r4, sl
 800e2ac:	2205      	movs	r2, #5
 800e2ae:	4854      	ldr	r0, [pc, #336]	@ (800e400 <_vfiprintf_r+0x21c>)
 800e2b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2b4:	f7fe fa65 	bl	800c782 <memchr>
 800e2b8:	9a04      	ldr	r2, [sp, #16]
 800e2ba:	b9d8      	cbnz	r0, 800e2f4 <_vfiprintf_r+0x110>
 800e2bc:	06d1      	lsls	r1, r2, #27
 800e2be:	bf44      	itt	mi
 800e2c0:	2320      	movmi	r3, #32
 800e2c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2c6:	0713      	lsls	r3, r2, #28
 800e2c8:	bf44      	itt	mi
 800e2ca:	232b      	movmi	r3, #43	@ 0x2b
 800e2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800e2d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2d6:	d015      	beq.n	800e304 <_vfiprintf_r+0x120>
 800e2d8:	9a07      	ldr	r2, [sp, #28]
 800e2da:	4654      	mov	r4, sl
 800e2dc:	2000      	movs	r0, #0
 800e2de:	f04f 0c0a 	mov.w	ip, #10
 800e2e2:	4621      	mov	r1, r4
 800e2e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2e8:	3b30      	subs	r3, #48	@ 0x30
 800e2ea:	2b09      	cmp	r3, #9
 800e2ec:	d94b      	bls.n	800e386 <_vfiprintf_r+0x1a2>
 800e2ee:	b1b0      	cbz	r0, 800e31e <_vfiprintf_r+0x13a>
 800e2f0:	9207      	str	r2, [sp, #28]
 800e2f2:	e014      	b.n	800e31e <_vfiprintf_r+0x13a>
 800e2f4:	eba0 0308 	sub.w	r3, r0, r8
 800e2f8:	46a2      	mov	sl, r4
 800e2fa:	fa09 f303 	lsl.w	r3, r9, r3
 800e2fe:	4313      	orrs	r3, r2
 800e300:	9304      	str	r3, [sp, #16]
 800e302:	e7d2      	b.n	800e2aa <_vfiprintf_r+0xc6>
 800e304:	9b03      	ldr	r3, [sp, #12]
 800e306:	1d19      	adds	r1, r3, #4
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	9103      	str	r1, [sp, #12]
 800e30e:	bfbb      	ittet	lt
 800e310:	425b      	neglt	r3, r3
 800e312:	f042 0202 	orrlt.w	r2, r2, #2
 800e316:	9307      	strge	r3, [sp, #28]
 800e318:	9307      	strlt	r3, [sp, #28]
 800e31a:	bfb8      	it	lt
 800e31c:	9204      	strlt	r2, [sp, #16]
 800e31e:	7823      	ldrb	r3, [r4, #0]
 800e320:	2b2e      	cmp	r3, #46	@ 0x2e
 800e322:	d10a      	bne.n	800e33a <_vfiprintf_r+0x156>
 800e324:	7863      	ldrb	r3, [r4, #1]
 800e326:	2b2a      	cmp	r3, #42	@ 0x2a
 800e328:	d132      	bne.n	800e390 <_vfiprintf_r+0x1ac>
 800e32a:	9b03      	ldr	r3, [sp, #12]
 800e32c:	3402      	adds	r4, #2
 800e32e:	1d1a      	adds	r2, r3, #4
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e336:	9203      	str	r2, [sp, #12]
 800e338:	9305      	str	r3, [sp, #20]
 800e33a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e410 <_vfiprintf_r+0x22c>
 800e33e:	2203      	movs	r2, #3
 800e340:	7821      	ldrb	r1, [r4, #0]
 800e342:	4650      	mov	r0, sl
 800e344:	f7fe fa1d 	bl	800c782 <memchr>
 800e348:	b138      	cbz	r0, 800e35a <_vfiprintf_r+0x176>
 800e34a:	eba0 000a 	sub.w	r0, r0, sl
 800e34e:	2240      	movs	r2, #64	@ 0x40
 800e350:	9b04      	ldr	r3, [sp, #16]
 800e352:	3401      	adds	r4, #1
 800e354:	4082      	lsls	r2, r0
 800e356:	4313      	orrs	r3, r2
 800e358:	9304      	str	r3, [sp, #16]
 800e35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e35e:	2206      	movs	r2, #6
 800e360:	4828      	ldr	r0, [pc, #160]	@ (800e404 <_vfiprintf_r+0x220>)
 800e362:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e366:	f7fe fa0c 	bl	800c782 <memchr>
 800e36a:	2800      	cmp	r0, #0
 800e36c:	d03f      	beq.n	800e3ee <_vfiprintf_r+0x20a>
 800e36e:	4b26      	ldr	r3, [pc, #152]	@ (800e408 <_vfiprintf_r+0x224>)
 800e370:	bb1b      	cbnz	r3, 800e3ba <_vfiprintf_r+0x1d6>
 800e372:	9b03      	ldr	r3, [sp, #12]
 800e374:	3307      	adds	r3, #7
 800e376:	f023 0307 	bic.w	r3, r3, #7
 800e37a:	3308      	adds	r3, #8
 800e37c:	9303      	str	r3, [sp, #12]
 800e37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e380:	443b      	add	r3, r7
 800e382:	9309      	str	r3, [sp, #36]	@ 0x24
 800e384:	e76a      	b.n	800e25c <_vfiprintf_r+0x78>
 800e386:	fb0c 3202 	mla	r2, ip, r2, r3
 800e38a:	460c      	mov	r4, r1
 800e38c:	2001      	movs	r0, #1
 800e38e:	e7a8      	b.n	800e2e2 <_vfiprintf_r+0xfe>
 800e390:	2300      	movs	r3, #0
 800e392:	3401      	adds	r4, #1
 800e394:	f04f 0c0a 	mov.w	ip, #10
 800e398:	4619      	mov	r1, r3
 800e39a:	9305      	str	r3, [sp, #20]
 800e39c:	4620      	mov	r0, r4
 800e39e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3a2:	3a30      	subs	r2, #48	@ 0x30
 800e3a4:	2a09      	cmp	r2, #9
 800e3a6:	d903      	bls.n	800e3b0 <_vfiprintf_r+0x1cc>
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d0c6      	beq.n	800e33a <_vfiprintf_r+0x156>
 800e3ac:	9105      	str	r1, [sp, #20]
 800e3ae:	e7c4      	b.n	800e33a <_vfiprintf_r+0x156>
 800e3b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	e7f0      	b.n	800e39c <_vfiprintf_r+0x1b8>
 800e3ba:	ab03      	add	r3, sp, #12
 800e3bc:	462a      	mov	r2, r5
 800e3be:	a904      	add	r1, sp, #16
 800e3c0:	4630      	mov	r0, r6
 800e3c2:	9300      	str	r3, [sp, #0]
 800e3c4:	4b11      	ldr	r3, [pc, #68]	@ (800e40c <_vfiprintf_r+0x228>)
 800e3c6:	f7fd fc4b 	bl	800bc60 <_printf_float>
 800e3ca:	4607      	mov	r7, r0
 800e3cc:	1c78      	adds	r0, r7, #1
 800e3ce:	d1d6      	bne.n	800e37e <_vfiprintf_r+0x19a>
 800e3d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3d2:	07d9      	lsls	r1, r3, #31
 800e3d4:	d405      	bmi.n	800e3e2 <_vfiprintf_r+0x1fe>
 800e3d6:	89ab      	ldrh	r3, [r5, #12]
 800e3d8:	059a      	lsls	r2, r3, #22
 800e3da:	d402      	bmi.n	800e3e2 <_vfiprintf_r+0x1fe>
 800e3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3de:	f7fe f9cf 	bl	800c780 <__retarget_lock_release_recursive>
 800e3e2:	89ab      	ldrh	r3, [r5, #12]
 800e3e4:	065b      	lsls	r3, r3, #25
 800e3e6:	f53f af1f 	bmi.w	800e228 <_vfiprintf_r+0x44>
 800e3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e3ec:	e71e      	b.n	800e22c <_vfiprintf_r+0x48>
 800e3ee:	ab03      	add	r3, sp, #12
 800e3f0:	462a      	mov	r2, r5
 800e3f2:	a904      	add	r1, sp, #16
 800e3f4:	4630      	mov	r0, r6
 800e3f6:	9300      	str	r3, [sp, #0]
 800e3f8:	4b04      	ldr	r3, [pc, #16]	@ (800e40c <_vfiprintf_r+0x228>)
 800e3fa:	f7fd fecd 	bl	800c198 <_printf_i>
 800e3fe:	e7e4      	b.n	800e3ca <_vfiprintf_r+0x1e6>
 800e400:	08015811 	.word	0x08015811
 800e404:	0801581b 	.word	0x0801581b
 800e408:	0800bc61 	.word	0x0800bc61
 800e40c:	0800e1c1 	.word	0x0800e1c1
 800e410:	08015817 	.word	0x08015817

0800e414 <__swbuf_r>:
 800e414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e416:	460e      	mov	r6, r1
 800e418:	4614      	mov	r4, r2
 800e41a:	4605      	mov	r5, r0
 800e41c:	b118      	cbz	r0, 800e426 <__swbuf_r+0x12>
 800e41e:	6a03      	ldr	r3, [r0, #32]
 800e420:	b90b      	cbnz	r3, 800e426 <__swbuf_r+0x12>
 800e422:	f7fe f863 	bl	800c4ec <__sinit>
 800e426:	69a3      	ldr	r3, [r4, #24]
 800e428:	60a3      	str	r3, [r4, #8]
 800e42a:	89a3      	ldrh	r3, [r4, #12]
 800e42c:	071a      	lsls	r2, r3, #28
 800e42e:	d501      	bpl.n	800e434 <__swbuf_r+0x20>
 800e430:	6923      	ldr	r3, [r4, #16]
 800e432:	b943      	cbnz	r3, 800e446 <__swbuf_r+0x32>
 800e434:	4621      	mov	r1, r4
 800e436:	4628      	mov	r0, r5
 800e438:	f000 f82a 	bl	800e490 <__swsetup_r>
 800e43c:	b118      	cbz	r0, 800e446 <__swbuf_r+0x32>
 800e43e:	f04f 37ff 	mov.w	r7, #4294967295
 800e442:	4638      	mov	r0, r7
 800e444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e446:	6823      	ldr	r3, [r4, #0]
 800e448:	b2f6      	uxtb	r6, r6
 800e44a:	6922      	ldr	r2, [r4, #16]
 800e44c:	4637      	mov	r7, r6
 800e44e:	1a98      	subs	r0, r3, r2
 800e450:	6963      	ldr	r3, [r4, #20]
 800e452:	4283      	cmp	r3, r0
 800e454:	dc05      	bgt.n	800e462 <__swbuf_r+0x4e>
 800e456:	4621      	mov	r1, r4
 800e458:	4628      	mov	r0, r5
 800e45a:	f7ff fdb7 	bl	800dfcc <_fflush_r>
 800e45e:	2800      	cmp	r0, #0
 800e460:	d1ed      	bne.n	800e43e <__swbuf_r+0x2a>
 800e462:	68a3      	ldr	r3, [r4, #8]
 800e464:	3b01      	subs	r3, #1
 800e466:	60a3      	str	r3, [r4, #8]
 800e468:	6823      	ldr	r3, [r4, #0]
 800e46a:	1c5a      	adds	r2, r3, #1
 800e46c:	6022      	str	r2, [r4, #0]
 800e46e:	701e      	strb	r6, [r3, #0]
 800e470:	1c43      	adds	r3, r0, #1
 800e472:	6962      	ldr	r2, [r4, #20]
 800e474:	429a      	cmp	r2, r3
 800e476:	d004      	beq.n	800e482 <__swbuf_r+0x6e>
 800e478:	89a3      	ldrh	r3, [r4, #12]
 800e47a:	07db      	lsls	r3, r3, #31
 800e47c:	d5e1      	bpl.n	800e442 <__swbuf_r+0x2e>
 800e47e:	2e0a      	cmp	r6, #10
 800e480:	d1df      	bne.n	800e442 <__swbuf_r+0x2e>
 800e482:	4621      	mov	r1, r4
 800e484:	4628      	mov	r0, r5
 800e486:	f7ff fda1 	bl	800dfcc <_fflush_r>
 800e48a:	2800      	cmp	r0, #0
 800e48c:	d0d9      	beq.n	800e442 <__swbuf_r+0x2e>
 800e48e:	e7d6      	b.n	800e43e <__swbuf_r+0x2a>

0800e490 <__swsetup_r>:
 800e490:	b538      	push	{r3, r4, r5, lr}
 800e492:	4b29      	ldr	r3, [pc, #164]	@ (800e538 <__swsetup_r+0xa8>)
 800e494:	4605      	mov	r5, r0
 800e496:	460c      	mov	r4, r1
 800e498:	6818      	ldr	r0, [r3, #0]
 800e49a:	b118      	cbz	r0, 800e4a4 <__swsetup_r+0x14>
 800e49c:	6a03      	ldr	r3, [r0, #32]
 800e49e:	b90b      	cbnz	r3, 800e4a4 <__swsetup_r+0x14>
 800e4a0:	f7fe f824 	bl	800c4ec <__sinit>
 800e4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4a8:	0719      	lsls	r1, r3, #28
 800e4aa:	d422      	bmi.n	800e4f2 <__swsetup_r+0x62>
 800e4ac:	06da      	lsls	r2, r3, #27
 800e4ae:	d407      	bmi.n	800e4c0 <__swsetup_r+0x30>
 800e4b0:	2209      	movs	r2, #9
 800e4b2:	602a      	str	r2, [r5, #0]
 800e4b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4bc:	81a3      	strh	r3, [r4, #12]
 800e4be:	e033      	b.n	800e528 <__swsetup_r+0x98>
 800e4c0:	0758      	lsls	r0, r3, #29
 800e4c2:	d512      	bpl.n	800e4ea <__swsetup_r+0x5a>
 800e4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4c6:	b141      	cbz	r1, 800e4da <__swsetup_r+0x4a>
 800e4c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4cc:	4299      	cmp	r1, r3
 800e4ce:	d002      	beq.n	800e4d6 <__swsetup_r+0x46>
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	f7fe ffd3 	bl	800d47c <_free_r>
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4da:	89a3      	ldrh	r3, [r4, #12]
 800e4dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e4e0:	81a3      	strh	r3, [r4, #12]
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	6063      	str	r3, [r4, #4]
 800e4e6:	6923      	ldr	r3, [r4, #16]
 800e4e8:	6023      	str	r3, [r4, #0]
 800e4ea:	89a3      	ldrh	r3, [r4, #12]
 800e4ec:	f043 0308 	orr.w	r3, r3, #8
 800e4f0:	81a3      	strh	r3, [r4, #12]
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	b94b      	cbnz	r3, 800e50a <__swsetup_r+0x7a>
 800e4f6:	89a3      	ldrh	r3, [r4, #12]
 800e4f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e4fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e500:	d003      	beq.n	800e50a <__swsetup_r+0x7a>
 800e502:	4621      	mov	r1, r4
 800e504:	4628      	mov	r0, r5
 800e506:	f000 f882 	bl	800e60e <__smakebuf_r>
 800e50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e50e:	f013 0201 	ands.w	r2, r3, #1
 800e512:	d00a      	beq.n	800e52a <__swsetup_r+0x9a>
 800e514:	2200      	movs	r2, #0
 800e516:	60a2      	str	r2, [r4, #8]
 800e518:	6962      	ldr	r2, [r4, #20]
 800e51a:	4252      	negs	r2, r2
 800e51c:	61a2      	str	r2, [r4, #24]
 800e51e:	6922      	ldr	r2, [r4, #16]
 800e520:	b942      	cbnz	r2, 800e534 <__swsetup_r+0xa4>
 800e522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e526:	d1c5      	bne.n	800e4b4 <__swsetup_r+0x24>
 800e528:	bd38      	pop	{r3, r4, r5, pc}
 800e52a:	0799      	lsls	r1, r3, #30
 800e52c:	bf58      	it	pl
 800e52e:	6962      	ldrpl	r2, [r4, #20]
 800e530:	60a2      	str	r2, [r4, #8]
 800e532:	e7f4      	b.n	800e51e <__swsetup_r+0x8e>
 800e534:	2000      	movs	r0, #0
 800e536:	e7f7      	b.n	800e528 <__swsetup_r+0x98>
 800e538:	200000ac 	.word	0x200000ac

0800e53c <_raise_r>:
 800e53c:	291f      	cmp	r1, #31
 800e53e:	b538      	push	{r3, r4, r5, lr}
 800e540:	4605      	mov	r5, r0
 800e542:	460c      	mov	r4, r1
 800e544:	d904      	bls.n	800e550 <_raise_r+0x14>
 800e546:	2316      	movs	r3, #22
 800e548:	6003      	str	r3, [r0, #0]
 800e54a:	f04f 30ff 	mov.w	r0, #4294967295
 800e54e:	bd38      	pop	{r3, r4, r5, pc}
 800e550:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e552:	b112      	cbz	r2, 800e55a <_raise_r+0x1e>
 800e554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e558:	b94b      	cbnz	r3, 800e56e <_raise_r+0x32>
 800e55a:	4628      	mov	r0, r5
 800e55c:	f000 f830 	bl	800e5c0 <_getpid_r>
 800e560:	4622      	mov	r2, r4
 800e562:	4601      	mov	r1, r0
 800e564:	4628      	mov	r0, r5
 800e566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e56a:	f000 b817 	b.w	800e59c <_kill_r>
 800e56e:	2b01      	cmp	r3, #1
 800e570:	d00a      	beq.n	800e588 <_raise_r+0x4c>
 800e572:	1c59      	adds	r1, r3, #1
 800e574:	d103      	bne.n	800e57e <_raise_r+0x42>
 800e576:	2316      	movs	r3, #22
 800e578:	6003      	str	r3, [r0, #0]
 800e57a:	2001      	movs	r0, #1
 800e57c:	e7e7      	b.n	800e54e <_raise_r+0x12>
 800e57e:	2100      	movs	r1, #0
 800e580:	4620      	mov	r0, r4
 800e582:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e586:	4798      	blx	r3
 800e588:	2000      	movs	r0, #0
 800e58a:	e7e0      	b.n	800e54e <_raise_r+0x12>

0800e58c <raise>:
 800e58c:	4b02      	ldr	r3, [pc, #8]	@ (800e598 <raise+0xc>)
 800e58e:	4601      	mov	r1, r0
 800e590:	6818      	ldr	r0, [r3, #0]
 800e592:	f7ff bfd3 	b.w	800e53c <_raise_r>
 800e596:	bf00      	nop
 800e598:	200000ac 	.word	0x200000ac

0800e59c <_kill_r>:
 800e59c:	b538      	push	{r3, r4, r5, lr}
 800e59e:	2300      	movs	r3, #0
 800e5a0:	4d06      	ldr	r5, [pc, #24]	@ (800e5bc <_kill_r+0x20>)
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	4608      	mov	r0, r1
 800e5a6:	4611      	mov	r1, r2
 800e5a8:	602b      	str	r3, [r5, #0]
 800e5aa:	f7f3 f9b1 	bl	8001910 <_kill>
 800e5ae:	1c43      	adds	r3, r0, #1
 800e5b0:	d102      	bne.n	800e5b8 <_kill_r+0x1c>
 800e5b2:	682b      	ldr	r3, [r5, #0]
 800e5b4:	b103      	cbz	r3, 800e5b8 <_kill_r+0x1c>
 800e5b6:	6023      	str	r3, [r4, #0]
 800e5b8:	bd38      	pop	{r3, r4, r5, pc}
 800e5ba:	bf00      	nop
 800e5bc:	20000ea8 	.word	0x20000ea8

0800e5c0 <_getpid_r>:
 800e5c0:	f7f3 b99e 	b.w	8001900 <_getpid>

0800e5c4 <__swhatbuf_r>:
 800e5c4:	b570      	push	{r4, r5, r6, lr}
 800e5c6:	460c      	mov	r4, r1
 800e5c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5cc:	b096      	sub	sp, #88	@ 0x58
 800e5ce:	4615      	mov	r5, r2
 800e5d0:	2900      	cmp	r1, #0
 800e5d2:	461e      	mov	r6, r3
 800e5d4:	da0c      	bge.n	800e5f0 <__swhatbuf_r+0x2c>
 800e5d6:	89a3      	ldrh	r3, [r4, #12]
 800e5d8:	2100      	movs	r1, #0
 800e5da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e5de:	bf14      	ite	ne
 800e5e0:	2340      	movne	r3, #64	@ 0x40
 800e5e2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	6031      	str	r1, [r6, #0]
 800e5ea:	602b      	str	r3, [r5, #0]
 800e5ec:	b016      	add	sp, #88	@ 0x58
 800e5ee:	bd70      	pop	{r4, r5, r6, pc}
 800e5f0:	466a      	mov	r2, sp
 800e5f2:	f000 f849 	bl	800e688 <_fstat_r>
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	dbed      	blt.n	800e5d6 <__swhatbuf_r+0x12>
 800e5fa:	9901      	ldr	r1, [sp, #4]
 800e5fc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e600:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e604:	4259      	negs	r1, r3
 800e606:	4159      	adcs	r1, r3
 800e608:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e60c:	e7eb      	b.n	800e5e6 <__swhatbuf_r+0x22>

0800e60e <__smakebuf_r>:
 800e60e:	898b      	ldrh	r3, [r1, #12]
 800e610:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e612:	079d      	lsls	r5, r3, #30
 800e614:	4606      	mov	r6, r0
 800e616:	460c      	mov	r4, r1
 800e618:	d507      	bpl.n	800e62a <__smakebuf_r+0x1c>
 800e61a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e61e:	6023      	str	r3, [r4, #0]
 800e620:	6123      	str	r3, [r4, #16]
 800e622:	2301      	movs	r3, #1
 800e624:	6163      	str	r3, [r4, #20]
 800e626:	b003      	add	sp, #12
 800e628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e62a:	ab01      	add	r3, sp, #4
 800e62c:	466a      	mov	r2, sp
 800e62e:	f7ff ffc9 	bl	800e5c4 <__swhatbuf_r>
 800e632:	9f00      	ldr	r7, [sp, #0]
 800e634:	4605      	mov	r5, r0
 800e636:	4630      	mov	r0, r6
 800e638:	4639      	mov	r1, r7
 800e63a:	f7fd f9e7 	bl	800ba0c <_malloc_r>
 800e63e:	b948      	cbnz	r0, 800e654 <__smakebuf_r+0x46>
 800e640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e644:	059a      	lsls	r2, r3, #22
 800e646:	d4ee      	bmi.n	800e626 <__smakebuf_r+0x18>
 800e648:	f023 0303 	bic.w	r3, r3, #3
 800e64c:	f043 0302 	orr.w	r3, r3, #2
 800e650:	81a3      	strh	r3, [r4, #12]
 800e652:	e7e2      	b.n	800e61a <__smakebuf_r+0xc>
 800e654:	89a3      	ldrh	r3, [r4, #12]
 800e656:	6020      	str	r0, [r4, #0]
 800e658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e65c:	81a3      	strh	r3, [r4, #12]
 800e65e:	9b01      	ldr	r3, [sp, #4]
 800e660:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e664:	b15b      	cbz	r3, 800e67e <__smakebuf_r+0x70>
 800e666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e66a:	4630      	mov	r0, r6
 800e66c:	f000 f81e 	bl	800e6ac <_isatty_r>
 800e670:	b128      	cbz	r0, 800e67e <__smakebuf_r+0x70>
 800e672:	89a3      	ldrh	r3, [r4, #12]
 800e674:	f023 0303 	bic.w	r3, r3, #3
 800e678:	f043 0301 	orr.w	r3, r3, #1
 800e67c:	81a3      	strh	r3, [r4, #12]
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	431d      	orrs	r5, r3
 800e682:	81a5      	strh	r5, [r4, #12]
 800e684:	e7cf      	b.n	800e626 <__smakebuf_r+0x18>
	...

0800e688 <_fstat_r>:
 800e688:	b538      	push	{r3, r4, r5, lr}
 800e68a:	2300      	movs	r3, #0
 800e68c:	4d06      	ldr	r5, [pc, #24]	@ (800e6a8 <_fstat_r+0x20>)
 800e68e:	4604      	mov	r4, r0
 800e690:	4608      	mov	r0, r1
 800e692:	4611      	mov	r1, r2
 800e694:	602b      	str	r3, [r5, #0]
 800e696:	f7f3 f99b 	bl	80019d0 <_fstat>
 800e69a:	1c43      	adds	r3, r0, #1
 800e69c:	d102      	bne.n	800e6a4 <_fstat_r+0x1c>
 800e69e:	682b      	ldr	r3, [r5, #0]
 800e6a0:	b103      	cbz	r3, 800e6a4 <_fstat_r+0x1c>
 800e6a2:	6023      	str	r3, [r4, #0]
 800e6a4:	bd38      	pop	{r3, r4, r5, pc}
 800e6a6:	bf00      	nop
 800e6a8:	20000ea8 	.word	0x20000ea8

0800e6ac <_isatty_r>:
 800e6ac:	b538      	push	{r3, r4, r5, lr}
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	4d05      	ldr	r5, [pc, #20]	@ (800e6c8 <_isatty_r+0x1c>)
 800e6b2:	4604      	mov	r4, r0
 800e6b4:	4608      	mov	r0, r1
 800e6b6:	602b      	str	r3, [r5, #0]
 800e6b8:	f7f3 f99a 	bl	80019f0 <_isatty>
 800e6bc:	1c43      	adds	r3, r0, #1
 800e6be:	d102      	bne.n	800e6c6 <_isatty_r+0x1a>
 800e6c0:	682b      	ldr	r3, [r5, #0]
 800e6c2:	b103      	cbz	r3, 800e6c6 <_isatty_r+0x1a>
 800e6c4:	6023      	str	r3, [r4, #0]
 800e6c6:	bd38      	pop	{r3, r4, r5, pc}
 800e6c8:	20000ea8 	.word	0x20000ea8

0800e6cc <fmodf>:
 800e6cc:	b508      	push	{r3, lr}
 800e6ce:	ed2d 8b02 	vpush	{d8}
 800e6d2:	eef0 8a40 	vmov.f32	s17, s0
 800e6d6:	eeb0 8a60 	vmov.f32	s16, s1
 800e6da:	f000 f817 	bl	800e70c <__ieee754_fmodf>
 800e6de:	eef4 8a48 	vcmp.f32	s17, s16
 800e6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6e6:	d60c      	bvs.n	800e702 <fmodf+0x36>
 800e6e8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e708 <fmodf+0x3c>
 800e6ec:	eeb4 8a68 	vcmp.f32	s16, s17
 800e6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6f4:	d105      	bne.n	800e702 <fmodf+0x36>
 800e6f6:	f7fe f817 	bl	800c728 <__errno>
 800e6fa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e6fe:	2321      	movs	r3, #33	@ 0x21
 800e700:	6003      	str	r3, [r0, #0]
 800e702:	ecbd 8b02 	vpop	{d8}
 800e706:	bd08      	pop	{r3, pc}
 800e708:	00000000 	.word	0x00000000

0800e70c <__ieee754_fmodf>:
 800e70c:	b570      	push	{r4, r5, r6, lr}
 800e70e:	ee10 6a90 	vmov	r6, s1
 800e712:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e716:	1e5a      	subs	r2, r3, #1
 800e718:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e71c:	d206      	bcs.n	800e72c <__ieee754_fmodf+0x20>
 800e71e:	ee10 4a10 	vmov	r4, s0
 800e722:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800e726:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e72a:	d304      	bcc.n	800e736 <__ieee754_fmodf+0x2a>
 800e72c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800e730:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800e734:	bd70      	pop	{r4, r5, r6, pc}
 800e736:	4299      	cmp	r1, r3
 800e738:	dbfc      	blt.n	800e734 <__ieee754_fmodf+0x28>
 800e73a:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800e73e:	d105      	bne.n	800e74c <__ieee754_fmodf+0x40>
 800e740:	4b33      	ldr	r3, [pc, #204]	@ (800e810 <__ieee754_fmodf+0x104>)
 800e742:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800e746:	ed93 0a00 	vldr	s0, [r3]
 800e74a:	e7f3      	b.n	800e734 <__ieee754_fmodf+0x28>
 800e74c:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800e750:	d147      	bne.n	800e7e2 <__ieee754_fmodf+0xd6>
 800e752:	020a      	lsls	r2, r1, #8
 800e754:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800e758:	2a00      	cmp	r2, #0
 800e75a:	dc3f      	bgt.n	800e7dc <__ieee754_fmodf+0xd0>
 800e75c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e760:	bf0b      	itete	eq
 800e762:	021a      	lsleq	r2, r3, #8
 800e764:	15da      	asrne	r2, r3, #23
 800e766:	fab2 f282 	clzeq	r2, r2
 800e76a:	3a7f      	subne	r2, #127	@ 0x7f
 800e76c:	bf02      	ittt	eq
 800e76e:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800e772:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800e776:	3282      	addeq	r2, #130	@ 0x82
 800e778:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800e77c:	bfb5      	itete	lt
 800e77e:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800e782:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800e786:	1a24      	sublt	r4, r4, r0
 800e788:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800e78c:	eba0 0002 	sub.w	r0, r0, r2
 800e790:	bfb8      	it	lt
 800e792:	40a1      	lsllt	r1, r4
 800e794:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800e798:	bfb5      	itete	lt
 800e79a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800e79e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800e7a2:	1aa4      	sublt	r4, r4, r2
 800e7a4:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800e7a8:	bfb8      	it	lt
 800e7aa:	fa03 f404 	lsllt.w	r4, r3, r4
 800e7ae:	1b0b      	subs	r3, r1, r4
 800e7b0:	b9d0      	cbnz	r0, 800e7e8 <__ieee754_fmodf+0xdc>
 800e7b2:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800e7b6:	bf28      	it	cs
 800e7b8:	460b      	movcs	r3, r1
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d0c0      	beq.n	800e740 <__ieee754_fmodf+0x34>
 800e7be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e7c2:	db19      	blt.n	800e7f8 <__ieee754_fmodf+0xec>
 800e7c4:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800e7c8:	db19      	blt.n	800e7fe <__ieee754_fmodf+0xf2>
 800e7ca:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800e7ce:	327f      	adds	r2, #127	@ 0x7f
 800e7d0:	432b      	orrs	r3, r5
 800e7d2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800e7d6:	ee00 3a10 	vmov	s0, r3
 800e7da:	e7ab      	b.n	800e734 <__ieee754_fmodf+0x28>
 800e7dc:	3801      	subs	r0, #1
 800e7de:	0052      	lsls	r2, r2, #1
 800e7e0:	e7ba      	b.n	800e758 <__ieee754_fmodf+0x4c>
 800e7e2:	15c8      	asrs	r0, r1, #23
 800e7e4:	387f      	subs	r0, #127	@ 0x7f
 800e7e6:	e7b9      	b.n	800e75c <__ieee754_fmodf+0x50>
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	da02      	bge.n	800e7f2 <__ieee754_fmodf+0xe6>
 800e7ec:	0049      	lsls	r1, r1, #1
 800e7ee:	3801      	subs	r0, #1
 800e7f0:	e7dd      	b.n	800e7ae <__ieee754_fmodf+0xa2>
 800e7f2:	d0a5      	beq.n	800e740 <__ieee754_fmodf+0x34>
 800e7f4:	0059      	lsls	r1, r3, #1
 800e7f6:	e7fa      	b.n	800e7ee <__ieee754_fmodf+0xe2>
 800e7f8:	005b      	lsls	r3, r3, #1
 800e7fa:	3a01      	subs	r2, #1
 800e7fc:	e7df      	b.n	800e7be <__ieee754_fmodf+0xb2>
 800e7fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800e802:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800e806:	3282      	adds	r2, #130	@ 0x82
 800e808:	4113      	asrs	r3, r2
 800e80a:	432b      	orrs	r3, r5
 800e80c:	e7e3      	b.n	800e7d6 <__ieee754_fmodf+0xca>
 800e80e:	bf00      	nop
 800e810:	08015a6c 	.word	0x08015a6c

0800e814 <_init>:
 800e814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e816:	bf00      	nop
 800e818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e81a:	bc08      	pop	{r3}
 800e81c:	469e      	mov	lr, r3
 800e81e:	4770      	bx	lr

0800e820 <_fini>:
 800e820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e822:	bf00      	nop
 800e824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e826:	bc08      	pop	{r3}
 800e828:	469e      	mov	lr, r3
 800e82a:	4770      	bx	lr
