#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct 12 23:50:48 2018
# Process ID: 8368
# Log file: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/vivado.log
# Journal file: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 724.250 ; gain = 163.164
set_property is_enabled false [get_files  C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/imports/Êýµç¿ÎÉè/Nexys4DDR_Master.xdc]
file mkdir C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new
close [ open C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc w ]
add_files -fileset constrs_1 C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs impl_1
[Sat Oct 13 00:21:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Sat Oct 13 00:21:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 13 10:18:12 2018...
