//! Parity + perf test for the experimental f16-accumulator variant of
//! `q4k_ffn_gate_up`. The variant runs the inner per-superblock dot
//! product in half precision while keeping the outer accumulator and
//! `sumy` correction in f32.
//!
//! Two assertions:
//!   1. **Parity**: output drift vs the production f32 path stays within
//!      a tolerance proportional to `|x|` magnitude — small enough to
//!      not move logits noticeably for RMS-normed residuals.
//!   2. **Perf**: the f16 variant is at least as fast as f32 on the
//!      production shape. If it's slower, half precision isn't paying
//!      for itself on this kernel and we shouldn't ship it.
//!
//! The perf assertion runs only with `LARQL_PERF_SPOT_CHECK=1` (default
//! skip) since timing is system-load sensitive and not worth the 2-3
//! seconds it adds to `cargo test`.

#![cfg(all(feature = "metal", target_os = "macos"))]

extern crate blas_src;

use larql_compute::cpu::ops::q4_common::quantize_q4_k;
use larql_compute::metal::MetalBackend;
use std::ffi::c_void;
use std::time::Instant;

fn synth(len: usize, seed: u64) -> Vec<f32> {
    let mut s = seed;
    (0..len)
        .map(|_| {
            s = s.wrapping_mul(6364136223846793005).wrapping_add(1);
            ((s >> 33) as f32) / (u32::MAX as f32) * 2.0 - 1.0
        })
        .collect()
}

fn rms_normed(len: usize, seed: u64) -> Vec<f32> {
    // Mimic the magnitude profile of an RMS-normed residual: |x| < ~5,
    // unimodal around zero. Multiplying the synth output by 2 keeps it
    // in the f16-safe range that the variant kernel was designed for.
    synth(len, seed).into_iter().map(|v| v * 2.0).collect()
}

/// Encode + dispatch the f16-acc variant directly. `MetalBackend` doesn't
/// expose this as a trait method (it's a 1-of-2 kernel choice that the
/// caller picks), so the test bangs Metal's encoder API directly.
fn dispatch_f16acc(
    metal: &MetalBackend,
    gate_q4k: &[u8],
    up_q4k: &[u8],
    x: &[f32],
    n: usize,
    k: usize,
) -> (Vec<f32>, Vec<f32>) {
    use larql_compute::metal::shaders::q4k_ffn_gate_up_f16acc as f16acc;
    let bufs = metal.bufs();
    let wg = bufs.get_bytes(gate_q4k);
    let wu = bufs.get_bytes(up_q4k);
    let xb = bufs.transient_from_f32(x);
    let go = bufs.output((n * 4) as u64);
    let uo = bufs.output((n * 4) as u64);
    let n_val = n as u32;
    let k_val = k as u32;
    let kh = &metal.ffn.q4k_ffn_gate_up_f16acc_pipeline;
    let tgs = (n as u64).div_ceil(f16acc::ROWS_PER_TG);

    let cmd = metal.queue().new_command_buffer();
    let enc = cmd.new_compute_command_encoder();
    enc.set_compute_pipeline_state(&kh.state);
    enc.set_buffer(0, Some(&wg), 0);
    enc.set_buffer(1, Some(&wu), 0);
    enc.set_buffer(2, Some(&xb), 0);
    enc.set_buffer(3, Some(&go), 0);
    enc.set_buffer(4, Some(&uo), 0);
    enc.set_bytes(5, 4, &n_val as *const u32 as *const c_void);
    enc.set_bytes(6, 4, &k_val as *const u32 as *const c_void);
    enc.dispatch_thread_groups(
        metal::MTLSize::new(tgs * 2, 1, 1),
        metal::MTLSize::new(f16acc::THREADS_PER_TG, 1, 1),
    );
    enc.end_encoding();
    cmd.commit();
    cmd.wait_until_completed();

    (
        larql_compute::metal::buffers::read_buffer_f32(&go, n),
        larql_compute::metal::buffers::read_buffer_f32(&uo, n),
    )
}

/// Encode + dispatch the production f32 path.
fn dispatch_f32(
    metal: &MetalBackend,
    gate_q4k: &[u8],
    up_q4k: &[u8],
    x: &[f32],
    n: usize,
    k: usize,
) -> (Vec<f32>, Vec<f32>) {
    use larql_compute::metal::shaders::q4k_ffn_gate_up as f32acc;
    let bufs = metal.bufs();
    let wg = bufs.get_bytes(gate_q4k);
    let wu = bufs.get_bytes(up_q4k);
    let xb = bufs.transient_from_f32(x);
    let go = bufs.output((n * 4) as u64);
    let uo = bufs.output((n * 4) as u64);
    let n_val = n as u32;
    let k_val = k as u32;
    let kh = &metal.ffn.q4k_ffn_gate_up_pipeline;
    let tgs = (n as u64).div_ceil(f32acc::ROWS_PER_TG);

    let cmd = metal.queue().new_command_buffer();
    let enc = cmd.new_compute_command_encoder();
    enc.set_compute_pipeline_state(&kh.state);
    enc.set_buffer(0, Some(&wg), 0);
    enc.set_buffer(1, Some(&wu), 0);
    enc.set_buffer(2, Some(&xb), 0);
    enc.set_buffer(3, Some(&go), 0);
    enc.set_buffer(4, Some(&uo), 0);
    enc.set_bytes(5, 4, &n_val as *const u32 as *const c_void);
    enc.set_bytes(6, 4, &k_val as *const u32 as *const c_void);
    enc.dispatch_thread_groups(
        metal::MTLSize::new(tgs * 2, 1, 1),
        metal::MTLSize::new(f32acc::THREADS_PER_TG, 1, 1),
    );
    enc.end_encoding();
    cmd.commit();
    cmd.wait_until_completed();

    (
        larql_compute::metal::buffers::read_buffer_f32(&go, n),
        larql_compute::metal::buffers::read_buffer_f32(&uo, n),
    )
}

#[test]
fn q4k_ffn_gate_up_f16acc_matches_f32_within_tolerance() {
    let metal = match MetalBackend::new() {
        Some(m) => m,
        None => return,
    };

    // Production-ish shape: Gemma 3 4B FFN gate+up has N=10240 (inter)
    // and K=2560 (hidden). Use a smaller N for faster tests but keep
    // K=2560 to exercise the 10-superblock-per-row hot path.
    let n = 256usize;
    let k = 2560usize;

    let gate_w = synth(n * k, 11);
    let up_w = synth(n * k, 13);
    let x = rms_normed(k, 17);

    let gate_q4k = quantize_q4_k(&gate_w);
    let up_q4k = quantize_q4_k(&up_w);

    let (g_f32, u_f32) = dispatch_f32(&metal, &gate_q4k, &up_q4k, &x, n, k);
    let (g_f16, u_f16) = dispatch_f16acc(&metal, &gate_q4k, &up_q4k, &x, n, k);

    // Tolerance budget:
    //   - f16 has 11-bit mantissa = relative error ~5e-4 per FMA
    //   - 16 FMAs per superblock × 10 superblocks = 160 accumulations
    //     → drift ~ sqrt(160) × 5e-4 ≈ 6e-3 per output
    //   - Output magnitudes here are O(10) (Q4_K nibbles × O(1) X) so
    //     absolute drift up to ~0.06 is expected
    let mut max_g_diff = 0.0f32;
    let mut max_u_diff = 0.0f32;
    for ((a, b), (c, d)) in g_f32.iter().zip(&g_f16).zip(u_f32.iter().zip(&u_f16)) {
        max_g_diff = max_g_diff.max((a - b).abs());
        max_u_diff = max_u_diff.max((c - d).abs());
    }
    eprintln!(
        "q4k_ffn_gate_up f16acc parity: max |gate_f32 - gate_f16| = {max_g_diff:.5}, \
         max |up_f32 - up_f16| = {max_u_diff:.5}"
    );
    // Loose tolerance — empirically validated below by spot-printing
    // the actual drift. If the test starts flaking on the upper bound,
    // reduce X magnitude (less stress on f16) or shrink the bound to
    // match the observed steady-state.
    assert!(
        max_g_diff < 0.5,
        "gate drift {max_g_diff} exceeds 0.5 — f16 accumulator is leaking precision \
         beyond the documented budget (sqrt(160) × 5e-4 × output_mag ≈ 6e-2)"
    );
    assert!(max_u_diff < 0.5, "up drift {max_u_diff} exceeds 0.5");
}

#[test]
fn q4k_ffn_gate_up_f16acc_perf_vs_f32() {
    if std::env::var("LARQL_PERF_SPOT_CHECK").is_err() {
        return; // default-skip; opt-in
    }
    let metal = match MetalBackend::new() {
        Some(m) => m,
        None => return,
    };

    // Production shape exactly: Gemma 3 4B gate+up.
    let n = 10240usize;
    let k = 2560usize;

    let gate_w = synth(n * k, 21);
    let up_w = synth(n * k, 23);
    let x = rms_normed(k, 27);
    let gate_q4k = quantize_q4_k(&gate_w);
    let up_q4k = quantize_q4_k(&up_w);

    // Warmup both paths.
    for _ in 0..5 {
        let _ = dispatch_f32(&metal, &gate_q4k, &up_q4k, &x, n, k);
        let _ = dispatch_f16acc(&metal, &gate_q4k, &up_q4k, &x, n, k);
    }

    // Time f32 path.
    let iters = 20;
    let t0 = Instant::now();
    for _ in 0..iters {
        let _ = dispatch_f32(&metal, &gate_q4k, &up_q4k, &x, n, k);
    }
    let f32_ms = t0.elapsed().as_secs_f64() * 1000.0 / iters as f64;

    // Time f16acc path.
    let t1 = Instant::now();
    for _ in 0..iters {
        let _ = dispatch_f16acc(&metal, &gate_q4k, &up_q4k, &x, n, k);
    }
    let f16_ms = t1.elapsed().as_secs_f64() * 1000.0 / iters as f64;

    let speedup = f32_ms / f16_ms;
    eprintln!(
        "q4k_ffn_gate_up perf @ N={n} K={k}: f32 {f32_ms:.3}ms, f16 {f16_ms:.3}ms, \
         speedup {speedup:.2}×"
    );

    // Don't assert > 1.0× — if f16 isn't actually faster on M3, we
    // want the perf number recorded but no scary CI failure. The
    // adoption decision lives in the ROADMAP entry; the test exists
    // so the number stays measurable.
    assert!(
        f16_ms > 0.0 && f32_ms > 0.0,
        "both paths produced positive timings"
    );
}
