INVERTER_BD_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_axi_gpio_0_0/sim/INVERTER_BD_axi_gpio_0_0.vhd,
INVERTER_BD_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_0/sim/INVERTER_BD_xlslice_0_0.v,
INVERTER_BD_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_1_0/sim/INVERTER_BD_xlslice_1_0.v,
INVERTER_BD_pwm_cfg_gpio_1.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_cfg_gpio_1/sim/INVERTER_BD_pwm_cfg_gpio_1.vhd,
INVERTER_BD_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_0/sim/INVERTER_BD_xlslice_2_0.v,
INVERTER_BD_xlslice_2_1.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_1/sim/INVERTER_BD_xlslice_2_1.v,
INVERTER_BD_dc_mux_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_mux_0_0/sim/INVERTER_BD_dc_mux_0_0.vhd,
INVERTER_BD_pwm_cfg_gpio_2.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_cfg_gpio_2/sim/INVERTER_BD_pwm_cfg_gpio_2.vhd,
INVERTER_BD_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_1/sim/INVERTER_BD_xlslice_0_1.v,
INVERTER_BD_xlslice_4_0.v,verilog,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_4_0/sim/INVERTER_BD_xlslice_4_0.v,
INVERTER_BD_dds_compiler_0_1.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_1/sim/INVERTER_BD_dds_compiler_0_1.vhd,
INVERTER_BD_dds_compiler_0_2.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_2/sim/INVERTER_BD_dds_compiler_0_2.vhd,
INVERTER_BD_dds_compiler_0_3.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_3/sim/INVERTER_BD_dds_compiler_0_3.vhd,
INVERTER_BD_pwm_generator_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_0_0/sim/INVERTER_BD_pwm_generator_0_0.vhd,
INVERTER_BD_pwm_generator_1_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_1_0/sim/INVERTER_BD_pwm_generator_1_0.vhd,
INVERTER_BD_pwm_generator_2_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_2_0/sim/INVERTER_BD_pwm_generator_2_0.vhd,
INVERTER_BD_dc_scaler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_0/sim/INVERTER_BD_dc_scaler_0_0.vhd,
INVERTER_BD_dc_scaler_0_1.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_1/sim/INVERTER_BD_dc_scaler_0_1.vhd,
INVERTER_BD_dc_scaler_0_2.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_2/sim/INVERTER_BD_dc_scaler_0_2.vhd,
INVERTER_BD.vhd,vhdl,xil_defaultlib,../../../bd/INVERTER_BD/sim/INVERTER_BD.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
