# University of Wisconsin Madison CS552 Fall 2024 Final Project
5 stage piplined processor for the WISC-ISA insrtuction set.
Implemented with 2-way set-associative cache, register file bypassing, and EX-MEM/EX-EX data forwarding paths.


