Just as an introduction

I will be using Vivado to be implementing all of the programs
I will be providing a synthesis and a simulation of all the above 

### Hello There! Here I will provide the list of blocks we will be making

#### Basic Logic Gates (Combinational)
| Block | Status |
|--------|--------|
| NOT Gate | [x] |
| AND Gate | [ ] |
| OR Gate | [ ] |
| NAND Gate | [ ] |
| NOR Gate | [ ] |
| XOR Gate | [ ] |
| XNOR Gate | [ ] |

#### Basic Blocks (Combinational)
| Block | Status |
|--------|--------|
| Multiplexer | [ ] |
| Decoder | [ ] |
| Encoder | [ ] |
| Priority Encoder | [ ] |
| Comparator | [ ] |

#### Arithmetic Units
| Block | Status |
|--------|--------|
| Half Adder | [ ] |
| Full Adder | [ ] |
| Ripple Carry Adder | [ ] |
| Carry Lookahead Adder | [ ] |
| Subtractor | [ ] |
| Multiplier | [ ] |
| Divider | [ ] |
| ALU (Arithmetic Logic Unit) | [ ] |

#### Sequential Logic (Memory Elements)
| Block | Status |
|--------|--------|
| SR Latch | [ ] |
| D Latch | [ ] |
| D Flip-Flop | [ ] |
| T Flip-Flop | [ ] |
| JK Flip-Flop | [ ] |
| Register (N-bit) | [ ] |
| Shift Register | [ ] |
| Counter | [ ] |

#### Memory Units
| Block | Status |
|--------|--------|
| RAM | [ ] |
| FIFO Buffer | [ ] |
| Stack (LIFO) with Push/Pop | [ ] |

#### Control & Processing Units
| Block | Status |
|--------|--------|
| Finite State Machine | [ ] |
| Instruction Decoder | [ ] |
| Program Counter (PC) | [ ] |
| Simple RISC-V CPU (Single-cycle or Pipelined) | [ ] |

#### Advanced Blocks
| Block | Status |
|--------|--------|
| Barrel Shifter | [ ] |
| Booth Multiplier | [ ] |
| Wallace Tree Multiplier | [ ] |
| Floating-Point Unit (FPU) | [ ] |
| Cache Controller | [ ] |
