Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 24 21:00:11 2023
| Host         : DESKTOP-RAOGKPH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.065        0.000                      0                  175        0.262        0.000                      0                  175        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.065        0.000                      0                  175        0.262        0.000                      0                  175        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.774ns (39.905%)  route 2.672ns (60.095%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.095     9.622    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[0]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    reciever/baud_en0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.774ns (39.905%)  route 2.672ns (60.095%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.095     9.622    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[1]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    reciever/baud_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.774ns (39.905%)  route 2.672ns (60.095%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.095     9.622    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[2]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    reciever/baud_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.774ns (39.905%)  route 2.672ns (60.095%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.095     9.622    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[3]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    reciever/baud_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.774ns (41.211%)  route 2.531ns (58.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.954     9.481    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.881    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[4]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.688    reciever/baud_en0/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.774ns (41.211%)  route 2.531ns (58.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.954     9.481    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.881    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[5]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.688    reciever/baud_en0/sig_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.774ns (41.211%)  route 2.531ns (58.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.954     9.481    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.881    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[6]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.688    reciever/baud_en0/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.774ns (41.211%)  route 2.531ns (58.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.954     9.481    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.881    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[7]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.688    reciever/baud_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.774ns (41.273%)  route 2.524ns (58.727%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.947     9.475    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.887    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[28]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    reciever/baud_en0/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.774ns (41.273%)  route 2.524ns (58.727%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.625     5.177    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.802     6.457    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.298     6.755 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.755    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.287 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.287    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.401    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.515    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           0.775     8.404    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.947     9.475    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.887    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[29]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    reciever/baud_en0/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  reciever/cnt_clk_bit_reg[19]/Q
                         net (fo=3, routed)           0.118     1.765    reciever/cnt_clk_bit_reg[19]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  reciever/cnt_clk_bit_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    reciever/cnt_clk_bit_reg[16]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    reciever/cnt_clk_bit_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.507    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  reciever/cnt_clk_bit_reg[23]/Q
                         net (fo=2, routed)           0.119     1.768    reciever/cnt_clk_bit_reg[23]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  reciever/cnt_clk_bit_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    reciever/cnt_clk_bit_reg[20]_i_1_n_4
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.022    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[23]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    reciever/cnt_clk_bit_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  reciever/cnt_clk_bit_reg[15]/Q
                         net (fo=2, routed)           0.119     1.767    reciever/cnt_clk_bit_reg[15]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  reciever/cnt_clk_bit_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    reciever/cnt_clk_bit_reg[12]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    reciever/cnt_clk_bit_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.595     1.508    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  reciever/cnt_clk_bit_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  reciever/cnt_clk_bit_reg[27]/Q
                         net (fo=2, routed)           0.119     1.769    reciever/cnt_clk_bit_reg[27]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  reciever/cnt_clk_bit_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    reciever/cnt_clk_bit_reg[24]_i_1_n_4
    SLICE_X1Y38          FDRE                                         r  reciever/cnt_clk_bit_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.866     2.024    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  reciever/cnt_clk_bit_reg[27]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    reciever/cnt_clk_bit_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.505    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  reciever/cnt_clk_bit_reg[7]/Q
                         net (fo=2, routed)           0.119     1.766    reciever/cnt_clk_bit_reg[7]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  reciever/cnt_clk_bit_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    reciever/cnt_clk_bit_reg[4]_i_1_n_4
    SLICE_X1Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.861     2.019    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[7]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    reciever/cnt_clk_bit_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reciever/d_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/d_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  reciever/d_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  reciever/d_byte_reg[7]/Q
                         net (fo=2, routed)           0.175     1.846    reciever/d_byte_reg_n_0_[7]
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  reciever/d_byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.891    reciever/d_byte[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  reciever/d_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  reciever/d_byte_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120     1.626    reciever/d_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  reciever/cnt_clk_bit_reg[11]/Q
                         net (fo=2, routed)           0.120     1.768    reciever/cnt_clk_bit_reg[11]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  reciever/cnt_clk_bit_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    reciever/cnt_clk_bit_reg[8]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.020    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[11]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    reciever/cnt_clk_bit_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  reciever/cnt_clk_bit_reg[16]/Q
                         net (fo=2, routed)           0.114     1.762    reciever/cnt_clk_bit_reg[16]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  reciever/cnt_clk_bit_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    reciever/cnt_clk_bit_reg[16]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[16]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    reciever/cnt_clk_bit_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.507    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  reciever/cnt_clk_bit_reg[20]/Q
                         net (fo=2, routed)           0.116     1.765    reciever/cnt_clk_bit_reg[20]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  reciever/cnt_clk_bit_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    reciever/cnt_clk_bit_reg[20]_i_1_n_7
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.022    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  reciever/cnt_clk_bit_reg[20]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    reciever/cnt_clk_bit_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  reciever/cnt_clk_bit_reg[12]/Q
                         net (fo=2, routed)           0.116     1.764    reciever/cnt_clk_bit_reg[12]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  reciever/cnt_clk_bit_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    reciever/cnt_clk_bit_reg[12]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    reciever/cnt_clk_bit_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30     reciever/baud_en0/baud_gen_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30     reciever/baud_en0/baud_gen_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30     reciever/baud_en0/baud_gen_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30     reciever/baud_en0/baud_gen_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     reciever/baud_en0/clk_baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     reciever/baud_en0/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     reciever/baud_en0/clk_baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     reciever/baud_en0/sig_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     reciever/baud_en0/sig_cnt_reg[25]/C



