// Seed: 2872361181
module module_0 #(
    parameter id_5 = 32'd95,
    parameter id_6 = 32'd70
) (
    output tri   id_0
    , id_4,
    input  uwire id_1,
    input  tri0  id_2
);
  defparam id_5.id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input logic id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12
);
  always @(posedge "");
  module_0(
      id_11, id_5, id_6
  );
  integer id_14;
  tri id_15;
  always_comb @(1 or posedge id_6 == id_15) id_14 <= id_2;
endmodule
