
`timescale 1ns / 1ns

module test;


wire  q;

reg  d, en;



latch top(q, d, en); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grossfe2/ece425.work/latch_run1/testfixture.verilog file
`include "/home/grossfe2/ece425.work/latch_run1/testfixture.verilog"

`endif

endmodule 
