{"files":[{"patch":"@@ -4332,0 +4332,1 @@\n+    assert_different_registers(Rs2, tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -3340,2 +3340,1 @@\n-      slli(tmp1, len, LogBytesPerWord);\n-      add(s, s, tmp1);\n+      shadd(s, len, s, tmp1, LogBytesPerWord);\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -1790,2 +1790,1 @@\n-  __ slli(index, index, LogBytesPerInt);\n-  __ add(counter_addr, x7, index);\n+  __ shadd(counter_addr, index, x7, counter_addr, LogBytesPerInt);\n","filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"}]}