ARM GAS  /tmp/cc25i0ea.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "stdio.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/cc25i0ea.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart1;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim6;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** int i_flash = 0;
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  54:Core/Src/main.c **** static void MX_TIM6_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** /*to redirect printf to uart with semihosting.*/
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** int _write(int fd, char* ptr, int len) {
  64:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
  65:Core/Src/main.c ****     return len;
  66:Core/Src/main.c **** }
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c ****   int i = 0;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /tmp/cc25i0ea.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_USART1_UART_Init();
 100:Core/Src/main.c ****   MX_TIM6_Init();
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 102:Core/Src/main.c ****   # if START_TIM6
 103:Core/Src/main.c ****   if(HAL_TIM_Base_Start_IT(&htim6) != HAL_OK)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     Error_Handler();
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c ****   #endif
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     while (i_flash > 0)
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET); 
 118:Core/Src/main.c ****       HAL_Delay(100);                      
 119:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 120:Core/Src/main.c ****       HAL_Delay(100);
 121:Core/Src/main.c ****       i_flash --;
 122:Core/Src/main.c ****     }
 123:Core/Src/main.c ****     //if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET)
 124:Core/Src/main.c ****     //{
 125:Core/Src/main.c ****       if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET&&HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1
 126:Core/Src/main.c ****       {
 127:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET); //A
 128:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 129:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 130:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 131:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_SET); //E
 132:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_SET); //F
 133:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); //G
 134:Core/Src/main.c ****       } 
 135:Core/Src/main.c ****       else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET&&HAL_GPIO_ReadPin(GPIOC, GPIO_
 136:Core/Src/main.c ****       {
 137:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET); //A
 138:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 139:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 140:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET); //D
 141:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET); //E
 142:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 143:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); //G
 144:Core/Src/main.c ****       }  
 145:Core/Src/main.c ****       else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_SET&&HAL_GPIO_ReadPin(GPIOC, GPIO_PI
ARM GAS  /tmp/cc25i0ea.s 			page 4


 146:Core/Src/main.c ****       {
 147:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET); //A
 148:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 149:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET); //C
 150:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 151:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_SET); //E
 152:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 153:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET); //G
 154:Core/Src/main.c ****       }  
 155:Core/Src/main.c ****       else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_SET&&HAL_GPIO_ReadPin(GPIOC, GPIO_PI
 156:Core/Src/main.c ****       {
 157:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET); //A
 158:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 159:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 160:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 161:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET); //E
 162:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 163:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET); //G
 164:Core/Src/main.c ****       }  
 165:Core/Src/main.c ****     //} 
 166:Core/Src/main.c ****     
 167:Core/Src/main.c ****     /* USER CODE END WHILE */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   /* USER CODE END 3 */
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief System Clock Configuration
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void SystemClock_Config(void)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 186:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 189:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 199:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
ARM GAS  /tmp/cc25i0ea.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief TIM6 Initialization Function
 221:Core/Src/main.c ****   * @param None
 222:Core/Src/main.c ****   * @retval None
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c **** static void MX_TIM6_Init(void)
 225:Core/Src/main.c **** {
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END TIM6_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE END TIM6_Init 1 */
 236:Core/Src/main.c ****   htim6.Instance = TIM6;
 237:Core/Src/main.c ****   htim6.Init.Prescaler = 16 * 168 * 2 - 1;
 238:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 239:Core/Src/main.c ****   htim6.Init.Period = 65535;
 240:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 241:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****     Error_Handler();
 244:Core/Src/main.c ****   }
 245:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 246:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 247:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END TIM6_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief USART1 Initialization Function
 259:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/cc25i0ea.s 			page 6


 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 263:Core/Src/main.c **** {
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 272:Core/Src/main.c ****   huart1.Instance = USART1;
 273:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 274:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 275:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 276:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 277:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 278:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 279:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 280:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /**
 291:Core/Src/main.c ****   * @brief GPIO Initialization Function
 292:Core/Src/main.c ****   * @param None
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** static void MX_GPIO_Init(void)
 296:Core/Src/main.c **** {
  28              		.loc 1 296 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 297:Core/Src/main.c ****    GPIO_InitTypeDef GPIO_Initure;
  42              		.loc 1 297 4 view .LVU1
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 300:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  43              		.loc 1 300 3 view .LVU2
ARM GAS  /tmp/cc25i0ea.s 			page 7


  44              	.LBB4:
  45              		.loc 1 300 3 view .LVU3
  46 0004 0024     		movs	r4, #0
  47 0006 0194     		str	r4, [sp, #4]
  48              		.loc 1 300 3 view .LVU4
  49 0008 334B     		ldr	r3, .L3
  50 000a 1A6B     		ldr	r2, [r3, #48]
  51 000c 42F08002 		orr	r2, r2, #128
  52 0010 1A63     		str	r2, [r3, #48]
  53              		.loc 1 300 3 view .LVU5
  54 0012 1A6B     		ldr	r2, [r3, #48]
  55 0014 02F08002 		and	r2, r2, #128
  56 0018 0192     		str	r2, [sp, #4]
  57              		.loc 1 300 3 view .LVU6
  58 001a 019A     		ldr	r2, [sp, #4]
  59              	.LBE4:
  60              		.loc 1 300 3 view .LVU7
 301:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  61              		.loc 1 301 3 view .LVU8
  62              	.LBB5:
  63              		.loc 1 301 3 view .LVU9
  64 001c 0294     		str	r4, [sp, #8]
  65              		.loc 1 301 3 view .LVU10
  66 001e 1A6B     		ldr	r2, [r3, #48]
  67 0020 42F00102 		orr	r2, r2, #1
  68 0024 1A63     		str	r2, [r3, #48]
  69              		.loc 1 301 3 view .LVU11
  70 0026 1A6B     		ldr	r2, [r3, #48]
  71 0028 02F00102 		and	r2, r2, #1
  72 002c 0292     		str	r2, [sp, #8]
  73              		.loc 1 301 3 view .LVU12
  74 002e 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 301 3 view .LVU13
 302:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE(); 
  77              		.loc 1 302 3 view .LVU14
  78              	.LBB6:
  79              		.loc 1 302 3 view .LVU15
  80 0030 0394     		str	r4, [sp, #12]
  81              		.loc 1 302 3 view .LVU16
  82 0032 1A6B     		ldr	r2, [r3, #48]
  83 0034 42F02002 		orr	r2, r2, #32
  84 0038 1A63     		str	r2, [r3, #48]
  85              		.loc 1 302 3 view .LVU17
  86 003a 1A6B     		ldr	r2, [r3, #48]
  87 003c 02F02002 		and	r2, r2, #32
  88 0040 0392     		str	r2, [sp, #12]
  89              		.loc 1 302 3 view .LVU18
  90 0042 039A     		ldr	r2, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 302 3 view .LVU19
 303:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE(); 
  93              		.loc 1 303 3 view .LVU20
  94              	.LBB7:
  95              		.loc 1 303 3 view .LVU21
  96 0044 0494     		str	r4, [sp, #16]
  97              		.loc 1 303 3 view .LVU22
ARM GAS  /tmp/cc25i0ea.s 			page 8


  98 0046 1A6B     		ldr	r2, [r3, #48]
  99 0048 42F00402 		orr	r2, r2, #4
 100 004c 1A63     		str	r2, [r3, #48]
 101              		.loc 1 303 3 view .LVU23
 102 004e 1B6B     		ldr	r3, [r3, #48]
 103 0050 03F00403 		and	r3, r3, #4
 104 0054 0493     		str	r3, [sp, #16]
 105              		.loc 1 303 3 view .LVU24
 106 0056 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 303 3 view .LVU25
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /*Configure GPIO pins : PF0 PF1 */
 306:Core/Src/main.c ****   GPIO_Initure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | 
 109              		.loc 1 306 3 view .LVU26
 110              		.loc 1 306 20 is_stmt 0 view .LVU27
 111 0058 FF23     		movs	r3, #255
 112 005a 0593     		str	r3, [sp, #20]
 307:Core/Src/main.c ****   GPIO_Initure.Mode = GPIO_MODE_OUTPUT_PP;
 113              		.loc 1 307 3 is_stmt 1 view .LVU28
 114              		.loc 1 307 21 is_stmt 0 view .LVU29
 115 005c 0123     		movs	r3, #1
 116 005e 0693     		str	r3, [sp, #24]
 308:Core/Src/main.c ****   GPIO_Initure.Pull = GPIO_NOPULL;
 117              		.loc 1 308 3 is_stmt 1 view .LVU30
 118              		.loc 1 308 21 is_stmt 0 view .LVU31
 119 0060 0794     		str	r4, [sp, #28]
 309:Core/Src/main.c ****   GPIO_Initure.Speed = GPIO_SPEED_FREQ_LOW;
 120              		.loc 1 309 3 is_stmt 1 view .LVU32
 121              		.loc 1 309 22 is_stmt 0 view .LVU33
 122 0062 0894     		str	r4, [sp, #32]
 310:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_Initure);
 123              		.loc 1 310 3 is_stmt 1 view .LVU34
 124 0064 1D4D     		ldr	r5, .L3+4
 125 0066 05A9     		add	r1, sp, #20
 126 0068 2846     		mov	r0, r5
 127 006a FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL0:
 311:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 129              		.loc 1 311 3 view .LVU35
 130 006e 2246     		mov	r2, r4
 131 0070 8021     		movs	r1, #128
 132 0072 2846     		mov	r0, r5
 133 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 134              	.LVL1:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /*Configure GPIO pins : PC0 PC1 */
 314:Core/Src/main.c ****   GPIO_Initure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* sw1 & 2*/
 135              		.loc 1 314 3 view .LVU36
 136              		.loc 1 314 20 is_stmt 0 view .LVU37
 137 0078 0723     		movs	r3, #7
 138 007a 0593     		str	r3, [sp, #20]
 315:Core/Src/main.c ****   GPIO_Initure.Mode = GPIO_MODE_INPUT;
 139              		.loc 1 315 3 is_stmt 1 view .LVU38
 140              		.loc 1 315 21 is_stmt 0 view .LVU39
 141 007c 0694     		str	r4, [sp, #24]
 316:Core/Src/main.c ****   GPIO_Initure.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc25i0ea.s 			page 9


 142              		.loc 1 316 3 is_stmt 1 view .LVU40
 143              		.loc 1 316 21 is_stmt 0 view .LVU41
 144 007e 0794     		str	r4, [sp, #28]
 317:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_Initure);
 145              		.loc 1 317 3 is_stmt 1 view .LVU42
 146 0080 A5F54065 		sub	r5, r5, #3072
 147 0084 05A9     		add	r1, sp, #20
 148 0086 2846     		mov	r0, r5
 149 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL2:
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /*Configure GPIO pin : PC8 */
 320:Core/Src/main.c ****   GPIO_Initure.Pin = GPIO_PIN_8;   /* key1_n */
 151              		.loc 1 320 3 view .LVU43
 152              		.loc 1 320 20 is_stmt 0 view .LVU44
 153 008c 4FF48073 		mov	r3, #256
 154 0090 0593     		str	r3, [sp, #20]
 321:Core/Src/main.c ****   GPIO_Initure.Mode = GPIO_MODE_IT_RISING;
 155              		.loc 1 321 3 is_stmt 1 view .LVU45
 156              		.loc 1 321 21 is_stmt 0 view .LVU46
 157 0092 4FF48816 		mov	r6, #1114112
 158 0096 0696     		str	r6, [sp, #24]
 322:Core/Src/main.c ****   GPIO_Initure.Pull = GPIO_NOPULL;
 159              		.loc 1 322 3 is_stmt 1 view .LVU47
 160              		.loc 1 322 21 is_stmt 0 view .LVU48
 161 0098 0794     		str	r4, [sp, #28]
 323:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_Initure);
 162              		.loc 1 323 3 is_stmt 1 view .LVU49
 163 009a 05A9     		add	r1, sp, #20
 164 009c 2846     		mov	r0, r5
 165 009e FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL3:
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 167              		.loc 1 325 3 view .LVU50
 168 00a2 2246     		mov	r2, r4
 169 00a4 0521     		movs	r1, #5
 170 00a6 1720     		movs	r0, #23
 171 00a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 172              	.LVL4:
 326:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 173              		.loc 1 326 3 view .LVU51
 174 00ac 1720     		movs	r0, #23
 175 00ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 176              	.LVL5:
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   GPIO_Initure.Pin = GPIO_PIN_11; /* key1_n */
 177              		.loc 1 328 3 view .LVU52
 178              		.loc 1 328 20 is_stmt 0 view .LVU53
 179 00b2 4FF40063 		mov	r3, #2048
 180 00b6 0593     		str	r3, [sp, #20]
 329:Core/Src/main.c ****   GPIO_Initure.Mode = GPIO_MODE_IT_RISING;
 181              		.loc 1 329 3 is_stmt 1 view .LVU54
 182              		.loc 1 329 21 is_stmt 0 view .LVU55
 183 00b8 0696     		str	r6, [sp, #24]
 330:Core/Src/main.c ****   GPIO_Initure.Pull = GPIO_NOPULL;
 184              		.loc 1 330 3 is_stmt 1 view .LVU56
ARM GAS  /tmp/cc25i0ea.s 			page 10


 185              		.loc 1 330 21 is_stmt 0 view .LVU57
 186 00ba 0794     		str	r4, [sp, #28]
 331:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_Initure);
 187              		.loc 1 331 3 is_stmt 1 view .LVU58
 188 00bc 05A9     		add	r1, sp, #20
 189 00be 2846     		mov	r0, r5
 190 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL6:
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 192              		.loc 1 333 3 view .LVU59
 193 00c4 2246     		mov	r2, r4
 194 00c6 0421     		movs	r1, #4
 195 00c8 2820     		movs	r0, #40
 196 00ca FFF7FEFF 		bl	HAL_NVIC_SetPriority
 197              	.LVL7:
 334:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  
 198              		.loc 1 334 3 view .LVU60
 199 00ce 2820     		movs	r0, #40
 200 00d0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 201              	.LVL8:
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** }
 202              		.loc 1 336 1 is_stmt 0 view .LVU61
 203 00d4 0AB0     		add	sp, sp, #40
 204              	.LCFI2:
 205              		.cfi_def_cfa_offset 16
 206              		@ sp needed
 207 00d6 70BD     		pop	{r4, r5, r6, pc}
 208              	.L4:
 209              		.align	2
 210              	.L3:
 211 00d8 00380240 		.word	1073887232
 212 00dc 00140240 		.word	1073878016
 213              		.cfi_endproc
 214              	.LFE138:
 216              		.section	.text._write,"ax",%progbits
 217              		.align	1
 218              		.global	_write
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	_write:
 224              	.LVL9:
 225              	.LFB133:
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 226              		.loc 1 63 40 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 230              		.loc 1 63 40 is_stmt 0 view .LVU63
 231 0000 10B5     		push	{r4, lr}
 232              	.LCFI3:
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 4, -8
 235              		.cfi_offset 14, -4
ARM GAS  /tmp/cc25i0ea.s 			page 11


 236 0002 1446     		mov	r4, r2
  64:Core/Src/main.c ****     return len;
 237              		.loc 1 64 5 is_stmt 1 view .LVU64
 238 0004 4FF0FF33 		mov	r3, #-1
 239 0008 92B2     		uxth	r2, r2
 240              	.LVL10:
  64:Core/Src/main.c ****     return len;
 241              		.loc 1 64 5 is_stmt 0 view .LVU65
 242 000a 0248     		ldr	r0, .L7
 243              	.LVL11:
  64:Core/Src/main.c ****     return len;
 244              		.loc 1 64 5 view .LVU66
 245 000c FFF7FEFF 		bl	HAL_UART_Transmit
 246              	.LVL12:
  65:Core/Src/main.c **** }
 247              		.loc 1 65 5 is_stmt 1 view .LVU67
  66:Core/Src/main.c **** 
 248              		.loc 1 66 1 is_stmt 0 view .LVU68
 249 0010 2046     		mov	r0, r4
 250 0012 10BD     		pop	{r4, pc}
 251              	.LVL13:
 252              	.L8:
  66:Core/Src/main.c **** 
 253              		.loc 1 66 1 view .LVU69
 254              		.align	2
 255              	.L7:
 256 0014 00000000 		.word	huart1
 257              		.cfi_endproc
 258              	.LFE133:
 260              		.section	.text.Error_Handler,"ax",%progbits
 261              		.align	1
 262              		.global	Error_Handler
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	Error_Handler:
 268              	.LFB139:
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** /* USER CODE END 4 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /**
 343:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 344:Core/Src/main.c ****   * @retval None
 345:Core/Src/main.c ****   */
 346:Core/Src/main.c **** void Error_Handler(void)
 347:Core/Src/main.c **** {
 269              		.loc 1 347 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ Volatile: function does not return.
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274              		@ link register save eliminated.
 348:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 349:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state 
 350:Core/Src/main.c ****   用户可以添加自己的实现来报告 HAL 错误返回状态*/
ARM GAS  /tmp/cc25i0ea.s 			page 12


 351:Core/Src/main.c ****   __disable_irq();
 275              		.loc 1 351 3 view .LVU71
 276              	.LBB8:
 277              	.LBI8:
 278              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  /tmp/cc25i0ea.s 			page 13


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc25i0ea.s 			page 14


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 279              		.loc 2 140 27 view .LVU72
 280              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 281              		.loc 2 142 3 view .LVU73
 282              		.syntax unified
 283              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 284 0000 72B6     		cpsid i
 285              	@ 0 "" 2
 286              		.thumb
 287              		.syntax unified
 288              	.L10:
 289              	.LBE9:
 290              	.LBE8:
 352:Core/Src/main.c ****   while (1)
 291              		.loc 1 352 3 discriminator 1 view .LVU74
 353:Core/Src/main.c ****   {
 354:Core/Src/main.c ****   }
 292              		.loc 1 354 3 discriminator 1 view .LVU75
 352:Core/Src/main.c ****   while (1)
 293              		.loc 1 352 9 discriminator 1 view .LVU76
 294 0002 FEE7     		b	.L10
 295              		.cfi_endproc
 296              	.LFE139:
 298              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 299              		.align	1
ARM GAS  /tmp/cc25i0ea.s 			page 15


 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	MX_USART1_UART_Init:
 305              	.LFB137:
 263:Core/Src/main.c **** 
 306              		.loc 1 263 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310 0000 08B5     		push	{r3, lr}
 311              	.LCFI4:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 3, -8
 314              		.cfi_offset 14, -4
 272:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 315              		.loc 1 272 3 view .LVU78
 272:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 316              		.loc 1 272 19 is_stmt 0 view .LVU79
 317 0002 0A48     		ldr	r0, .L15
 318 0004 0A4B     		ldr	r3, .L15+4
 319 0006 0360     		str	r3, [r0]
 273:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 320              		.loc 1 273 3 is_stmt 1 view .LVU80
 273:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 321              		.loc 1 273 24 is_stmt 0 view .LVU81
 322 0008 4FF4E133 		mov	r3, #115200
 323 000c 4360     		str	r3, [r0, #4]
 274:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 324              		.loc 1 274 3 is_stmt 1 view .LVU82
 274:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 325              		.loc 1 274 26 is_stmt 0 view .LVU83
 326 000e 0023     		movs	r3, #0
 327 0010 8360     		str	r3, [r0, #8]
 275:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 328              		.loc 1 275 3 is_stmt 1 view .LVU84
 275:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 329              		.loc 1 275 24 is_stmt 0 view .LVU85
 330 0012 C360     		str	r3, [r0, #12]
 276:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 331              		.loc 1 276 3 is_stmt 1 view .LVU86
 276:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 332              		.loc 1 276 22 is_stmt 0 view .LVU87
 333 0014 0361     		str	r3, [r0, #16]
 277:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 334              		.loc 1 277 3 is_stmt 1 view .LVU88
 277:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 335              		.loc 1 277 20 is_stmt 0 view .LVU89
 336 0016 0C22     		movs	r2, #12
 337 0018 4261     		str	r2, [r0, #20]
 278:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 338              		.loc 1 278 3 is_stmt 1 view .LVU90
 278:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 339              		.loc 1 278 25 is_stmt 0 view .LVU91
 340 001a 8361     		str	r3, [r0, #24]
 279:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 341              		.loc 1 279 3 is_stmt 1 view .LVU92
ARM GAS  /tmp/cc25i0ea.s 			page 16


 279:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 342              		.loc 1 279 28 is_stmt 0 view .LVU93
 343 001c C361     		str	r3, [r0, #28]
 280:Core/Src/main.c ****   {
 344              		.loc 1 280 3 is_stmt 1 view .LVU94
 280:Core/Src/main.c ****   {
 345              		.loc 1 280 7 is_stmt 0 view .LVU95
 346 001e FFF7FEFF 		bl	HAL_UART_Init
 347              	.LVL14:
 280:Core/Src/main.c ****   {
 348              		.loc 1 280 6 view .LVU96
 349 0022 00B9     		cbnz	r0, .L14
 288:Core/Src/main.c **** 
 350              		.loc 1 288 1 view .LVU97
 351 0024 08BD     		pop	{r3, pc}
 352              	.L14:
 282:Core/Src/main.c ****   }
 353              		.loc 1 282 5 is_stmt 1 view .LVU98
 354 0026 FFF7FEFF 		bl	Error_Handler
 355              	.LVL15:
 356              	.L16:
 357 002a 00BF     		.align	2
 358              	.L15:
 359 002c 00000000 		.word	huart1
 360 0030 00100140 		.word	1073811456
 361              		.cfi_endproc
 362              	.LFE137:
 364              		.section	.text.MX_TIM6_Init,"ax",%progbits
 365              		.align	1
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	MX_TIM6_Init:
 371              	.LFB136:
 225:Core/Src/main.c **** 
 372              		.loc 1 225 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 8
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376 0000 00B5     		push	{lr}
 377              	.LCFI5:
 378              		.cfi_def_cfa_offset 4
 379              		.cfi_offset 14, -4
 380 0002 83B0     		sub	sp, sp, #12
 381              	.LCFI6:
 382              		.cfi_def_cfa_offset 16
 231:Core/Src/main.c **** 
 383              		.loc 1 231 3 view .LVU100
 231:Core/Src/main.c **** 
 384              		.loc 1 231 27 is_stmt 0 view .LVU101
 385 0004 0023     		movs	r3, #0
 386 0006 0093     		str	r3, [sp]
 387 0008 0193     		str	r3, [sp, #4]
 236:Core/Src/main.c ****   htim6.Init.Prescaler = 16 * 168 * 2 - 1;
 388              		.loc 1 236 3 is_stmt 1 view .LVU102
 236:Core/Src/main.c ****   htim6.Init.Prescaler = 16 * 168 * 2 - 1;
 389              		.loc 1 236 18 is_stmt 0 view .LVU103
ARM GAS  /tmp/cc25i0ea.s 			page 17


 390 000a 0E48     		ldr	r0, .L23
 391 000c 0E4A     		ldr	r2, .L23+4
 392 000e 0260     		str	r2, [r0]
 237:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 393              		.loc 1 237 3 is_stmt 1 view .LVU104
 237:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 394              		.loc 1 237 24 is_stmt 0 view .LVU105
 395 0010 41F2FF42 		movw	r2, #5375
 396 0014 4260     		str	r2, [r0, #4]
 238:Core/Src/main.c ****   htim6.Init.Period = 65535;
 397              		.loc 1 238 3 is_stmt 1 view .LVU106
 238:Core/Src/main.c ****   htim6.Init.Period = 65535;
 398              		.loc 1 238 26 is_stmt 0 view .LVU107
 399 0016 8360     		str	r3, [r0, #8]
 239:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 400              		.loc 1 239 3 is_stmt 1 view .LVU108
 239:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 401              		.loc 1 239 21 is_stmt 0 view .LVU109
 402 0018 4FF6FF72 		movw	r2, #65535
 403 001c C260     		str	r2, [r0, #12]
 240:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 404              		.loc 1 240 3 is_stmt 1 view .LVU110
 240:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 405              		.loc 1 240 32 is_stmt 0 view .LVU111
 406 001e 8361     		str	r3, [r0, #24]
 241:Core/Src/main.c ****   {
 407              		.loc 1 241 3 is_stmt 1 view .LVU112
 241:Core/Src/main.c ****   {
 408              		.loc 1 241 7 is_stmt 0 view .LVU113
 409 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 410              	.LVL16:
 241:Core/Src/main.c ****   {
 411              		.loc 1 241 6 view .LVU114
 412 0024 50B9     		cbnz	r0, .L21
 245:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 413              		.loc 1 245 3 is_stmt 1 view .LVU115
 245:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 414              		.loc 1 245 37 is_stmt 0 view .LVU116
 415 0026 0023     		movs	r3, #0
 416 0028 0093     		str	r3, [sp]
 246:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 417              		.loc 1 246 3 is_stmt 1 view .LVU117
 246:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 418              		.loc 1 246 33 is_stmt 0 view .LVU118
 419 002a 0193     		str	r3, [sp, #4]
 247:Core/Src/main.c ****   {
 420              		.loc 1 247 3 is_stmt 1 view .LVU119
 247:Core/Src/main.c ****   {
 421              		.loc 1 247 7 is_stmt 0 view .LVU120
 422 002c 6946     		mov	r1, sp
 423 002e 0548     		ldr	r0, .L23
 424 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 425              	.LVL17:
 247:Core/Src/main.c ****   {
 426              		.loc 1 247 6 view .LVU121
 427 0034 20B9     		cbnz	r0, .L22
 255:Core/Src/main.c **** 
ARM GAS  /tmp/cc25i0ea.s 			page 18


 428              		.loc 1 255 1 view .LVU122
 429 0036 03B0     		add	sp, sp, #12
 430              	.LCFI7:
 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 4
 433              		@ sp needed
 434 0038 5DF804FB 		ldr	pc, [sp], #4
 435              	.L21:
 436              	.LCFI8:
 437              		.cfi_restore_state
 243:Core/Src/main.c ****   }
 438              		.loc 1 243 5 is_stmt 1 view .LVU123
 439 003c FFF7FEFF 		bl	Error_Handler
 440              	.LVL18:
 441              	.L22:
 249:Core/Src/main.c ****   }
 442              		.loc 1 249 5 view .LVU124
 443 0040 FFF7FEFF 		bl	Error_Handler
 444              	.LVL19:
 445              	.L24:
 446              		.align	2
 447              	.L23:
 448 0044 00000000 		.word	htim6
 449 0048 00100040 		.word	1073745920
 450              		.cfi_endproc
 451              	.LFE136:
 453              		.section	.text.SystemClock_Config,"ax",%progbits
 454              		.align	1
 455              		.global	SystemClock_Config
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	SystemClock_Config:
 461              	.LFB135:
 179:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 462              		.loc 1 179 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 80
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 00B5     		push	{lr}
 467              	.LCFI9:
 468              		.cfi_def_cfa_offset 4
 469              		.cfi_offset 14, -4
 470 0002 95B0     		sub	sp, sp, #84
 471              	.LCFI10:
 472              		.cfi_def_cfa_offset 88
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 473              		.loc 1 180 3 view .LVU126
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 474              		.loc 1 180 22 is_stmt 0 view .LVU127
 475 0004 3022     		movs	r2, #48
 476 0006 0021     		movs	r1, #0
 477 0008 08A8     		add	r0, sp, #32
 478 000a FFF7FEFF 		bl	memset
 479              	.LVL20:
 181:Core/Src/main.c **** 
 480              		.loc 1 181 3 is_stmt 1 view .LVU128
ARM GAS  /tmp/cc25i0ea.s 			page 19


 181:Core/Src/main.c **** 
 481              		.loc 1 181 22 is_stmt 0 view .LVU129
 482 000e 0023     		movs	r3, #0
 483 0010 0393     		str	r3, [sp, #12]
 484 0012 0493     		str	r3, [sp, #16]
 485 0014 0593     		str	r3, [sp, #20]
 486 0016 0693     		str	r3, [sp, #24]
 487 0018 0793     		str	r3, [sp, #28]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 488              		.loc 1 185 3 is_stmt 1 view .LVU130
 489              	.LBB10:
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 490              		.loc 1 185 3 view .LVU131
 491 001a 0193     		str	r3, [sp, #4]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 492              		.loc 1 185 3 view .LVU132
 493 001c 214A     		ldr	r2, .L31
 494 001e 116C     		ldr	r1, [r2, #64]
 495 0020 41F08051 		orr	r1, r1, #268435456
 496 0024 1164     		str	r1, [r2, #64]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 497              		.loc 1 185 3 view .LVU133
 498 0026 126C     		ldr	r2, [r2, #64]
 499 0028 02F08052 		and	r2, r2, #268435456
 500 002c 0192     		str	r2, [sp, #4]
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 501              		.loc 1 185 3 view .LVU134
 502 002e 019A     		ldr	r2, [sp, #4]
 503              	.LBE10:
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 504              		.loc 1 185 3 view .LVU135
 186:Core/Src/main.c **** 
 505              		.loc 1 186 3 view .LVU136
 506              	.LBB11:
 186:Core/Src/main.c **** 
 507              		.loc 1 186 3 view .LVU137
 508 0030 0293     		str	r3, [sp, #8]
 186:Core/Src/main.c **** 
 509              		.loc 1 186 3 view .LVU138
 510 0032 1D4B     		ldr	r3, .L31+4
 511 0034 1A68     		ldr	r2, [r3]
 512 0036 42F48042 		orr	r2, r2, #16384
 513 003a 1A60     		str	r2, [r3]
 186:Core/Src/main.c **** 
 514              		.loc 1 186 3 view .LVU139
 515 003c 1B68     		ldr	r3, [r3]
 516 003e 03F48043 		and	r3, r3, #16384
 517 0042 0293     		str	r3, [sp, #8]
 186:Core/Src/main.c **** 
 518              		.loc 1 186 3 view .LVU140
 519 0044 029B     		ldr	r3, [sp, #8]
 520              	.LBE11:
 186:Core/Src/main.c **** 
 521              		.loc 1 186 3 view .LVU141
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 522              		.loc 1 191 3 view .LVU142
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
ARM GAS  /tmp/cc25i0ea.s 			page 20


 523              		.loc 1 191 36 is_stmt 0 view .LVU143
 524 0046 0123     		movs	r3, #1
 525 0048 0893     		str	r3, [sp, #32]
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 526              		.loc 1 192 3 is_stmt 1 view .LVU144
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 527              		.loc 1 192 30 is_stmt 0 view .LVU145
 528 004a 4FF48033 		mov	r3, #65536
 529 004e 0993     		str	r3, [sp, #36]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 530              		.loc 1 193 3 is_stmt 1 view .LVU146
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 531              		.loc 1 193 34 is_stmt 0 view .LVU147
 532 0050 0223     		movs	r3, #2
 533 0052 0E93     		str	r3, [sp, #56]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 534              		.loc 1 194 3 is_stmt 1 view .LVU148
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 535              		.loc 1 194 35 is_stmt 0 view .LVU149
 536 0054 4FF48002 		mov	r2, #4194304
 537 0058 0F92     		str	r2, [sp, #60]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 538              		.loc 1 195 3 is_stmt 1 view .LVU150
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 539              		.loc 1 195 30 is_stmt 0 view .LVU151
 540 005a 1922     		movs	r2, #25
 541 005c 1092     		str	r2, [sp, #64]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 542              		.loc 1 196 3 is_stmt 1 view .LVU152
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 543              		.loc 1 196 30 is_stmt 0 view .LVU153
 544 005e 4FF4A872 		mov	r2, #336
 545 0062 1192     		str	r2, [sp, #68]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 546              		.loc 1 197 3 is_stmt 1 view .LVU154
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 547              		.loc 1 197 30 is_stmt 0 view .LVU155
 548 0064 1293     		str	r3, [sp, #72]
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 549              		.loc 1 198 3 is_stmt 1 view .LVU156
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 550              		.loc 1 198 30 is_stmt 0 view .LVU157
 551 0066 0423     		movs	r3, #4
 552 0068 1393     		str	r3, [sp, #76]
 199:Core/Src/main.c ****   {
 553              		.loc 1 199 3 is_stmt 1 view .LVU158
 199:Core/Src/main.c ****   {
 554              		.loc 1 199 7 is_stmt 0 view .LVU159
 555 006a 08A8     		add	r0, sp, #32
 556 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 557              	.LVL21:
 199:Core/Src/main.c ****   {
 558              		.loc 1 199 6 view .LVU160
 559 0070 98B9     		cbnz	r0, .L29
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 560              		.loc 1 206 3 is_stmt 1 view .LVU161
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/cc25i0ea.s 			page 21


 561              		.loc 1 206 31 is_stmt 0 view .LVU162
 562 0072 0F23     		movs	r3, #15
 563 0074 0393     		str	r3, [sp, #12]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 564              		.loc 1 208 3 is_stmt 1 view .LVU163
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 565              		.loc 1 208 34 is_stmt 0 view .LVU164
 566 0076 0223     		movs	r3, #2
 567 0078 0493     		str	r3, [sp, #16]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 568              		.loc 1 209 3 is_stmt 1 view .LVU165
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 569              		.loc 1 209 35 is_stmt 0 view .LVU166
 570 007a 0023     		movs	r3, #0
 571 007c 0593     		str	r3, [sp, #20]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 572              		.loc 1 210 3 is_stmt 1 view .LVU167
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 573              		.loc 1 210 36 is_stmt 0 view .LVU168
 574 007e 4FF4A053 		mov	r3, #5120
 575 0082 0693     		str	r3, [sp, #24]
 211:Core/Src/main.c **** 
 576              		.loc 1 211 3 is_stmt 1 view .LVU169
 211:Core/Src/main.c **** 
 577              		.loc 1 211 36 is_stmt 0 view .LVU170
 578 0084 4FF48053 		mov	r3, #4096
 579 0088 0793     		str	r3, [sp, #28]
 213:Core/Src/main.c ****   {
 580              		.loc 1 213 3 is_stmt 1 view .LVU171
 213:Core/Src/main.c ****   {
 581              		.loc 1 213 7 is_stmt 0 view .LVU172
 582 008a 0521     		movs	r1, #5
 583 008c 03A8     		add	r0, sp, #12
 584 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 585              	.LVL22:
 213:Core/Src/main.c ****   {
 586              		.loc 1 213 6 view .LVU173
 587 0092 20B9     		cbnz	r0, .L30
 217:Core/Src/main.c **** 
 588              		.loc 1 217 1 view .LVU174
 589 0094 15B0     		add	sp, sp, #84
 590              	.LCFI11:
 591              		.cfi_remember_state
 592              		.cfi_def_cfa_offset 4
 593              		@ sp needed
 594 0096 5DF804FB 		ldr	pc, [sp], #4
 595              	.L29:
 596              	.LCFI12:
 597              		.cfi_restore_state
 201:Core/Src/main.c ****   }
 598              		.loc 1 201 5 is_stmt 1 view .LVU175
 599 009a FFF7FEFF 		bl	Error_Handler
 600              	.LVL23:
 601              	.L30:
 215:Core/Src/main.c ****   }
 602              		.loc 1 215 5 view .LVU176
 603 009e FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc25i0ea.s 			page 22


 604              	.LVL24:
 605              	.L32:
 606 00a2 00BF     		.align	2
 607              	.L31:
 608 00a4 00380240 		.word	1073887232
 609 00a8 00700040 		.word	1073770496
 610              		.cfi_endproc
 611              	.LFE135:
 613              		.section	.text.main,"ax",%progbits
 614              		.align	1
 615              		.global	main
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	main:
 621              	.LFB134:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 622              		.loc 1 75 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626 0000 10B5     		push	{r4, lr}
 627              	.LCFI13:
 628              		.cfi_def_cfa_offset 8
 629              		.cfi_offset 4, -8
 630              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 631              		.loc 1 77 3 view .LVU178
 632              	.LVL25:
  84:Core/Src/main.c **** 
 633              		.loc 1 84 3 view .LVU179
 634 0002 FFF7FEFF 		bl	HAL_Init
 635              	.LVL26:
  91:Core/Src/main.c **** 
 636              		.loc 1 91 3 view .LVU180
 637 0006 FFF7FEFF 		bl	SystemClock_Config
 638              	.LVL27:
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
 639              		.loc 1 98 3 view .LVU181
 640 000a FFF7FEFF 		bl	MX_GPIO_Init
 641              	.LVL28:
  99:Core/Src/main.c ****   MX_TIM6_Init();
 642              		.loc 1 99 3 view .LVU182
 643 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 644              	.LVL29:
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 645              		.loc 1 100 3 view .LVU183
 646 0012 FFF7FEFF 		bl	MX_TIM6_Init
 647              	.LVL30:
 103:Core/Src/main.c ****   {
 648              		.loc 1 103 3 view .LVU184
 103:Core/Src/main.c ****   {
 649              		.loc 1 103 6 is_stmt 0 view .LVU185
 650 0016 7448     		ldr	r0, .L44
 651 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 652              	.LVL31:
 103:Core/Src/main.c ****   {
ARM GAS  /tmp/cc25i0ea.s 			page 23


 653              		.loc 1 103 5 view .LVU186
 654 001c B0B1     		cbz	r0, .L34
 105:Core/Src/main.c ****   }
 655              		.loc 1 105 5 is_stmt 1 view .LVU187
 656 001e FFF7FEFF 		bl	Error_Handler
 657              	.LVL32:
 658              	.L35:
 117:Core/Src/main.c ****       HAL_Delay(100);                      
 659              		.loc 1 117 7 view .LVU188
 660 0022 724C     		ldr	r4, .L44+4
 661 0024 0122     		movs	r2, #1
 662 0026 8021     		movs	r1, #128
 663 0028 2046     		mov	r0, r4
 664 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 665              	.LVL33:
 118:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 666              		.loc 1 118 7 view .LVU189
 667 002e 6420     		movs	r0, #100
 668 0030 FFF7FEFF 		bl	HAL_Delay
 669              	.LVL34:
 119:Core/Src/main.c ****       HAL_Delay(100);
 670              		.loc 1 119 7 view .LVU190
 671 0034 0022     		movs	r2, #0
 672 0036 8021     		movs	r1, #128
 673 0038 2046     		mov	r0, r4
 674 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 675              	.LVL35:
 120:Core/Src/main.c ****       i_flash --;
 676              		.loc 1 120 7 view .LVU191
 677 003e 6420     		movs	r0, #100
 678 0040 FFF7FEFF 		bl	HAL_Delay
 679              	.LVL36:
 121:Core/Src/main.c ****     }
 680              		.loc 1 121 7 view .LVU192
 121:Core/Src/main.c ****     }
 681              		.loc 1 121 15 is_stmt 0 view .LVU193
 682 0044 6A4A     		ldr	r2, .L44+8
 683 0046 1368     		ldr	r3, [r2]
 684 0048 013B     		subs	r3, r3, #1
 685 004a 1360     		str	r3, [r2]
 686              	.L34:
 115:Core/Src/main.c ****     {
 687              		.loc 1 115 20 is_stmt 1 view .LVU194
 688 004c 684B     		ldr	r3, .L44+8
 689 004e 1B68     		ldr	r3, [r3]
 690 0050 002B     		cmp	r3, #0
 691 0052 E6DC     		bgt	.L35
 125:Core/Src/main.c ****       {
 692              		.loc 1 125 7 view .LVU195
 125:Core/Src/main.c ****       {
 693              		.loc 1 125 11 is_stmt 0 view .LVU196
 694 0054 0121     		movs	r1, #1
 695 0056 6748     		ldr	r0, .L44+12
 696 0058 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 697              	.LVL37:
 125:Core/Src/main.c ****       {
 698              		.loc 1 125 10 view .LVU197
ARM GAS  /tmp/cc25i0ea.s 			page 24


 699 005c 40B9     		cbnz	r0, .L36
 125:Core/Src/main.c ****       {
 700              		.loc 1 125 66 discriminator 1 view .LVU198
 701 005e 0221     		movs	r1, #2
 702 0060 00F18040 		add	r0, r0, #1073741824
 703 0064 00F50230 		add	r0, r0, #133120
 704 0068 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 705              	.LVL38:
 125:Core/Src/main.c ****       {
 706              		.loc 1 125 64 discriminator 1 view .LVU199
 707 006c 0028     		cmp	r0, #0
 708 006e 44D0     		beq	.L41
 709              	.L36:
 135:Core/Src/main.c ****       {
 710              		.loc 1 135 12 is_stmt 1 view .LVU200
 135:Core/Src/main.c ****       {
 711              		.loc 1 135 16 is_stmt 0 view .LVU201
 712 0070 0121     		movs	r1, #1
 713 0072 6048     		ldr	r0, .L44+12
 714 0074 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 715              	.LVL39:
 135:Core/Src/main.c ****       {
 716              		.loc 1 135 15 view .LVU202
 717 0078 40B9     		cbnz	r0, .L38
 135:Core/Src/main.c ****       {
 718              		.loc 1 135 71 discriminator 1 view .LVU203
 719 007a 0221     		movs	r1, #2
 720 007c 00F18040 		add	r0, r0, #1073741824
 721 0080 00F50230 		add	r0, r0, #133120
 722 0084 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 723              	.LVL40:
 135:Core/Src/main.c ****       {
 724              		.loc 1 135 69 discriminator 1 view .LVU204
 725 0088 0128     		cmp	r0, #1
 726 008a 5BD0     		beq	.L42
 727              	.L38:
 145:Core/Src/main.c ****       {
 728              		.loc 1 145 12 is_stmt 1 view .LVU205
 145:Core/Src/main.c ****       {
 729              		.loc 1 145 16 is_stmt 0 view .LVU206
 730 008c 0121     		movs	r1, #1
 731 008e 5948     		ldr	r0, .L44+12
 732 0090 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 733              	.LVL41:
 145:Core/Src/main.c ****       {
 734              		.loc 1 145 15 view .LVU207
 735 0094 0128     		cmp	r0, #1
 736 0096 7AD0     		beq	.L43
 737              	.L39:
 155:Core/Src/main.c ****       {
 738              		.loc 1 155 12 is_stmt 1 view .LVU208
 155:Core/Src/main.c ****       {
 739              		.loc 1 155 16 is_stmt 0 view .LVU209
 740 0098 0121     		movs	r1, #1
 741 009a 5648     		ldr	r0, .L44+12
 742 009c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 743              	.LVL42:
ARM GAS  /tmp/cc25i0ea.s 			page 25


 155:Core/Src/main.c ****       {
 744              		.loc 1 155 15 view .LVU210
 745 00a0 0128     		cmp	r0, #1
 746 00a2 D3D1     		bne	.L34
 155:Core/Src/main.c ****       {
 747              		.loc 1 155 69 discriminator 1 view .LVU211
 748 00a4 0221     		movs	r1, #2
 749 00a6 5348     		ldr	r0, .L44+12
 750 00a8 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 751              	.LVL43:
 155:Core/Src/main.c ****       {
 752              		.loc 1 155 67 discriminator 1 view .LVU212
 753 00ac 0128     		cmp	r0, #1
 754 00ae CDD1     		bne	.L34
 157:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 755              		.loc 1 157 9 is_stmt 1 view .LVU213
 756 00b0 4E4C     		ldr	r4, .L44+4
 757 00b2 0122     		movs	r2, #1
 758 00b4 1146     		mov	r1, r2
 759 00b6 2046     		mov	r0, r4
 760 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 761              	.LVL44:
 158:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 762              		.loc 1 158 9 view .LVU214
 763 00bc 0122     		movs	r2, #1
 764 00be 0221     		movs	r1, #2
 765 00c0 2046     		mov	r0, r4
 766 00c2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 767              	.LVL45:
 159:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 768              		.loc 1 159 9 view .LVU215
 769 00c6 0122     		movs	r2, #1
 770 00c8 0421     		movs	r1, #4
 771 00ca 2046     		mov	r0, r4
 772 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 773              	.LVL46:
 160:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET); //E
 774              		.loc 1 160 9 view .LVU216
 775 00d0 0122     		movs	r2, #1
 776 00d2 0821     		movs	r1, #8
 777 00d4 2046     		mov	r0, r4
 778 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 779              	.LVL47:
 161:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 780              		.loc 1 161 9 view .LVU217
 781 00da 0022     		movs	r2, #0
 782 00dc 1021     		movs	r1, #16
 783 00de 2046     		mov	r0, r4
 784 00e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 785              	.LVL48:
 162:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET); //G
 786              		.loc 1 162 9 view .LVU218
 787 00e4 0022     		movs	r2, #0
 788 00e6 2021     		movs	r1, #32
 789 00e8 2046     		mov	r0, r4
 790 00ea FFF7FEFF 		bl	HAL_GPIO_WritePin
 791              	.LVL49:
ARM GAS  /tmp/cc25i0ea.s 			page 26


 163:Core/Src/main.c ****       }  
 792              		.loc 1 163 9 view .LVU219
 793 00ee 0122     		movs	r2, #1
 794 00f0 4021     		movs	r1, #64
 795 00f2 2046     		mov	r0, r4
 796 00f4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 797              	.LVL50:
 798 00f8 A8E7     		b	.L34
 799              	.L41:
 127:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 800              		.loc 1 127 9 view .LVU220
 801 00fa 3C4C     		ldr	r4, .L44+4
 802 00fc 0122     		movs	r2, #1
 803 00fe 1146     		mov	r1, r2
 804 0100 2046     		mov	r0, r4
 805 0102 FFF7FEFF 		bl	HAL_GPIO_WritePin
 806              	.LVL51:
 128:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 807              		.loc 1 128 9 view .LVU221
 808 0106 0122     		movs	r2, #1
 809 0108 0221     		movs	r1, #2
 810 010a 2046     		mov	r0, r4
 811 010c FFF7FEFF 		bl	HAL_GPIO_WritePin
 812              	.LVL52:
 129:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 813              		.loc 1 129 9 view .LVU222
 814 0110 0122     		movs	r2, #1
 815 0112 0421     		movs	r1, #4
 816 0114 2046     		mov	r0, r4
 817 0116 FFF7FEFF 		bl	HAL_GPIO_WritePin
 818              	.LVL53:
 130:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_SET); //E
 819              		.loc 1 130 9 view .LVU223
 820 011a 0122     		movs	r2, #1
 821 011c 0821     		movs	r1, #8
 822 011e 2046     		mov	r0, r4
 823 0120 FFF7FEFF 		bl	HAL_GPIO_WritePin
 824              	.LVL54:
 131:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_SET); //F
 825              		.loc 1 131 9 view .LVU224
 826 0124 0122     		movs	r2, #1
 827 0126 1021     		movs	r1, #16
 828 0128 2046     		mov	r0, r4
 829 012a FFF7FEFF 		bl	HAL_GPIO_WritePin
 830              	.LVL55:
 132:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); //G
 831              		.loc 1 132 9 view .LVU225
 832 012e 0122     		movs	r2, #1
 833 0130 2021     		movs	r1, #32
 834 0132 2046     		mov	r0, r4
 835 0134 FFF7FEFF 		bl	HAL_GPIO_WritePin
 836              	.LVL56:
 133:Core/Src/main.c ****       } 
 837              		.loc 1 133 9 view .LVU226
 838 0138 0022     		movs	r2, #0
 839 013a 4021     		movs	r1, #64
 840 013c 2046     		mov	r0, r4
ARM GAS  /tmp/cc25i0ea.s 			page 27


 841 013e FFF7FEFF 		bl	HAL_GPIO_WritePin
 842              	.LVL57:
 843 0142 83E7     		b	.L34
 844              	.L42:
 137:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 845              		.loc 1 137 9 view .LVU227
 846 0144 294C     		ldr	r4, .L44+4
 847 0146 0022     		movs	r2, #0
 848 0148 0121     		movs	r1, #1
 849 014a 2046     		mov	r0, r4
 850 014c FFF7FEFF 		bl	HAL_GPIO_WritePin
 851              	.LVL58:
 138:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET); //C
 852              		.loc 1 138 9 view .LVU228
 853 0150 0122     		movs	r2, #1
 854 0152 0221     		movs	r1, #2
 855 0154 2046     		mov	r0, r4
 856 0156 FFF7FEFF 		bl	HAL_GPIO_WritePin
 857              	.LVL59:
 139:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET); //D
 858              		.loc 1 139 9 view .LVU229
 859 015a 0122     		movs	r2, #1
 860 015c 0421     		movs	r1, #4
 861 015e 2046     		mov	r0, r4
 862 0160 FFF7FEFF 		bl	HAL_GPIO_WritePin
 863              	.LVL60:
 140:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET); //E
 864              		.loc 1 140 9 view .LVU230
 865 0164 0022     		movs	r2, #0
 866 0166 0821     		movs	r1, #8
 867 0168 2046     		mov	r0, r4
 868 016a FFF7FEFF 		bl	HAL_GPIO_WritePin
 869              	.LVL61:
 141:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 870              		.loc 1 141 9 view .LVU231
 871 016e 0022     		movs	r2, #0
 872 0170 1021     		movs	r1, #16
 873 0172 2046     		mov	r0, r4
 874 0174 FFF7FEFF 		bl	HAL_GPIO_WritePin
 875              	.LVL62:
 142:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); //G
 876              		.loc 1 142 9 view .LVU232
 877 0178 0022     		movs	r2, #0
 878 017a 2021     		movs	r1, #32
 879 017c 2046     		mov	r0, r4
 880 017e FFF7FEFF 		bl	HAL_GPIO_WritePin
 881              	.LVL63:
 143:Core/Src/main.c ****       }  
 882              		.loc 1 143 9 view .LVU233
 883 0182 0022     		movs	r2, #0
 884 0184 4021     		movs	r1, #64
 885 0186 2046     		mov	r0, r4
 886 0188 FFF7FEFF 		bl	HAL_GPIO_WritePin
 887              	.LVL64:
 888 018c 5EE7     		b	.L34
 889              	.L43:
 145:Core/Src/main.c ****       {
ARM GAS  /tmp/cc25i0ea.s 			page 28


 890              		.loc 1 145 69 is_stmt 0 discriminator 1 view .LVU234
 891 018e 0221     		movs	r1, #2
 892 0190 1848     		ldr	r0, .L44+12
 893 0192 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 894              	.LVL65:
 145:Core/Src/main.c ****       {
 895              		.loc 1 145 67 discriminator 1 view .LVU235
 896 0196 0028     		cmp	r0, #0
 897 0198 7FF47EAF 		bne	.L39
 147:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_SET); //B
 898              		.loc 1 147 9 is_stmt 1 view .LVU236
 899 019c 134C     		ldr	r4, .L44+4
 900 019e 0122     		movs	r2, #1
 901 01a0 1146     		mov	r1, r2
 902 01a2 2046     		mov	r0, r4
 903 01a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 904              	.LVL66:
 148:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET); //C
 905              		.loc 1 148 9 view .LVU237
 906 01a8 0122     		movs	r2, #1
 907 01aa 0221     		movs	r1, #2
 908 01ac 2046     		mov	r0, r4
 909 01ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 910              	.LVL67:
 149:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_SET); //D
 911              		.loc 1 149 9 view .LVU238
 912 01b2 0022     		movs	r2, #0
 913 01b4 0421     		movs	r1, #4
 914 01b6 2046     		mov	r0, r4
 915 01b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 916              	.LVL68:
 150:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_SET); //E
 917              		.loc 1 150 9 view .LVU239
 918 01bc 0122     		movs	r2, #1
 919 01be 0821     		movs	r1, #8
 920 01c0 2046     		mov	r0, r4
 921 01c2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 922              	.LVL69:
 151:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_5, GPIO_PIN_RESET); //F
 923              		.loc 1 151 9 view .LVU240
 924 01c6 0122     		movs	r2, #1
 925 01c8 1021     		movs	r1, #16
 926 01ca 2046     		mov	r0, r4
 927 01cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 928              	.LVL70:
 152:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET); //G
 929              		.loc 1 152 9 view .LVU241
 930 01d0 0022     		movs	r2, #0
 931 01d2 2021     		movs	r1, #32
 932 01d4 2046     		mov	r0, r4
 933 01d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 934              	.LVL71:
 153:Core/Src/main.c ****       }  
 935              		.loc 1 153 9 view .LVU242
 936 01da 0122     		movs	r2, #1
 937 01dc 4021     		movs	r1, #64
 938 01de 2046     		mov	r0, r4
ARM GAS  /tmp/cc25i0ea.s 			page 29


 939 01e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 940              	.LVL72:
 941 01e4 32E7     		b	.L34
 942              	.L45:
 943 01e6 00BF     		.align	2
 944              	.L44:
 945 01e8 00000000 		.word	htim6
 946 01ec 00140240 		.word	1073878016
 947 01f0 00000000 		.word	i_flash
 948 01f4 00080240 		.word	1073874944
 949              		.cfi_endproc
 950              	.LFE134:
 952              		.global	i_flash
 953              		.section	.bss.i_flash,"aw",%nobits
 954              		.align	2
 957              	i_flash:
 958 0000 00000000 		.space	4
 959              		.global	htim6
 960              		.section	.bss.htim6,"aw",%nobits
 961              		.align	2
 964              	htim6:
 965 0000 00000000 		.space	72
 965      00000000 
 965      00000000 
 965      00000000 
 965      00000000 
 966              		.global	huart1
 967              		.section	.bss.huart1,"aw",%nobits
 968              		.align	2
 971              	huart1:
 972 0000 00000000 		.space	68
 972      00000000 
 972      00000000 
 972      00000000 
 972      00000000 
 973              		.text
 974              	.Letext0:
 975              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 976              		.file 4 "/usr/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine/_defa
 977              		.file 5 "/usr/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 978              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 979              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 980              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 981              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 982              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 983              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 984              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 985              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 986              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 987              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 988              		.file 16 "<built-in>"
ARM GAS  /tmp/cc25i0ea.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc25i0ea.s:21     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc25i0ea.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc25i0ea.s:211    .text.MX_GPIO_Init:00000000000000d8 $d
     /tmp/cc25i0ea.s:217    .text._write:0000000000000000 $t
     /tmp/cc25i0ea.s:223    .text._write:0000000000000000 _write
     /tmp/cc25i0ea.s:256    .text._write:0000000000000014 $d
     /tmp/cc25i0ea.s:971    .bss.huart1:0000000000000000 huart1
     /tmp/cc25i0ea.s:261    .text.Error_Handler:0000000000000000 $t
     /tmp/cc25i0ea.s:267    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc25i0ea.s:299    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc25i0ea.s:304    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc25i0ea.s:359    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cc25i0ea.s:365    .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/cc25i0ea.s:370    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/cc25i0ea.s:448    .text.MX_TIM6_Init:0000000000000044 $d
     /tmp/cc25i0ea.s:964    .bss.htim6:0000000000000000 htim6
     /tmp/cc25i0ea.s:454    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc25i0ea.s:460    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc25i0ea.s:608    .text.SystemClock_Config:00000000000000a4 $d
     /tmp/cc25i0ea.s:614    .text.main:0000000000000000 $t
     /tmp/cc25i0ea.s:620    .text.main:0000000000000000 main
     /tmp/cc25i0ea.s:945    .text.main:00000000000001e8 $d
     /tmp/cc25i0ea.s:957    .bss.i_flash:0000000000000000 i_flash
     /tmp/cc25i0ea.s:954    .bss.i_flash:0000000000000000 $d
     /tmp/cc25i0ea.s:961    .bss.htim6:0000000000000000 $d
     /tmp/cc25i0ea.s:968    .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_Delay
HAL_GPIO_ReadPin
