{
  "module_name": "pdma0_qm_arc_aux_regs.h",
  "hash_id": "c8e30562a219249dfee4b31ae3f8d232d88e7441fff6052f9bf1530715c0bd5f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pdma0_qm_arc_aux_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PDMA0_QM_ARC_AUX_REGS_H_\n#define ASIC_REG_PDMA0_QM_ARC_AUX_REGS_H_\n\n \n\n#define mmPDMA0_QM_ARC_AUX_RUN_HALT_REQ 0x4C88100\n\n#define mmPDMA0_QM_ARC_AUX_RUN_HALT_ACK 0x4C88104\n\n#define mmPDMA0_QM_ARC_AUX_RST_VEC_ADDR 0x4C88108\n\n#define mmPDMA0_QM_ARC_AUX_DBG_MODE 0x4C8810C\n\n#define mmPDMA0_QM_ARC_AUX_CLUSTER_NUM 0x4C88110\n\n#define mmPDMA0_QM_ARC_AUX_ARC_NUM 0x4C88114\n\n#define mmPDMA0_QM_ARC_AUX_WAKE_UP_EVENT 0x4C88118\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_SYS_ADDR_BASE 0x4C8811C\n\n#define mmPDMA0_QM_ARC_AUX_CTI_AP_STS 0x4C88120\n\n#define mmPDMA0_QM_ARC_AUX_CTI_CFG_MUX_SEL 0x4C88124\n\n#define mmPDMA0_QM_ARC_AUX_ARC_RST 0x4C88128\n\n#define mmPDMA0_QM_ARC_AUX_ARC_RST_REQ 0x4C8812C\n\n#define mmPDMA0_QM_ARC_AUX_SRAM_LSB_ADDR 0x4C88130\n\n#define mmPDMA0_QM_ARC_AUX_SRAM_MSB_ADDR 0x4C88134\n\n#define mmPDMA0_QM_ARC_AUX_PCIE_LSB_ADDR 0x4C88138\n\n#define mmPDMA0_QM_ARC_AUX_PCIE_MSB_ADDR 0x4C8813C\n\n#define mmPDMA0_QM_ARC_AUX_CFG_LSB_ADDR 0x4C88140\n\n#define mmPDMA0_QM_ARC_AUX_CFG_MSB_ADDR 0x4C88144\n\n#define mmPDMA0_QM_ARC_AUX_HBM0_LSB_ADDR 0x4C88150\n\n#define mmPDMA0_QM_ARC_AUX_HBM0_MSB_ADDR 0x4C88154\n\n#define mmPDMA0_QM_ARC_AUX_HBM1_LSB_ADDR 0x4C88158\n\n#define mmPDMA0_QM_ARC_AUX_HBM1_MSB_ADDR 0x4C8815C\n\n#define mmPDMA0_QM_ARC_AUX_HBM2_LSB_ADDR 0x4C88160\n\n#define mmPDMA0_QM_ARC_AUX_HBM2_MSB_ADDR 0x4C88164\n\n#define mmPDMA0_QM_ARC_AUX_HBM3_LSB_ADDR 0x4C88168\n\n#define mmPDMA0_QM_ARC_AUX_HBM3_MSB_ADDR 0x4C8816C\n\n#define mmPDMA0_QM_ARC_AUX_HBM0_OFFSET 0x4C88170\n\n#define mmPDMA0_QM_ARC_AUX_HBM1_OFFSET 0x4C88174\n\n#define mmPDMA0_QM_ARC_AUX_HBM2_OFFSET 0x4C88178\n\n#define mmPDMA0_QM_ARC_AUX_HBM3_OFFSET 0x4C8817C\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_0 0x4C88180\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_1 0x4C88184\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_2 0x4C88188\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_3 0x4C8818C\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_4 0x4C88190\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_5 0x4C88194\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_6 0x4C88198\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_0 0x4C8819C\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_1 0x4C881A0\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_2 0x4C881A4\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_3 0x4C881A8\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_4 0x4C881AC\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_5 0x4C881B0\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_6 0x4C881B4\n\n#define mmPDMA0_QM_ARC_AUX_ARC_CBU_AWCACHE_OVR 0x4C881B8\n\n#define mmPDMA0_QM_ARC_AUX_ARC_LBU_AWCACHE_OVR 0x4C881BC\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_0 0x4C881C0\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_1 0x4C881C4\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_2 0x4C881C8\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_3 0x4C881CC\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_4 0x4C881D0\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_5 0x4C881D4\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_6 0x4C881D8\n\n#define mmPDMA0_QM_ARC_AUX_CONTEXT_ID_7 0x4C881DC\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_0 0x4C881E0\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_1 0x4C881E4\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_2 0x4C881E8\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_3 0x4C881EC\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_4 0x4C881F0\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_5 0x4C881F4\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_6 0x4C881F8\n\n#define mmPDMA0_QM_ARC_AUX_CID_OFFSET_7 0x4C881FC\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_0 0x4C88200\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_1 0x4C88204\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_2 0x4C88208\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_3 0x4C8820C\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_4 0x4C88210\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_5 0x4C88214\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_6 0x4C88218\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_7 0x4C8821C\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_8 0x4C88220\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_9 0x4C88224\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_10 0x4C88228\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_11 0x4C8822C\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_12 0x4C88230\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_13 0x4C88234\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_14 0x4C88238\n\n#define mmPDMA0_QM_ARC_AUX_SW_INTR_15 0x4C8823C\n\n#define mmPDMA0_QM_ARC_AUX_IRQ_INTR_MASK_0 0x4C88280\n\n#define mmPDMA0_QM_ARC_AUX_IRQ_INTR_MASK_1 0x4C88284\n\n#define mmPDMA0_QM_ARC_AUX_ARC_SEI_INTR_STS 0x4C88290\n\n#define mmPDMA0_QM_ARC_AUX_ARC_SEI_INTR_CLR 0x4C88294\n\n#define mmPDMA0_QM_ARC_AUX_ARC_SEI_INTR_MASK 0x4C88298\n\n#define mmPDMA0_QM_ARC_AUX_ARC_EXCPTN_CAUSE 0x4C8829C\n\n#define mmPDMA0_QM_ARC_AUX_SEI_INTR_HALT_EN 0x4C882A0\n\n#define mmPDMA0_QM_ARC_AUX_ARC_SEI_INTR_HALT_MASK 0x4C882A4\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_SEI_INTR_HALT_MASK 0x4C882A8\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REI_INTR_STS 0x4C882B0\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REI_INTR_CLR 0x4C882B4\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REI_INTR_MASK 0x4C882B8\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_ECC_ERR_ADDR 0x4C882BC\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_ECC_SYNDROME 0x4C882C0\n\n#define mmPDMA0_QM_ARC_AUX_I_CACHE_ECC_ERR_ADDR 0x4C882C4\n\n#define mmPDMA0_QM_ARC_AUX_I_CACHE_ECC_SYNDROME 0x4C882C8\n\n#define mmPDMA0_QM_ARC_AUX_D_CACHE_ECC_ERR_ADDR 0x4C882CC\n\n#define mmPDMA0_QM_ARC_AUX_D_CACHE_ECC_SYNDROME 0x4C882D0\n\n#define mmPDMA0_QM_ARC_AUX_LBW_TRMINATE_AWADDR_ERR 0x4C882E0\n\n#define mmPDMA0_QM_ARC_AUX_LBW_TRMINATE_ARADDR_ERR 0x4C882E4\n\n#define mmPDMA0_QM_ARC_AUX_CFG_LBW_TERMINATE_BRESP 0x4C882E8\n\n#define mmPDMA0_QM_ARC_AUX_CFG_LBW_TERMINATE_RRESP 0x4C882EC\n\n#define mmPDMA0_QM_ARC_AUX_CFG_LBW_TERMINATE_AXLEN 0x4C882F0\n\n#define mmPDMA0_QM_ARC_AUX_CFG_LBW_TERMINATE_AXSIZE 0x4C882F4\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_0 0x4C88300\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_1 0x4C88304\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_2 0x4C88308\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_3 0x4C8830C\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_4 0x4C88310\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_5 0x4C88314\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_6 0x4C88318\n\n#define mmPDMA0_QM_ARC_AUX_SCRATCHPAD_7 0x4C8831C\n\n#define mmPDMA0_QM_ARC_AUX_TOTAL_CBU_WR_CNT 0x4C88320\n\n#define mmPDMA0_QM_ARC_AUX_INFLIGHT_CBU_WR_CNT 0x4C88324\n\n#define mmPDMA0_QM_ARC_AUX_TOTAL_CBU_RD_CNT 0x4C88328\n\n#define mmPDMA0_QM_ARC_AUX_INFLIGHT_CBU_RD_CNT 0x4C8832C\n\n#define mmPDMA0_QM_ARC_AUX_TOTAL_LBU_WR_CNT 0x4C88330\n\n#define mmPDMA0_QM_ARC_AUX_INFLIGHT_LBU_WR_CNT 0x4C88334\n\n#define mmPDMA0_QM_ARC_AUX_TOTAL_LBU_RD_CNT 0x4C88338\n\n#define mmPDMA0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT 0x4C8833C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_ARUSER_OVR 0x4C88350\n\n#define mmPDMA0_QM_ARC_AUX_CBU_ARUSER_OVR_EN 0x4C88354\n\n#define mmPDMA0_QM_ARC_AUX_CBU_AWUSER_OVR 0x4C88358\n\n#define mmPDMA0_QM_ARC_AUX_CBU_AWUSER_OVR_EN 0x4C8835C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_ARUSER_MSB_OVR 0x4C88360\n\n#define mmPDMA0_QM_ARC_AUX_CBU_ARUSER_MSB_OVR_EN 0x4C88364\n\n#define mmPDMA0_QM_ARC_AUX_CBU_AWUSER_MSB_OVR 0x4C88368\n\n#define mmPDMA0_QM_ARC_AUX_CBU_AWUSER_MSB_OVR_EN 0x4C8836C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_AXCACHE_OVR 0x4C88370\n\n#define mmPDMA0_QM_ARC_AUX_CBU_LOCK_OVR 0x4C88374\n\n#define mmPDMA0_QM_ARC_AUX_CBU_PROT_OVR 0x4C88378\n\n#define mmPDMA0_QM_ARC_AUX_CBU_MAX_OUTSTANDING 0x4C8837C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_EARLY_BRESP_EN 0x4C88380\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORCE_RSP_OK 0x4C88384\n\n#define mmPDMA0_QM_ARC_AUX_CBU_NO_WR_INFLIGHT 0x4C8838C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_SEI_INTR_ID 0x4C88390\n\n#define mmPDMA0_QM_ARC_AUX_LBU_ARUSER_OVR 0x4C88400\n\n#define mmPDMA0_QM_ARC_AUX_LBU_ARUSER_OVR_EN 0x4C88404\n\n#define mmPDMA0_QM_ARC_AUX_LBU_AWUSER_OVR 0x4C88408\n\n#define mmPDMA0_QM_ARC_AUX_LBU_AWUSER_OVR_EN 0x4C8840C\n\n#define mmPDMA0_QM_ARC_AUX_LBU_AXCACHE_OVR 0x4C88420\n\n#define mmPDMA0_QM_ARC_AUX_LBU_LOCK_OVR 0x4C88424\n\n#define mmPDMA0_QM_ARC_AUX_LBU_PROT_OVR 0x4C88428\n\n#define mmPDMA0_QM_ARC_AUX_LBU_MAX_OUTSTANDING 0x4C8842C\n\n#define mmPDMA0_QM_ARC_AUX_LBU_EARLY_BRESP_EN 0x4C88430\n\n#define mmPDMA0_QM_ARC_AUX_LBU_FORCE_RSP_OK 0x4C88434\n\n#define mmPDMA0_QM_ARC_AUX_LBU_NO_WR_INFLIGHT 0x4C8843C\n\n#define mmPDMA0_QM_ARC_AUX_LBU_SEI_INTR_ID 0x4C88440\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0 0x4C88500\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_1 0x4C88504\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_2 0x4C88508\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_3 0x4C8850C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_4 0x4C88510\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_5 0x4C88514\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_6 0x4C88518\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_7 0x4C8851C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_0 0x4C88520\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_1 0x4C88524\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_2 0x4C88528\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_3 0x4C8852C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_4 0x4C88530\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_5 0x4C88534\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_6 0x4C88538\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_SIZE_7 0x4C8853C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_0 0x4C88540\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_1 0x4C88544\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_2 0x4C88548\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_3 0x4C8854C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_4 0x4C88550\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_5 0x4C88554\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_6 0x4C88558\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PI_7 0x4C8855C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_0 0x4C88560\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_1 0x4C88564\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_2 0x4C88568\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_3 0x4C8856C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_4 0x4C88570\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_5 0x4C88574\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_6 0x4C88578\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_CI_7 0x4C8857C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_0 0x4C88580\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_1 0x4C88584\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_2 0x4C88588\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_3 0x4C8858C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_4 0x4C88590\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_5 0x4C88594\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_6 0x4C88598\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_7 0x4C8859C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_0 0x4C885A0\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_1 0x4C885A4\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_2 0x4C885A8\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_3 0x4C885AC\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_4 0x4C885B0\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_5 0x4C885B4\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_6 0x4C885B8\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_7 0x4C885BC\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_0 0x4C885C0\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_1 0x4C885C4\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_2 0x4C885C8\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_3 0x4C885CC\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_4 0x4C885D0\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_5 0x4C885D4\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_6 0x4C885D8\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_7 0x4C885DC\n\n#define mmPDMA0_QM_ARC_AUX_GENERAL_Q_VLD_ENTRY_MASK 0x4C885E0\n\n#define mmPDMA0_QM_ARC_AUX_NIC_Q_VLD_ENTRY_MASK 0x4C885E4\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_DROP_EN 0x4C88620\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_WARN_MSG 0x4C88624\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG 0x4C88628\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_GEN_AXI_AWPROT 0x4C88630\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_GEN_AXI_AWUSER 0x4C88634\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_GEN_AXI_AWBURST 0x4C88638\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_GEN_AXI_AWLOCK 0x4C8863C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_GEN_AXI_AWCACHE 0x4C88640\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_WRR_ARB_WEIGHT 0x4C88644\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_FULL_CFG 0x4C88648\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT 0x4C8864C\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_CQ_IFIFO_SHADOW_CI 0x4C88650\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_ARC_CQ_IFIFO_SHADOW_CI 0x4C88654\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_CQ_SHADOW_CI 0x4C88658\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI 0x4C8865C\n\n#define mmPDMA0_QM_ARC_AUX_AUX2APB_PROT 0x4C88700\n\n#define mmPDMA0_QM_ARC_AUX_LBW_FORK_WIN_EN 0x4C88704\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR0 0x4C88708\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK0 0x4C8870C\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR1 0x4C88710\n\n#define mmPDMA0_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK1 0x4C88714\n\n#define mmPDMA0_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR0 0x4C88718\n\n#define mmPDMA0_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK0 0x4C8871C\n\n#define mmPDMA0_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR1 0x4C88720\n\n#define mmPDMA0_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK1 0x4C88724\n\n#define mmPDMA0_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR0 0x4C88728\n\n#define mmPDMA0_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR1 0x4C8872C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_ACC_ENGS_LBW_FORK_MASK 0x4C88730\n\n#define mmPDMA0_QM_ARC_AUX_ARC_DUP_ENG_LBW_FORK_ADDR 0x4C88734\n\n#define mmPDMA0_QM_ARC_AUX_ARC_ACP_ENG_LBW_FORK_ADDR 0x4C88738\n\n#define mmPDMA0_QM_ARC_AUX_ARC_ACC_ENGS_VIRTUAL_ADDR 0x4C8873C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_WIN_EN 0x4C88740\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_LSB 0x4C88750\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_MSB 0x4C88754\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_LSB 0x4C88758\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_MSB 0x4C8875C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_LSB 0x4C88760\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_MSB 0x4C88764\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_LSB 0x4C88768\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_MSB 0x4C8876C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_LSB 0x4C88770\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_MSB 0x4C88774\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_LSB 0x4C88778\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_MSB 0x4C8877C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_LSB 0x4C88780\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_MSB 0x4C88784\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_LSB 0x4C88788\n\n#define mmPDMA0_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_MSB 0x4C8878C\n\n#define mmPDMA0_QM_ARC_AUX_CBU_TRMINATE_ARADDR_LSB 0x4C88790\n\n#define mmPDMA0_QM_ARC_AUX_CBU_TRMINATE_ARADDR_MSB 0x4C88794\n\n#define mmPDMA0_QM_ARC_AUX_CFG_CBU_TERMINATE_BRESP 0x4C88798\n\n#define mmPDMA0_QM_ARC_AUX_CFG_CBU_TERMINATE_RRESP 0x4C8879C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_0 0x4C88800\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_1 0x4C88804\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_2 0x4C88808\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_3 0x4C8880C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_4 0x4C88810\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_5 0x4C88814\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_6 0x4C88818\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_7 0x4C8881C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_8 0x4C88820\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_9 0x4C88824\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_10 0x4C88828\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_11 0x4C8882C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_12 0x4C88830\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_13 0x4C88834\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_14 0x4C88838\n\n#define mmPDMA0_QM_ARC_AUX_ARC_REGION_CFG_15 0x4C8883C\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_TRMINATE_AWADDR_ERR 0x4C88840\n\n#define mmPDMA0_QM_ARC_AUX_DCCM_TRMINATE_ARADDR_ERR 0x4C88844\n\n#define mmPDMA0_QM_ARC_AUX_CFG_DCCM_TERMINATE_BRESP 0x4C88848\n\n#define mmPDMA0_QM_ARC_AUX_CFG_DCCM_TERMINATE_RRESP 0x4C8884C\n\n#define mmPDMA0_QM_ARC_AUX_CFG_DCCM_TERMINATE_EN 0x4C88850\n\n#define mmPDMA0_QM_ARC_AUX_CFG_DCCM_SECURE_REGION 0x4C88854\n\n#define mmPDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT 0x4C88900\n\n#define mmPDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_CTL 0x4C88904\n\n#define mmPDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR_MSK 0x4C88908\n\n#define mmPDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR 0x4C8890C\n\n#define mmPDMA0_QM_ARC_AUX_ARC_ACC_ENGS_BUSER 0x4C88910\n\n#define mmPDMA0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN 0x4C88920\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}