m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vddr4_pl_phy_v1_0_0_pll
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1689215323
!i10b 1
!s100 zNl`bVA;3>lYa0QPdThoK0
ICWcUJAJd`TS<ZU@J?P>lo2
S1
R0
Z3 w1665757255
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv
!i122 0
L0 88 549
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2021.2_1;73
r1
!s85 0
31
Z6 !s108 1689215323.000000
!s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank_wrapper.sv|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv|
Z7 !s90 -64|-L|ddr4_pl_phy_v1_0_0|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-sv|-svinputport=relaxed|-work|ddr4_pl_phy_v1_0_0|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_phy_v1_0_0/.cxl.systemverilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.cmf|
!i113 0
Z8 o-64 -L ddr4_pl_phy_v1_0_0 -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -64 -L ddr4_pl_phy_v1_0_0 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 tCvgOpt 0
vddr4_pl_phy_v1_0_0_xphy_bank_wrapper
R1
R2
!i10b 1
!s100 Z<CClNQAKFi=>1<4PWBQd0
IiR]g`@M7;igbV;`2TIPoB2
S1
R0
R3
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank_wrapper.sv
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank_wrapper.sv
!i122 0
L0 73 433
R4
R5
r1
!s85 0
31
R6
Z11 !s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank_wrapper.sv|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv|
R7
!i113 0
R8
R9
R10
