--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml stage1.twx stage1.ncd -o stage1.twr stage1.pcf

Design file:              stage1.ncd
Physical constraint file: stage1.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    3.588(R)|      SLOW  |    0.450(R)|      SLOW  |clk_BUFGP         |   0.000|
input_rdy   |    2.569(R)|      SLOW  |   -0.176(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<0>    |    3.578(R)|      SLOW  |   -0.062(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<1>    |    4.839(R)|      SLOW  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<2>    |    4.654(R)|      SLOW  |   -0.519(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<3>    |    3.929(R)|      SLOW  |   -0.030(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<4>    |    3.712(R)|      SLOW  |   -0.056(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<5>    |    3.731(R)|      SLOW  |   -0.100(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<6>    |    4.301(R)|      SLOW  |   -0.387(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<7>    |    3.774(R)|      SLOW  |   -0.301(R)|      SLOW  |clk_BUFGP         |   0.000|
mdr_data<0> |    1.017(R)|      SLOW  |    0.374(R)|      SLOW  |clk_BUFGP         |   0.000|
out_dev_rdy |    1.612(R)|      SLOW  |   -0.190(R)|      SLOW  |clk_BUFGP         |   0.000|
out_recv    |    2.331(R)|      SLOW  |   -0.880(R)|      SLOW  |clk_BUFGP         |   0.000|
stg0_state  |    3.050(R)|      SLOW  |   -0.587(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ctrl<1>     |        11.436(R)|      SLOW  |         4.710(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<2>     |        12.015(R)|      SLOW  |         4.971(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<3>     |        11.828(R)|      SLOW  |         4.822(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<4>     |        12.489(R)|      SLOW  |         4.683(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<5>     |        11.269(R)|      SLOW  |         4.729(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<6>     |        11.260(R)|      SLOW  |         4.677(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<7>     |        12.585(R)|      SLOW  |         4.850(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<8>     |        13.907(R)|      SLOW  |         5.066(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<9>     |        10.881(R)|      SLOW  |         4.799(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<10>    |        12.421(R)|      SLOW  |         4.743(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<11>    |        12.949(R)|      SLOW  |         5.022(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<12>    |        12.808(R)|      SLOW  |         4.929(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<13>    |        10.368(R)|      SLOW  |         4.468(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<14>    |        11.252(R)|      SLOW  |         4.705(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<15>    |        11.117(R)|      SLOW  |         4.606(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<16>    |        12.009(R)|      SLOW  |         4.982(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<17>    |        14.135(R)|      SLOW  |         5.193(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<18>    |        11.443(R)|      SLOW  |         4.608(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<19>    |        13.957(R)|      SLOW  |         5.040(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<21>    |        10.916(R)|      SLOW  |         4.937(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<22>    |        11.718(R)|      SLOW  |         4.341(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<23>    |        10.559(R)|      SLOW  |         4.431(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<24>    |        10.099(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<25>    |        10.887(R)|      SLOW  |         4.294(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<27>    |         9.763(R)|      SLOW  |         4.101(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<28>    |        10.886(R)|      SLOW  |         4.651(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<29>    |        11.296(R)|      SLOW  |         4.909(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<30>    |        11.218(R)|      SLOW  |         4.488(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<31>    |        11.504(R)|      SLOW  |         4.871(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<32>    |        12.248(R)|      SLOW  |         4.170(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<33>    |        10.456(R)|      SLOW  |         4.388(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<34>    |        13.724(R)|      SLOW  |         4.914(R)|      FAST  |clk_BUFGP         |   0.000|
input_recv  |         9.909(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.622|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 16 22:36:59 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



