<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1612744851">
  <File Type="VDS-TIMING-PB" Name="DMA_FIFO_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="DMA_FIFO_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="DMA_FIFO_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="DMA_FIFO_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="DMA_FIFO_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="DMA_FIFO_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="DMA_FIFO_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="DMA_FIFO_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="DMA_FIFO_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/DMA_FIFO/DMA_FIFO.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/DMA_FIFO/hdl/DMA_FIFO_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="DMA_FIFO_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="DMA_FIFO_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_axi_traffic_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_rst_mig_7series_0_200M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DMA_FIFO_mig_7series_0_0"/>
</GenRun>
