// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Friday June 21, 2019 - 10:02:48 am, from:
//
//     Map file     - c:\james\fpga_projects\rfsoc_test\rfsoc_test.srcs\sources_1\bd\top_level\ip\top_level_microblaze_mcs_0_0\bd_0\bd_04f1.bmm
//     Data file(s) - c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf
//
// Address space 'top_level_i_microblaze_mcs_0_inst_microblaze_I.top_level_i_microblaze_mcs_0_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
