#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x113b6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x113b850 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x11251a0 .functor NOT 1, L_0x11763a0, C4<0>, C4<0>, C4<0>;
L_0x1176100 .functor XOR 4, L_0x1175f30, L_0x1176060, C4<0000>, C4<0000>;
L_0x1176290 .functor XOR 4, L_0x1176100, L_0x11761c0, C4<0000>, C4<0000>;
v0x1171080_0 .net *"_ivl_10", 3 0, L_0x11761c0;  1 drivers
v0x1171180_0 .net *"_ivl_12", 3 0, L_0x1176290;  1 drivers
v0x1171260_0 .net *"_ivl_2", 3 0, L_0x1175e90;  1 drivers
v0x1171320_0 .net *"_ivl_4", 3 0, L_0x1175f30;  1 drivers
v0x1171400_0 .net *"_ivl_6", 3 0, L_0x1176060;  1 drivers
v0x1171530_0 .net *"_ivl_8", 3 0, L_0x1176100;  1 drivers
v0x1171610_0 .net "c", 0 0, v0x116d620_0;  1 drivers
v0x11716b0_0 .var "clk", 0 0;
v0x1171750_0 .net "d", 0 0, v0x116d760_0;  1 drivers
v0x11717f0_0 .net "mux_in_dut", 3 0, L_0x1173200;  1 drivers
v0x1171890_0 .net "mux_in_ref", 3 0, L_0x1171f70;  1 drivers
v0x1171930_0 .var/2u "stats1", 159 0;
v0x11719f0_0 .var/2u "strobe", 0 0;
v0x1171ab0_0 .net "tb_match", 0 0, L_0x11763a0;  1 drivers
v0x1171b70_0 .net "tb_mismatch", 0 0, L_0x11251a0;  1 drivers
v0x1171c30_0 .net "wavedrom_enable", 0 0, v0x116d800_0;  1 drivers
v0x1171d00_0 .net "wavedrom_title", 511 0, v0x116d8a0_0;  1 drivers
L_0x1175e90 .concat [ 4 0 0 0], L_0x1171f70;
L_0x1175f30 .concat [ 4 0 0 0], L_0x1171f70;
L_0x1176060 .concat [ 4 0 0 0], L_0x1173200;
L_0x11761c0 .concat [ 4 0 0 0], L_0x1171f70;
L_0x11763a0 .cmp/eeq 4, L_0x1175e90, L_0x1176290;
S_0x113b9e0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x113b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x11254a0 .functor OR 1, v0x116d620_0, v0x116d760_0, C4<0>, C4<0>;
L_0x11257e0 .functor NOT 1, v0x116d760_0, C4<0>, C4<0>, C4<0>;
L_0x113c150 .functor AND 1, v0x116d620_0, v0x116d760_0, C4<1>, C4<1>;
v0x114a100_0 .net *"_ivl_10", 0 0, L_0x11257e0;  1 drivers
v0x114a1a0_0 .net *"_ivl_15", 0 0, L_0x113c150;  1 drivers
v0x1124f60_0 .net *"_ivl_2", 0 0, L_0x11254a0;  1 drivers
L_0x7fb257377018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1125270_0 .net/2s *"_ivl_6", 0 0, L_0x7fb257377018;  1 drivers
v0x11255b0_0 .net "c", 0 0, v0x116d620_0;  alias, 1 drivers
v0x11258f0_0 .net "d", 0 0, v0x116d760_0;  alias, 1 drivers
v0x116ccd0_0 .net "mux_in", 3 0, L_0x1171f70;  alias, 1 drivers
L_0x1171f70 .concat8 [ 1 1 1 1], L_0x11254a0, L_0x7fb257377018, L_0x11257e0, L_0x113c150;
S_0x116ce30 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x113b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x116d620_0 .var "c", 0 0;
v0x116d6c0_0 .net "clk", 0 0, v0x11716b0_0;  1 drivers
v0x116d760_0 .var "d", 0 0;
v0x116d800_0 .var "wavedrom_enable", 0 0;
v0x116d8a0_0 .var "wavedrom_title", 511 0;
E_0x1135af0/0 .event negedge, v0x116d6c0_0;
E_0x1135af0/1 .event posedge, v0x116d6c0_0;
E_0x1135af0 .event/or E_0x1135af0/0, E_0x1135af0/1;
E_0x1135d60 .event negedge, v0x116d6c0_0;
E_0x1136100 .event posedge, v0x116d6c0_0;
S_0x116d120 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x116ce30;
 .timescale -12 -12;
v0x116d320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x116d420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x116ce30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x116da50 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x113b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x7fb257377060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1149f00 .functor NOT 1, L_0x7fb257377060, C4<0>, C4<0>, C4<0>;
L_0x11721b0 .functor NOT 1, v0x116d620_0, C4<0>, C4<0>, C4<0>;
L_0x1172220 .functor AND 1, L_0x1149f00, L_0x11721b0, C4<1>, C4<1>;
L_0x1172360 .functor AND 1, L_0x1172220, v0x116d760_0, C4<1>, C4<1>;
L_0x1172450 .functor NOT 1, L_0x7fb257377060, C4<0>, C4<0>, C4<0>;
L_0x11724c0 .functor AND 1, L_0x1172450, v0x116d620_0, C4<1>, C4<1>;
L_0x11725c0 .functor NOT 1, v0x116d760_0, C4<0>, C4<0>, C4<0>;
L_0x1172740 .functor AND 1, L_0x11724c0, L_0x11725c0, C4<1>, C4<1>;
L_0x11728a0 .functor OR 1, L_0x1172360, L_0x1172740, C4<0>, C4<0>;
L_0x11729b0 .functor AND 1, L_0x7fb257377060, v0x116d620_0, C4<1>, C4<1>;
L_0x1172b90 .functor AND 1, L_0x11729b0, v0x116d760_0, C4<1>, C4<1>;
L_0x1172c00 .functor OR 1, L_0x11728a0, L_0x1172b90, C4<0>, C4<0>;
L_0x7fb2573770a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1172d30 .functor NOT 1, L_0x7fb2573770a8, C4<0>, C4<0>, C4<0>;
L_0x1172df0 .functor NOT 1, v0x116d620_0, C4<0>, C4<0>, C4<0>;
L_0x1172cc0 .functor AND 1, L_0x1172d30, L_0x1172df0, C4<1>, C4<1>;
L_0x1172f80 .functor AND 1, L_0x1172cc0, v0x116d760_0, C4<1>, C4<1>;
L_0x11730d0 .functor NOT 1, L_0x7fb2573770a8, C4<0>, C4<0>, C4<0>;
L_0x1173140 .functor AND 1, L_0x11730d0, v0x116d620_0, C4<1>, C4<1>;
L_0x11732a0 .functor NOT 1, v0x116d760_0, C4<0>, C4<0>, C4<0>;
L_0x1173310 .functor AND 1, L_0x1173140, L_0x11732a0, C4<1>, C4<1>;
L_0x11734d0 .functor OR 1, L_0x1172f80, L_0x1173310, C4<0>, C4<0>;
L_0x11735e0 .functor AND 1, L_0x7fb2573770a8, v0x116d620_0, C4<1>, C4<1>;
L_0x1173710 .functor AND 1, L_0x11735e0, v0x116d760_0, C4<1>, C4<1>;
L_0x1173780 .functor OR 1, L_0x11734d0, L_0x1173710, C4<0>, C4<0>;
L_0x7fb2573770f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1173960 .functor NOT 1, L_0x7fb2573770f0, C4<0>, C4<0>, C4<0>;
L_0x1173a20 .functor NOT 1, v0x116d620_0, C4<0>, C4<0>, C4<0>;
L_0x1173b70 .functor AND 1, L_0x1173960, L_0x1173a20, C4<1>, C4<1>;
L_0x1173c80 .functor AND 1, L_0x1173b70, v0x116d760_0, C4<1>, C4<1>;
L_0x1173e30 .functor NOT 1, L_0x7fb2573770f0, C4<0>, C4<0>, C4<0>;
L_0x1173ea0 .functor AND 1, L_0x1173e30, v0x116d620_0, C4<1>, C4<1>;
L_0x1174060 .functor NOT 1, v0x116d760_0, C4<0>, C4<0>, C4<0>;
L_0x11740d0 .functor AND 1, L_0x1173ea0, L_0x1174060, C4<1>, C4<1>;
L_0x11742f0 .functor OR 1, L_0x1173c80, L_0x11740d0, C4<0>, C4<0>;
L_0x1174400 .functor AND 1, L_0x7fb2573770f0, v0x116d620_0, C4<1>, C4<1>;
L_0x1174590 .functor AND 1, L_0x1174400, v0x116d760_0, C4<1>, C4<1>;
L_0x1174600 .functor OR 1, L_0x11742f0, L_0x1174590, C4<0>, C4<0>;
L_0x7fb257377138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1174980 .functor NOT 1, L_0x7fb257377138, C4<0>, C4<0>, C4<0>;
L_0x1174a40 .functor NOT 1, v0x116d620_0, C4<0>, C4<0>, C4<0>;
L_0x1174710 .functor AND 1, L_0x1174980, L_0x1174a40, C4<1>, C4<1>;
L_0x1174bf0 .functor AND 1, L_0x1174710, v0x116d760_0, C4<1>, C4<1>;
L_0x1175010 .functor NOT 1, L_0x7fb257377138, C4<0>, C4<0>, C4<0>;
L_0x1175080 .functor AND 1, L_0x1175010, v0x116d620_0, C4<1>, C4<1>;
L_0x11754b0 .functor NOT 1, v0x116d760_0, C4<0>, C4<0>, C4<0>;
L_0x1175520 .functor AND 1, L_0x1175080, L_0x11754b0, C4<1>, C4<1>;
L_0x11757a0 .functor OR 1, L_0x1174bf0, L_0x1175520, C4<0>, C4<0>;
L_0x11758b0 .functor AND 1, L_0x7fb257377138, v0x116d620_0, C4<1>, C4<1>;
L_0x1175b30 .functor AND 1, L_0x11758b0, v0x116d760_0, C4<1>, C4<1>;
L_0x1175ba0 .functor OR 1, L_0x11757a0, L_0x1175b30, C4<0>, C4<0>;
v0x116dc30_0 .net *"_ivl_10", 0 0, L_0x1149f00;  1 drivers
v0x116dd30_0 .net *"_ivl_101", 0 0, L_0x11754b0;  1 drivers
v0x116de10_0 .net *"_ivl_103", 0 0, L_0x1175520;  1 drivers
v0x116ded0_0 .net *"_ivl_105", 0 0, L_0x11757a0;  1 drivers
v0x116dfb0_0 .net *"_ivl_107", 0 0, L_0x11758b0;  1 drivers
v0x116e0e0_0 .net *"_ivl_109", 0 0, L_0x1175b30;  1 drivers
v0x116e1c0_0 .net *"_ivl_111", 0 0, L_0x1175ba0;  1 drivers
v0x116e2a0_0 .net *"_ivl_12", 0 0, L_0x11721b0;  1 drivers
v0x116e380_0 .net *"_ivl_14", 0 0, L_0x1172220;  1 drivers
v0x116e460_0 .net *"_ivl_16", 0 0, L_0x1172360;  1 drivers
v0x116e540_0 .net *"_ivl_18", 0 0, L_0x1172450;  1 drivers
v0x116e620_0 .net *"_ivl_20", 0 0, L_0x11724c0;  1 drivers
v0x116e700_0 .net *"_ivl_22", 0 0, L_0x11725c0;  1 drivers
v0x116e7e0_0 .net *"_ivl_24", 0 0, L_0x1172740;  1 drivers
v0x116e8c0_0 .net *"_ivl_26", 0 0, L_0x11728a0;  1 drivers
v0x116e9a0_0 .net *"_ivl_28", 0 0, L_0x11729b0;  1 drivers
v0x116ea80_0 .net *"_ivl_30", 0 0, L_0x1172b90;  1 drivers
v0x116eb60_0 .net *"_ivl_32", 0 0, L_0x1172c00;  1 drivers
v0x116ec40_0 .net *"_ivl_36", 0 0, L_0x1172d30;  1 drivers
v0x116ed20_0 .net *"_ivl_38", 0 0, L_0x1172df0;  1 drivers
v0x116ee00_0 .net *"_ivl_40", 0 0, L_0x1172cc0;  1 drivers
v0x116eee0_0 .net *"_ivl_42", 0 0, L_0x1172f80;  1 drivers
v0x116efc0_0 .net *"_ivl_44", 0 0, L_0x11730d0;  1 drivers
v0x116f0a0_0 .net *"_ivl_46", 0 0, L_0x1173140;  1 drivers
v0x116f180_0 .net *"_ivl_48", 0 0, L_0x11732a0;  1 drivers
v0x116f260_0 .net *"_ivl_50", 0 0, L_0x1173310;  1 drivers
v0x116f340_0 .net *"_ivl_52", 0 0, L_0x11734d0;  1 drivers
v0x116f420_0 .net *"_ivl_54", 0 0, L_0x11735e0;  1 drivers
v0x116f500_0 .net *"_ivl_56", 0 0, L_0x1173710;  1 drivers
v0x116f5e0_0 .net *"_ivl_58", 0 0, L_0x1173780;  1 drivers
v0x116f6c0_0 .net *"_ivl_62", 0 0, L_0x1173960;  1 drivers
v0x116f7a0_0 .net *"_ivl_64", 0 0, L_0x1173a20;  1 drivers
v0x116f880_0 .net *"_ivl_66", 0 0, L_0x1173b70;  1 drivers
v0x116fb70_0 .net *"_ivl_68", 0 0, L_0x1173c80;  1 drivers
v0x116fc50_0 .net *"_ivl_70", 0 0, L_0x1173e30;  1 drivers
v0x116fd30_0 .net *"_ivl_72", 0 0, L_0x1173ea0;  1 drivers
v0x116fe10_0 .net *"_ivl_74", 0 0, L_0x1174060;  1 drivers
v0x116fef0_0 .net *"_ivl_76", 0 0, L_0x11740d0;  1 drivers
v0x116ffd0_0 .net *"_ivl_78", 0 0, L_0x11742f0;  1 drivers
v0x11700b0_0 .net *"_ivl_80", 0 0, L_0x1174400;  1 drivers
v0x1170190_0 .net *"_ivl_82", 0 0, L_0x1174590;  1 drivers
v0x1170270_0 .net *"_ivl_84", 0 0, L_0x1174600;  1 drivers
v0x1170350_0 .net *"_ivl_89", 0 0, L_0x1174980;  1 drivers
v0x1170430_0 .net *"_ivl_91", 0 0, L_0x1174a40;  1 drivers
v0x1170510_0 .net *"_ivl_93", 0 0, L_0x1174710;  1 drivers
v0x11705f0_0 .net *"_ivl_95", 0 0, L_0x1174bf0;  1 drivers
v0x11706d0_0 .net *"_ivl_97", 0 0, L_0x1175010;  1 drivers
v0x11707b0_0 .net *"_ivl_99", 0 0, L_0x1175080;  1 drivers
v0x1170890_0 .net "ab_00", 0 0, L_0x7fb257377060;  1 drivers
v0x1170950_0 .net "ab_01", 0 0, L_0x7fb2573770a8;  1 drivers
v0x1170a10_0 .net "ab_10", 0 0, L_0x7fb257377138;  1 drivers
v0x1170ad0_0 .net "ab_11", 0 0, L_0x7fb2573770f0;  1 drivers
v0x1170b90_0 .net "c", 0 0, v0x116d620_0;  alias, 1 drivers
v0x1170c30_0 .net "d", 0 0, v0x116d760_0;  alias, 1 drivers
v0x1170d20_0 .net "mux_in", 3 0, L_0x1173200;  alias, 1 drivers
L_0x1173200 .concat8 [ 1 1 1 1], L_0x1172c00, L_0x1173780, L_0x1174600, L_0x1175ba0;
S_0x1170e80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x113b850;
 .timescale -12 -12;
E_0x111e9f0 .event anyedge, v0x11719f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11719f0_0;
    %nor/r;
    %assign/vec4 v0x11719f0_0, 0;
    %wait E_0x111e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x116ce30;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %wait E_0x1135d60;
    %wait E_0x1136100;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %wait E_0x1136100;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %wait E_0x1136100;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %wait E_0x1136100;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %wait E_0x1135d60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x116d420;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1135af0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x116d760_0, 0;
    %assign/vec4 v0x116d620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x113b850;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11719f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x113b850;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x11716b0_0;
    %inv;
    %store/vec4 v0x11716b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x113b850;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x116d6c0_0, v0x1171b70_0, v0x1171610_0, v0x1171750_0, v0x1171890_0, v0x11717f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x113b850;
T_7 ;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1171930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x113b850;
T_8 ;
    %wait E_0x1135af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1171930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1171930_0, 4, 32;
    %load/vec4 v0x1171ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1171930_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1171930_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1171930_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1171890_0;
    %load/vec4 v0x1171890_0;
    %load/vec4 v0x11717f0_0;
    %xor;
    %load/vec4 v0x1171890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1171930_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1171930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1171930_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2014_q3/iter5/response4/top_module.sv";
