// Seed: 519644753
module module_0 ();
  assign id_1 = 1;
  tri id_2;
  always @(posedge id_1 == {1, id_2}) if (1) id_1 <= id_1;
  logic [7:0] id_3;
  assign id_3[1] = id_1;
endmodule
module module_1;
  reg id_1 = id_1 & 1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign id_1 = id_1;
  always @(posedge id_1 < 1 or posedge id_1)
    if (id_1) begin : LABEL_0
      if (id_1) id_1 <= 1'd0;
      #1
      if (id_1) begin : LABEL_0
        id_1 <= "";
      end
    end else id_1 <= id_1;
endmodule
