# 2023_Summer_NYCU_APLSDA
This course is teaching students with or without the basic FPGA knowledge to accomplish a digital system for control, communication, bioelectrical and other applications. Students must design a special project using FPGA, ARM, uProcessor or combinations to design an unique task. 

| Lab | Topic |
|:--:|:--:|
|[LAB1](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB1>)|Multiplexers, Number and Displays|
|[LAB2](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB2>)|Time-of-day clock|
|[LAB3](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB3>)|Multiplexer(8-bit input & 16-bit output)|
|[LAB4](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB4>)|Counter-like circuit(8-bit input & 16-bit output)|
|[LAB5](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB5>)|Substitute dual-port memory by single-port memory|
|[LAB6](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB6>)|A Simple Processor|
|[LAB7](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB7>)|ARM and HPS|
|[LAB8](<https://github.com/chance-chhong/Advanced-Programmable-Logic-System-Design-and-Application/tree/main/LAB8>)|HPS FPGA and Custom QSYS Component|