// Seed: 1968255849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wand id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = -1'd0;
  assign id_4[id_6] = id_1 | id_2;
  always @(posedge "") begin : LABEL_0
    id_7;
  end
  parameter id_8 = 1;
  wire id_9;
  wire id_10;
  ;
  always @(-1 or negedge -1 == 1) begin : LABEL_1
    disable id_11;
    $signed(7);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_8
  );
endmodule
