// Seed: 868690154
module module_0;
  wire id_1;
  parameter id_2 = {1 && 1, 1};
  logic id_3;
  ;
  always @(id_2 or posedge -1) begin : LABEL_0
    id_3 = -1;
  end
  nmos (-1 == id_2, -1, id_2, ~1, 1'b0);
endmodule
module module_1 #(
    parameter id_2 = 32'd61,
    parameter id_5 = 32'd2
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_10;
  ;
  wire id_11;
  logic [id_5 : id_2] id_12;
  ;
endmodule
