20:29:52 INFO  : Registering command handlers for SDK TCF services
20:29:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\Lectures\FPGA\Lab03\Program_2\Program_2.sdk\temp_xsdb_launch_script.tcl
20:29:56 INFO  : XSCT server has started successfully.
20:29:57 INFO  : Successfully done setting XSCT server connection channel  
20:29:57 INFO  : Successfully done setting SDK workspace  
20:29:57 INFO  : Processing command line option -hwspec D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper.hdf.
20:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:49:48 INFO  : 'jtag frequency' command is executed.
20:49:48 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:51 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:49:51 INFO  : Context for 'APU' is selected.
20:49:51 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:51 INFO  : Context for 'APU' is selected.
20:49:51 INFO  : 'stop' command is executed.
20:49:51 INFO  : 'ps7_init' command is executed.
20:49:51 INFO  : 'ps7_post_config' command is executed.
20:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:52 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:52 INFO  : 'con' command is executed.
20:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:52 INFO  : Disconnected from the channel tcfchan#1.
20:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:28 INFO  : 'jtag frequency' command is executed.
20:53:28 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:31 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:31 INFO  : Context for 'APU' is selected.
20:53:33 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:33 INFO  : Context for 'APU' is selected.
20:53:33 INFO  : 'stop' command is executed.
20:53:34 INFO  : 'ps7_init' command is executed.
20:53:34 INFO  : 'ps7_post_config' command is executed.
20:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:34 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:34 INFO  : 'con' command is executed.
20:53:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:34 INFO  : Disconnected from the channel tcfchan#2.
20:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:09 INFO  : 'jtag frequency' command is executed.
20:54:09 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:12 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:12 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : 'stop' command is executed.
20:54:14 INFO  : 'ps7_init' command is executed.
20:54:14 INFO  : 'ps7_post_config' command is executed.
20:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:14 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:14 INFO  : 'con' command is executed.
20:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:14 INFO  : Disconnected from the channel tcfchan#3.
20:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:22 INFO  : 'jtag frequency' command is executed.
20:56:22 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:25 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:25 INFO  : Context for 'APU' is selected.
20:56:27 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:27 INFO  : Context for 'APU' is selected.
20:56:27 INFO  : 'stop' command is executed.
20:56:27 INFO  : 'ps7_init' command is executed.
20:56:27 INFO  : 'ps7_post_config' command is executed.
20:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:27 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:27 INFO  : 'con' command is executed.
20:56:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:27 INFO  : Disconnected from the channel tcfchan#4.
20:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:06 INFO  : 'jtag frequency' command is executed.
20:58:06 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:09 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:58:09 INFO  : Context for 'APU' is selected.
20:58:11 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:11 INFO  : Context for 'APU' is selected.
20:58:11 INFO  : 'stop' command is executed.
20:58:11 INFO  : 'ps7_init' command is executed.
20:58:11 INFO  : 'ps7_post_config' command is executed.
20:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:11 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:11 INFO  : 'con' command is executed.
20:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:11 INFO  : Disconnected from the channel tcfchan#5.
20:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:52 INFO  : 'jtag frequency' command is executed.
20:58:52 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:55 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:58:55 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : 'stop' command is executed.
20:58:57 INFO  : 'ps7_init' command is executed.
20:58:57 INFO  : 'ps7_post_config' command is executed.
20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:57 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:57 INFO  : 'con' command is executed.
20:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:57 INFO  : Disconnected from the channel tcfchan#6.
21:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:56 INFO  : 'jtag frequency' command is executed.
21:00:56 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:58 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:58 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:00 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : 'stop' command is executed.
21:01:00 INFO  : 'ps7_init' command is executed.
21:01:00 INFO  : 'ps7_post_config' command is executed.
21:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:01 INFO  : 'con' command is executed.
21:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:01 INFO  : Disconnected from the channel tcfchan#7.
21:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:36 INFO  : 'jtag frequency' command is executed.
21:03:36 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:03:39 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:03:39 INFO  : Context for 'APU' is selected.
21:03:41 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:41 INFO  : Context for 'APU' is selected.
21:03:41 INFO  : 'stop' command is executed.
21:03:41 INFO  : 'ps7_init' command is executed.
21:03:41 INFO  : 'ps7_post_config' command is executed.
21:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:41 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:41 INFO  : 'con' command is executed.
21:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:03:41 INFO  : Disconnected from the channel tcfchan#8.
21:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:03 INFO  : 'jtag frequency' command is executed.
21:04:03 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:05 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:05 INFO  : Context for 'APU' is selected.
21:04:07 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:07 INFO  : Context for 'APU' is selected.
21:04:07 INFO  : 'stop' command is executed.
21:04:08 INFO  : 'ps7_init' command is executed.
21:04:08 INFO  : 'ps7_post_config' command is executed.
21:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:08 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:08 INFO  : 'con' command is executed.
21:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:08 INFO  : Disconnected from the channel tcfchan#9.
21:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:21 INFO  : 'jtag frequency' command is executed.
21:06:21 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:24 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:24 INFO  : Context for 'APU' is selected.
21:06:26 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:26 INFO  : Context for 'APU' is selected.
21:06:26 INFO  : 'stop' command is executed.
21:06:26 INFO  : 'ps7_init' command is executed.
21:06:26 INFO  : 'ps7_post_config' command is executed.
21:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:26 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:26 INFO  : 'con' command is executed.
21:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:26 INFO  : Disconnected from the channel tcfchan#10.
21:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:44 INFO  : 'jtag frequency' command is executed.
21:10:44 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:47 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:47 INFO  : Context for 'APU' is selected.
21:10:49 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:49 INFO  : Context for 'APU' is selected.
21:10:49 INFO  : 'stop' command is executed.
21:10:50 INFO  : 'ps7_init' command is executed.
21:10:50 INFO  : 'ps7_post_config' command is executed.
21:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:50 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:50 INFO  : 'con' command is executed.
21:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:50 INFO  : Disconnected from the channel tcfchan#11.
21:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:06 INFO  : 'jtag frequency' command is executed.
21:18:06 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:08 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:18:08 INFO  : Context for 'APU' is selected.
21:18:11 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:11 INFO  : Context for 'APU' is selected.
21:18:11 INFO  : 'stop' command is executed.
21:18:11 INFO  : 'ps7_init' command is executed.
21:18:11 INFO  : 'ps7_post_config' command is executed.
21:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:11 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:11 INFO  : 'con' command is executed.
21:18:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:11 INFO  : Disconnected from the channel tcfchan#12.
21:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:18 INFO  : 'jtag frequency' command is executed.
21:19:18 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:21 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:21 INFO  : Context for 'APU' is selected.
21:19:23 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:23 INFO  : Context for 'APU' is selected.
21:19:23 INFO  : 'stop' command is executed.
21:19:23 INFO  : 'ps7_init' command is executed.
21:19:23 INFO  : 'ps7_post_config' command is executed.
21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : 'con' command is executed.
21:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:23 INFO  : Disconnected from the channel tcfchan#13.
21:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:54 INFO  : 'jtag frequency' command is executed.
21:25:54 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:56 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:57 INFO  : Context for 'APU' is selected.
21:25:58 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:58 INFO  : Context for 'APU' is selected.
21:25:58 INFO  : 'stop' command is executed.
21:25:59 INFO  : 'ps7_init' command is executed.
21:25:59 INFO  : 'ps7_post_config' command is executed.
21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : 'con' command is executed.
21:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:25:59 INFO  : Disconnected from the channel tcfchan#14.
21:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:55 INFO  : 'jtag frequency' command is executed.
21:26:55 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:58 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:58 INFO  : Context for 'APU' is selected.
21:27:00 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:00 INFO  : Context for 'APU' is selected.
21:27:00 INFO  : 'stop' command is executed.
21:27:00 INFO  : 'ps7_init' command is executed.
21:27:00 INFO  : 'ps7_post_config' command is executed.
21:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:00 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:00 INFO  : 'con' command is executed.
21:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:00 INFO  : Disconnected from the channel tcfchan#15.
21:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:41 INFO  : 'jtag frequency' command is executed.
21:29:41 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:44 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:44 INFO  : Context for 'APU' is selected.
21:29:45 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:45 INFO  : Context for 'APU' is selected.
21:29:45 INFO  : 'stop' command is executed.
21:29:46 INFO  : 'ps7_init' command is executed.
21:29:46 INFO  : 'ps7_post_config' command is executed.
21:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:46 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:46 INFO  : 'con' command is executed.
21:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:46 INFO  : Disconnected from the channel tcfchan#16.
21:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:49 INFO  : 'jtag frequency' command is executed.
21:31:49 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:51 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:51 INFO  : Context for 'APU' is selected.
21:31:53 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:53 INFO  : Context for 'APU' is selected.
21:31:53 INFO  : 'stop' command is executed.
21:31:54 INFO  : 'ps7_init' command is executed.
21:31:54 INFO  : 'ps7_post_config' command is executed.
21:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:54 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:54 INFO  : 'con' command is executed.
21:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:54 INFO  : Disconnected from the channel tcfchan#17.
21:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:30 INFO  : 'jtag frequency' command is executed.
21:32:30 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:32 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:32 INFO  : Context for 'APU' is selected.
21:32:34 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:34 INFO  : Context for 'APU' is selected.
21:32:34 INFO  : 'stop' command is executed.
21:32:34 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
21:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

21:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:59 INFO  : 'jtag frequency' command is executed.
21:32:59 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:01 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:01 INFO  : Context for 'APU' is selected.
21:33:01 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:01 INFO  : Context for 'APU' is selected.
21:33:01 INFO  : 'stop' command is executed.
21:33:02 INFO  : 'ps7_init' command is executed.
21:33:02 INFO  : 'ps7_post_config' command is executed.
21:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:02 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:02 INFO  : 'con' command is executed.
21:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:02 INFO  : Disconnected from the channel tcfchan#18.
21:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:47 INFO  : 'jtag frequency' command is executed.
21:34:47 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:49 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:49 INFO  : Context for 'APU' is selected.
21:34:51 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:51 INFO  : Context for 'APU' is selected.
21:34:51 INFO  : 'stop' command is executed.
21:34:52 INFO  : 'ps7_init' command is executed.
21:34:52 INFO  : 'ps7_post_config' command is executed.
21:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:52 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:52 INFO  : 'con' command is executed.
21:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:52 INFO  : Disconnected from the channel tcfchan#19.
21:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:24 INFO  : 'jtag frequency' command is executed.
21:36:24 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:26 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:26 INFO  : Context for 'APU' is selected.
21:36:28 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:28 INFO  : Context for 'APU' is selected.
21:36:28 INFO  : 'stop' command is executed.
21:36:29 INFO  : 'ps7_init' command is executed.
21:36:29 INFO  : 'ps7_post_config' command is executed.
21:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:29 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:29 INFO  : 'con' command is executed.
21:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:29 INFO  : Disconnected from the channel tcfchan#20.
21:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:38:31 INFO  : 'jtag frequency' command is executed.
21:38:31 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:38:33 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:33 INFO  : Context for 'APU' is selected.
21:38:35 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:35 INFO  : Context for 'APU' is selected.
21:38:35 INFO  : 'stop' command is executed.
21:38:35 INFO  : 'ps7_init' command is executed.
21:38:35 INFO  : 'ps7_post_config' command is executed.
21:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:35 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:35 INFO  : 'con' command is executed.
21:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:38:35 INFO  : Disconnected from the channel tcfchan#21.
21:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:04 INFO  : 'jtag frequency' command is executed.
21:39:04 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:06 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:06 INFO  : Context for 'APU' is selected.
21:39:08 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:08 INFO  : Context for 'APU' is selected.
21:39:08 INFO  : 'stop' command is executed.
21:39:09 INFO  : 'ps7_init' command is executed.
21:39:09 INFO  : 'ps7_post_config' command is executed.
21:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:09 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:09 INFO  : 'con' command is executed.
21:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:09 INFO  : Disconnected from the channel tcfchan#22.
21:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:55 INFO  : 'jtag frequency' command is executed.
21:39:55 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:57 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:57 INFO  : Context for 'APU' is selected.
21:39:59 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:59 INFO  : Context for 'APU' is selected.
21:39:59 INFO  : 'stop' command is executed.
21:39:59 INFO  : 'ps7_init' command is executed.
21:39:59 INFO  : 'ps7_post_config' command is executed.
21:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:59 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:59 INFO  : 'con' command is executed.
21:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:59 INFO  : Disconnected from the channel tcfchan#23.
21:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:01 INFO  : 'jtag frequency' command is executed.
21:43:01 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:43:03 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:03 INFO  : Context for 'APU' is selected.
21:43:05 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:05 INFO  : Context for 'APU' is selected.
21:43:05 INFO  : 'stop' command is executed.
21:43:06 INFO  : 'ps7_init' command is executed.
21:43:06 INFO  : 'ps7_post_config' command is executed.
21:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:06 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:06 INFO  : 'con' command is executed.
21:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:43:06 INFO  : Disconnected from the channel tcfchan#24.
21:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:54 INFO  : 'jtag frequency' command is executed.
21:43:54 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:43:57 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:57 INFO  : Context for 'APU' is selected.
21:43:59 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:59 INFO  : Context for 'APU' is selected.
21:43:59 INFO  : 'stop' command is executed.
21:43:59 INFO  : 'ps7_init' command is executed.
21:43:59 INFO  : 'ps7_post_config' command is executed.
21:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:59 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:59 INFO  : 'con' command is executed.
21:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:43:59 INFO  : Disconnected from the channel tcfchan#25.
21:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:09 INFO  : 'jtag frequency' command is executed.
21:56:09 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:12 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:12 INFO  : Context for 'APU' is selected.
21:56:14 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:14 INFO  : Context for 'APU' is selected.
21:56:14 INFO  : 'stop' command is executed.
21:56:14 INFO  : 'ps7_init' command is executed.
21:56:14 INFO  : 'ps7_post_config' command is executed.
21:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:14 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:14 INFO  : 'con' command is executed.
21:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:14 INFO  : Disconnected from the channel tcfchan#26.
21:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:57 INFO  : 'jtag frequency' command is executed.
21:56:57 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:59 INFO  : FPGA configured successfully with bitstream "D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:59 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:01 INFO  : Context for 'APU' is selected.
21:57:01 INFO  : 'stop' command is executed.
21:57:01 INFO  : 'ps7_init' command is executed.
21:57:01 INFO  : 'ps7_post_config' command is executed.
21:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:01 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_2/Program_2.sdk/Hash_Functinon/Debug/Hash_Functinon.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:01 INFO  : 'con' command is executed.
21:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:01 INFO  : Disconnected from the channel tcfchan#27.
