

================================================================
== Vivado HLS Report for 'window'
================================================================
* Date:           Mon Feb 15 16:10:51 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        window_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.717 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
    +---------+---------+-----------+-----------+-------+-------+----------+
    |    15293|    15293| 76.465 us | 76.465 us |  15292|  15292| dataflow |
    +---------+---------+-----------+-----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%digi_c1 = alloca i18432, align 8" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 10 'alloca' 'digi_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dense_1_input_179_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 11 'alloca' 'dense_1_input_179_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dense_1_input_178_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 12 'alloca' 'dense_1_input_178_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dense_1_input_177_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 13 'alloca' 'dense_1_input_177_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dense_1_input_176_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 14 'alloca' 'dense_1_input_176_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dense_1_input_175_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 15 'alloca' 'dense_1_input_175_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_1_input_174_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 16 'alloca' 'dense_1_input_174_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_1_input_173_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 17 'alloca' 'dense_1_input_173_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dense_1_input_172_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 18 'alloca' 'dense_1_input_172_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dense_1_input_171_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 19 'alloca' 'dense_1_input_171_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dense_1_input_170_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 20 'alloca' 'dense_1_input_170_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dense_1_input_169_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 21 'alloca' 'dense_1_input_169_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dense_1_input_168_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 22 'alloca' 'dense_1_input_168_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_1_input_167_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 23 'alloca' 'dense_1_input_167_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_1_input_166_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 24 'alloca' 'dense_1_input_166_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_1_input_165_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 25 'alloca' 'dense_1_input_165_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_1_input_164_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 26 'alloca' 'dense_1_input_164_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_1_input_163_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 27 'alloca' 'dense_1_input_163_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dense_1_input_162_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 28 'alloca' 'dense_1_input_162_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_1_input_161_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 29 'alloca' 'dense_1_input_161_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_1_input_160_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 30 'alloca' 'dense_1_input_160_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_1_input_159_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 31 'alloca' 'dense_1_input_159_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_1_input_158_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 32 'alloca' 'dense_1_input_158_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_1_input_157_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 33 'alloca' 'dense_1_input_157_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_1_input_156_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 34 'alloca' 'dense_1_input_156_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_1_input_155_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 35 'alloca' 'dense_1_input_155_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_1_input_154_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 36 'alloca' 'dense_1_input_154_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_1_input_153_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 37 'alloca' 'dense_1_input_153_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_1_input_152_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 38 'alloca' 'dense_1_input_152_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_1_input_151_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 39 'alloca' 'dense_1_input_151_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_1_input_150_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 40 'alloca' 'dense_1_input_150_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dense_1_input_149_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 41 'alloca' 'dense_1_input_149_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dense_1_input_148_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 42 'alloca' 'dense_1_input_148_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_1_input_147_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 43 'alloca' 'dense_1_input_147_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_1_input_146_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 44 'alloca' 'dense_1_input_146_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_1_input_145_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 45 'alloca' 'dense_1_input_145_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_1_input_144_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 46 'alloca' 'dense_1_input_144_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_1_input_143_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 47 'alloca' 'dense_1_input_143_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_1_input_142_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 48 'alloca' 'dense_1_input_142_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_1_input_141_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 49 'alloca' 'dense_1_input_141_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_1_input_140_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 50 'alloca' 'dense_1_input_140_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_1_input_139_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 51 'alloca' 'dense_1_input_139_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dense_1_input_138_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 52 'alloca' 'dense_1_input_138_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dense_1_input_137_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 53 'alloca' 'dense_1_input_137_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dense_1_input_136_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 54 'alloca' 'dense_1_input_136_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dense_1_input_135_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 55 'alloca' 'dense_1_input_135_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dense_1_input_134_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 56 'alloca' 'dense_1_input_134_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dense_1_input_133_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 57 'alloca' 'dense_1_input_133_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dense_1_input_132_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 58 'alloca' 'dense_1_input_132_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dense_1_input_131_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 59 'alloca' 'dense_1_input_131_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dense_1_input_130_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 60 'alloca' 'dense_1_input_130_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dense_1_input_129_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 61 'alloca' 'dense_1_input_129_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dense_1_input_128_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 62 'alloca' 'dense_1_input_128_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dense_1_input_127_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 63 'alloca' 'dense_1_input_127_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dense_1_input_126_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 64 'alloca' 'dense_1_input_126_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dense_1_input_125_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 65 'alloca' 'dense_1_input_125_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dense_1_input_124_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 66 'alloca' 'dense_1_input_124_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dense_1_input_123_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 67 'alloca' 'dense_1_input_123_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dense_1_input_122_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 68 'alloca' 'dense_1_input_122_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dense_1_input_121_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 69 'alloca' 'dense_1_input_121_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dense_1_input_120_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 70 'alloca' 'dense_1_input_120_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dense_1_input_119_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 71 'alloca' 'dense_1_input_119_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%dense_1_input_118_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 72 'alloca' 'dense_1_input_118_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dense_1_input_117_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 73 'alloca' 'dense_1_input_117_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dense_1_input_116_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 74 'alloca' 'dense_1_input_116_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dense_1_input_115_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 75 'alloca' 'dense_1_input_115_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dense_1_input_114_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 76 'alloca' 'dense_1_input_114_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dense_1_input_113_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 77 'alloca' 'dense_1_input_113_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dense_1_input_112_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 78 'alloca' 'dense_1_input_112_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dense_1_input_111_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 79 'alloca' 'dense_1_input_111_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dense_1_input_110_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 80 'alloca' 'dense_1_input_110_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dense_1_input_109_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 81 'alloca' 'dense_1_input_109_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%dense_1_input_108_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 82 'alloca' 'dense_1_input_108_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dense_1_input_107_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 83 'alloca' 'dense_1_input_107_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dense_1_input_106_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 84 'alloca' 'dense_1_input_106_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dense_1_input_105_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 85 'alloca' 'dense_1_input_105_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dense_1_input_104_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 86 'alloca' 'dense_1_input_104_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dense_1_input_103_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 87 'alloca' 'dense_1_input_103_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dense_1_input_102_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 88 'alloca' 'dense_1_input_102_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dense_1_input_101_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 89 'alloca' 'dense_1_input_101_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%dense_1_input_100_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 90 'alloca' 'dense_1_input_100_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dense_1_input_99_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 91 'alloca' 'dense_1_input_99_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%dense_1_input_98_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 92 'alloca' 'dense_1_input_98_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dense_1_input_97_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 93 'alloca' 'dense_1_input_97_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dense_1_input_96_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 94 'alloca' 'dense_1_input_96_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dense_1_input_95_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 95 'alloca' 'dense_1_input_95_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dense_1_input_94_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 96 'alloca' 'dense_1_input_94_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dense_1_input_93_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 97 'alloca' 'dense_1_input_93_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dense_1_input_92_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 98 'alloca' 'dense_1_input_92_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dense_1_input_91_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 99 'alloca' 'dense_1_input_91_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dense_1_input_90_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 100 'alloca' 'dense_1_input_90_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dense_1_input_89_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 101 'alloca' 'dense_1_input_89_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dense_1_input_88_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 102 'alloca' 'dense_1_input_88_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dense_1_input_87_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 103 'alloca' 'dense_1_input_87_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%dense_1_input_86_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 104 'alloca' 'dense_1_input_86_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dense_1_input_85_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 105 'alloca' 'dense_1_input_85_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%dense_1_input_84_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 106 'alloca' 'dense_1_input_84_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dense_1_input_83_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 107 'alloca' 'dense_1_input_83_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dense_1_input_82_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 108 'alloca' 'dense_1_input_82_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dense_1_input_81_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 109 'alloca' 'dense_1_input_81_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dense_1_input_80_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 110 'alloca' 'dense_1_input_80_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dense_1_input_79_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 111 'alloca' 'dense_1_input_79_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%dense_1_input_78_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 112 'alloca' 'dense_1_input_78_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dense_1_input_77_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 113 'alloca' 'dense_1_input_77_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%dense_1_input_76_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 114 'alloca' 'dense_1_input_76_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dense_1_input_75_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 115 'alloca' 'dense_1_input_75_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%dense_1_input_74_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 116 'alloca' 'dense_1_input_74_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%dense_1_input_73_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 117 'alloca' 'dense_1_input_73_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%dense_1_input_72_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 118 'alloca' 'dense_1_input_72_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%dense_1_input_71_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 119 'alloca' 'dense_1_input_71_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%dense_1_input_70_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 120 'alloca' 'dense_1_input_70_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dense_1_input_69_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 121 'alloca' 'dense_1_input_69_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%dense_1_input_68_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 122 'alloca' 'dense_1_input_68_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%dense_1_input_67_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 123 'alloca' 'dense_1_input_67_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%dense_1_input_66_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 124 'alloca' 'dense_1_input_66_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%dense_1_input_65_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 125 'alloca' 'dense_1_input_65_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%dense_1_input_64_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 126 'alloca' 'dense_1_input_64_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%dense_1_input_63_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 127 'alloca' 'dense_1_input_63_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%dense_1_input_62_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 128 'alloca' 'dense_1_input_62_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dense_1_input_61_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 129 'alloca' 'dense_1_input_61_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%dense_1_input_60_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 130 'alloca' 'dense_1_input_60_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%dense_1_input_59_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 131 'alloca' 'dense_1_input_59_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%dense_1_input_58_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 132 'alloca' 'dense_1_input_58_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%dense_1_input_57_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 133 'alloca' 'dense_1_input_57_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%dense_1_input_56_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 134 'alloca' 'dense_1_input_56_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dense_1_input_55_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 135 'alloca' 'dense_1_input_55_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dense_1_input_54_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 136 'alloca' 'dense_1_input_54_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%dense_1_input_53_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 137 'alloca' 'dense_1_input_53_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%dense_1_input_52_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 138 'alloca' 'dense_1_input_52_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%dense_1_input_51_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 139 'alloca' 'dense_1_input_51_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%dense_1_input_50_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 140 'alloca' 'dense_1_input_50_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%dense_1_input_49_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 141 'alloca' 'dense_1_input_49_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%dense_1_input_48_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 142 'alloca' 'dense_1_input_48_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%dense_1_input_47_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 143 'alloca' 'dense_1_input_47_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%dense_1_input_46_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 144 'alloca' 'dense_1_input_46_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%dense_1_input_45_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 145 'alloca' 'dense_1_input_45_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%dense_1_input_44_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 146 'alloca' 'dense_1_input_44_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%dense_1_input_43_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 147 'alloca' 'dense_1_input_43_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%dense_1_input_42_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 148 'alloca' 'dense_1_input_42_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%dense_1_input_41_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 149 'alloca' 'dense_1_input_41_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dense_1_input_40_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 150 'alloca' 'dense_1_input_40_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%dense_1_input_39_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 151 'alloca' 'dense_1_input_39_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%dense_1_input_38_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 152 'alloca' 'dense_1_input_38_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%dense_1_input_37_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 153 'alloca' 'dense_1_input_37_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%dense_1_input_36_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 154 'alloca' 'dense_1_input_36_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%dense_1_input_35_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 155 'alloca' 'dense_1_input_35_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%dense_1_input_34_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 156 'alloca' 'dense_1_input_34_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%dense_1_input_33_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 157 'alloca' 'dense_1_input_33_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%dense_1_input_32_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 158 'alloca' 'dense_1_input_32_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%dense_1_input_31_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 159 'alloca' 'dense_1_input_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%dense_1_input_30_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 160 'alloca' 'dense_1_input_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%dense_1_input_29_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 161 'alloca' 'dense_1_input_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%dense_1_input_28_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 162 'alloca' 'dense_1_input_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%dense_1_input_27_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 163 'alloca' 'dense_1_input_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%dense_1_input_26_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 164 'alloca' 'dense_1_input_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%dense_1_input_25_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 165 'alloca' 'dense_1_input_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%dense_1_input_24_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 166 'alloca' 'dense_1_input_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%dense_1_input_23_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 167 'alloca' 'dense_1_input_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%dense_1_input_22_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 168 'alloca' 'dense_1_input_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%dense_1_input_21_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 169 'alloca' 'dense_1_input_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%dense_1_input_20_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 170 'alloca' 'dense_1_input_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%dense_1_input_19_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 171 'alloca' 'dense_1_input_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%dense_1_input_18_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 172 'alloca' 'dense_1_input_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%dense_1_input_17_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 173 'alloca' 'dense_1_input_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_input_16_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 174 'alloca' 'dense_1_input_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%dense_1_input_15_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 175 'alloca' 'dense_1_input_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%dense_1_input_14_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 176 'alloca' 'dense_1_input_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%dense_1_input_13_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 177 'alloca' 'dense_1_input_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%dense_1_input_12_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 178 'alloca' 'dense_1_input_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%dense_1_input_11_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 179 'alloca' 'dense_1_input_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%dense_1_input_10_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 180 'alloca' 'dense_1_input_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%dense_1_input_9_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 181 'alloca' 'dense_1_input_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%dense_1_input_8_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 182 'alloca' 'dense_1_input_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%dense_1_input_7_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 183 'alloca' 'dense_1_input_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%dense_1_input_6_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 184 'alloca' 'dense_1_input_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%dense_1_input_5_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 185 'alloca' 'dense_1_input_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%dense_1_input_4_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 186 'alloca' 'dense_1_input_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%dense_1_input_3_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 187 'alloca' 'dense_1_input_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%dense_1_input_2_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 188 'alloca' 'dense_1_input_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%dense_1_input_1_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 189 'alloca' 'dense_1_input_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%dense_1_input_0_V = alloca i12, align 2" [firmware/window.cpp:59]   --->   Operation 190 'alloca' 'dense_1_input_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%digi_c654 = alloca i18432, align 8" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 191 'alloca' 'digi_c654' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%digi_c = alloca i18432, align 8" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 192 'alloca' 'digi_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%max_coor = alloca [3 x i10], align 2" [firmware/nnet_utils/nnet_digi2win.h:25->firmware/window.cpp:61]   --->   Operation 193 'alloca' 'max_coor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.45ns)   --->   "call void @window.entry3(i18432* %digi, i18432* %digi_c1)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 194 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "call fastcc void @window.entry163(i18432* nocapture %digi_c1, i18432* %digi_c)" [firmware/nnet_utils/nnet_digi2win.h:24->firmware/window.cpp:61]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (0.00ns)   --->   "call fastcc void @Loop_memset_max_coor([3 x i10]* %max_coor, i18432* nocapture %digi_c, i18432* %digi_c654)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @Loop_memset_max_coor([3 x i10]* %max_coor, i18432* nocapture %digi_c, i18432* %digi_c654)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 198 [2/2] (0.00ns)   --->   "call fastcc void @digi2win(i18432* nocapture %digi_c654, i12* %dense_1_input_0_V, i12* %dense_1_input_1_V, i12* %dense_1_input_2_V, i12* %dense_1_input_3_V, i12* %dense_1_input_4_V, i12* %dense_1_input_5_V, i12* %dense_1_input_6_V, i12* %dense_1_input_7_V, i12* %dense_1_input_8_V, i12* %dense_1_input_9_V, i12* %dense_1_input_10_V, i12* %dense_1_input_11_V, i12* %dense_1_input_12_V, i12* %dense_1_input_13_V, i12* %dense_1_input_14_V, i12* %dense_1_input_15_V, i12* %dense_1_input_16_V, i12* %dense_1_input_17_V, i12* %dense_1_input_18_V, i12* %dense_1_input_19_V, i12* %dense_1_input_20_V, i12* %dense_1_input_21_V, i12* %dense_1_input_22_V, i12* %dense_1_input_23_V, i12* %dense_1_input_24_V, i12* %dense_1_input_25_V, i12* %dense_1_input_26_V, i12* %dense_1_input_27_V, i12* %dense_1_input_28_V, i12* %dense_1_input_29_V, i12* %dense_1_input_30_V, i12* %dense_1_input_31_V, i12* %dense_1_input_32_V, i12* %dense_1_input_33_V, i12* %dense_1_input_34_V, i12* %dense_1_input_35_V, i12* %dense_1_input_36_V, i12* %dense_1_input_37_V, i12* %dense_1_input_38_V, i12* %dense_1_input_39_V, i12* %dense_1_input_40_V, i12* %dense_1_input_41_V, i12* %dense_1_input_42_V, i12* %dense_1_input_43_V, i12* %dense_1_input_44_V, i12* %dense_1_input_45_V, i12* %dense_1_input_46_V, i12* %dense_1_input_47_V, i12* %dense_1_input_48_V, i12* %dense_1_input_49_V, i12* %dense_1_input_50_V, i12* %dense_1_input_51_V, i12* %dense_1_input_52_V, i12* %dense_1_input_53_V, i12* %dense_1_input_54_V, i12* %dense_1_input_55_V, i12* %dense_1_input_56_V, i12* %dense_1_input_57_V, i12* %dense_1_input_58_V, i12* %dense_1_input_59_V, i12* %dense_1_input_60_V, i12* %dense_1_input_61_V, i12* %dense_1_input_62_V, i12* %dense_1_input_63_V, i12* %dense_1_input_64_V, i12* %dense_1_input_65_V, i12* %dense_1_input_66_V, i12* %dense_1_input_67_V, i12* %dense_1_input_68_V, i12* %dense_1_input_69_V, i12* %dense_1_input_70_V, i12* %dense_1_input_71_V, i12* %dense_1_input_72_V, i12* %dense_1_input_73_V, i12* %dense_1_input_74_V, i12* %dense_1_input_75_V, i12* %dense_1_input_76_V, i12* %dense_1_input_77_V, i12* %dense_1_input_78_V, i12* %dense_1_input_79_V, i12* %dense_1_input_80_V, i12* %dense_1_input_81_V, i12* %dense_1_input_82_V, i12* %dense_1_input_83_V, i12* %dense_1_input_84_V, i12* %dense_1_input_85_V, i12* %dense_1_input_86_V, i12* %dense_1_input_87_V, i12* %dense_1_input_88_V, i12* %dense_1_input_89_V, i12* %dense_1_input_90_V, i12* %dense_1_input_91_V, i12* %dense_1_input_92_V, i12* %dense_1_input_93_V, i12* %dense_1_input_94_V, i12* %dense_1_input_95_V, i12* %dense_1_input_96_V, i12* %dense_1_input_97_V, i12* %dense_1_input_98_V, i12* %dense_1_input_99_V, i12* %dense_1_input_100_V, i12* %dense_1_input_101_V, i12* %dense_1_input_102_V, i12* %dense_1_input_103_V, i12* %dense_1_input_104_V, i12* %dense_1_input_105_V, i12* %dense_1_input_106_V, i12* %dense_1_input_107_V, i12* %dense_1_input_108_V, i12* %dense_1_input_109_V, i12* %dense_1_input_110_V, i12* %dense_1_input_111_V, i12* %dense_1_input_112_V, i12* %dense_1_input_113_V, i12* %dense_1_input_114_V, i12* %dense_1_input_115_V, i12* %dense_1_input_116_V, i12* %dense_1_input_117_V, i12* %dense_1_input_118_V, i12* %dense_1_input_119_V, i12* %dense_1_input_120_V, i12* %dense_1_input_121_V, i12* %dense_1_input_122_V, i12* %dense_1_input_123_V, i12* %dense_1_input_124_V, i12* %dense_1_input_125_V, i12* %dense_1_input_126_V, i12* %dense_1_input_127_V, i12* %dense_1_input_128_V, i12* %dense_1_input_129_V, i12* %dense_1_input_130_V, i12* %dense_1_input_131_V, i12* %dense_1_input_132_V, i12* %dense_1_input_133_V, i12* %dense_1_input_134_V, i12* %dense_1_input_135_V, i12* %dense_1_input_136_V, i12* %dense_1_input_137_V, i12* %dense_1_input_138_V, i12* %dense_1_input_139_V, i12* %dense_1_input_140_V, i12* %dense_1_input_141_V, i12* %dense_1_input_142_V, i12* %dense_1_input_143_V, i12* %dense_1_input_144_V, i12* %dense_1_input_145_V, i12* %dense_1_input_146_V, i12* %dense_1_input_147_V, i12* %dense_1_input_148_V, i12* %dense_1_input_149_V, i12* %dense_1_input_150_V, i12* %dense_1_input_151_V, i12* %dense_1_input_152_V, i12* %dense_1_input_153_V, i12* %dense_1_input_154_V, i12* %dense_1_input_155_V, i12* %dense_1_input_156_V, i12* %dense_1_input_157_V, i12* %dense_1_input_158_V, i12* %dense_1_input_159_V, i12* %dense_1_input_160_V, i12* %dense_1_input_161_V, i12* %dense_1_input_162_V, i12* %dense_1_input_163_V, i12* %dense_1_input_164_V, i12* %dense_1_input_165_V, i12* %dense_1_input_166_V, i12* %dense_1_input_167_V, i12* %dense_1_input_168_V, i12* %dense_1_input_169_V, i12* %dense_1_input_170_V, i12* %dense_1_input_171_V, i12* %dense_1_input_172_V, i12* %dense_1_input_173_V, i12* %dense_1_input_174_V, i12* %dense_1_input_175_V, i12* %dense_1_input_176_V, i12* %dense_1_input_177_V, i12* %dense_1_input_178_V, i12* %dense_1_input_179_V, [3 x i10]* %max_coor)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @digi2win(i18432* nocapture %digi_c654, i12* %dense_1_input_0_V, i12* %dense_1_input_1_V, i12* %dense_1_input_2_V, i12* %dense_1_input_3_V, i12* %dense_1_input_4_V, i12* %dense_1_input_5_V, i12* %dense_1_input_6_V, i12* %dense_1_input_7_V, i12* %dense_1_input_8_V, i12* %dense_1_input_9_V, i12* %dense_1_input_10_V, i12* %dense_1_input_11_V, i12* %dense_1_input_12_V, i12* %dense_1_input_13_V, i12* %dense_1_input_14_V, i12* %dense_1_input_15_V, i12* %dense_1_input_16_V, i12* %dense_1_input_17_V, i12* %dense_1_input_18_V, i12* %dense_1_input_19_V, i12* %dense_1_input_20_V, i12* %dense_1_input_21_V, i12* %dense_1_input_22_V, i12* %dense_1_input_23_V, i12* %dense_1_input_24_V, i12* %dense_1_input_25_V, i12* %dense_1_input_26_V, i12* %dense_1_input_27_V, i12* %dense_1_input_28_V, i12* %dense_1_input_29_V, i12* %dense_1_input_30_V, i12* %dense_1_input_31_V, i12* %dense_1_input_32_V, i12* %dense_1_input_33_V, i12* %dense_1_input_34_V, i12* %dense_1_input_35_V, i12* %dense_1_input_36_V, i12* %dense_1_input_37_V, i12* %dense_1_input_38_V, i12* %dense_1_input_39_V, i12* %dense_1_input_40_V, i12* %dense_1_input_41_V, i12* %dense_1_input_42_V, i12* %dense_1_input_43_V, i12* %dense_1_input_44_V, i12* %dense_1_input_45_V, i12* %dense_1_input_46_V, i12* %dense_1_input_47_V, i12* %dense_1_input_48_V, i12* %dense_1_input_49_V, i12* %dense_1_input_50_V, i12* %dense_1_input_51_V, i12* %dense_1_input_52_V, i12* %dense_1_input_53_V, i12* %dense_1_input_54_V, i12* %dense_1_input_55_V, i12* %dense_1_input_56_V, i12* %dense_1_input_57_V, i12* %dense_1_input_58_V, i12* %dense_1_input_59_V, i12* %dense_1_input_60_V, i12* %dense_1_input_61_V, i12* %dense_1_input_62_V, i12* %dense_1_input_63_V, i12* %dense_1_input_64_V, i12* %dense_1_input_65_V, i12* %dense_1_input_66_V, i12* %dense_1_input_67_V, i12* %dense_1_input_68_V, i12* %dense_1_input_69_V, i12* %dense_1_input_70_V, i12* %dense_1_input_71_V, i12* %dense_1_input_72_V, i12* %dense_1_input_73_V, i12* %dense_1_input_74_V, i12* %dense_1_input_75_V, i12* %dense_1_input_76_V, i12* %dense_1_input_77_V, i12* %dense_1_input_78_V, i12* %dense_1_input_79_V, i12* %dense_1_input_80_V, i12* %dense_1_input_81_V, i12* %dense_1_input_82_V, i12* %dense_1_input_83_V, i12* %dense_1_input_84_V, i12* %dense_1_input_85_V, i12* %dense_1_input_86_V, i12* %dense_1_input_87_V, i12* %dense_1_input_88_V, i12* %dense_1_input_89_V, i12* %dense_1_input_90_V, i12* %dense_1_input_91_V, i12* %dense_1_input_92_V, i12* %dense_1_input_93_V, i12* %dense_1_input_94_V, i12* %dense_1_input_95_V, i12* %dense_1_input_96_V, i12* %dense_1_input_97_V, i12* %dense_1_input_98_V, i12* %dense_1_input_99_V, i12* %dense_1_input_100_V, i12* %dense_1_input_101_V, i12* %dense_1_input_102_V, i12* %dense_1_input_103_V, i12* %dense_1_input_104_V, i12* %dense_1_input_105_V, i12* %dense_1_input_106_V, i12* %dense_1_input_107_V, i12* %dense_1_input_108_V, i12* %dense_1_input_109_V, i12* %dense_1_input_110_V, i12* %dense_1_input_111_V, i12* %dense_1_input_112_V, i12* %dense_1_input_113_V, i12* %dense_1_input_114_V, i12* %dense_1_input_115_V, i12* %dense_1_input_116_V, i12* %dense_1_input_117_V, i12* %dense_1_input_118_V, i12* %dense_1_input_119_V, i12* %dense_1_input_120_V, i12* %dense_1_input_121_V, i12* %dense_1_input_122_V, i12* %dense_1_input_123_V, i12* %dense_1_input_124_V, i12* %dense_1_input_125_V, i12* %dense_1_input_126_V, i12* %dense_1_input_127_V, i12* %dense_1_input_128_V, i12* %dense_1_input_129_V, i12* %dense_1_input_130_V, i12* %dense_1_input_131_V, i12* %dense_1_input_132_V, i12* %dense_1_input_133_V, i12* %dense_1_input_134_V, i12* %dense_1_input_135_V, i12* %dense_1_input_136_V, i12* %dense_1_input_137_V, i12* %dense_1_input_138_V, i12* %dense_1_input_139_V, i12* %dense_1_input_140_V, i12* %dense_1_input_141_V, i12* %dense_1_input_142_V, i12* %dense_1_input_143_V, i12* %dense_1_input_144_V, i12* %dense_1_input_145_V, i12* %dense_1_input_146_V, i12* %dense_1_input_147_V, i12* %dense_1_input_148_V, i12* %dense_1_input_149_V, i12* %dense_1_input_150_V, i12* %dense_1_input_151_V, i12* %dense_1_input_152_V, i12* %dense_1_input_153_V, i12* %dense_1_input_154_V, i12* %dense_1_input_155_V, i12* %dense_1_input_156_V, i12* %dense_1_input_157_V, i12* %dense_1_input_158_V, i12* %dense_1_input_159_V, i12* %dense_1_input_160_V, i12* %dense_1_input_161_V, i12* %dense_1_input_162_V, i12* %dense_1_input_163_V, i12* %dense_1_input_164_V, i12* %dense_1_input_165_V, i12* %dense_1_input_166_V, i12* %dense_1_input_167_V, i12* %dense_1_input_168_V, i12* %dense_1_input_169_V, i12* %dense_1_input_170_V, i12* %dense_1_input_171_V, i12* %dense_1_input_172_V, i12* %dense_1_input_173_V, i12* %dense_1_input_174_V, i12* %dense_1_input_175_V, i12* %dense_1_input_176_V, i12* %dense_1_input_177_V, i12* %dense_1_input_178_V, i12* %dense_1_input_179_V, [3 x i10]* %max_coor)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.29>
ST_7 : Operation 200 [2/2] (0.29ns)   --->   "%call_ret1 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @dense_large.1(i12* %dense_1_input_0_V, i12* %dense_1_input_1_V, i12* %dense_1_input_2_V, i12* %dense_1_input_3_V, i12* %dense_1_input_4_V, i12* %dense_1_input_5_V, i12* %dense_1_input_6_V, i12* %dense_1_input_7_V, i12* %dense_1_input_8_V, i12* %dense_1_input_9_V, i12* %dense_1_input_10_V, i12* %dense_1_input_11_V, i12* %dense_1_input_12_V, i12* %dense_1_input_13_V, i12* %dense_1_input_14_V, i12* %dense_1_input_15_V, i12* %dense_1_input_16_V, i12* %dense_1_input_17_V, i12* %dense_1_input_18_V, i12* %dense_1_input_19_V, i12* %dense_1_input_20_V, i12* %dense_1_input_21_V, i12* %dense_1_input_22_V, i12* %dense_1_input_23_V, i12* %dense_1_input_24_V, i12* %dense_1_input_25_V, i12* %dense_1_input_26_V, i12* %dense_1_input_27_V, i12* %dense_1_input_28_V, i12* %dense_1_input_29_V, i12* %dense_1_input_30_V, i12* %dense_1_input_31_V, i12* %dense_1_input_32_V, i12* %dense_1_input_33_V, i12* %dense_1_input_34_V, i12* %dense_1_input_35_V, i12* %dense_1_input_36_V, i12* %dense_1_input_37_V, i12* %dense_1_input_38_V, i12* %dense_1_input_39_V, i12* %dense_1_input_40_V, i12* %dense_1_input_41_V, i12* %dense_1_input_42_V, i12* %dense_1_input_43_V, i12* %dense_1_input_44_V, i12* %dense_1_input_45_V, i12* %dense_1_input_46_V, i12* %dense_1_input_47_V, i12* %dense_1_input_48_V, i12* %dense_1_input_49_V, i12* %dense_1_input_50_V, i12* %dense_1_input_51_V, i12* %dense_1_input_52_V, i12* %dense_1_input_53_V, i12* %dense_1_input_54_V, i12* %dense_1_input_55_V, i12* %dense_1_input_56_V, i12* %dense_1_input_57_V, i12* %dense_1_input_58_V, i12* %dense_1_input_59_V, i12* %dense_1_input_60_V, i12* %dense_1_input_61_V, i12* %dense_1_input_62_V, i12* %dense_1_input_63_V, i12* %dense_1_input_64_V, i12* %dense_1_input_65_V, i12* %dense_1_input_66_V, i12* %dense_1_input_67_V, i12* %dense_1_input_68_V, i12* %dense_1_input_69_V, i12* %dense_1_input_70_V, i12* %dense_1_input_71_V, i12* %dense_1_input_72_V, i12* %dense_1_input_73_V, i12* %dense_1_input_74_V, i12* %dense_1_input_75_V, i12* %dense_1_input_76_V, i12* %dense_1_input_77_V, i12* %dense_1_input_78_V, i12* %dense_1_input_79_V, i12* %dense_1_input_80_V, i12* %dense_1_input_81_V, i12* %dense_1_input_82_V, i12* %dense_1_input_83_V, i12* %dense_1_input_84_V, i12* %dense_1_input_85_V, i12* %dense_1_input_86_V, i12* %dense_1_input_87_V, i12* %dense_1_input_88_V, i12* %dense_1_input_89_V, i12* %dense_1_input_90_V, i12* %dense_1_input_91_V, i12* %dense_1_input_92_V, i12* %dense_1_input_93_V, i12* %dense_1_input_94_V, i12* %dense_1_input_95_V, i12* %dense_1_input_96_V, i12* %dense_1_input_97_V, i12* %dense_1_input_98_V, i12* %dense_1_input_99_V, i12* %dense_1_input_100_V, i12* %dense_1_input_101_V, i12* %dense_1_input_102_V, i12* %dense_1_input_103_V, i12* %dense_1_input_104_V, i12* %dense_1_input_105_V, i12* %dense_1_input_106_V, i12* %dense_1_input_107_V, i12* %dense_1_input_108_V, i12* %dense_1_input_109_V, i12* %dense_1_input_110_V, i12* %dense_1_input_111_V, i12* %dense_1_input_112_V, i12* %dense_1_input_113_V, i12* %dense_1_input_114_V, i12* %dense_1_input_115_V, i12* %dense_1_input_116_V, i12* %dense_1_input_117_V, i12* %dense_1_input_118_V, i12* %dense_1_input_119_V, i12* %dense_1_input_120_V, i12* %dense_1_input_121_V, i12* %dense_1_input_122_V, i12* %dense_1_input_123_V, i12* %dense_1_input_124_V, i12* %dense_1_input_125_V, i12* %dense_1_input_126_V, i12* %dense_1_input_127_V, i12* %dense_1_input_128_V, i12* %dense_1_input_129_V, i12* %dense_1_input_130_V, i12* %dense_1_input_131_V, i12* %dense_1_input_132_V, i12* %dense_1_input_133_V, i12* %dense_1_input_134_V, i12* %dense_1_input_135_V, i12* %dense_1_input_136_V, i12* %dense_1_input_137_V, i12* %dense_1_input_138_V, i12* %dense_1_input_139_V, i12* %dense_1_input_140_V, i12* %dense_1_input_141_V, i12* %dense_1_input_142_V, i12* %dense_1_input_143_V, i12* %dense_1_input_144_V, i12* %dense_1_input_145_V, i12* %dense_1_input_146_V, i12* %dense_1_input_147_V, i12* %dense_1_input_148_V, i12* %dense_1_input_149_V, i12* %dense_1_input_150_V, i12* %dense_1_input_151_V, i12* %dense_1_input_152_V, i12* %dense_1_input_153_V, i12* %dense_1_input_154_V, i12* %dense_1_input_155_V, i12* %dense_1_input_156_V, i12* %dense_1_input_157_V, i12* %dense_1_input_158_V, i12* %dense_1_input_159_V, i12* %dense_1_input_160_V, i12* %dense_1_input_161_V, i12* %dense_1_input_162_V, i12* %dense_1_input_163_V, i12* %dense_1_input_164_V, i12* %dense_1_input_165_V, i12* %dense_1_input_166_V, i12* %dense_1_input_167_V, i12* %dense_1_input_168_V, i12* %dense_1_input_169_V, i12* %dense_1_input_170_V, i12* %dense_1_input_171_V, i12* %dense_1_input_172_V, i12* %dense_1_input_173_V, i12* %dense_1_input_174_V, i12* %dense_1_input_175_V, i12* %dense_1_input_176_V, i12* %dense_1_input_177_V, i12* %dense_1_input_178_V, i12* %dense_1_input_179_V)" [firmware/window.cpp:67]   --->   Operation 200 'call' 'call_ret1' <Predicate = true> <Delay = 0.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 201 [1/2] (0.75ns)   --->   "%call_ret1 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @dense_large.1(i12* %dense_1_input_0_V, i12* %dense_1_input_1_V, i12* %dense_1_input_2_V, i12* %dense_1_input_3_V, i12* %dense_1_input_4_V, i12* %dense_1_input_5_V, i12* %dense_1_input_6_V, i12* %dense_1_input_7_V, i12* %dense_1_input_8_V, i12* %dense_1_input_9_V, i12* %dense_1_input_10_V, i12* %dense_1_input_11_V, i12* %dense_1_input_12_V, i12* %dense_1_input_13_V, i12* %dense_1_input_14_V, i12* %dense_1_input_15_V, i12* %dense_1_input_16_V, i12* %dense_1_input_17_V, i12* %dense_1_input_18_V, i12* %dense_1_input_19_V, i12* %dense_1_input_20_V, i12* %dense_1_input_21_V, i12* %dense_1_input_22_V, i12* %dense_1_input_23_V, i12* %dense_1_input_24_V, i12* %dense_1_input_25_V, i12* %dense_1_input_26_V, i12* %dense_1_input_27_V, i12* %dense_1_input_28_V, i12* %dense_1_input_29_V, i12* %dense_1_input_30_V, i12* %dense_1_input_31_V, i12* %dense_1_input_32_V, i12* %dense_1_input_33_V, i12* %dense_1_input_34_V, i12* %dense_1_input_35_V, i12* %dense_1_input_36_V, i12* %dense_1_input_37_V, i12* %dense_1_input_38_V, i12* %dense_1_input_39_V, i12* %dense_1_input_40_V, i12* %dense_1_input_41_V, i12* %dense_1_input_42_V, i12* %dense_1_input_43_V, i12* %dense_1_input_44_V, i12* %dense_1_input_45_V, i12* %dense_1_input_46_V, i12* %dense_1_input_47_V, i12* %dense_1_input_48_V, i12* %dense_1_input_49_V, i12* %dense_1_input_50_V, i12* %dense_1_input_51_V, i12* %dense_1_input_52_V, i12* %dense_1_input_53_V, i12* %dense_1_input_54_V, i12* %dense_1_input_55_V, i12* %dense_1_input_56_V, i12* %dense_1_input_57_V, i12* %dense_1_input_58_V, i12* %dense_1_input_59_V, i12* %dense_1_input_60_V, i12* %dense_1_input_61_V, i12* %dense_1_input_62_V, i12* %dense_1_input_63_V, i12* %dense_1_input_64_V, i12* %dense_1_input_65_V, i12* %dense_1_input_66_V, i12* %dense_1_input_67_V, i12* %dense_1_input_68_V, i12* %dense_1_input_69_V, i12* %dense_1_input_70_V, i12* %dense_1_input_71_V, i12* %dense_1_input_72_V, i12* %dense_1_input_73_V, i12* %dense_1_input_74_V, i12* %dense_1_input_75_V, i12* %dense_1_input_76_V, i12* %dense_1_input_77_V, i12* %dense_1_input_78_V, i12* %dense_1_input_79_V, i12* %dense_1_input_80_V, i12* %dense_1_input_81_V, i12* %dense_1_input_82_V, i12* %dense_1_input_83_V, i12* %dense_1_input_84_V, i12* %dense_1_input_85_V, i12* %dense_1_input_86_V, i12* %dense_1_input_87_V, i12* %dense_1_input_88_V, i12* %dense_1_input_89_V, i12* %dense_1_input_90_V, i12* %dense_1_input_91_V, i12* %dense_1_input_92_V, i12* %dense_1_input_93_V, i12* %dense_1_input_94_V, i12* %dense_1_input_95_V, i12* %dense_1_input_96_V, i12* %dense_1_input_97_V, i12* %dense_1_input_98_V, i12* %dense_1_input_99_V, i12* %dense_1_input_100_V, i12* %dense_1_input_101_V, i12* %dense_1_input_102_V, i12* %dense_1_input_103_V, i12* %dense_1_input_104_V, i12* %dense_1_input_105_V, i12* %dense_1_input_106_V, i12* %dense_1_input_107_V, i12* %dense_1_input_108_V, i12* %dense_1_input_109_V, i12* %dense_1_input_110_V, i12* %dense_1_input_111_V, i12* %dense_1_input_112_V, i12* %dense_1_input_113_V, i12* %dense_1_input_114_V, i12* %dense_1_input_115_V, i12* %dense_1_input_116_V, i12* %dense_1_input_117_V, i12* %dense_1_input_118_V, i12* %dense_1_input_119_V, i12* %dense_1_input_120_V, i12* %dense_1_input_121_V, i12* %dense_1_input_122_V, i12* %dense_1_input_123_V, i12* %dense_1_input_124_V, i12* %dense_1_input_125_V, i12* %dense_1_input_126_V, i12* %dense_1_input_127_V, i12* %dense_1_input_128_V, i12* %dense_1_input_129_V, i12* %dense_1_input_130_V, i12* %dense_1_input_131_V, i12* %dense_1_input_132_V, i12* %dense_1_input_133_V, i12* %dense_1_input_134_V, i12* %dense_1_input_135_V, i12* %dense_1_input_136_V, i12* %dense_1_input_137_V, i12* %dense_1_input_138_V, i12* %dense_1_input_139_V, i12* %dense_1_input_140_V, i12* %dense_1_input_141_V, i12* %dense_1_input_142_V, i12* %dense_1_input_143_V, i12* %dense_1_input_144_V, i12* %dense_1_input_145_V, i12* %dense_1_input_146_V, i12* %dense_1_input_147_V, i12* %dense_1_input_148_V, i12* %dense_1_input_149_V, i12* %dense_1_input_150_V, i12* %dense_1_input_151_V, i12* %dense_1_input_152_V, i12* %dense_1_input_153_V, i12* %dense_1_input_154_V, i12* %dense_1_input_155_V, i12* %dense_1_input_156_V, i12* %dense_1_input_157_V, i12* %dense_1_input_158_V, i12* %dense_1_input_159_V, i12* %dense_1_input_160_V, i12* %dense_1_input_161_V, i12* %dense_1_input_162_V, i12* %dense_1_input_163_V, i12* %dense_1_input_164_V, i12* %dense_1_input_165_V, i12* %dense_1_input_166_V, i12* %dense_1_input_167_V, i12* %dense_1_input_168_V, i12* %dense_1_input_169_V, i12* %dense_1_input_170_V, i12* %dense_1_input_171_V, i12* %dense_1_input_172_V, i12* %dense_1_input_173_V, i12* %dense_1_input_174_V, i12* %dense_1_input_175_V, i12* %dense_1_input_176_V, i12* %dense_1_input_177_V, i12* %dense_1_input_178_V, i12* %dense_1_input_179_V)" [firmware/window.cpp:67]   --->   Operation 201 'call' 'call_ret1' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 0" [firmware/window.cpp:67]   --->   Operation 202 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 1" [firmware/window.cpp:67]   --->   Operation 203 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 2" [firmware/window.cpp:67]   --->   Operation 204 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 3" [firmware/window.cpp:67]   --->   Operation 205 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 4" [firmware/window.cpp:67]   --->   Operation 206 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 5" [firmware/window.cpp:67]   --->   Operation 207 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 6" [firmware/window.cpp:67]   --->   Operation 208 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 7" [firmware/window.cpp:67]   --->   Operation 209 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%layer2_out_8_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 8" [firmware/window.cpp:67]   --->   Operation 210 'extractvalue' 'layer2_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%layer2_out_9_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 9" [firmware/window.cpp:67]   --->   Operation 211 'extractvalue' 'layer2_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%layer2_out_10_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 10" [firmware/window.cpp:67]   --->   Operation 212 'extractvalue' 'layer2_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%layer2_out_11_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 11" [firmware/window.cpp:67]   --->   Operation 213 'extractvalue' 'layer2_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%layer2_out_12_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 12" [firmware/window.cpp:67]   --->   Operation 214 'extractvalue' 'layer2_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%layer2_out_13_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 13" [firmware/window.cpp:67]   --->   Operation 215 'extractvalue' 'layer2_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%layer2_out_14_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 14" [firmware/window.cpp:67]   --->   Operation 216 'extractvalue' 'layer2_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%layer2_out_15_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 15" [firmware/window.cpp:67]   --->   Operation 217 'extractvalue' 'layer2_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%layer2_out_16_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 16" [firmware/window.cpp:67]   --->   Operation 218 'extractvalue' 'layer2_out_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%layer2_out_17_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 17" [firmware/window.cpp:67]   --->   Operation 219 'extractvalue' 'layer2_out_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%layer2_out_18_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 18" [firmware/window.cpp:67]   --->   Operation 220 'extractvalue' 'layer2_out_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%layer2_out_19_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 19" [firmware/window.cpp:67]   --->   Operation 221 'extractvalue' 'layer2_out_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%layer2_out_20_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 20" [firmware/window.cpp:67]   --->   Operation 222 'extractvalue' 'layer2_out_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%layer2_out_21_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 21" [firmware/window.cpp:67]   --->   Operation 223 'extractvalue' 'layer2_out_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%layer2_out_22_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 22" [firmware/window.cpp:67]   --->   Operation 224 'extractvalue' 'layer2_out_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%layer2_out_23_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 23" [firmware/window.cpp:67]   --->   Operation 225 'extractvalue' 'layer2_out_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%layer2_out_24_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 24" [firmware/window.cpp:67]   --->   Operation 226 'extractvalue' 'layer2_out_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%layer2_out_25_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 25" [firmware/window.cpp:67]   --->   Operation 227 'extractvalue' 'layer2_out_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%layer2_out_26_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 26" [firmware/window.cpp:67]   --->   Operation 228 'extractvalue' 'layer2_out_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%layer2_out_27_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 27" [firmware/window.cpp:67]   --->   Operation 229 'extractvalue' 'layer2_out_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%layer2_out_28_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 28" [firmware/window.cpp:67]   --->   Operation 230 'extractvalue' 'layer2_out_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%layer2_out_29_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 29" [firmware/window.cpp:67]   --->   Operation 231 'extractvalue' 'layer2_out_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%layer2_out_30_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 30" [firmware/window.cpp:67]   --->   Operation 232 'extractvalue' 'layer2_out_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%layer2_out_31_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 31" [firmware/window.cpp:67]   --->   Operation 233 'extractvalue' 'layer2_out_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%layer2_out_32_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 32" [firmware/window.cpp:67]   --->   Operation 234 'extractvalue' 'layer2_out_32_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%layer2_out_33_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 33" [firmware/window.cpp:67]   --->   Operation 235 'extractvalue' 'layer2_out_33_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%layer2_out_34_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 34" [firmware/window.cpp:67]   --->   Operation 236 'extractvalue' 'layer2_out_34_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%layer2_out_35_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 35" [firmware/window.cpp:67]   --->   Operation 237 'extractvalue' 'layer2_out_35_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 238 [1/1] (0.92ns)   --->   "%call_ret = call fastcc { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } @relu(i12 %layer2_out_0_V, i12 %layer2_out_1_V, i12 %layer2_out_2_V, i12 %layer2_out_3_V, i12 %layer2_out_4_V, i12 %layer2_out_5_V, i12 %layer2_out_6_V, i12 %layer2_out_7_V, i12 %layer2_out_8_V, i12 %layer2_out_9_V, i12 %layer2_out_10_V, i12 %layer2_out_11_V, i12 %layer2_out_12_V, i12 %layer2_out_13_V, i12 %layer2_out_14_V, i12 %layer2_out_15_V, i12 %layer2_out_16_V, i12 %layer2_out_17_V, i12 %layer2_out_18_V, i12 %layer2_out_19_V, i12 %layer2_out_20_V, i12 %layer2_out_21_V, i12 %layer2_out_22_V, i12 %layer2_out_23_V, i12 %layer2_out_24_V, i12 %layer2_out_25_V, i12 %layer2_out_26_V, i12 %layer2_out_27_V, i12 %layer2_out_28_V, i12 %layer2_out_29_V, i12 %layer2_out_30_V, i12 %layer2_out_31_V, i12 %layer2_out_32_V, i12 %layer2_out_33_V, i12 %layer2_out_34_V, i12 %layer2_out_35_V)" [firmware/window.cpp:71]   --->   Operation 238 'call' 'call_ret' <Predicate = true> <Delay = 0.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 0" [firmware/window.cpp:71]   --->   Operation 239 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 1" [firmware/window.cpp:71]   --->   Operation 240 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 2" [firmware/window.cpp:71]   --->   Operation 241 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 3" [firmware/window.cpp:71]   --->   Operation 242 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 4" [firmware/window.cpp:71]   --->   Operation 243 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%layer4_out_5_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 5" [firmware/window.cpp:71]   --->   Operation 244 'extractvalue' 'layer4_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%layer4_out_6_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 6" [firmware/window.cpp:71]   --->   Operation 245 'extractvalue' 'layer4_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%layer4_out_7_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 7" [firmware/window.cpp:71]   --->   Operation 246 'extractvalue' 'layer4_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%layer4_out_8_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 8" [firmware/window.cpp:71]   --->   Operation 247 'extractvalue' 'layer4_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%layer4_out_9_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 9" [firmware/window.cpp:71]   --->   Operation 248 'extractvalue' 'layer4_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%layer4_out_10_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 10" [firmware/window.cpp:71]   --->   Operation 249 'extractvalue' 'layer4_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%layer4_out_11_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 11" [firmware/window.cpp:71]   --->   Operation 250 'extractvalue' 'layer4_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%layer4_out_12_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 12" [firmware/window.cpp:71]   --->   Operation 251 'extractvalue' 'layer4_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%layer4_out_13_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 13" [firmware/window.cpp:71]   --->   Operation 252 'extractvalue' 'layer4_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%layer4_out_14_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 14" [firmware/window.cpp:71]   --->   Operation 253 'extractvalue' 'layer4_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%layer4_out_15_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 15" [firmware/window.cpp:71]   --->   Operation 254 'extractvalue' 'layer4_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%layer4_out_16_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 16" [firmware/window.cpp:71]   --->   Operation 255 'extractvalue' 'layer4_out_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%layer4_out_17_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 17" [firmware/window.cpp:71]   --->   Operation 256 'extractvalue' 'layer4_out_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%layer4_out_18_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 18" [firmware/window.cpp:71]   --->   Operation 257 'extractvalue' 'layer4_out_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%layer4_out_19_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 19" [firmware/window.cpp:71]   --->   Operation 258 'extractvalue' 'layer4_out_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%layer4_out_20_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 20" [firmware/window.cpp:71]   --->   Operation 259 'extractvalue' 'layer4_out_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%layer4_out_21_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 21" [firmware/window.cpp:71]   --->   Operation 260 'extractvalue' 'layer4_out_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%layer4_out_22_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 22" [firmware/window.cpp:71]   --->   Operation 261 'extractvalue' 'layer4_out_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%layer4_out_23_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 23" [firmware/window.cpp:71]   --->   Operation 262 'extractvalue' 'layer4_out_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%layer4_out_24_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 24" [firmware/window.cpp:71]   --->   Operation 263 'extractvalue' 'layer4_out_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%layer4_out_25_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 25" [firmware/window.cpp:71]   --->   Operation 264 'extractvalue' 'layer4_out_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%layer4_out_26_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 26" [firmware/window.cpp:71]   --->   Operation 265 'extractvalue' 'layer4_out_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%layer4_out_27_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 27" [firmware/window.cpp:71]   --->   Operation 266 'extractvalue' 'layer4_out_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%layer4_out_28_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 28" [firmware/window.cpp:71]   --->   Operation 267 'extractvalue' 'layer4_out_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%layer4_out_29_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 29" [firmware/window.cpp:71]   --->   Operation 268 'extractvalue' 'layer4_out_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%layer4_out_30_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 30" [firmware/window.cpp:71]   --->   Operation 269 'extractvalue' 'layer4_out_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%layer4_out_31_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 31" [firmware/window.cpp:71]   --->   Operation 270 'extractvalue' 'layer4_out_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%layer4_out_32_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 32" [firmware/window.cpp:71]   --->   Operation 271 'extractvalue' 'layer4_out_32_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%layer4_out_33_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 33" [firmware/window.cpp:71]   --->   Operation 272 'extractvalue' 'layer4_out_33_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%layer4_out_34_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 34" [firmware/window.cpp:71]   --->   Operation 273 'extractvalue' 'layer4_out_34_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%layer4_out_35_V = extractvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %call_ret, 35" [firmware/window.cpp:71]   --->   Operation 274 'extractvalue' 'layer4_out_35_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18432> <Depth = 2> <FIFO>
ST_8 : Operation 275 [2/2] (0.60ns)   --->   "call fastcc void @dense_large(i11 %layer4_out_0_V, i11 %layer4_out_1_V, i11 %layer4_out_2_V, i11 %layer4_out_3_V, i11 %layer4_out_4_V, i11 %layer4_out_5_V, i11 %layer4_out_6_V, i11 %layer4_out_7_V, i11 %layer4_out_8_V, i11 %layer4_out_9_V, i11 %layer4_out_10_V, i11 %layer4_out_11_V, i11 %layer4_out_12_V, i11 %layer4_out_13_V, i11 %layer4_out_14_V, i11 %layer4_out_15_V, i11 %layer4_out_16_V, i11 %layer4_out_17_V, i11 %layer4_out_18_V, i11 %layer4_out_19_V, i11 %layer4_out_20_V, i11 %layer4_out_21_V, i11 %layer4_out_22_V, i11 %layer4_out_23_V, i11 %layer4_out_24_V, i11 %layer4_out_25_V, i11 %layer4_out_26_V, i11 %layer4_out_27_V, i11 %layer4_out_28_V, i11 %layer4_out_29_V, i11 %layer4_out_30_V, i11 %layer4_out_31_V, i11 %layer4_out_32_V, i11 %layer4_out_33_V, i11 %layer4_out_34_V, i11 %layer4_out_35_V, i12* %layer5_out_0_V, i12* %layer5_out_1_V, i12* %layer5_out_2_V, i12* %layer5_out_3_V, i12* %layer5_out_4_V, i12* %layer5_out_5_V, i12* %layer5_out_6_V, i12* %layer5_out_7_V, i12* %layer5_out_8_V, i12* %layer5_out_9_V, i12* %layer5_out_10_V, i12* %layer5_out_11_V, i12* %layer5_out_12_V, i12* %layer5_out_13_V, i12* %layer5_out_14_V, i12* %layer5_out_15_V, i12* %layer5_out_16_V, i12* %layer5_out_17_V, i12* %layer5_out_18_V, i12* %layer5_out_19_V, i12* %layer5_out_20_V, i12* %layer5_out_21_V, i12* %layer5_out_22_V, i12* %layer5_out_23_V, i12* %layer5_out_24_V, i12* %layer5_out_25_V, i12* %layer5_out_26_V, i12* %layer5_out_27_V, i12* %layer5_out_28_V, i12* %layer5_out_29_V, i12* %layer5_out_30_V, i12* %layer5_out_31_V, i12* %layer5_out_32_V, i12* %layer5_out_33_V, i12* %layer5_out_34_V, i12* %layer5_out_35_V, i12* %layer5_out_36_V, i12* %layer5_out_37_V, i12* %layer5_out_38_V, i12* %layer5_out_39_V, i12* %layer5_out_40_V, i12* %layer5_out_41_V, i12* %layer5_out_42_V, i12* %layer5_out_43_V, i12* %layer5_out_44_V, i12* %layer5_out_45_V, i12* %layer5_out_46_V, i12* %layer5_out_47_V, i12* %layer5_out_48_V, i12* %layer5_out_49_V, i12* %layer5_out_50_V, i12* %layer5_out_51_V, i12* %layer5_out_52_V, i12* %layer5_out_53_V, i12* %layer5_out_54_V, i12* %layer5_out_55_V, i12* %layer5_out_56_V, i12* %layer5_out_57_V, i12* %layer5_out_58_V, i12* %layer5_out_59_V, i12* %layer5_out_60_V, i12* %layer5_out_61_V, i12* %layer5_out_62_V, i12* %layer5_out_63_V, i12* %layer5_out_64_V, i12* %layer5_out_65_V, i12* %layer5_out_66_V, i12* %layer5_out_67_V, i12* %layer5_out_68_V, i12* %layer5_out_69_V, i12* %layer5_out_70_V, i12* %layer5_out_71_V, i12* %layer5_out_72_V, i12* %layer5_out_73_V, i12* %layer5_out_74_V, i12* %layer5_out_75_V, i12* %layer5_out_76_V, i12* %layer5_out_77_V, i12* %layer5_out_78_V, i12* %layer5_out_79_V, i12* %layer5_out_80_V, i12* %layer5_out_81_V, i12* %layer5_out_82_V, i12* %layer5_out_83_V, i12* %layer5_out_84_V, i12* %layer5_out_85_V, i12* %layer5_out_86_V, i12* %layer5_out_87_V, i12* %layer5_out_88_V, i12* %layer5_out_89_V, i12* %layer5_out_90_V, i12* %layer5_out_91_V, i12* %layer5_out_92_V, i12* %layer5_out_93_V, i12* %layer5_out_94_V, i12* %layer5_out_95_V, i12* %layer5_out_96_V, i12* %layer5_out_97_V, i12* %layer5_out_98_V, i12* %layer5_out_99_V, i12* %layer5_out_100_V, i12* %layer5_out_101_V, i12* %layer5_out_102_V, i12* %layer5_out_103_V, i12* %layer5_out_104_V, i12* %layer5_out_105_V, i12* %layer5_out_106_V, i12* %layer5_out_107_V, i12* %layer5_out_108_V, i12* %layer5_out_109_V, i12* %layer5_out_110_V, i12* %layer5_out_111_V, i12* %layer5_out_112_V, i12* %layer5_out_113_V, i12* %layer5_out_114_V, i12* %layer5_out_115_V, i12* %layer5_out_116_V, i12* %layer5_out_117_V, i12* %layer5_out_118_V, i12* %layer5_out_119_V, i12* %layer5_out_120_V, i12* %layer5_out_121_V, i12* %layer5_out_122_V, i12* %layer5_out_123_V, i12* %layer5_out_124_V, i12* %layer5_out_125_V, i12* %layer5_out_126_V, i12* %layer5_out_127_V, i12* %layer5_out_128_V, i12* %layer5_out_129_V, i12* %layer5_out_130_V, i12* %layer5_out_131_V, i12* %layer5_out_132_V, i12* %layer5_out_133_V, i12* %layer5_out_134_V, i12* %layer5_out_135_V, i12* %layer5_out_136_V, i12* %layer5_out_137_V, i12* %layer5_out_138_V, i12* %layer5_out_139_V, i12* %layer5_out_140_V, i12* %layer5_out_141_V, i12* %layer5_out_142_V, i12* %layer5_out_143_V, i12* %layer5_out_144_V, i12* %layer5_out_145_V, i12* %layer5_out_146_V, i12* %layer5_out_147_V, i12* %layer5_out_148_V, i12* %layer5_out_149_V, i12* %layer5_out_150_V, i12* %layer5_out_151_V, i12* %layer5_out_152_V, i12* %layer5_out_153_V, i12* %layer5_out_154_V, i12* %layer5_out_155_V, i12* %layer5_out_156_V, i12* %layer5_out_157_V, i12* %layer5_out_158_V, i12* %layer5_out_159_V, i12* %layer5_out_160_V, i12* %layer5_out_161_V, i12* %layer5_out_162_V, i12* %layer5_out_163_V, i12* %layer5_out_164_V, i12* %layer5_out_165_V, i12* %layer5_out_166_V, i12* %layer5_out_167_V, i12* %layer5_out_168_V, i12* %layer5_out_169_V, i12* %layer5_out_170_V, i12* %layer5_out_171_V, i12* %layer5_out_172_V, i12* %layer5_out_173_V, i12* %layer5_out_174_V, i12* %layer5_out_175_V, i12* %layer5_out_176_V, i12* %layer5_out_177_V, i12* %layer5_out_178_V, i12* %layer5_out_179_V)" [firmware/window.cpp:73]   --->   Operation 275 'call' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.02>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_digi2win.h:24->firmware/window.cpp:61]   --->   Operation 276 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_179_V), !map !113"   --->   Operation 277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_178_V), !map !119"   --->   Operation 278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_177_V), !map !125"   --->   Operation 279 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_176_V), !map !131"   --->   Operation 280 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_175_V), !map !137"   --->   Operation 281 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_174_V), !map !143"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_173_V), !map !149"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_172_V), !map !155"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_171_V), !map !161"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_170_V), !map !167"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_169_V), !map !173"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_168_V), !map !179"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_167_V), !map !185"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_166_V), !map !191"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_165_V), !map !197"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_164_V), !map !203"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_163_V), !map !209"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_162_V), !map !215"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_161_V), !map !221"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_160_V), !map !227"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_159_V), !map !233"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_158_V), !map !239"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_157_V), !map !245"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_156_V), !map !251"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_155_V), !map !257"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_154_V), !map !263"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_153_V), !map !269"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_152_V), !map !275"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_151_V), !map !281"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_150_V), !map !287"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_149_V), !map !293"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_148_V), !map !299"   --->   Operation 308 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_147_V), !map !305"   --->   Operation 309 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_146_V), !map !311"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_145_V), !map !317"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_144_V), !map !323"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_143_V), !map !329"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_142_V), !map !335"   --->   Operation 314 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_141_V), !map !341"   --->   Operation 315 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_140_V), !map !347"   --->   Operation 316 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_139_V), !map !353"   --->   Operation 317 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_138_V), !map !359"   --->   Operation 318 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_137_V), !map !365"   --->   Operation 319 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_136_V), !map !371"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_135_V), !map !377"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_134_V), !map !383"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_133_V), !map !389"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_132_V), !map !395"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_131_V), !map !401"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_130_V), !map !407"   --->   Operation 326 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_129_V), !map !413"   --->   Operation 327 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_128_V), !map !419"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_127_V), !map !425"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_126_V), !map !431"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_125_V), !map !437"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_124_V), !map !443"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_123_V), !map !449"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_122_V), !map !455"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_121_V), !map !461"   --->   Operation 335 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_120_V), !map !467"   --->   Operation 336 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_119_V), !map !473"   --->   Operation 337 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_118_V), !map !479"   --->   Operation 338 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_117_V), !map !485"   --->   Operation 339 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_116_V), !map !491"   --->   Operation 340 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_115_V), !map !497"   --->   Operation 341 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_114_V), !map !503"   --->   Operation 342 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_113_V), !map !509"   --->   Operation 343 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_112_V), !map !515"   --->   Operation 344 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_111_V), !map !521"   --->   Operation 345 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_110_V), !map !527"   --->   Operation 346 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_109_V), !map !533"   --->   Operation 347 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_108_V), !map !539"   --->   Operation 348 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_107_V), !map !545"   --->   Operation 349 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_106_V), !map !551"   --->   Operation 350 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_105_V), !map !557"   --->   Operation 351 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_104_V), !map !563"   --->   Operation 352 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_103_V), !map !569"   --->   Operation 353 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_102_V), !map !575"   --->   Operation 354 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_101_V), !map !581"   --->   Operation 355 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_100_V), !map !587"   --->   Operation 356 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_99_V), !map !593"   --->   Operation 357 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_98_V), !map !599"   --->   Operation 358 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_97_V), !map !605"   --->   Operation 359 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_96_V), !map !611"   --->   Operation 360 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_95_V), !map !617"   --->   Operation 361 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_94_V), !map !623"   --->   Operation 362 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_93_V), !map !629"   --->   Operation 363 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_92_V), !map !635"   --->   Operation 364 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_91_V), !map !641"   --->   Operation 365 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_90_V), !map !647"   --->   Operation 366 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_89_V), !map !653"   --->   Operation 367 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_88_V), !map !659"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_87_V), !map !665"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_86_V), !map !671"   --->   Operation 370 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_85_V), !map !677"   --->   Operation 371 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_84_V), !map !683"   --->   Operation 372 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_83_V), !map !689"   --->   Operation 373 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_82_V), !map !695"   --->   Operation 374 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_81_V), !map !701"   --->   Operation 375 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_80_V), !map !707"   --->   Operation 376 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_79_V), !map !713"   --->   Operation 377 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_78_V), !map !719"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_77_V), !map !725"   --->   Operation 379 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_76_V), !map !731"   --->   Operation 380 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_75_V), !map !737"   --->   Operation 381 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_74_V), !map !743"   --->   Operation 382 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_73_V), !map !749"   --->   Operation 383 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_72_V), !map !755"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_71_V), !map !761"   --->   Operation 385 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_70_V), !map !767"   --->   Operation 386 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_69_V), !map !773"   --->   Operation 387 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_68_V), !map !779"   --->   Operation 388 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_67_V), !map !785"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_66_V), !map !791"   --->   Operation 390 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_65_V), !map !797"   --->   Operation 391 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_64_V), !map !803"   --->   Operation 392 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_63_V), !map !809"   --->   Operation 393 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_62_V), !map !815"   --->   Operation 394 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_61_V), !map !821"   --->   Operation 395 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_60_V), !map !827"   --->   Operation 396 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_59_V), !map !833"   --->   Operation 397 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_58_V), !map !839"   --->   Operation 398 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_57_V), !map !845"   --->   Operation 399 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_56_V), !map !851"   --->   Operation 400 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_55_V), !map !857"   --->   Operation 401 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_54_V), !map !863"   --->   Operation 402 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_53_V), !map !869"   --->   Operation 403 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_52_V), !map !875"   --->   Operation 404 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_51_V), !map !881"   --->   Operation 405 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_50_V), !map !887"   --->   Operation 406 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_49_V), !map !893"   --->   Operation 407 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_48_V), !map !899"   --->   Operation 408 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_47_V), !map !905"   --->   Operation 409 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_46_V), !map !911"   --->   Operation 410 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_45_V), !map !917"   --->   Operation 411 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_44_V), !map !923"   --->   Operation 412 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_43_V), !map !929"   --->   Operation 413 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_42_V), !map !935"   --->   Operation 414 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_41_V), !map !941"   --->   Operation 415 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_40_V), !map !947"   --->   Operation 416 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_39_V), !map !953"   --->   Operation 417 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_38_V), !map !959"   --->   Operation 418 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_37_V), !map !965"   --->   Operation 419 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_36_V), !map !971"   --->   Operation 420 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_35_V), !map !977"   --->   Operation 421 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_34_V), !map !983"   --->   Operation 422 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_33_V), !map !989"   --->   Operation 423 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_32_V), !map !995"   --->   Operation 424 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_31_V), !map !1001"   --->   Operation 425 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_30_V), !map !1007"   --->   Operation 426 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_29_V), !map !1013"   --->   Operation 427 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_28_V), !map !1019"   --->   Operation 428 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_27_V), !map !1025"   --->   Operation 429 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_26_V), !map !1031"   --->   Operation 430 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_25_V), !map !1037"   --->   Operation 431 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_24_V), !map !1043"   --->   Operation 432 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_23_V), !map !1049"   --->   Operation 433 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_22_V), !map !1055"   --->   Operation 434 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_21_V), !map !1061"   --->   Operation 435 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_20_V), !map !1067"   --->   Operation 436 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_19_V), !map !1073"   --->   Operation 437 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_18_V), !map !1079"   --->   Operation 438 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_17_V), !map !1085"   --->   Operation 439 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_16_V), !map !1091"   --->   Operation 440 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_15_V), !map !1097"   --->   Operation 441 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_14_V), !map !1103"   --->   Operation 442 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_13_V), !map !1109"   --->   Operation 443 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_12_V), !map !1115"   --->   Operation 444 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_11_V), !map !1121"   --->   Operation 445 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_10_V), !map !1127"   --->   Operation 446 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_9_V), !map !1133"   --->   Operation 447 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_8_V), !map !1139"   --->   Operation 448 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_7_V), !map !1145"   --->   Operation 449 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_6_V), !map !1151"   --->   Operation 450 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_5_V), !map !1157"   --->   Operation 451 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_4_V), !map !1163"   --->   Operation 452 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_3_V), !map !1169"   --->   Operation 453 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_2_V), !map !1175"   --->   Operation 454 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_1_V), !map !1181"   --->   Operation 455 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %layer5_out_0_V), !map !1187"   --->   Operation 456 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18432* %digi), !map !1193"   --->   Operation 457 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !92994"   --->   Operation 458 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !92998"   --->   Operation 459 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @window_str) nounwind"   --->   Operation 460 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18432* %digi, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 461 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_0_V, i12* %layer5_out_1_V, i12* %layer5_out_2_V, i12* %layer5_out_3_V, i12* %layer5_out_4_V, i12* %layer5_out_5_V, i12* %layer5_out_6_V, i12* %layer5_out_7_V, i12* %layer5_out_8_V, i12* %layer5_out_9_V, i12* %layer5_out_10_V, i12* %layer5_out_11_V, i12* %layer5_out_12_V, i12* %layer5_out_13_V, i12* %layer5_out_14_V, i12* %layer5_out_15_V, i12* %layer5_out_16_V, i12* %layer5_out_17_V, i12* %layer5_out_18_V, i12* %layer5_out_19_V, i12* %layer5_out_20_V, i12* %layer5_out_21_V, i12* %layer5_out_22_V, i12* %layer5_out_23_V, i12* %layer5_out_24_V, i12* %layer5_out_25_V, i12* %layer5_out_26_V, i12* %layer5_out_27_V, i12* %layer5_out_28_V, i12* %layer5_out_29_V, i12* %layer5_out_30_V, i12* %layer5_out_31_V, i12* %layer5_out_32_V, i12* %layer5_out_33_V, i12* %layer5_out_34_V, i12* %layer5_out_35_V, i12* %layer5_out_36_V, i12* %layer5_out_37_V, i12* %layer5_out_38_V, i12* %layer5_out_39_V, i12* %layer5_out_40_V, i12* %layer5_out_41_V, i12* %layer5_out_42_V, i12* %layer5_out_43_V, i12* %layer5_out_44_V, i12* %layer5_out_45_V, i12* %layer5_out_46_V, i12* %layer5_out_47_V, i12* %layer5_out_48_V, i12* %layer5_out_49_V, i12* %layer5_out_50_V, i12* %layer5_out_51_V, i12* %layer5_out_52_V, i12* %layer5_out_53_V, i12* %layer5_out_54_V, i12* %layer5_out_55_V, i12* %layer5_out_56_V, i12* %layer5_out_57_V, i12* %layer5_out_58_V, i12* %layer5_out_59_V, i12* %layer5_out_60_V, i12* %layer5_out_61_V, i12* %layer5_out_62_V, i12* %layer5_out_63_V, i12* %layer5_out_64_V, i12* %layer5_out_65_V, i12* %layer5_out_66_V, i12* %layer5_out_67_V, i12* %layer5_out_68_V, i12* %layer5_out_69_V, i12* %layer5_out_70_V, i12* %layer5_out_71_V, i12* %layer5_out_72_V, i12* %layer5_out_73_V, i12* %layer5_out_74_V, i12* %layer5_out_75_V, i12* %layer5_out_76_V, i12* %layer5_out_77_V, i12* %layer5_out_78_V, i12* %layer5_out_79_V, i12* %layer5_out_80_V, i12* %layer5_out_81_V, i12* %layer5_out_82_V, i12* %layer5_out_83_V, i12* %layer5_out_84_V, i12* %layer5_out_85_V, i12* %layer5_out_86_V, i12* %layer5_out_87_V, i12* %layer5_out_88_V, i12* %layer5_out_89_V, i12* %layer5_out_90_V, i12* %layer5_out_91_V, i12* %layer5_out_92_V, i12* %layer5_out_93_V, i12* %layer5_out_94_V, i12* %layer5_out_95_V, i12* %layer5_out_96_V, i12* %layer5_out_97_V, i12* %layer5_out_98_V, i12* %layer5_out_99_V, i12* %layer5_out_100_V, i12* %layer5_out_101_V, i12* %layer5_out_102_V, i12* %layer5_out_103_V, i12* %layer5_out_104_V, i12* %layer5_out_105_V, i12* %layer5_out_106_V, i12* %layer5_out_107_V, i12* %layer5_out_108_V, i12* %layer5_out_109_V, i12* %layer5_out_110_V, i12* %layer5_out_111_V, i12* %layer5_out_112_V, i12* %layer5_out_113_V, i12* %layer5_out_114_V, i12* %layer5_out_115_V, i12* %layer5_out_116_V, i12* %layer5_out_117_V, i12* %layer5_out_118_V, i12* %layer5_out_119_V, i12* %layer5_out_120_V, i12* %layer5_out_121_V, i12* %layer5_out_122_V, i12* %layer5_out_123_V, i12* %layer5_out_124_V, i12* %layer5_out_125_V, i12* %layer5_out_126_V, i12* %layer5_out_127_V, i12* %layer5_out_128_V, i12* %layer5_out_129_V, i12* %layer5_out_130_V, i12* %layer5_out_131_V, i12* %layer5_out_132_V, i12* %layer5_out_133_V, i12* %layer5_out_134_V, i12* %layer5_out_135_V, i12* %layer5_out_136_V, i12* %layer5_out_137_V, i12* %layer5_out_138_V, i12* %layer5_out_139_V, i12* %layer5_out_140_V, i12* %layer5_out_141_V, i12* %layer5_out_142_V, i12* %layer5_out_143_V, i12* %layer5_out_144_V, i12* %layer5_out_145_V, i12* %layer5_out_146_V, i12* %layer5_out_147_V, i12* %layer5_out_148_V, i12* %layer5_out_149_V, i12* %layer5_out_150_V, i12* %layer5_out_151_V, i12* %layer5_out_152_V, i12* %layer5_out_153_V, i12* %layer5_out_154_V, i12* %layer5_out_155_V, i12* %layer5_out_156_V, i12* %layer5_out_157_V, i12* %layer5_out_158_V, i12* %layer5_out_159_V, i12* %layer5_out_160_V, i12* %layer5_out_161_V, i12* %layer5_out_162_V, i12* %layer5_out_163_V, i12* %layer5_out_164_V, i12* %layer5_out_165_V, i12* %layer5_out_166_V, i12* %layer5_out_167_V, i12* %layer5_out_168_V, i12* %layer5_out_169_V, i12* %layer5_out_170_V, i12* %layer5_out_171_V, i12* %layer5_out_172_V, i12* %layer5_out_173_V, i12* %layer5_out_174_V, i12* %layer5_out_175_V, i12* %layer5_out_176_V, i12* %layer5_out_177_V, i12* %layer5_out_178_V, i12* %layer5_out_179_V, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [firmware/window.cpp:34]   --->   Operation 462 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/window.cpp:35]   --->   Operation 463 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @digi_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i18432* %digi_c, i18432* %digi_c)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 464 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 465 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @digi_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i18432* %digi_c1, i18432* %digi_c1)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 466 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 467 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 468 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @digi_c654_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i18432* %digi_c654, i18432* %digi_c654)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 469 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_c654, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61]   --->   Operation 470 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 471 [1/2] (3.02ns)   --->   "call fastcc void @dense_large(i11 %layer4_out_0_V, i11 %layer4_out_1_V, i11 %layer4_out_2_V, i11 %layer4_out_3_V, i11 %layer4_out_4_V, i11 %layer4_out_5_V, i11 %layer4_out_6_V, i11 %layer4_out_7_V, i11 %layer4_out_8_V, i11 %layer4_out_9_V, i11 %layer4_out_10_V, i11 %layer4_out_11_V, i11 %layer4_out_12_V, i11 %layer4_out_13_V, i11 %layer4_out_14_V, i11 %layer4_out_15_V, i11 %layer4_out_16_V, i11 %layer4_out_17_V, i11 %layer4_out_18_V, i11 %layer4_out_19_V, i11 %layer4_out_20_V, i11 %layer4_out_21_V, i11 %layer4_out_22_V, i11 %layer4_out_23_V, i11 %layer4_out_24_V, i11 %layer4_out_25_V, i11 %layer4_out_26_V, i11 %layer4_out_27_V, i11 %layer4_out_28_V, i11 %layer4_out_29_V, i11 %layer4_out_30_V, i11 %layer4_out_31_V, i11 %layer4_out_32_V, i11 %layer4_out_33_V, i11 %layer4_out_34_V, i11 %layer4_out_35_V, i12* %layer5_out_0_V, i12* %layer5_out_1_V, i12* %layer5_out_2_V, i12* %layer5_out_3_V, i12* %layer5_out_4_V, i12* %layer5_out_5_V, i12* %layer5_out_6_V, i12* %layer5_out_7_V, i12* %layer5_out_8_V, i12* %layer5_out_9_V, i12* %layer5_out_10_V, i12* %layer5_out_11_V, i12* %layer5_out_12_V, i12* %layer5_out_13_V, i12* %layer5_out_14_V, i12* %layer5_out_15_V, i12* %layer5_out_16_V, i12* %layer5_out_17_V, i12* %layer5_out_18_V, i12* %layer5_out_19_V, i12* %layer5_out_20_V, i12* %layer5_out_21_V, i12* %layer5_out_22_V, i12* %layer5_out_23_V, i12* %layer5_out_24_V, i12* %layer5_out_25_V, i12* %layer5_out_26_V, i12* %layer5_out_27_V, i12* %layer5_out_28_V, i12* %layer5_out_29_V, i12* %layer5_out_30_V, i12* %layer5_out_31_V, i12* %layer5_out_32_V, i12* %layer5_out_33_V, i12* %layer5_out_34_V, i12* %layer5_out_35_V, i12* %layer5_out_36_V, i12* %layer5_out_37_V, i12* %layer5_out_38_V, i12* %layer5_out_39_V, i12* %layer5_out_40_V, i12* %layer5_out_41_V, i12* %layer5_out_42_V, i12* %layer5_out_43_V, i12* %layer5_out_44_V, i12* %layer5_out_45_V, i12* %layer5_out_46_V, i12* %layer5_out_47_V, i12* %layer5_out_48_V, i12* %layer5_out_49_V, i12* %layer5_out_50_V, i12* %layer5_out_51_V, i12* %layer5_out_52_V, i12* %layer5_out_53_V, i12* %layer5_out_54_V, i12* %layer5_out_55_V, i12* %layer5_out_56_V, i12* %layer5_out_57_V, i12* %layer5_out_58_V, i12* %layer5_out_59_V, i12* %layer5_out_60_V, i12* %layer5_out_61_V, i12* %layer5_out_62_V, i12* %layer5_out_63_V, i12* %layer5_out_64_V, i12* %layer5_out_65_V, i12* %layer5_out_66_V, i12* %layer5_out_67_V, i12* %layer5_out_68_V, i12* %layer5_out_69_V, i12* %layer5_out_70_V, i12* %layer5_out_71_V, i12* %layer5_out_72_V, i12* %layer5_out_73_V, i12* %layer5_out_74_V, i12* %layer5_out_75_V, i12* %layer5_out_76_V, i12* %layer5_out_77_V, i12* %layer5_out_78_V, i12* %layer5_out_79_V, i12* %layer5_out_80_V, i12* %layer5_out_81_V, i12* %layer5_out_82_V, i12* %layer5_out_83_V, i12* %layer5_out_84_V, i12* %layer5_out_85_V, i12* %layer5_out_86_V, i12* %layer5_out_87_V, i12* %layer5_out_88_V, i12* %layer5_out_89_V, i12* %layer5_out_90_V, i12* %layer5_out_91_V, i12* %layer5_out_92_V, i12* %layer5_out_93_V, i12* %layer5_out_94_V, i12* %layer5_out_95_V, i12* %layer5_out_96_V, i12* %layer5_out_97_V, i12* %layer5_out_98_V, i12* %layer5_out_99_V, i12* %layer5_out_100_V, i12* %layer5_out_101_V, i12* %layer5_out_102_V, i12* %layer5_out_103_V, i12* %layer5_out_104_V, i12* %layer5_out_105_V, i12* %layer5_out_106_V, i12* %layer5_out_107_V, i12* %layer5_out_108_V, i12* %layer5_out_109_V, i12* %layer5_out_110_V, i12* %layer5_out_111_V, i12* %layer5_out_112_V, i12* %layer5_out_113_V, i12* %layer5_out_114_V, i12* %layer5_out_115_V, i12* %layer5_out_116_V, i12* %layer5_out_117_V, i12* %layer5_out_118_V, i12* %layer5_out_119_V, i12* %layer5_out_120_V, i12* %layer5_out_121_V, i12* %layer5_out_122_V, i12* %layer5_out_123_V, i12* %layer5_out_124_V, i12* %layer5_out_125_V, i12* %layer5_out_126_V, i12* %layer5_out_127_V, i12* %layer5_out_128_V, i12* %layer5_out_129_V, i12* %layer5_out_130_V, i12* %layer5_out_131_V, i12* %layer5_out_132_V, i12* %layer5_out_133_V, i12* %layer5_out_134_V, i12* %layer5_out_135_V, i12* %layer5_out_136_V, i12* %layer5_out_137_V, i12* %layer5_out_138_V, i12* %layer5_out_139_V, i12* %layer5_out_140_V, i12* %layer5_out_141_V, i12* %layer5_out_142_V, i12* %layer5_out_143_V, i12* %layer5_out_144_V, i12* %layer5_out_145_V, i12* %layer5_out_146_V, i12* %layer5_out_147_V, i12* %layer5_out_148_V, i12* %layer5_out_149_V, i12* %layer5_out_150_V, i12* %layer5_out_151_V, i12* %layer5_out_152_V, i12* %layer5_out_153_V, i12* %layer5_out_154_V, i12* %layer5_out_155_V, i12* %layer5_out_156_V, i12* %layer5_out_157_V, i12* %layer5_out_158_V, i12* %layer5_out_159_V, i12* %layer5_out_160_V, i12* %layer5_out_161_V, i12* %layer5_out_162_V, i12* %layer5_out_163_V, i12* %layer5_out_164_V, i12* %layer5_out_165_V, i12* %layer5_out_166_V, i12* %layer5_out_167_V, i12* %layer5_out_168_V, i12* %layer5_out_169_V, i12* %layer5_out_170_V, i12* %layer5_out_171_V, i12* %layer5_out_172_V, i12* %layer5_out_173_V, i12* %layer5_out_174_V, i12* %layer5_out_175_V, i12* %layer5_out_176_V, i12* %layer5_out_177_V, i12* %layer5_out_178_V, i12* %layer5_out_179_V)" [firmware/window.cpp:73]   --->   Operation 471 'call' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "ret void" [firmware/window.cpp:75]   --->   Operation 472 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'alloca' operation ('digi_c1', firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [188]  (0 ns)
	'call' operation ('call_ln22', firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) to 'window.entry3' [564]  (1.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.299ns
The critical path consists of the following:
	'call' operation ('call_ret1', firmware/window.cpp:67) to 'dense_large.1' [571]  (0.299 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'call' operation ('call_ret1', firmware/window.cpp:67) to 'dense_large.1' [571]  (0.756 ns)
	'call' operation ('call_ret', firmware/window.cpp:71) to 'relu' [608]  (0.929 ns)
	'call' operation ('call_ln73', firmware/window.cpp:73) to 'dense_large' [645]  (0.603 ns)

 <State 9>: 3.03ns
The critical path consists of the following:
	'call' operation ('call_ln73', firmware/window.cpp:73) to 'dense_large' [645]  (3.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
