
module vio_0(clk,probe_out0,probe_out1,probe_out2,probe_out3);

  input  clk;
  output probe_out0;
  output probe_out1;
  output probe_out2;
  output probe_out3;


endmodule

