

================================================================
== Vivado HLS Report for 'dct_read_data'
================================================================
* Date:           Mon Aug 10 13:48:58 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.75|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      34|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      20|
|Register         |        -|      -|      28|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      28|      54|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_290_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_225_p2  |     +    |      0|  0|   7|           7|           1|
    |r_s_fu_245_p2                  |     +    |      0|  0|   4|           1|           4|
    |tmp_5_fu_275_p2                |     +    |      0|  0|   6|           6|           6|
    |c_mid2_fu_237_p3               |  Select  |      0|  0|   4|           1|           1|
    |r_mid2_fu_251_p3               |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten_fu_219_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_231_p2             |   icmp   |      0|  0|   2|           4|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  34|          31|          30|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |c_reg_208               |   4|          2|    4|          8|
    |indvar_flatten_reg_186  |   7|          2|    7|         14|
    |r_phi_fu_201_p4         |   4|          2|    4|          8|
    |r_reg_197               |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  20|         12|   20|         42|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |  1|   0|    1|          0|
    |c_reg_208                 |  4|   0|    4|          0|
    |exitcond_flatten_reg_307  |  1|   0|    1|          0|
    |indvar_flatten_reg_186    |  7|   0|    7|          0|
    |r_mid2_reg_316            |  4|   0|    4|          0|
    |r_reg_197                 |  4|   0|    4|          0|
    |tmp_3_reg_327             |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 28|   0|   28|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dct_read_data | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dct_read_data | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dct_read_data | return value |
|ap_done           | out |    1| ap_ctrl_hs | dct_read_data | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dct_read_data | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dct_read_data | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r    |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r    |     array    |
|buf_0_address0    | out |    3|  ap_memory |     buf_0     |     array    |
|buf_0_ce0         | out |    1|  ap_memory |     buf_0     |     array    |
|buf_0_we0         | out |    1|  ap_memory |     buf_0     |     array    |
|buf_0_d0          | out |   16|  ap_memory |     buf_0     |     array    |
|buf_1_address0    | out |    3|  ap_memory |     buf_1     |     array    |
|buf_1_ce0         | out |    1|  ap_memory |     buf_1     |     array    |
|buf_1_we0         | out |    1|  ap_memory |     buf_1     |     array    |
|buf_1_d0          | out |   16|  ap_memory |     buf_1     |     array    |
|buf_2_address0    | out |    3|  ap_memory |     buf_2     |     array    |
|buf_2_ce0         | out |    1|  ap_memory |     buf_2     |     array    |
|buf_2_we0         | out |    1|  ap_memory |     buf_2     |     array    |
|buf_2_d0          | out |   16|  ap_memory |     buf_2     |     array    |
|buf_3_address0    | out |    3|  ap_memory |     buf_3     |     array    |
|buf_3_ce0         | out |    1|  ap_memory |     buf_3     |     array    |
|buf_3_we0         | out |    1|  ap_memory |     buf_3     |     array    |
|buf_3_d0          | out |   16|  ap_memory |     buf_3     |     array    |
|buf_4_address0    | out |    3|  ap_memory |     buf_4     |     array    |
|buf_4_ce0         | out |    1|  ap_memory |     buf_4     |     array    |
|buf_4_we0         | out |    1|  ap_memory |     buf_4     |     array    |
|buf_4_d0          | out |   16|  ap_memory |     buf_4     |     array    |
|buf_5_address0    | out |    3|  ap_memory |     buf_5     |     array    |
|buf_5_ce0         | out |    1|  ap_memory |     buf_5     |     array    |
|buf_5_we0         | out |    1|  ap_memory |     buf_5     |     array    |
|buf_5_d0          | out |   16|  ap_memory |     buf_5     |     array    |
|buf_6_address0    | out |    3|  ap_memory |     buf_6     |     array    |
|buf_6_ce0         | out |    1|  ap_memory |     buf_6     |     array    |
|buf_6_we0         | out |    1|  ap_memory |     buf_6     |     array    |
|buf_6_d0          | out |   16|  ap_memory |     buf_6     |     array    |
|buf_7_address0    | out |    3|  ap_memory |     buf_7     |     array    |
|buf_7_ce0         | out |    1|  ap_memory |     buf_7     |     array    |
|buf_7_we0         | out |    1|  ap_memory |     buf_7     |     array    |
|buf_7_d0          | out |   16|  ap_memory |     buf_7     |     array    |
+------------------+-----+-----+------------+---------------+--------------+

