

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 03:20:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1087800030|  1087809822|  10.878 sec|  10.878 sec|  1087800030|  1087809822|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |      651|      651|  6.510 us|  6.510 us|     651|     651|       no|
        |grp_export_output_buffer_c1_fu_415          |export_output_buffer_c1          |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
        |grp_conv1_Pipeline_KR_KC_fu_428             |conv1_Pipeline_KR_KC             |      253|      253|  2.530 us|  2.530 us|     253|     253|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                  |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name    |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW        |  1087800029|  1087809821|  63988237 ~ 63988813|          -|          -|     17|        no|
        | + BH             |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD          |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2         |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT       |    63970064|    63970640|    7996258 ~ 7996330|          -|          -|      8|        no|
        |  ++ OUT_ROW_COL  |     7864200|     7864200|                  257|          -|          -|  30600|        no|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 41 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 42 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 43 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 44 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 46 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_5, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 512, void @empty_3, void @empty_23, void @empty_11, i32 16, i32 16, i32 256, i32 256, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 512, void @empty_14, void @empty_23, void @empty_11, i32 16, i32 16, i32 256, i32 256, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 512, void @empty_13, void @empty_23, void @empty_11, i32 16, i32 16, i32 256, i32 256, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv1.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 52 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%h_5 = load i8 %h" [src/conv1.cpp:31]   --->   Operation 53 'load' 'h_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_5, i8 255" [src/conv1.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %h_5" [src/conv1.cpp:31]   --->   Operation 56 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:31]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv1.cpp:31]   --->   Operation 58 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 59 'br' 'br_ln85' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [src/conv1.cpp:64]   --->   Operation 60 'ret' 'ret_ln64' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln85, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 61 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln85_1, void %for.inc42.i, i13 0, void %TILE_OUT.split" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 62 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.82ns)   --->   "%add_ln85_1 = add i13 %phi_mul, i13 263" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 63 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %bh" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 64 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 65 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %bh, i5 1" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 66 'add' 'add_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 67 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln88 = add i6 %zext_ln85, i6 60" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 68 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i6 %add_ln88" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 69 'sext' 'sext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln88_1 = add i10 %sext_ln88, i10 %zext_ln31" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 70 'add' 'add_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 71 'bitselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln88_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 72 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 74 'select' 'select_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 75 'or' 'or_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln88_1" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 76 'select' 'hclamp' <Predicate = (!icmp_ln85)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln90_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 78 'bitconcatenate' 'shl_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %shl_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 79 'sext' 'sext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.89ns)   --->   "%sub_ln90 = sub i20 %shl_ln, i20 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 80 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln90_2 = sext i20 %sub_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 81 'sext' 'sext_ln90_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %sext_ln90_2, i64 %input_ftmap_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 82 'add' 'add_ln90' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln90, i32 2, i32 63" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 83 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i62 %trunc_ln" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 84 'sext' 'sext_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 85 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %add_ln90, i64 1016" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 86 'add' 'add_ln91' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 87 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln2" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 88 'sext' 'sext_ln91' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln91" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 89 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 90 'br' 'br_ln35' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 91 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 91 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 92 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 93 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 93 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 94 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 95 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 95 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 96 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 96 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 97 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 98 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 99 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 100 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 100 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 101 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 101 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 102 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 102 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 103 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 103 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 104 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 105 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 105 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 106 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 106 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 107 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 107 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 109 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 110 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 111 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 112 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 113 'br' 'br_ln94' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln94, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 114 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %p" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 115 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.82ns)   --->   "%add_ln96 = add i13 %phi_mul, i13 %zext_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 116 'add' 'add_ln96' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i13 %add_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 117 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 118 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i3 %p" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 119 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 120 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.67ns)   --->   "%add_ln94 = add i3 %p, i3 1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 121 'add' 'add_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 122 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 124 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %left, i13 %input_fm_buffer_2_0_addr" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 125 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln97 = add i9 %zext_ln94, i9 259" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 126 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %add_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 127 'zext' 'zext_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.82ns)   --->   "%add_ln97_1 = add i13 %phi_mul, i13 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 128 'add' 'add_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i13 %add_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 129 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 130 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %right, i13 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 131 'store' 'store_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 132 'br' 'br_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 133 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 134 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 135 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 136 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 137 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 138 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 139 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 140 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln101 = br void %load-store-loop.i" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 141 'br' 'br_ln101' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_100, void %load-store-loop.i.split"   --->   Operation 142 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 143 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.76ns)   --->   "%exitcond255 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 144 'icmp' 'exitcond255' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (0.76ns)   --->   "%empty_100 = add i8 %loop_index_i, i8 1"   --->   Operation 145 'add' 'empty_100' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond255, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 147 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast118 = zext i9 %arrayidx36612_sum_i"   --->   Operation 148 'zext' 'arrayidx36612_sum_i_cast118' <Predicate = (!exitcond255)> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.82ns)   --->   "%empty_102 = add i13 %phi_mul, i13 %arrayidx36612_sum_i_cast118" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 149 'add' 'empty_102' <Predicate = (!exitcond255)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 150 'br' 'br_ln85' <Predicate = (exitcond255)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 151 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 151 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%empty_101 = bitcast i32 %i1_addr_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 153 'bitcast' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast123 = zext i13 %empty_102" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 154 'zext' 'p_cast123' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast123" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 155 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %empty_101, i13 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 156 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 157 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln35, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:35]   --->   Operation 158 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:35]   --->   Operation 159 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp_5, void %OUT.split, void %for.inc71" [src/conv1.cpp:35]   --->   Operation 160 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %out" [src/conv1.cpp:35]   --->   Operation 161 'zext' 'zext_ln35' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (2.11ns)   --->   "%mul_ln114 = mul i15 %zext_ln35, i15 324" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 162 'mul' 'mul_ln114' <Predicate = (!tmp_5)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i15 %mul_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 163 'zext' 'zext_ln114' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %conv1_weights_read" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 164 'add' 'add_ln114' <Predicate = (!tmp_5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 165 'partselect' 'trunc_ln3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_5, i8 15" [src/conv1.cpp:31]   --->   Operation 166 'add' 'add_ln31' <Predicate = (tmp_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h" [src/conv1.cpp:31]   --->   Operation 167 'store' 'store_ln31' <Predicate = (tmp_5)> <Delay = 0.42>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 168 'br' 'br_ln31' <Predicate = (tmp_5)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 169 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 170 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [8/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 171 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 172 [7/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 172 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 173 [6/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 173 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 174 [5/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 174 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 175 [4/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 175 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 176 [3/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 176 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 177 [2/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 177 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 178 [1/8] (7.30ns)   --->   "%empty_103 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 178 'readreq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln114 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln3, i32 %weight_buffer_2_0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 179 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 13> <Delay = 0.42>
ST_36 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:35]   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv1.cpp:35]   --->   Operation 181 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln114 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln3, i32 %weight_buffer_2_0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 182 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln39 = br void %KR" [src/conv1.cpp:39]   --->   Operation 183 'br' 'br_ln39' <Predicate = true> <Delay = 0.42>

State 37 <SV = 14> <Delay = 5.13>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i15 %add_ln39_1, void %for.inc65, i15 0, void %OUT.split" [src/conv1.cpp:39]   --->   Operation 184 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln39_1, void %for.inc65, i4 0, void %OUT.split" [src/conv1.cpp:39]   --->   Operation 185 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i12 %select_ln42_4, void %for.inc65, i12 0, void %OUT.split" [src/conv1.cpp:42]   --->   Operation 186 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%r = phi i4 %select_ln42_3, void %for.inc65, i4 0, void %OUT.split" [src/conv1.cpp:42]   --->   Operation 187 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc65, i8 0, void %OUT.split" [src/conv1.cpp:43]   --->   Operation 188 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i15 %indvar_flatten42, i15 30600" [src/conv1.cpp:39]   --->   Operation 189 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [1/1] (0.84ns)   --->   "%add_ln39_1 = add i15 %indvar_flatten42, i15 1" [src/conv1.cpp:39]   --->   Operation 190 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc65, void %for.inc68" [src/conv1.cpp:39]   --->   Operation 191 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %o, i4 1" [src/conv1.cpp:39]   --->   Operation 192 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/1] (0.80ns)   --->   "%icmp_ln42 = icmp_eq  i12 %indvar_flatten27, i12 3825" [src/conv1.cpp:42]   --->   Operation 193 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.39ns)   --->   "%select_ln39 = select i1 %icmp_ln42, i4 0, i4 %r" [src/conv1.cpp:39]   --->   Operation 194 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.39ns)   --->   "%select_ln39_1 = select i1 %icmp_ln42, i4 %add_ln39, i4 %o" [src/conv1.cpp:39]   --->   Operation 195 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%select_ln39_1_cast = zext i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 196 'zext' 'select_ln39_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln39_1, i4 0" [src/conv1.cpp:39]   --->   Operation 197 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i8 %tmp_s" [src/conv1.cpp:39]   --->   Operation 198 'zext' 'tmp_38_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.76ns)   --->   "%empty_104 = sub i9 %tmp_38_cast, i9 %select_ln39_1_cast" [src/conv1.cpp:39]   --->   Operation 199 'sub' 'empty_104' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i9 %empty_104" [src/conv1.cpp:53]   --->   Operation 200 'sext' 'sext_ln53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln42, i1 1" [src/conv1.cpp:39]   --->   Operation 201 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 202 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:43]   --->   Operation 202 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv1.cpp:39]   --->   Operation 203 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 204 [1/1] (0.79ns)   --->   "%add_ln42 = add i4 %select_ln39, i4 1" [src/conv1.cpp:42]   --->   Operation 204 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln39, i1 %icmp_ln42" [src/conv1.cpp:42]   --->   Operation 205 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 206 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv1.cpp:42]   --->   Operation 206 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 207 [1/1] (0.39ns)   --->   "%select_ln42_3 = select i1 %and_ln39, i4 %add_ln42, i4 %select_ln39" [src/conv1.cpp:42]   --->   Operation 207 'select' 'select_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%select_ln42_5_cast = zext i4 %select_ln42_3" [src/conv1.cpp:42]   --->   Operation 208 'zext' 'select_ln42_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.77ns)   --->   "%empty_105 = add i10 %sext_ln53, i10 %select_ln42_5_cast" [src/conv1.cpp:53]   --->   Operation 209 'add' 'empty_105' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast120 = sext i10 %empty_105" [src/conv1.cpp:53]   --->   Operation 210 'sext' 'p_cast120' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%empty_106 = trunc i10 %empty_105" [src/conv1.cpp:53]   --->   Operation 211 'trunc' 'empty_106' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %empty_106, i8 0" [src/conv1.cpp:53]   --->   Operation 212 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_107 = sub i15 %p_shl8, i15 %p_cast120" [src/conv1.cpp:53]   --->   Operation 213 'sub' 'empty_107' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv1.cpp:42]   --->   Operation 214 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%empty_108 = add i15 %empty_107, i15 %select_ln42_cast" [src/conv1.cpp:53]   --->   Operation 215 'add' 'empty_108' <Predicate = (!icmp_ln39)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%p_cast125 = zext i15 %empty_108" [src/conv1.cpp:53]   --->   Operation 216 'zext' 'p_cast125' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast125" [src/conv1.cpp:53]   --->   Operation 217 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 218 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 218 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30600> <RAM>
ST_37 : Operation 219 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv1.cpp:43]   --->   Operation 219 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [1/1] (0.80ns)   --->   "%add_ln42_2 = add i12 %indvar_flatten27, i12 1" [src/conv1.cpp:42]   --->   Operation 220 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.37ns)   --->   "%select_ln42_4 = select i1 %icmp_ln42, i12 1, i12 %add_ln42_2" [src/conv1.cpp:42]   --->   Operation 221 'select' 'select_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i7 %out" [src/conv1.cpp:61]   --->   Operation 222 'trunc' 'trunc_ln61' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 223 [2/2] (0.76ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_5, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 223 'call' 'call_ln61' <Predicate = (icmp_ln39)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 224 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %out, i7 8" [src/conv1.cpp:35]   --->   Operation 224 'add' 'add_ln35' <Predicate = (icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 3.92>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "%select_ln39_1_cast119 = zext i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 225 'zext' 'select_ln39_1_cast119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln39_1, i3 0" [src/conv1.cpp:53]   --->   Operation 226 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %tmp_10" [src/conv1.cpp:53]   --->   Operation 227 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 228 [1/1] (0.77ns)   --->   "%add_ln53 = add i8 %zext_ln53, i8 %select_ln39_1_cast119" [src/conv1.cpp:53]   --->   Operation 228 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 229 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30600> <RAM>
ST_38 : Operation 230 [2/2] (2.69ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i4 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 230 'call' 'call_ln53' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 16> <Delay = 0.00>
ST_39 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i4 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 231 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 17> <Delay = 1.23>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 232 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 233 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 234 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:43]   --->   Operation 235 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 236 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i15 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 237 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30600> <RAM>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv1.cpp:43]   --->   Operation 238 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 41 <SV = 15> <Delay = 0.00>
ST_41 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_5, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 239 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 240 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                           (alloca           ) [ 011111111111111111111111111111111111111111]
output_ftmap_read           (read             ) [ 001111111111111111111111111111111111111111]
conv1_weights_read          (read             ) [ 001111111111111111111111111111111111111111]
input_ftmap_read            (read             ) [ 001111111111111111111111111111111111111111]
p_loc                       (alloca           ) [ 001111111111111111111111111111111111111111]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000000000000]
store_ln31                  (store            ) [ 000000000000000000000000000000000000000000]
br_ln31                     (br               ) [ 000000000000000000000000000000000000000000]
h_5                         (load             ) [ 000111111111111111111111111111111111111111]
icmp_ln31                   (icmp             ) [ 001111111111111111111111111111111111111111]
br_ln31                     (br               ) [ 000000000000000000000000000000000000000000]
zext_ln31                   (zext             ) [ 000111111111111111111111110000000000000000]
speclooptripcount_ln31      (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln31           (specloopname     ) [ 000000000000000000000000000000000000000000]
br_ln85                     (br               ) [ 001111111111111111111111111111111111111111]
ret_ln64                    (ret              ) [ 000000000000000000000000000000000000000000]
bh                          (phi              ) [ 000100000000000000000000000000000000000000]
phi_mul                     (phi              ) [ 000111111111111111111111110000000000000000]
add_ln85_1                  (add              ) [ 001111111111111111111111111111111111111111]
zext_ln85                   (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln85                   (icmp             ) [ 001111111111111111111111111111111111111111]
add_ln85                    (add              ) [ 001111111111111111111111111111111111111111]
br_ln85                     (br               ) [ 000000000000000000000000000000000000000000]
add_ln88                    (add              ) [ 000000000000000000000000000000000000000000]
sext_ln88                   (sext             ) [ 000000000000000000000000000000000000000000]
add_ln88_1                  (add              ) [ 000000000000000000000000000000000000000000]
tmp                         (bitselect        ) [ 000000000000000000000000000000000000000000]
icmp_ln56                   (icmp             ) [ 000000000000000000000000000000000000000000]
tmp_4                       (bitselect        ) [ 000000000000000000000000000000000000000000]
select_ln55                 (select           ) [ 000000000000000000000000000000000000000000]
or_ln55                     (or               ) [ 000000000000000000000000000000000000000000]
hclamp                      (select           ) [ 000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
shl_ln90_1                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
sext_ln90                   (sext             ) [ 000000000000000000000000000000000000000000]
sub_ln90                    (sub              ) [ 000000000000000000000000000000000000000000]
sext_ln90_2                 (sext             ) [ 000000000000000000000000000000000000000000]
add_ln90                    (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln                    (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln90_1                 (sext             ) [ 000000000000000000000000000000000000000000]
i1_addr                     (getelementptr    ) [ 000011111111111111111111110000000000000000]
add_ln91                    (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln2                   (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln91                   (sext             ) [ 000000000000000000000000000000000000000000]
i1_addr_1                   (getelementptr    ) [ 000011111111110000000000000000000000000000]
br_ln35                     (br               ) [ 001111111111111111111111111111111111111111]
i1_load_req                 (readreq          ) [ 000000000000000000000000000000000000000000]
i1_addr_read_1              (read             ) [ 000000000000010000000000000000000000000000]
i1_load_1_req               (readreq          ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln85      (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln85           (specloopname     ) [ 000000000000000000000000000000000000000000]
left                        (bitcast          ) [ 000000000000001000000000000000000000000000]
i1_addr_1_read              (read             ) [ 000000000000000000000000000000000000000000]
right                       (bitcast          ) [ 000000000000001000000000000000000000000000]
br_ln94                     (br               ) [ 001111111111111111111111111111111111111111]
p                           (phi              ) [ 000000000000001000000000000000000000000000]
zext_ln96                   (zext             ) [ 000000000000000000000000000000000000000000]
add_ln96                    (add              ) [ 000000000000000000000000000000000000000000]
zext_ln96_1                 (zext             ) [ 000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000]
zext_ln94                   (zext             ) [ 000000000000000000000000000000000000000000]
icmp_ln94                   (icmp             ) [ 001111111111111111111111111111111111111111]
add_ln94                    (add              ) [ 001111111111111111111111111111111111111111]
br_ln94                     (br               ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln94      (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln94           (specloopname     ) [ 000000000000000000000000000000000000000000]
store_ln96                  (store            ) [ 000000000000000000000000000000000000000000]
add_ln97                    (add              ) [ 000000000000000000000000000000000000000000]
zext_ln97                   (zext             ) [ 000000000000000000000000000000000000000000]
add_ln97_1                  (add              ) [ 000000000000000000000000000000000000000000]
zext_ln97_1                 (zext             ) [ 000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_1  (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln97                  (store            ) [ 000000000000000000000000000000000000000000]
br_ln94                     (br               ) [ 001111111111111111111111111111111111111111]
empty                       (readreq          ) [ 000000000000000000000000000000000000000000]
br_ln101                    (br               ) [ 001111111111111111111111111111111111111111]
loop_index_i                (phi              ) [ 000000000000000000000001000000000000000000]
loop_index_i_cast           (zext             ) [ 000000000000000000000000000000000000000000]
exitcond255                 (icmp             ) [ 001111111111111111111111111111111111111111]
empty_100                   (add              ) [ 001111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 000000000000000000000000000000000000000000]
arrayidx36612_sum_i         (add              ) [ 000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast118 (zext             ) [ 000000000000000000000000000000000000000000]
empty_102                   (add              ) [ 000000000000000000000000110000000000000000]
br_ln85                     (br               ) [ 001111111111111111111111111111111111111111]
i1_addr_read                (read             ) [ 000000000000000000000000010000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 000000000000000000000000000000000000000000]
empty_101                   (bitcast          ) [ 000000000000000000000000000000000000000000]
p_cast123                   (zext             ) [ 000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_2  (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln90                  (store            ) [ 000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 001111111111111111111111111111111111111111]
out                         (phi              ) [ 000000000000000000000000001111111111111110]
tmp_5                       (bitselect        ) [ 001111111111111111111111111111111111111111]
br_ln35                     (br               ) [ 000000000000000000000000000000000000000000]
zext_ln35                   (zext             ) [ 000000000000000000000000000000000000000000]
mul_ln114                   (mul              ) [ 000000000000000000000000000000000000000000]
zext_ln114                  (zext             ) [ 000000000000000000000000000000000000000000]
add_ln114                   (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln3                   (partselect       ) [ 000000000000000000000000000111111111100000]
add_ln31                    (add              ) [ 000000000000000000000000000000000000000000]
store_ln31                  (store            ) [ 000000000000000000000000000000000000000000]
br_ln31                     (br               ) [ 000000000000000000000000000000000000000000]
sext_ln114                  (sext             ) [ 000000000000000000000000000000000000000000]
w1_addr                     (getelementptr    ) [ 000000000000000000000000000011111110000000]
empty_103                   (readreq          ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln35      (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln35           (specloopname     ) [ 000000000000000000000000000000000000000000]
call_ln114                  (call             ) [ 000000000000000000000000000000000000000000]
br_ln39                     (br               ) [ 001111111111111111111111111111111111111111]
indvar_flatten42            (phi              ) [ 000000000000000000000000000000000000010000]
o                           (phi              ) [ 000000000000000000000000000000000000010000]
indvar_flatten27            (phi              ) [ 000000000000000000000000000000000000010000]
r                           (phi              ) [ 000000000000000000000000000000000000010000]
c                           (phi              ) [ 000000000000000000000000000000000000010000]
icmp_ln39                   (icmp             ) [ 001111111111111111111111111111111111111111]
add_ln39_1                  (add              ) [ 001111111111111111111111111111111111111111]
br_ln39                     (br               ) [ 000000000000000000000000000000000000000000]
add_ln39                    (add              ) [ 000000000000000000000000000000000000000000]
icmp_ln42                   (icmp             ) [ 000000000000000000000000000000000000000000]
select_ln39                 (select           ) [ 000000000000000000000000000000000000000000]
select_ln39_1               (select           ) [ 001111111111111111111111111111111111111111]
select_ln39_1_cast          (zext             ) [ 000000000000000000000000000000000000000000]
tmp_s                       (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
tmp_38_cast                 (zext             ) [ 000000000000000000000000000000000000000000]
empty_104                   (sub              ) [ 000000000000000000000000000000000000000000]
sext_ln53                   (sext             ) [ 000000000000000000000000000000000000000000]
xor_ln39                    (xor              ) [ 000000000000000000000000000000000000000000]
icmp_ln43                   (icmp             ) [ 000000000000000000000000000000000000000000]
and_ln39                    (and              ) [ 000000000000000000000000000000000000000000]
add_ln42                    (add              ) [ 000000000000000000000000000000000000000000]
or_ln42                     (or               ) [ 000000000000000000000000000000000000000000]
select_ln42                 (select           ) [ 000000000000000000000000000000000000001100]
select_ln42_3               (select           ) [ 001111111111111111111111111111111111111111]
select_ln42_5_cast          (zext             ) [ 000000000000000000000000000000000000000000]
empty_105                   (add              ) [ 000000000000000000000000000000000000000000]
p_cast120                   (sext             ) [ 000000000000000000000000000000000000000000]
empty_106                   (trunc            ) [ 000000000000000000000000000000000000000000]
p_shl8                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
empty_107                   (sub              ) [ 000000000000000000000000000000000000000000]
select_ln42_cast            (zext             ) [ 000000000000000000000000000000000000000000]
empty_108                   (add              ) [ 000000000000000000000000000000000000000000]
p_cast125                   (zext             ) [ 000000000000000000000000000000000000000000]
output_fm_buffer_1_addr     (getelementptr    ) [ 000000000000000000000000000000000000001110]
add_ln43                    (add              ) [ 001111111111111111111111111111111111111111]
add_ln42_2                  (add              ) [ 000000000000000000000000000000000000000000]
select_ln42_4               (select           ) [ 001111111111111111111111111111111111111111]
trunc_ln61                  (trunc            ) [ 000000000000000000000000000000000000000001]
add_ln35                    (add              ) [ 001111111111111111111111111000000000000001]
select_ln39_1_cast119       (zext             ) [ 000000000000000000000000000000000000000000]
tmp_10                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln53                   (zext             ) [ 000000000000000000000000000000000000000000]
add_ln53                    (add              ) [ 000000000000000000000000000000000000000100]
output_fm_buffer_1_load     (load             ) [ 000000000000000000000000000000000000000100]
call_ln53                   (call             ) [ 000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000000000000]
specloopname_ln43           (specloopname     ) [ 000000000000000000000000000000000000000000]
p_loc_load                  (load             ) [ 000000000000000000000000000000000000000000]
store_ln53                  (store            ) [ 000000000000000000000000000000000000000000]
br_ln43                     (br               ) [ 001111111111111111111111111111111111111111]
call_ln61                   (call             ) [ 000000000000000000000000000000000000000000]
br_ln35                     (br               ) [ 001111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_LOAD_WEIGHTS_K_L"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="h_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_ftmap_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv1_weights_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_ftmap_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_req/4 empty/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_readreq_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_1_req/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="9"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read_1/12 i1_addr_read/24 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i1_addr_1_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="10"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_1_read/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_readreq_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_103/27 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="13" slack="0"/>
<pin id="252" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="13" slack="1"/>
<pin id="261" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/14 store_ln97/14 store_ln90/25 "/>
</bind>
</comp>

<comp id="265" class="1004" name="input_fm_buffer_2_0_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_1/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="input_fm_buffer_2_0_addr_2_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="13" slack="0"/>
<pin id="277" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_2/25 "/>
</bind>
</comp>

<comp id="281" class="1004" name="output_fm_buffer_1_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="15" slack="0"/>
<pin id="285" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/37 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/37 store_ln53/40 "/>
</bind>
</comp>

<comp id="294" class="1005" name="bh_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="bh_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="phi_mul_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="13" slack="1"/>
<pin id="307" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="phi_mul_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="loop_index_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="loop_index_i_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/23 "/>
</bind>
</comp>

<comp id="339" class="1005" name="out_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="1"/>
<pin id="341" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/26 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten42_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="1"/>
<pin id="353" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten42_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/37 "/>
</bind>
</comp>

<comp id="362" class="1005" name="o_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="o_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/37 "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten27_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_flatten27_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/37 "/>
</bind>
</comp>

<comp id="384" class="1005" name="r_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="r_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/37 "/>
</bind>
</comp>

<comp id="395" class="1005" name="c_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="c_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/37 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="62" slack="9"/>
<pin id="410" dir="0" index="3" bw="32" slack="0"/>
<pin id="411" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/35 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_export_output_buffer_c1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="14"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="0" index="4" bw="6" slack="0"/>
<pin id="421" dir="0" index="5" bw="8" slack="13"/>
<pin id="422" dir="0" index="6" bw="32" slack="0"/>
<pin id="423" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/37 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_conv1_Pipeline_KR_KC_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="0" index="3" bw="4" slack="1"/>
<pin id="433" dir="0" index="4" bw="8" slack="1"/>
<pin id="434" dir="0" index="5" bw="32" slack="15"/>
<pin id="435" dir="0" index="6" bw="32" slack="0"/>
<pin id="436" dir="0" index="7" bw="32" slack="0"/>
<pin id="437" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/38 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr_read_1 i1_addr_read "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln31_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="h_5_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_5/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln31_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln31_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln85_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln85_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln85_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln85_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln88_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln88_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln88_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="1"/>
<pin id="499" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln56_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln55_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="9" slack="0"/>
<pin id="527" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln55_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="hclamp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="9" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln90_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="0"/>
<pin id="555" dir="0" index="1" bw="10" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln90_1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln90_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="0"/>
<pin id="563" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln90_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="20" slack="0"/>
<pin id="567" dir="0" index="1" bw="12" slack="0"/>
<pin id="568" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln90_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="20" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_2/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln90_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="20" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="2"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="62" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="7" slack="0"/>
<pin id="585" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln90_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="62" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i1_addr_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="62" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln91_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="62" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="0" index="2" bw="3" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln91_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="62" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="i1_addr_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="62" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr_1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="left_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="right_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln96_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln96_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="11"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln96_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln94_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/14 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln94_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/14 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln94_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln97_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln97_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln97_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="11"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln97_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="13" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/14 "/>
</bind>
</comp>

<comp id="686" class="1004" name="loop_index_i_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/23 "/>
</bind>
</comp>

<comp id="690" class="1004" name="exitcond255_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond255/23 "/>
</bind>
</comp>

<comp id="696" class="1004" name="empty_100_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_100/23 "/>
</bind>
</comp>

<comp id="702" class="1004" name="arrayidx36612_sum_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/23 "/>
</bind>
</comp>

<comp id="708" class="1004" name="arrayidx36612_sum_i_cast118_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast118/23 "/>
</bind>
</comp>

<comp id="712" class="1004" name="empty_102_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="20"/>
<pin id="714" dir="0" index="1" bw="9" slack="0"/>
<pin id="715" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_102/23 "/>
</bind>
</comp>

<comp id="718" class="1004" name="empty_101_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_101/25 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_cast123_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="2"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast123/25 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="7" slack="0"/>
<pin id="730" dir="0" index="2" bw="4" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln35_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/26 "/>
</bind>
</comp>

<comp id="739" class="1004" name="mul_ln114_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="10" slack="0"/>
<pin id="742" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/26 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln114_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="15" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/26 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln114_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="15" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="3"/>
<pin id="752" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/26 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="62" slack="0"/>
<pin id="756" dir="0" index="1" bw="64" slack="0"/>
<pin id="757" dir="0" index="2" bw="3" slack="0"/>
<pin id="758" dir="0" index="3" bw="7" slack="0"/>
<pin id="759" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/26 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln31_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="766" dir="0" index="1" bw="5" slack="0"/>
<pin id="767" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/26 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln31_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="3"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/26 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln114_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="62" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/27 "/>
</bind>
</comp>

<comp id="777" class="1004" name="w1_addr_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="62" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/27 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln39_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="15" slack="0"/>
<pin id="786" dir="0" index="1" bw="13" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/37 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln39_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="15" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/37 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln39_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/37 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln42_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="0"/>
<pin id="804" dir="0" index="1" bw="10" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/37 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln39_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="4" slack="0"/>
<pin id="812" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/37 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln39_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="4" slack="0"/>
<pin id="819" dir="0" index="2" bw="4" slack="0"/>
<pin id="820" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/37 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln39_1_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln39_1_cast/37 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_s_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="4" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/37 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_38_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/37 "/>
</bind>
</comp>

<comp id="840" class="1004" name="empty_104_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="4" slack="0"/>
<pin id="843" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_104/37 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln53_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="0"/>
<pin id="848" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/37 "/>
</bind>
</comp>

<comp id="850" class="1004" name="xor_ln39_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/37 "/>
</bind>
</comp>

<comp id="856" class="1004" name="icmp_ln43_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/37 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln39_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/37 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln42_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/37 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln42_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/37 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln42_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/37 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln42_3_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="0" index="2" bw="4" slack="0"/>
<pin id="892" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_3/37 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln42_5_cast_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_5_cast/37 "/>
</bind>
</comp>

<comp id="900" class="1004" name="empty_105_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="0" index="1" bw="4" slack="0"/>
<pin id="903" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_105/37 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_cast120_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast120/37 "/>
</bind>
</comp>

<comp id="910" class="1004" name="empty_106_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="0"/>
<pin id="912" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_106/37 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_shl8_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="0"/>
<pin id="916" dir="0" index="1" bw="7" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/37 "/>
</bind>
</comp>

<comp id="922" class="1004" name="empty_107_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="15" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="0"/>
<pin id="925" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_107/37 "/>
</bind>
</comp>

<comp id="928" class="1004" name="select_ln42_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/37 "/>
</bind>
</comp>

<comp id="932" class="1004" name="empty_108_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="15" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_108/37 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_cast125_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="15" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast125/37 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln43_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/37 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln42_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/37 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln42_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="0" index="2" bw="12" slack="0"/>
<pin id="959" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_4/37 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln61_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="11"/>
<pin id="965" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/37 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln35_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="7" slack="11"/>
<pin id="970" dir="0" index="1" bw="5" slack="0"/>
<pin id="971" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/37 "/>
</bind>
</comp>

<comp id="974" class="1004" name="select_ln39_1_cast119_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln39_1_cast119/38 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_10_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="7" slack="0"/>
<pin id="979" dir="0" index="1" bw="4" slack="1"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/38 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln53_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="0"/>
<pin id="986" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/38 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln53_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="7" slack="0"/>
<pin id="990" dir="0" index="1" bw="4" slack="0"/>
<pin id="991" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/38 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_loc_load_load_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="17"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/40 "/>
</bind>
</comp>

<comp id="999" class="1005" name="h_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1006" class="1005" name="output_ftmap_read_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="14"/>
<pin id="1008" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1011" class="1005" name="conv1_weights_read_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="3"/>
<pin id="1013" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1016" class="1005" name="input_ftmap_read_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="2"/>
<pin id="1018" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1021" class="1005" name="p_loc_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="15"/>
<pin id="1023" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1027" class="1005" name="h_5_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="13"/>
<pin id="1029" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="h_5 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="zext_ln31_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="1"/>
<pin id="1037" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln85_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="13" slack="0"/>
<pin id="1042" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="add_ln85_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="0"/>
<pin id="1050" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="i1_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="i1_addr_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="2"/>
<pin id="1061" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i1_addr_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="left_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1070" class="1005" name="right_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1078" class="1005" name="add_ln94_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="3" slack="0"/>
<pin id="1080" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="empty_100_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_100 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="empty_102_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="2"/>
<pin id="1093" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="empty_102 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="trunc_ln3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="62" slack="1"/>
<pin id="1101" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="w1_addr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln39_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="15" slack="0"/>
<pin id="1115" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="select_ln39_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="4" slack="0"/>
<pin id="1120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="select_ln42_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="1"/>
<pin id="1127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln42_3_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="4" slack="0"/>
<pin id="1132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="output_fm_buffer_1_addr_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="15" slack="1"/>
<pin id="1138" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln43_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="select_ln42_4_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="12" slack="0"/>
<pin id="1148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_4 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="trunc_ln61_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="1"/>
<pin id="1153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln35_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="7" slack="1"/>
<pin id="1158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln53_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="output_fm_buffer_1_load_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="100" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="120" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="240"><net_src comp="128" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="246"><net_src comp="120" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="142" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="108" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="108" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="108" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="106" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="132" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="150" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="152" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="154" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="152" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="144" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="4" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="16" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="424"><net_src comp="172" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="8" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="415" pin=6"/></net>

<net id="438"><net_src comp="178" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="288" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="428" pin=6"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="428" pin=7"/></net>

<net id="445"><net_src comp="228" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="451" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="309" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="298" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="298" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="298" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="470" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="496" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="80" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="496" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="80" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="501" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="509" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="523" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="496" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="537" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="537" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="545" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="580" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="575" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="96" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="90" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="94" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="606" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="0" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="442" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="233" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="321" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="305" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="652"><net_src comp="321" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="321" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="110" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="321" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="112" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="649" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="118" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="305" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="689"><net_src comp="332" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="332" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="332" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="686" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="126" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="305" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="442" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="732"><net_src comp="134" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="343" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="136" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="343" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="138" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="760"><net_src comp="90" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="749" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="92" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="94" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="768"><net_src comp="140" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="781"><net_src comp="4" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="777" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="788"><net_src comp="355" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="156" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="355" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="158" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="366" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="160" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="377" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="162" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="152" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="388" pin="4"/><net_sink comp="808" pin=2"/></net>

<net id="821"><net_src comp="802" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="796" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="366" pin="4"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="164" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="816" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="152" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="824" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="802" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="166" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="399" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="54" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="850" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="808" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="160" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="862" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="802" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="52" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="399" pin="4"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="862" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="868" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="808" pin="3"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="846" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="900" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="168" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="52" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="914" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="906" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="880" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="922" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="928" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="947"><net_src comp="880" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="124" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="377" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="170" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="802" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="170" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="949" pin="2"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="339" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="972"><net_src comp="339" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="174" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="982"><net_src comp="176" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="106" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="987"><net_src comp="977" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="974" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="994"><net_src comp="988" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="998"><net_src comp="995" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1002"><net_src comp="188" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1009"><net_src comp="196" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1014"><net_src comp="202" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1019"><net_src comp="208" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1024"><net_src comp="192" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="428" pin=5"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1030"><net_src comp="451" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="415" pin=5"/></net>

<net id="1038"><net_src comp="460" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1043"><net_src comp="464" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1051"><net_src comp="480" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1056"><net_src comp="594" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1062"><net_src comp="620" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1068"><net_src comp="626" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1073"><net_src comp="630" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1081"><net_src comp="659" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1089"><net_src comp="696" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1094"><net_src comp="712" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1102"><net_src comp="754" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1108"><net_src comp="777" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1116"><net_src comp="790" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1121"><net_src comp="816" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1128"><net_src comp="880" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="1133"><net_src comp="888" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="428" pin=3"/></net>

<net id="1139"><net_src comp="281" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1144"><net_src comp="943" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1149"><net_src comp="955" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1154"><net_src comp="963" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="1159"><net_src comp="968" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1164"><net_src comp="988" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1169"><net_src comp="288" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="428" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {37 41 }
	Port: input_fm_buffer_2_0 | {14 25 }
	Port: weight_buffer_2_0 | {35 36 }
	Port: output_fm_buffer_1 | {37 40 41 }
 - Input state : 
	Port: conv1 : i1 | {4 5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 24 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : w1 | {27 28 29 30 31 32 33 34 35 36 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {37 41 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : input_fm_buffer_2_0 | {38 39 }
	Port: conv1 : weight_buffer_2_0 | {38 39 }
	Port: conv1 : output_fm_buffer_1 | {37 38 41 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
		zext_ln31 : 1
	State 3
		add_ln85_1 : 1
		zext_ln85 : 1
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
		add_ln88 : 2
		sext_ln88 : 3
		add_ln88_1 : 4
		tmp : 5
		icmp_ln56 : 5
		tmp_4 : 5
		select_ln55 : 6
		or_ln55 : 6
		hclamp : 7
		shl_ln : 8
		shl_ln90_1 : 8
		sext_ln90 : 9
		sub_ln90 : 10
		sext_ln90_2 : 11
		add_ln90 : 12
		trunc_ln : 13
		sext_ln90_1 : 14
		i1_addr : 15
		add_ln91 : 13
		trunc_ln2 : 14
		sext_ln91 : 15
		i1_addr_1 : 16
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		zext_ln96 : 1
		add_ln96 : 2
		zext_ln96_1 : 3
		input_fm_buffer_2_0_addr : 4
		zext_ln94 : 1
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		store_ln96 : 5
		add_ln97 : 2
		zext_ln97 : 3
		add_ln97_1 : 4
		zext_ln97_1 : 5
		input_fm_buffer_2_0_addr_1 : 6
		store_ln97 : 7
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		loop_index_i_cast : 1
		exitcond255 : 1
		empty_100 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast118 : 3
		empty_102 : 4
	State 24
	State 25
		input_fm_buffer_2_0_addr_2 : 1
		store_ln90 : 2
	State 26
		tmp_5 : 1
		br_ln35 : 2
		zext_ln35 : 1
		mul_ln114 : 2
		zext_ln114 : 3
		add_ln114 : 4
		trunc_ln3 : 5
		store_ln31 : 1
	State 27
		w1_addr : 1
		empty_103 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		icmp_ln39 : 1
		add_ln39_1 : 1
		br_ln39 : 2
		add_ln39 : 1
		icmp_ln42 : 1
		select_ln39 : 2
		select_ln39_1 : 2
		select_ln39_1_cast : 3
		tmp_s : 3
		tmp_38_cast : 4
		empty_104 : 5
		sext_ln53 : 6
		xor_ln39 : 2
		icmp_ln43 : 1
		and_ln39 : 2
		add_ln42 : 3
		or_ln42 : 2
		select_ln42 : 2
		select_ln42_3 : 2
		select_ln42_5_cast : 3
		empty_105 : 7
		p_cast120 : 8
		empty_106 : 8
		p_shl8 : 9
		empty_107 : 10
		select_ln42_cast : 3
		empty_108 : 11
		p_cast125 : 12
		output_fm_buffer_1_addr : 13
		output_fm_buffer_1_load : 14
		add_ln43 : 3
		add_ln42_2 : 1
		select_ln42_4 : 2
		call_ln61 : 1
	State 38
		zext_ln53 : 1
		add_ln53 : 2
		call_ln53 : 3
	State 39
	State 40
		store_ln53 : 1
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          | grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406 |    0    |    0    |   127   |   213   |
|   call   |     grp_export_output_buffer_c1_fu_415     |    5    |  6.405  |   1603  |   1787  |
|          |       grp_conv1_Pipeline_KR_KC_fu_428      |    6    |  1.708  |   592   |   523   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              add_ln85_1_fu_464             |    0    |    0    |    0    |    20   |
|          |               add_ln85_fu_480              |    0    |    0    |    0    |    12   |
|          |               add_ln88_fu_486              |    0    |    0    |    0    |    12   |
|          |              add_ln88_1_fu_496             |    0    |    0    |    0    |    15   |
|          |               add_ln90_fu_575              |    0    |    0    |    0    |    71   |
|          |               add_ln91_fu_600              |    0    |    0    |    0    |    71   |
|          |               add_ln96_fu_638              |    0    |    0    |    0    |    20   |
|          |               add_ln94_fu_659              |    0    |    0    |    0    |    10   |
|          |               add_ln97_fu_665              |    0    |    0    |    0    |    16   |
|          |              add_ln97_1_fu_675             |    0    |    0    |    0    |    20   |
|          |              empty_100_fu_696              |    0    |    0    |    0    |    15   |
|    add   |         arrayidx36612_sum_i_fu_702         |    0    |    0    |    0    |    15   |
|          |              empty_102_fu_712              |    0    |    0    |    0    |    20   |
|          |              add_ln114_fu_749              |    0    |    0    |    0    |    71   |
|          |               add_ln31_fu_764              |    0    |    0    |    0    |    15   |
|          |              add_ln39_1_fu_790             |    0    |    0    |    0    |    22   |
|          |               add_ln39_fu_796              |    0    |    0    |    0    |    12   |
|          |               add_ln42_fu_868              |    0    |    0    |    0    |    12   |
|          |              empty_105_fu_900              |    0    |    0    |    0    |    16   |
|          |              empty_108_fu_932              |    0    |    0    |    0    |    16   |
|          |               add_ln43_fu_943              |    0    |    0    |    0    |    15   |
|          |              add_ln42_2_fu_949             |    0    |    0    |    0    |    19   |
|          |               add_ln35_fu_968              |    0    |    0    |    0    |    14   |
|          |               add_ln53_fu_988              |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln31_fu_454              |    0    |    0    |    0    |    15   |
|          |              icmp_ln85_fu_474              |    0    |    0    |    0    |    12   |
|          |              icmp_ln56_fu_509              |    0    |    0    |    0    |    17   |
|   icmp   |              icmp_ln94_fu_653              |    0    |    0    |    0    |    10   |
|          |             exitcond255_fu_690             |    0    |    0    |    0    |    15   |
|          |              icmp_ln39_fu_784              |    0    |    0    |    0    |    22   |
|          |              icmp_ln42_fu_802              |    0    |    0    |    0    |    19   |
|          |              icmp_ln43_fu_856              |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |              mul_ln114_fu_739              |    0    |    0    |    0    |    62   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln90_fu_565              |    0    |    0    |    0    |    27   |
|    sub   |              empty_104_fu_840              |    0    |    0    |    0    |    15   |
|          |              empty_107_fu_922              |    0    |    0    |    0    |    16   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             select_ln55_fu_523             |    0    |    0    |    0    |    9    |
|          |                hclamp_fu_537               |    0    |    0    |    0    |    10   |
|          |             select_ln39_fu_808             |    0    |    0    |    0    |    4    |
|  select  |            select_ln39_1_fu_816            |    0    |    0    |    0    |    4    |
|          |             select_ln42_fu_880             |    0    |    0    |    0    |    8    |
|          |            select_ln42_3_fu_888            |    0    |    0    |    0    |    4    |
|          |            select_ln42_4_fu_955            |    0    |    0    |    0    |    11   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln55_fu_531               |    0    |    0    |    0    |    2    |
|          |               or_ln42_fu_874               |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    xor   |               xor_ln39_fu_850              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    and   |               and_ln39_fu_862              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_196       |    0    |    0    |    0    |    0    |
|          |       conv1_weights_read_read_fu_202       |    0    |    0    |    0    |    0    |
|   read   |        input_ftmap_read_read_fu_208        |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_228              |    0    |    0    |    0    |    0    |
|          |         i1_addr_1_read_read_fu_233         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             grp_readreq_fu_214             |    0    |    0    |    0    |    0    |
|  readreq |             grp_readreq_fu_221             |    0    |    0    |    0    |    0    |
|          |             grp_readreq_fu_241             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln31_fu_460              |    0    |    0    |    0    |    0    |
|          |              zext_ln85_fu_470              |    0    |    0    |    0    |    0    |
|          |              zext_ln96_fu_634              |    0    |    0    |    0    |    0    |
|          |             zext_ln96_1_fu_644             |    0    |    0    |    0    |    0    |
|          |              zext_ln94_fu_649              |    0    |    0    |    0    |    0    |
|          |              zext_ln97_fu_671              |    0    |    0    |    0    |    0    |
|          |             zext_ln97_1_fu_681             |    0    |    0    |    0    |    0    |
|          |          loop_index_i_cast_fu_686          |    0    |    0    |    0    |    0    |
|          |     arrayidx36612_sum_i_cast118_fu_708     |    0    |    0    |    0    |    0    |
|   zext   |              p_cast123_fu_723              |    0    |    0    |    0    |    0    |
|          |              zext_ln35_fu_735              |    0    |    0    |    0    |    0    |
|          |              zext_ln114_fu_745             |    0    |    0    |    0    |    0    |
|          |          select_ln39_1_cast_fu_824         |    0    |    0    |    0    |    0    |
|          |             tmp_38_cast_fu_836             |    0    |    0    |    0    |    0    |
|          |          select_ln42_5_cast_fu_896         |    0    |    0    |    0    |    0    |
|          |           select_ln42_cast_fu_928          |    0    |    0    |    0    |    0    |
|          |              p_cast125_fu_938              |    0    |    0    |    0    |    0    |
|          |        select_ln39_1_cast119_fu_974        |    0    |    0    |    0    |    0    |
|          |              zext_ln53_fu_984              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln88_fu_492              |    0    |    0    |    0    |    0    |
|          |              sext_ln90_fu_561              |    0    |    0    |    0    |    0    |
|          |             sext_ln90_2_fu_571             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln90_1_fu_590             |    0    |    0    |    0    |    0    |
|          |              sext_ln91_fu_616              |    0    |    0    |    0    |    0    |
|          |              sext_ln114_fu_774             |    0    |    0    |    0    |    0    |
|          |              sext_ln53_fu_846              |    0    |    0    |    0    |    0    |
|          |              p_cast120_fu_906              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_fu_501                 |    0    |    0    |    0    |    0    |
| bitselect|                tmp_4_fu_515                |    0    |    0    |    0    |    0    |
|          |                tmp_5_fu_727                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_545               |    0    |    0    |    0    |    0    |
|          |              shl_ln90_1_fu_553             |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_s_fu_828                |    0    |    0    |    0    |    0    |
|          |                p_shl8_fu_914               |    0    |    0    |    0    |    0    |
|          |                tmp_10_fu_977               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_580              |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln2_fu_606              |    0    |    0    |    0    |    0    |
|          |              trunc_ln3_fu_754              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |              empty_106_fu_910              |    0    |    0    |    0    |    0    |
|          |              trunc_ln61_fu_963             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    11   |  8.113  |   2322  |   3369  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln35_reg_1156       |    7   |
|       add_ln39_1_reg_1113      |   15   |
|        add_ln43_reg_1141       |    8   |
|        add_ln53_reg_1161       |    8   |
|       add_ln85_1_reg_1040      |   13   |
|        add_ln85_reg_1048       |    5   |
|        add_ln94_reg_1078       |    3   |
|           bh_reg_294           |    5   |
|            c_reg_395           |    8   |
|   conv1_weights_read_reg_1011  |   64   |
|       empty_100_reg_1086       |    8   |
|       empty_102_reg_1091       |   13   |
|          h_5_reg_1027          |    8   |
|            h_reg_999           |    8   |
|       i1_addr_1_reg_1059       |   32   |
|        i1_addr_reg_1053        |   32   |
|    indvar_flatten27_reg_373    |   12   |
|    indvar_flatten42_reg_351    |   15   |
|    input_ftmap_read_reg_1016   |   64   |
|          left_reg_1065         |   32   |
|      loop_index_i_reg_328      |    8   |
|            o_reg_362           |    4   |
|           out_reg_339          |    7   |
|output_fm_buffer_1_addr_reg_1136|   15   |
|output_fm_buffer_1_load_reg_1166|   32   |
|   output_ftmap_read_reg_1006   |   64   |
|         p_loc_reg_1021         |   32   |
|            p_reg_317           |    3   |
|         phi_mul_reg_305        |   13   |
|            r_reg_384           |    4   |
|             reg_442            |   32   |
|         right_reg_1070         |   32   |
|     select_ln39_1_reg_1118     |    4   |
|     select_ln42_3_reg_1130     |    4   |
|     select_ln42_4_reg_1146     |   12   |
|      select_ln42_reg_1125      |    8   |
|       trunc_ln3_reg_1099       |   62   |
|       trunc_ln61_reg_1151      |    6   |
|        w1_addr_reg_1105        |   32   |
|       zext_ln31_reg_1035       |   10   |
+--------------------------------+--------+
|              Total             |   744  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|         grp_readreq_fu_214         |  p0  |   2  |   1  |    2   |
|         grp_readreq_fu_214         |  p2  |   2  |   9  |   18   |
|           grp_read_fu_228          |  p0  |   2  |  32  |   64   |
|         grp_readreq_fu_241         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_access_fu_255         |  p0  |   2  |  13  |   26   ||    9    |
|          grp_access_fu_255         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_access_fu_288         |  p0  |   2  |  15  |   30   ||    9    |
|           phi_mul_reg_305          |  p0  |   2  |  13  |   26   ||    9    |
|             out_reg_339            |  p0  |   2  |   7  |   14   ||    9    |
| grp_export_output_buffer_c1_fu_415 |  p4  |   2  |   6  |   12   ||    9    |
|   grp_conv1_Pipeline_KR_KC_fu_428  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv1_Pipeline_KR_KC_fu_428  |  p2  |   2  |   8  |   16   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   400  ||  5.124  ||    81   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    8   |  2322  |  3369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   744  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   13   |  3066  |  3450  |
+-----------+--------+--------+--------+--------+
