Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c322e08d368847149d95b90111cd7cec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot t_pila_behav xil_defaultlib.t_pila -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 11 elements ; expected 16 [C:/Users/Letty/Desktop/Arquitectura/p7/pila/t_pila.vhd:21]
ERROR: [VRFC 10-664] expression has 11 elements ; expected 16 [C:/Users/Letty/Desktop/Arquitectura/p7/pila/t_pila.vhd:22]
ERROR: [VRFC 10-718] formal port <SP_OUT> does not exist in entity <pila>.  Please compare the definition of block <pila> to its component declaration and its instantion to detect the mismatch. [C:/Users/Letty/Desktop/Arquitectura/p7/pila/t_pila.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_pila in library work failed.
