m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
v34G1ZgFUED0TWQhDqTVO4lKKnIs1PjlVHpPyFFDH3ZQ=
Z1 !s110 1556885207
!i10b 1
!s100 26FFY2>dKF?ULknKEnVCj1
IZajbRK;i>6`Xd^nE;RcQH2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!i8a 253833088
R0
w1544171253
Z3 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/bs_switch_v1_0/hdl/bs_switch_v1_0_vl_rfs.v
Z4 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/bs_switch_v1_0/hdl/bs_switch_v1_0_vl_rfs.v
F/home/dmonk/.cxl.ip/incl/bs_switch_v1_0_0_bs_ext.vh
F/home/dmonk/.cxl.ip/incl/bs_switch_v1_0_0_bs.vh
Z5 L0 64
Z6 OL;L;10.6b;65
r1
!s85 0
31
Z7 !s108 1556885207.000000
Z8 !s107 /home/dmonk/.cxl.ip/incl/bs_switch_v1_0_0_bs.vh|/home/dmonk/.cxl.ip/incl/bs_switch_v1_0_0_bs_ext.vh|/home/dmonk/.cxl.ip/incl/bs_switch_v1_0_0_in.vh|/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/bs_switch_v1_0/hdl/bs_switch_v1_0_vl_rfs.v|
Z9 !s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|bs_switch_v1_0_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.cmf|
!i113 0
Z10 o-work bs_switch_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 +incdir+/home/dmonk/.cxl.ip/incl -work bs_switch_v1_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
n482238
vUDtAiDdTdCC3JyZb9xj0tVjTihGle75Itr8/EKeMz4Y=
R1
!i10b 0
!s100 A5^OldWFLGz^P6]S460kF2
I2II2RjN0k986[6i3bgo@C1
R2
!i8a 148135008
R0
w1556885207
R3
R4
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
nea297e5
