
synthesis -f "FPGASDR_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov 28 11:28:05 2018


Command Line:  synthesis -f FPGASDR_impl1_lattice.synproj -gui -msgset C:/Users/user/lattice/FPGASDR/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/user/lattice/FPGASDR (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/user/lattice/FPGASDR/impl1 (searchpath added)
-p C:/Users/user/lattice/FPGASDR (searchpath added)
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/top.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v
Verilog design file = C:/Users/user/lattice/FPGASDR/NCO.v
Verilog design file = C:/Users/user/lattice/FPGASDR/Mixer.v
Verilog design file = C:/Users/user/lattice/FPGASDR/CIC.v
Verilog design file = C:/Users/user/lattice/FPGASDR/PWM.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(25): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="25"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(26): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="26"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(27): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="27"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(28): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="28"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(29): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="29"  />
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(31): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="31"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(32): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="32"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(33): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="33"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(34): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="34"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(35): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="35"  />
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/testuart.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/nco.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/mixer.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/cic.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/pwm.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/top.v(2): " arg1="top" arg2="c:/users/user/lattice/fpgasdr/impl1/source/top.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;133.00&quot;)" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/nco.v(13): " arg1="nco_sig" arg2="c:/users/user/lattice/fpgasdr/nco.v" arg3="13"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/mixer.v(2): " arg1="Mixer" arg2="c:/users/user/lattice/fpgasdr/mixer.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/cic.v(4): " arg1="CIC" arg2="c:/users/user/lattice/fpgasdr/cic.v" arg3="4"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/pwm.v(1): " arg1="PWM" arg2="c:/users/user/lattice/fpgasdr/pwm.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v(16): " arg1="uart_rx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v" arg3="16"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v(14): " arg1="uart_tx" arg2="c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v" arg3="14"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/impl1/source/top.v(63): " arg1="rst" arg2="c:/users/user/lattice/fpgasdr/impl1/source/top.v" arg3="63"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
######## Missing driver on net rst. Patching with GND.



    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\Mixer1/MixerOutSin"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\Mixer1/MixerOutCos"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/user/lattice/fpgasdr/nco.v(46): " arg1="\nco/phase_accum_i15" arg2="c:/users/user/lattice/fpgasdr/nco.v" arg3="46"  />
Duplicate register/latch removal. \Mixer1/MixerOutSin_i1 is a one-to-one match with \Mixer1/MixerOutSin_i2.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i1 is a one-to-one match with \Mixer1/MixerOutCos_i2.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i7 is a one-to-one match with \Mixer1/MixerOutCos_i3.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i6 is a one-to-one match with \Mixer1/MixerOutCos_i4.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i5 is a one-to-one match with \Mixer1/MixerOutCos_i6.
Duplicate register/latch removal. \Mixer1/MixerOutSin_i7 is a one-to-one match with \Mixer1/MixerOutSin_i3.
Duplicate register/latch removal. \Mixer1/MixerOutSin_i6 is a one-to-one match with \Mixer1/MixerOutSin_i4.
Duplicate register/latch removal. \Mixer1/MixerOutSin_i5 is a one-to-one match with \Mixer1/MixerOutSin_i6.
Duplicate register/latch removal. \Mixer1/MixerOutSin_i1 is a one-to-one match with \Mixer1/MixerOutSin_i5.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i1 is a one-to-one match with \Mixer1/MixerOutCos_i5.
Duplicate register/latch removal. \Mixer1/MixerOutCos_i7 is a one-to-one match with \Mixer1/MixerOutCos_i1.
Duplicate register/latch removal. \Mixer1/MixerOutSin_i7 is a one-to-one match with \Mixer1/MixerOutSin_i1.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    575 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGASDR_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 335 of 7209 (4 % )
CCU2D => 125
FD1P3AX => 160
FD1P3IX => 32
FD1S3AX => 122
FD1S3AY => 4
FD1S3IX => 17
GSR => 1
IB => 2
L6MUX21 => 1
LUT4 => 77
OB => 27
OSCH => 1
PFUMX => 3
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : osc_clk, loads : 335
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : CIC1/osc_clk_enable_80, loads : 50
  Net : CIC1/osc_clk_enable_130, loads : 50
  Net : CIC1/v_comb_N_550, loads : 26
  Net : CIC1/v_comb, loads : 24
  Net : uart_tx1/osc_clk_enable_156, loads : 17
  Net : uart_rx1/osc_clk_enable_155, loads : 16
  Net : uart_tx1/osc_clk_enable_45, loads : 8
  Net : uart_rx1/osc_clk_enable_136, loads : 3
  Net : uart_tx1/osc_clk_enable_138, loads : 3
  Net : uart_rx1/osc_clk_enable_49, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CIC1/osc_clk_enable_80, loads : 50
  Net : CIC1/osc_clk_enable_130, loads : 50
  Net : CIC1/v_comb_N_550, loads : 26
  Net : CIC1/v_comb, loads : 24
  Net : uart_tx1/osc_clk_enable_156, loads : 17
  Net : uart_tx1/n928, loads : 16
  Net : uart_rx1/osc_clk_enable_155, loads : 16
  Net : uart_rx1/n927, loads : 16
  Net : uart_rx1/r_SM_Main_0, loads : 12
  Net : uart_rx1/r_SM_Main_1, loads : 12
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |  200.000 MHz|   72.759 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 63.648  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.872  secs
--------------------------------------------------------------
