axi_controller_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_axi_bram_ctrl_0_0/sim/axi_controller_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_blk_mem_gen_0_0/sim/axi_controller_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller.v,verilog,xil_defaultlib,../../../bd/axi_controller/sim/axi_controller.v,incdir="$ref_dir/../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_clk_wiz_0_0/axi_controller_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_clk_wiz_0_0/axi_controller_clk_wiz_0_0.v,incdir="$ref_dir/../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
