#ifndef STM32F411xE_H
#define STM32F411xE_H
#include "stdint.h"
/* CPU Macros addresses definition */

#define FLASH_MEMORY_BASE_ADDR				0x08000000U
#define FLASH_MEMORY_END_ADDR				0x0807FFFFU
#define SYSMEM_BASE_ADDR					0x1FFF0000U
#define SYSMEM_END_ADDR						0x1FFF7A0FU
#define OPTBYTES_BASE_ADDR					0x1FFFC000U
#define OPTBYTES_END_ADDR					0x1FFFC007U
#define SRAM_BASE_ADDR						0x20000000U
#define SRAM_END_ADDR						0x20020000U

/* Peripherals Base Address Definition */

#define APB1_PERIPH_BASE_ADDR				0x40000000U
#define APB2_PERIPH_BASE_ADDR				0x40010000U
#define AHB1_PERIPH_BASE_ADDR				0x40020000U
#define AHB2_PERIPH_BASE_ADDR				0x50000000U


/* RCC Base Address Definition */

#define RCC_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x3800U)

/* GPIO Base Addresses Definitions */

#define GPIOA_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x0000U)
#define GPIOB_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x0400U)
#define GPIOC_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x0800U)
#define GPIOD_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x0C00U)
#define GPIOE_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x1000U)
#define GPIOH_BASE_ADDR						(APB1_PERIPH_BASE_ADDR + 0x1COOU)


/* RCC Registers Definition */

typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t PLLCFGR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t AHB1RSTR;
	volatile uint32_t AHB2RSTR;
	volatile uint32_t RESERVED1;
	volatile uint32_t RESERVED2;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t RESERVED3;
	volatile uint32_t RESRVED4;
	volatile uint32_t AHB1ENR;
	volatile uint32_t AHB2ENR;
	volatile uint32_t RESERVED5;
	volatile uint32_t RESERVED6;
	volatile uint32_t APB1ENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t RESERVED7;
	volatile uint32_t RESERVED8;
	volatile uint32_t AHB1LPENR;
	volatile uint32_t AHB2LPENR;
	volatile uint32_t RESERVED9;
	volatile uint32_t RESERVED10;
	volatile uint32_t APB1LPENR;
	volatile uint32_t APB2LPENR;
	volatile uint32_t RESERVED11;
	volatile uint32_t RESERVED12;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
	volatile uint32_t RESERVED13;
	volatile uint32_t RESERVED14;
	volatile uint32_t SSCGR;
	volatile uint32_t PLLI2SCFGR;
	volatile uint32_t RESERVED15;
	volatile uint32_t DCKCFGR;
}RCC_RegDef;


/* GPIO Registers Definition */

typedef struct
{
	volatile uint32_t MODER;
	volatile uint32_t OTYPER;
	volatile uint32_t OSPEEDR;
	volatile uint32_t PUPDR;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t LCKR;
	volatile uint32_t AFRL;
	volatile uint32_t AFRH;
}GPIO_RegDef;

/* Defining RCC Macro with pointer to base address */

#define RCC 								(RCC_RegDef*)RCC_BASE_ADDR

/* Defining GPIO Macros with Pointer to Base Address */

#define GPIOA 								(GPIO_RegDef*)GPIOA_BASE_ADDR
#define GPIOB								(GPIO_RegDef*)GPIOB_BASE_ADDR
#define GPIOC								(GPIO_RegDef*)GPIOC_BASE_ADDR
#define GPIOD								(GPIO_RegDef*)GPIOD_BASE_ADDR
#define GPIOE								(GPIO_RegDef*)GPIOE_BASE_ADDR
#define GPIOH								(GPIO_RegDef*)GPIOH_BASE_ADDR


#endif

