# compile vhdl design source files
vhdl xil_defaultlib  "../../../T05_WhileLoopTb.srcs/sim_1/imports/exercises/T05_WhileLoopTb.vhd"

# Do not sort compile order
nosort
