Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Feb 07 11:06:09 2020
| Host         : ece-bel215-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+------------------------+------------------+----------------+
|  clock_IBUF_BUFG | debounce_inst/x[0]            | debounce_inst/x_reg[3] |                2 |              4 |
|  clock_IBUF_BUFG | debounce_inst/x[1]            |                        |                1 |              4 |
|  clock_IBUF_BUFG | debounce_inst/y[0]            | debounce_inst/y_reg[3] |                1 |              4 |
|  clock_IBUF_BUFG | debounce_inst/y[1]            |                        |                1 |              4 |
|  clock_IBUF_BUFG |                               |                        |                4 |              7 |
|  clock_IBUF_BUFG | gcd_core_inst/fsm/y_reg[0][0] |                        |                3 |              8 |
|  clock_IBUF_BUFG | debounce_inst/E[0]            |                        |                1 |              8 |
|  clock_IBUF_BUFG | gcd_core_inst/fsm/E[0]        |                        |                3 |              8 |
|  clock_IBUF_BUFG | debounce_inst/load_sreg       | debounce_inst/Q[0]     |                3 |             10 |
|  clock_IBUF_BUFG |                               | debounce_inst/Q[0]     |                5 |             12 |
+------------------+-------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
+--------+-----------------------+


