INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:06:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.665ns period=5.330ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.665ns period=5.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.330ns  (clk rise@5.330ns - clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.742ns (27.321%)  route 4.634ns (72.679%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.813 - 5.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=814, unset)          0.508     0.508    load1/data_tehb/control/clk
                         FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=55, unplaced)        0.416     1.150    load1/data_tehb/control/fullReg_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.119     1.269 f  load1/data_tehb/control/ltOp_carry__2_i_19/O
                         net (fo=7, unplaced)         0.740     2.009    load1/data_tehb/control/dataReg_reg[25]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.052 r  load1/data_tehb/control/level4_c1[25]_i_12/O
                         net (fo=3, unplaced)         0.262     2.314    load1/data_tehb/control/level4_c1[25]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.357 r  load1/data_tehb/control/level4_c1[9]_i_7/O
                         net (fo=22, unplaced)        0.306     2.663    load1/data_tehb/control/level4_c1[9]_i_7_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.706 r  load1/data_tehb/control/level4_c1[4]_i_2/O
                         net (fo=5, unplaced)         0.272     2.978    load5/data_tehb/control/level4_c1_reg[4]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.021 r  load5/data_tehb/control/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.459     3.480    addf0/operator/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.725 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.732    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.782 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.782    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.832 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.832    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.882 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.882    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     4.017 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, unplaced)        0.268     4.285    load5/data_tehb/control/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.127     4.412 r  load5/data_tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.871    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.116 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.123    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.282 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, unplaced)         0.550     5.832    load5/data_tehb/control/ps_c1_reg[3]_0[1]
                         LUT5 (Prop_lut5_I1_O)        0.121     5.953 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, unplaced)        0.292     6.245    load5/data_tehb/control/level4_c1[25]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.288 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, unplaced)        0.596     6.884    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.330     5.330 r  
                                                      0.000     5.330 r  clk (IN)
                         net (fo=814, unset)          0.483     5.813    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.813    
                         clock uncertainty           -0.035     5.777    
                         FDRE (Setup_fdre_C_R)       -0.294     5.483    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 -1.401    




