Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 14 11:12:15 2020
| Host         : SHIELD running 64-bit major release  (build 9200)
| Command      : report_methodology -file wujian100_open_top_methodology_drc_routed.rpt -pb wujian100_open_top_methodology_drc_routed.pb -rpx wujian100_open_top_methodology_drc_routed.rpx
| Design       : wujian100_open_top
| Device       : xc7a200tfbg484-2L
| Speed File   : -2L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 69
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 7          |
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer            | 1          |
| TIMING-18 | Warning  | Missing input or output delay               | 59         |
| TIMING-35 | Warning  | No common node in paths with the same clock | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cross_cur_st_reg[0]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cross_cur_st_reg[1]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cross_cur_st_reg[2]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cur_state_reg[0]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cur_state_reg[1]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/iahbl_norm_hit_ff_reg/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/tcipif_hit_ff_reg/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/iahbl_hit_ff_reg/PRE, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/FSM_sequential_cur_state_reg[0]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/FSM_sequential_cur_state_reg[1]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/lpmd_b_reg[0]/PRE, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/index_reg[0]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/index_reg[1]/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/int_hv_reg/CLR, x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mcycle_reg[0]/CLR (the first 15 of 11846 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_sw_data[18]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[10]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[11]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[12]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[13]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[15]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[16]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[17]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[18]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[6]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[7]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[8]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[9]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[10]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[11]/CLR (the first 15 of 107 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_sw_data[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[18]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[19]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[20]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[21]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[22]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[23]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[24]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[25]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[26]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[27]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[28]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[29]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[30]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[31]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/int_level_ff1_reg[18]/CLR (the first 15 of 107 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_sw_data[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[0]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[1]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[2]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[3]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[4]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[5]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_level_sync_reg/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[0]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[1]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[2]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[3]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_mask_reg[4]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_pol_reg[0]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_pol_reg[1]/CLR, x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_pol_reg[2]/CLR (the first 15 of 107 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/cr_reg_reg[0]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/cr_reg_reg[1]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/cr_reg_reg[2]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/cr_reg_reg[3]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[1]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[2]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[3]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[0]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[10]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[11]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[12]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[13]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[14]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[15]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[16]/CLR (the first 15 of 147 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[10]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[11]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[13]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[14]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[15]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[16]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[17]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[18]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[19]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[4]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[5]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[6]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[7]/CLR, x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[8]/CLR (the first 15 of 45 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/read_after_write_access_reg/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[0]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[10]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[11]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[12]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[14]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[2]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[4]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[5]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[6]/CLR, x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[7]/CLR (the first 15 of 88 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_0 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_1 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_10 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_11 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_12 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_13 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_14 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_15 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_16 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_17 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_18 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_19 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_2 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_20 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_21 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_22 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_23 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_24 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_25 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_26 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_27 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_28 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_29 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_3 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_30 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_31 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_4 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_5 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_6 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_7 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_8 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_9 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on PAD_JTAG_TMS relative to clock(s) PAD_JTAG_TCLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on PAD_MCURST relative to clock(s) PAD_JTAG_TCLK, PIN_EHS
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH0 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH1 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH10 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH11 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH2 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH3 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH4 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH5 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH6 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH7 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH8 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH9 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_FAULT relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_NSS relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SCLK relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD0 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD1 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_NSS relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SCLK relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD0 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD1 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_NSS relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SCLK relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD0 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD1 relative to clock(s) PIN_EHS
Related violations: <none>

TIMING-35#1 Warning
No common node in paths with the same clock  
The clock PIN_EHS has paths without a common node. First path found between PIN_EHS and x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D. Please review clock constraints
Related violations: <none>


