23:45:10 INFO  : Registering command handlers for SDK TCF services
23:45:10 INFO  : Launching XSCT server: xsct.bat -interactive F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\temp_xsdb_launch_script.tcl
23:45:13 INFO  : XSCT server has started successfully.
23:45:13 INFO  : Processing command line option -hwspec F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper.hdf.
23:45:13 INFO  : Successfully done setting XSCT server connection channel  
23:45:13 INFO  : Successfully done setting SDK workspace  
23:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
23:51:21 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
23:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
23:52:29 INFO  : 'fpga -state' command is executed.
23:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
23:52:30 INFO  : 'jtag frequency' command is executed.
23:52:30 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:30 INFO  : Context for 'APU' is selected.
23:52:30 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
23:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:30 INFO  : Context for 'APU' is selected.
23:52:30 INFO  : 'stop' command is executed.
23:52:30 INFO  : 'ps7_init' command is executed.
23:52:30 INFO  : 'ps7_post_config' command is executed.
23:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:31 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/tekitou/Debug/tekitou.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/tekitou/Debug/tekitou.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:31 INFO  : Memory regions updated for context APU
23:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:31 INFO  : 'con' command is executed.
23:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

23:52:31 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_tekitou.elf_on_local.tcl'
01:10:34 INFO  : Disconnected from the channel tcfchan#1.
21:15:21 INFO  : Registering command handlers for SDK TCF services
21:15:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\temp_xsdb_launch_script.tcl
21:15:25 INFO  : XSCT server has started successfully.
21:15:28 INFO  : Processing command line option -hwspec F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper.hdf.
21:15:28 INFO  : Successfully done setting XSCT server connection channel  
21:15:28 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
21:15:28 INFO  : Successfully done setting SDK workspace  
21:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:30:54 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
21:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:31:01 INFO  : 'fpga -state' command is executed.
21:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:31:01 INFO  : 'jtag frequency' command is executed.
21:31:01 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:04 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:31:21 INFO  : 'fpga -state' command is executed.
21:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:31:21 INFO  : 'jtag frequency' command is executed.
21:31:21 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:25 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:32:53 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
21:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:32:59 INFO  : 'fpga -state' command is executed.
21:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:33:00 INFO  : 'jtag frequency' command is executed.
21:33:00 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:03 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:33:28 INFO  : 'fpga -state' command is executed.
21:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:33:28 INFO  : 'jtag frequency' command is executed.
21:33:28 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:31 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:37:48 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
21:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:37:57 INFO  : 'fpga -state' command is executed.
21:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:37:58 INFO  : 'jtag frequency' command is executed.
21:37:58 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:01 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:38:10 INFO  : 'fpga -state' command is executed.
21:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:38:10 INFO  : 'jtag frequency' command is executed.
21:38:10 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:13 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
21:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
----------------End of Script----------------

21:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:50:53 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
21:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:51:22 INFO  : 'fpga -state' command is executed.
21:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:51:23 INFO  : 'jtag frequency' command is executed.
21:51:23 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:23 INFO  : Context for 'APU' is selected.
21:51:23 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
21:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:23 INFO  : Context for 'APU' is selected.
21:51:23 INFO  : 'stop' command is executed.
21:51:23 INFO  : 'ps7_init' command is executed.
21:51:23 INFO  : 'ps7_post_config' command is executed.
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:23 INFO  : Memory regions updated for context APU
21:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:23 INFO  : 'con' command is executed.
21:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

21:51:24 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test.elf_on_local.tcl'
21:52:14 INFO  : Disconnected from the channel tcfchan#1.
21:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:52:15 INFO  : 'fpga -state' command is executed.
21:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:52:16 INFO  : 'jtag frequency' command is executed.
21:52:16 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:16 INFO  : Context for 'APU' is selected.
21:52:18 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
21:52:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:18 INFO  : Context for 'APU' is selected.
21:52:18 INFO  : 'stop' command is executed.
21:52:19 INFO  : 'ps7_init' command is executed.
21:52:19 INFO  : 'ps7_post_config' command is executed.
21:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:19 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:19 INFO  : Memory regions updated for context APU
21:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:19 INFO  : 'con' command is executed.
21:52:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

21:52:19 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test.elf_on_local.tcl'
21:52:33 INFO  : Disconnected from the channel tcfchan#2.
21:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
21:52:34 INFO  : 'fpga -state' command is executed.
21:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
21:52:35 INFO  : 'jtag frequency' command is executed.
21:52:35 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:35 INFO  : Context for 'APU' is selected.
21:52:37 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
21:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:37 INFO  : Context for 'APU' is selected.
21:52:37 INFO  : 'stop' command is executed.
21:52:37 INFO  : 'ps7_init' command is executed.
21:52:37 INFO  : 'ps7_post_config' command is executed.
21:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:38 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/uart_test/Debug/uart_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:38 INFO  : Memory regions updated for context APU
21:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:38 INFO  : 'con' command is executed.
21:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

21:52:38 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test.elf_on_local.tcl'
21:53:16 INFO  : Disconnected from the channel tcfchan#3.
09:54:49 INFO  : Registering command handlers for SDK TCF services
09:54:49 INFO  : Launching XSCT server: xsct.bat -interactive F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\temp_xsdb_launch_script.tcl
09:54:52 INFO  : XSCT server has started successfully.
09:54:55 INFO  : Processing command line option -hwspec F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper.hdf.
09:54:55 INFO  : Successfully done setting XSCT server connection channel  
09:54:55 INFO  : Successfully done setting SDK workspace  
09:54:56 INFO  : Checking for hwspec changes in the project design_ps_wrapper_hw_platform_0.
09:57:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/standalone_bsp_0/system.mss line 21 - No IP instance named clockctrl_0 present in hardware design

09:57:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/standalone_bsp_0/system.mss line 51 - No IP instance named ps7_can_1 present in hardware design
ERROR: [Hsi 55-1403] F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/standalone_bsp_0/system.mss line 213 - No IP instance named ps7_sd_1 present in hardware design

09:57:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:59:58 INFO  : Example project standalone_bsp_1_xemacps_example_intr_dma_1 has been created successfully.
09:59:58 INFO  : Example project standalone_bsp_1_xemacps_ieee1588_example_1 has been created successfully.
10:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:06:43 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:07:14 INFO  : 'fpga -state' command is executed.
10:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
10:07:14 INFO  : 'jtag frequency' command is executed.
10:07:14 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:14 INFO  : Context for 'APU' is selected.
10:07:14 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:07:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:14 INFO  : Context for 'APU' is selected.
10:07:14 INFO  : 'stop' command is executed.
10:07:14 INFO  : 'ps7_init' command is executed.
10:07:15 INFO  : 'ps7_post_config' command is executed.
10:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:15 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:15 INFO  : Memory regions updated for context APU
10:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:15 INFO  : 'con' command is executed.
10:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

10:07:15 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_eth0test.elf_on_local.tcl'
10:12:13 INFO  : Disconnected from the channel tcfchan#1.
10:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:21:46 INFO  : FPGA configured successfully with bitstream "F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/design_ps_wrapper.bit"
10:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:22:02 INFO  : 'fpga -state' command is executed.
10:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
10:22:02 INFO  : 'jtag frequency' command is executed.
10:22:02 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:03 INFO  : Context for 'APU' is selected.
10:22:03 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:03 INFO  : Context for 'APU' is selected.
10:22:03 INFO  : 'stop' command is executed.
10:22:03 INFO  : 'ps7_init' command is executed.
10:22:03 INFO  : 'ps7_post_config' command is executed.
10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:03 INFO  : Memory regions updated for context APU
10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : 'con' command is executed.
10:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

10:22:03 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_eth0test.elf_on_local.tcl'
10:34:14 INFO  : Disconnected from the channel tcfchan#2.
10:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:34:21 INFO  : 'fpga -state' command is executed.
10:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
10:34:21 INFO  : 'jtag frequency' command is executed.
10:34:21 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:21 INFO  : Context for 'APU' is selected.
10:34:21 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:21 INFO  : Context for 'APU' is selected.
10:34:21 INFO  : 'stop' command is executed.
10:34:21 INFO  : 'ps7_init' command is executed.
10:34:21 INFO  : 'ps7_post_config' command is executed.
10:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:22 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:22 INFO  : Memory regions updated for context APU
10:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:22 INFO  : 'con' command is executed.
10:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

10:34:22 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_eth0test.elf_on_local.tcl'
10:39:51 INFO  : Disconnected from the channel tcfchan#3.
10:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8" && level==0} -index 1' command is executed.
10:39:57 INFO  : 'fpga -state' command is executed.
10:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F3E8' is selected.
10:39:58 INFO  : 'jtag frequency' command is executed.
10:39:58 INFO  : Sourcing of 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : Hardware design information is loaded from 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf'.
10:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : 'stop' command is executed.
10:39:58 INFO  : 'ps7_init' command is executed.
10:39:58 INFO  : 'ps7_post_config' command is executed.
10:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:58 INFO  : The application 'F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
loadhw -hw F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/design_ps_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
dow F:/develop/Data/Xilinx/Workspace/MYC-C7020-4E1D-766-C/project_PS_Check/project_PS_Check.sdk/eth0test/Debug/eth0test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:58 INFO  : Memory regions updated for context APU
10:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:59 INFO  : 'con' command is executed.
10:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F3E8"} -index 0
con
----------------End of Script----------------

10:39:59 INFO  : Launch script is exported to file 'F:\develop\Data\Xilinx\Workspace\MYC-C7020-4E1D-766-C\project_PS_Check\project_PS_Check.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_eth0test.elf_on_local.tcl'
