# Chisel AXI peripheral example

Copyright (c) 2019-2021 [Antmicro](https://www.antmicro.com)

This repository holds an example of simple AXI-Lite peripheral implemented with [Chisel3](https://github.com/chipsalliance/chisel3).
To generate a Verilog simply run `make` in the top level directory.
