/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 10:41:32 2024 GMT
#Timing report of worst 67 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,29) clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                        0.000     0.000
clock source latency                                                   0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                              0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'clb' routing)                                                0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                          0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                                0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                               0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                        0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                        0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                 0.101     1.271
| (intra 'clb' routing)                                                0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                        0.000     1.356
| (primitive '.names' combinational delay)                             0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                       0.000     1.459
| (intra 'clb' routing)                                                0.085     1.544
ready_buf.in[0] (.names at (2,2))                                      0.000     1.544
| (primitive '.names' combinational delay)                             0.099     1.643
ready_buf.out[0] (.names at (2,2))                                     0.000     1.643
| (intra 'clb' routing)                                                0.000     1.643
| (OPIN:181501 side: (TOP,) (2,2,0)0))                                 0.000     1.643
| (CHANX:1007580 L1 length:1 (2,2,0)-> (2,2,0))                        0.061     1.704
| (CHANY:1188244 L4 length:4 (2,3,0)-> (2,6,0))                        0.119     1.823
| (CHANY:1188432 L4 length:4 (2,6,0)-> (2,9,0))                        0.119     1.942
| (CHANX:1036092 L1 length:1 (3,9,0)-> (3,9,0))                        0.061     2.003
| (CHANY:1191604 L4 length:4 (3,10,0)-> (3,13,0))                      0.119     2.122
| (CHANX:1052197 L4 length:3 (3,13,0)-> (1,13,0))                      0.119     2.241
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                      0.119     2.359
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                      0.061     2.420
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                      0.119     2.539
| (CHANX:1084717 L4 length:3 (3,21,0)-> (1,21,0))                      0.119     2.658
| (CHANY:1189464 L4 length:4 (2,22,0)-> (2,25,0))                      0.119     2.777
| (CHANY:1189660 L4 length:4 (2,25,0)-> (2,28,0))                      0.119     2.896
| (CHANX:1109161 L1 length:1 (2,27,0)-> (2,27,0))                      0.061     2.957
| (CHANY:1186950 L4 length:4 (1,28,0)-> (1,31,0))                      0.119     3.076
| (IPIN:593025 side: (RIGHT,) (1,29,0)0))                              0.101     3.177
| (intra 'io' routing)                                                 0.733     3.909
out:ready_buf.outpad[0] (.output at (1,29))                           -0.000     3.909
data arrival time                                                                3.909

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -3.909
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -3.909


#Path 2
Startpoint: data_i_serdes_reg[4].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output at (1,28) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[4].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181806 side: (RIGHT,) (4,2,0)0))                                     0.000     1.048
| (CHANY:1193994 L4 length:4 (4,2,0)-> (4,5,0))                              0.119     1.167
| (CHANX:1019970 L1 length:1 (5,5,0)-> (5,5,0))                              0.061     1.228
| (CHANY:1197166 L4 length:4 (5,6,0)-> (5,9,0))                              0.119     1.347
| (CHANX:1036286 L1 length:1 (6,9,0)-> (6,9,0))                              0.061     1.408
| (CHANY:1200338 L4 length:4 (6,10,0)-> (6,13,0))                            0.119     1.527
| (CHANY:1200522 L4 length:4 (6,13,0)-> (6,16,0))                            0.119     1.646
| (CHANX:1064557 L4 length:4 (6,16,0)-> (3,16,0))                            0.119     1.765
| (CHANY:1189130 L4 length:4 (2,17,0)-> (2,20,0))                            0.119     1.884
| (CHANX:1080802 L1 length:1 (3,20,0)-> (3,20,0))                            0.061     1.945
| (CHANY:1192302 L4 length:4 (3,21,0)-> (3,24,0))                            0.119     2.064
| (CHANX:1097118 L1 length:1 (4,24,0)-> (4,24,0))                            0.061     2.124
| (CHANY:1195474 L4 length:4 (4,25,0)-> (4,28,0))                            0.119     2.243
| (CHANX:1109047 L4 length:4 (4,27,0)-> (1,27,0))                            0.119     2.362
| (CHANY:1186898 L1 length:1 (1,28,0)-> (1,28,0))                            0.061     2.423
| (IPIN:579413 side: (RIGHT,) (1,28,0)0))                                    0.101     2.524
| (intra 'io' routing)                                                       0.733     3.257
out:data_i_serdes_reg[4].outpad[0] (.output at (1,28))                      -0.000     3.257
data arrival time                                                                      3.257

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -3.257
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.257


#Path 3
Startpoint: data_i_serdes_reg[7].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output at (1,16) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[7].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181797 side: (TOP,) (4,2,0)0))                                       0.000     1.048
| (CHANX:1007696 L1 length:1 (4,2,0)-> (4,2,0))                              0.061     1.109
| (CHANY:1194080 L4 length:4 (4,3,0)-> (4,6,0))                              0.119     1.228
| (CHANX:1019956 L1 length:1 (5,5,0)-> (5,5,0))                              0.061     1.289
| (CHANY:1197180 L4 length:4 (5,6,0)-> (5,9,0))                              0.119     1.408
| (CHANX:1032137 L1 length:1 (5,8,0)-> (5,8,0))                              0.061     1.469
| (CHANY:1194470 L4 length:4 (4,9,0)-> (4,12,0))                             0.119     1.588
| (CHANY:1194630 L1 length:1 (4,12,0)-> (4,12,0))                            0.061     1.649
| (CHANX:1048079 L4 length:4 (4,12,0)-> (1,12,0))                            0.119     1.768
| (CHANY:1183052 L4 length:4 (0,13,0)-> (0,16,0))                            0.119     1.887
| (CHANX:1056182 L1 length:1 (1,14,0)-> (1,14,0))                            0.061     1.948
| (CHANY:1186106 L4 length:4 (1,15,0)-> (1,18,0))                            0.119     2.067
| (IPIN:395941 side: (RIGHT,) (1,16,0)0))                                    0.101     2.167
| (intra 'io' routing)                                                       0.733     2.900
out:data_i_serdes_reg[7].outpad[0] (.output at (1,16))                       0.000     2.900
data arrival time                                                                      2.900

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.900
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.900


#Path 4
Startpoint: data_i_serdes_reg[8].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output at (1,17) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[8].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181796 side: (TOP,) (4,2,0)0))                                       0.000     1.048
| (CHANX:1007694 L1 length:1 (4,2,0)-> (4,2,0))                              0.061     1.109
| (CHANY:1194082 L4 length:4 (4,3,0)-> (4,6,0))                              0.119     1.228
| (CHANX:1019962 L1 length:1 (5,5,0)-> (5,5,0))                              0.061     1.289
| (CHANY:1197174 L4 length:4 (5,6,0)-> (5,9,0))                              0.119     1.408
| (CHANX:1036057 L4 length:4 (5,9,0)-> (2,9,0))                              0.119     1.527
| (CHANY:1185782 L4 length:4 (1,10,0)-> (1,13,0))                            0.119     1.646
| (CHANY:1185842 L4 length:4 (1,11,0)-> (1,14,0))                            0.119     1.765
| (CHANY:1186026 L4 length:4 (1,14,0)-> (1,17,0))                            0.119     1.884
| (CHANY:1186194 L1 length:1 (1,17,0)-> (1,17,0))                            0.061     1.945
| (IPIN:409553 side: (RIGHT,) (1,17,0)0))                                    0.101     2.045
| (intra 'io' routing)                                                       0.733     2.778
out:data_i_serdes_reg[8].outpad[0] (.output at (1,17))                       0.000     2.778
data arrival time                                                                      2.778

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.778
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.778


#Path 5
Startpoint: data_i_serdes_reg[9].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output at (1,19) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[9].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181800 side: (TOP,) (4,2,0)0))                                       0.000     1.048
| (CHANX:1007495 L4 length:4 (4,2,0)-> (1,2,0))                              0.119     1.167
| (CHANY:1185334 L4 length:4 (1,3,0)-> (1,6,0))                              0.119     1.286
| (CHANY:1185526 L4 length:4 (1,6,0)-> (1,9,0))                              0.119     1.405
| (CHANY:1185718 L4 length:4 (1,9,0)-> (1,12,0))                             0.119     1.524
| (CHANY:1185910 L4 length:4 (1,12,0)-> (1,15,0))                            0.119     1.643
| (CHANY:1185970 L4 length:4 (1,13,0)-> (1,16,0))                            0.119     1.762
| (CHANY:1186154 L4 length:4 (1,16,0)-> (1,19,0))                            0.119     1.881
| (CHANY:1186322 L1 length:1 (1,19,0)-> (1,19,0))                            0.061     1.942
| (IPIN:441809 side: (RIGHT,) (1,19,0)0))                                    0.101     2.042
| (intra 'io' routing)                                                       0.733     2.775
out:data_i_serdes_reg[9].outpad[0] (.output at (1,19))                       0.000     2.775
data arrival time                                                                      2.775

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.775
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.775


#Path 6
Startpoint: data_i_serdes_reg[6].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output at (1,15) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[6].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181811 side: (RIGHT,) (4,2,0)0))                                     0.000     1.048
| (CHANY:1194004 L4 length:4 (4,2,0)-> (4,5,0))                              0.119     1.167
| (CHANY:1194192 L4 length:4 (4,5,0)-> (4,8,0))                              0.119     1.286
| (CHANX:1032156 L1 length:1 (5,8,0)-> (5,8,0))                              0.061     1.347
| (CHANY:1197364 L4 length:4 (5,9,0)-> (5,12,0))                             0.119     1.466
| (CHANX:1048247 L4 length:4 (5,12,0)-> (2,12,0))                            0.119     1.585
| (CHANY:1194706 L4 length:4 (4,13,0)-> (4,16,0))                            0.119     1.704
| (CHANX:1060279 L4 length:4 (4,15,0)-> (1,15,0))                            0.119     1.823
| (CHANY:1186067 L1 length:1 (1,15,0)-> (1,15,0))                            0.061     1.884
| (IPIN:382329 side: (RIGHT,) (1,15,0)0))                                    0.101     1.984
| (intra 'io' routing)                                                       0.733     2.717
out:data_i_serdes_reg[6].outpad[0] (.output at (1,15))                       0.000     2.717
data arrival time                                                                      2.717

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.717
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.717


#Path 7
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output at (1,2) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                           0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                    0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                    0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                    0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                           0.101     1.236
| (intra 'clb' routing)                                            0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                                0.000     1.321
| (primitive '.names' combinational delay)                         0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                               0.000     1.469
| (intra 'clb' routing)                                            0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                             0.000     1.469
| (CHANX:1007594 L4 length:4 (2,2,0)-> (5,2,0))                    0.119     1.588
| (CHANY:1188143 L1 length:1 (2,2,0)-> (2,2,0))                    0.061     1.649
| (CHANX:1003475 L4 length:2 (2,1,0)-> (1,1,0))                    0.119     1.768
| (CHANY:1185238 L1 length:1 (1,2,0)-> (1,2,0))                    0.061     1.829
| (IPIN:180215 side: (RIGHT,) (1,2,0)0))                           0.101     1.929
| (intra 'io' routing)                                             0.733     2.662
out:reset_buf_n.outpad[0] (.output at (1,2))                      -0.000     2.662
data arrival time                                                            2.662

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.662
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.662


#Path 8
Startpoint: data_i_serdes_reg[3].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output at (1,11) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[3].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181805 side: (RIGHT,) (4,2,0)0))                                     0.000     1.048
| (CHANY:1193992 L4 length:4 (4,2,0)-> (4,5,0))                              0.119     1.167
| (CHANX:1019639 L4 length:4 (4,5,0)-> (1,5,0))                              0.119     1.286
| (CHANY:1182612 L4 length:4 (0,6,0)-> (0,9,0))                              0.119     1.405
| (CHANY:1182800 L4 length:4 (0,9,0)-> (0,12,0))                             0.119     1.524
| (CHANY:1182914 L1 length:1 (0,11,0)-> (0,11,0))                            0.061     1.585
| (CHANX:1044106 L4 length:3 (1,11,0)-> (3,11,0))                            0.119     1.704
| (CHANY:1185811 L1 length:1 (1,11,0)-> (1,11,0))                            0.061     1.765
| (IPIN:317817 side: (RIGHT,) (1,11,0)0))                                    0.101     1.865
| (intra 'io' routing)                                                       0.733     2.598
out:data_i_serdes_reg[3].outpad[0] (.output at (1,11))                       0.000     2.598
data arrival time                                                                      2.598

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.598
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.598


#Path 9
Startpoint: data_i_serdes_reg[0].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output at (1,7) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                            0.000     0.000
clock source latency                                                        0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                   0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
data_i_serdes_reg[0].Q[0] (dffre at (4,2)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (OPIN:181799 side: (TOP,) (4,2,0)0))                                      0.000     1.048
| (CHANX:1007487 L4 length:4 (4,2,0)-> (1,2,0))                             0.119     1.167
| (CHANY:1185328 L4 length:4 (1,3,0)-> (1,6,0))                             0.119     1.286
| (CHANX:1019621 L1 length:1 (1,5,0)-> (1,5,0))                             0.061     1.347
| (CHANY:1182594 L1 length:1 (0,6,0)-> (0,6,0))                             0.061     1.408
| (CHANX:1023786 L4 length:3 (1,6,0)-> (3,6,0))                             0.119     1.527
| (CHANY:1185554 L1 length:1 (1,7,0)-> (1,7,0))                             0.061     1.588
| (IPIN:258337 side: (RIGHT,) (1,7,0)0))                                    0.101     1.689
| (intra 'io' routing)                                                      0.733     2.421
out:data_i_serdes_reg[0].outpad[0] (.output at (1,7))                       0.000     2.421
data arrival time                                                                     2.421

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -2.421
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.421


#Path 10
Startpoint: data_i_serdes_reg[2].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output at (1,10) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[2].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181803 side: (TOP,) (4,2,0)0))                                       0.000     1.048
| (CHANX:1007708 L1 length:1 (4,2,0)-> (4,2,0))                              0.061     1.109
| (CHANY:1194068 L4 length:4 (4,3,0)-> (4,6,0))                              0.119     1.228
| (CHANX:1024024 L1 length:1 (5,6,0)-> (5,6,0))                              0.061     1.289
| (CHANY:1197240 L4 length:4 (5,7,0)-> (5,10,0))                             0.119     1.408
| (CHANX:1040123 L4 length:4 (5,10,0)-> (2,10,0))                            0.119     1.527
| (CHANY:1185747 L1 length:1 (1,10,0)-> (1,10,0))                            0.061     1.588
| (IPIN:304205 side: (RIGHT,) (1,10,0)0))                                    0.101     1.689
| (intra 'io' routing)                                                       0.733     2.421
out:data_i_serdes_reg[2].outpad[0] (.output at (1,10))                       0.000     2.421
data arrival time                                                                      2.421

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.421
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.421


#Path 11
Startpoint: enable_buf_n.inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output at (2,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
enable_buf_n.inpad[0] (.input at (1,4))                           0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                          0.000     0.894
| (CHANY:1185191 L4 length:4 (1,4,0)-> (1,1,0))                   0.119     1.013
| (CHANX:1007564 L1 length:1 (2,2,0)-> (2,2,0))                   0.061     1.074
| (CHANY:1188139 L1 length:1 (2,2,0)-> (2,2,0))                   0.061     1.135
| (IPIN:181547 side: (RIGHT,) (2,2,0)0))                          0.101     1.236
| (intra 'clb' routing)                                           0.085     1.321
enable_buf.in[0] (.names at (2,2))                                0.000     1.321
| (primitive '.names' combinational delay)                        0.148     1.469
enable_buf.out[0] (.names at (2,2))                               0.000     1.469
| (intra 'clb' routing)                                           0.000     1.469
| (OPIN:181504 side: (RIGHT,) (2,2,0)0))                          0.000     1.469
| (CHANY:1188019 L4 length:2 (2,2,0)-> (2,1,0))                   0.119     1.588
| (IPIN:4517 side: (RIGHT,) (2,1,0)0))                            0.101     1.688
| (intra 'io' routing)                                            0.733     2.421
out:enable_buf.outpad[0] (.output at (2,1))                       0.000     2.421
data arrival time                                                           2.421

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.421
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.421


#Path 12
Startpoint: data_i_serdes_reg[1].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output at (1,9) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                            0.000     0.000
clock source latency                                                        0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                   0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
data_i_serdes_reg[1].Q[0] (dffre at (4,2)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (OPIN:181802 side: (TOP,) (4,2,0)0))                                      0.000     1.048
| (CHANX:1007447 L4 length:4 (4,2,0)-> (1,2,0))                             0.119     1.167
| (CHANY:1182420 L4 length:4 (0,3,0)-> (0,6,0))                             0.119     1.286
| (CHANY:1182608 L4 length:4 (0,6,0)-> (0,9,0))                             0.119     1.405
| (CHANX:1027746 L1 length:1 (1,7,0)-> (1,7,0))                             0.061     1.466
| (CHANY:1185646 L4 length:4 (1,8,0)-> (1,11,0))                            0.119     1.585
| (IPIN:290593 side: (RIGHT,) (1,9,0)0))                                    0.101     1.686
| (intra 'io' routing)                                                      0.733     2.418
out:data_i_serdes_reg[1].outpad[0] (.output at (1,9))                       0.000     2.418
data arrival time                                                                     2.418

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -2.418
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.418


#Path 13
Startpoint: data_i_serdes_reg[5].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output at (1,13) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[5].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:181812 side: (RIGHT,) (4,2,0)0))                                     0.000     1.048
| (CHANY:1194006 L4 length:4 (4,2,0)-> (4,5,0))                              0.119     1.167
| (CHANX:1019958 L1 length:1 (5,5,0)-> (5,5,0))                              0.061     1.228
| (CHANY:1197178 L4 length:4 (5,6,0)-> (5,9,0))                              0.119     1.347
| (CHANX:1036061 L4 length:4 (5,9,0)-> (2,9,0))                              0.119     1.466
| (CHANY:1185786 L4 length:4 (1,10,0)-> (1,13,0))                            0.119     1.585
| (IPIN:350075 side: (RIGHT,) (1,13,0)0))                                    0.101     1.686
| (intra 'io' routing)                                                       0.733     2.418
out:data_i_serdes_reg[5].outpad[0] (.output at (1,13))                       0.000     2.418
data arrival time                                                                      2.418

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.418
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.418


#Path 14
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[0].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 15
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[7].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 16
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[6].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 17
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[5].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 18
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[4].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 19
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[2].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 20
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[1].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 21
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                                                     0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                                                              0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                                                                                                                                                                                                              0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.459
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.643
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.643
| (OPIN:181495 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.000     1.643
| (CHANX:1007531 L4 length:2 (2,2,0)-> (1,2,0))                                                                                                                                                                                                              0.119     1.762
| (IPIN:181542 side: (TOP,) (2,2,0)0))                                                                                                                                                                                                                       0.101     1.863
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.948
wait_pll[3].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.948
data arrival time                                                                                                                                                                                                                                                      1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.948
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.085


#Path 22
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[0].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 23
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[1].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 24
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[2].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 25
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[3].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 26
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[4].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 27
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[5].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 28
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[6].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 29
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[7].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 30
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[8].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 31
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (OPIN:180011 side: (TOP,) (1,2,0)0))                                                                                                                                                                                        0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0)-> (1,2,0))                                                                                                                                                                               0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0)-> (2,1,0))                                                                                                                                                                               0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0)-> (2,5,0))                                                                                                                                                                               0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0)0))                                                                                                                                                                                        0.101     1.358
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                       -0.000     1.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.135     1.578
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.578
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.578
| (OPIN:181503 side: (RIGHT,) (2,2,0)0))                                                                                                                                                                                      0.000     1.578
| (CHANY:1188136 L1 length:1 (2,2,0)-> (2,2,0))                                                                                                                                                                               0.061     1.639
| (CHANX:1007684 L4 length:4 (3,2,0)-> (6,2,0))                                                                                                                                                                               0.119     1.758
| (IPIN:181845 side: (TOP,) (4,2,0)0))                                                                                                                                                                                        0.101     1.859
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.944
data_i_serdes_reg[9].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.944
data arrival time                                                                                                                                                                                                                       1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.944
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -1.081


#Path 32
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[9].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 33
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[8].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 34
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[7].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 35
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[6].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 36
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[5].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 37
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[4].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 38
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[3].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 39
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[2].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 40
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[1].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 41
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                  0.119     1.588
| (CHANX:1007744 L4 length:4 (4,2,0)-> (7,2,0))                  0.119     1.707
| (IPIN:181844 side: (TOP,) (4,2,0)0))                           0.101     1.807
| (intra 'clb' routing)                                          0.085     1.892
data_i_serdes_reg[0].R[0] (dffre at (4,2))                       0.000     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 42
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[1].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 43
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[0].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 44
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[7].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 45
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[6].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 46
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[5].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 47
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[4].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 48
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[3].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 49
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:180071 side: (RIGHT,) (1,2,0)0))                         0.000     0.894
| (CHANY:1185247 L1 length:1 (1,2,0)-> (1,2,0))                  0.061     0.955
| (CHANX:1003520 L1 length:1 (2,1,0)-> (2,1,0))                  0.061     1.016
| (CHANY:1188176 L4 length:4 (2,2,0)-> (2,5,0))                  0.119     1.135
| (IPIN:181546 side: (RIGHT,) (2,2,0)0))                         0.101     1.236
| (intra 'clb' routing)                                          0.085     1.321
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.321
| (primitive '.names' combinational delay)                       0.148     1.469
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.469
| (intra 'clb' routing)                                          0.000     1.469
| (OPIN:181500 side: (TOP,) (2,2,0)0))                           0.000     1.469
| (CHANX:1007578 L1 length:1 (2,2,0)-> (2,2,0))                  0.061     1.530
| (IPIN:181543 side: (TOP,) (2,2,0)0))                           0.101     1.630
| (intra 'clb' routing)                                          0.085     1.716
wait_pll[2].R[0] (dffre at (2,2))                               -0.000     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 50
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                 0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                   0.101     1.271
| (intra 'clb' routing)                                                  0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                          0.000     1.356
| (primitive '.names' combinational delay)                               0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                         0.000     1.459
| (intra 'clb' routing)                                                  0.085     1.544
$abc$1140$abc$687$li7_li7.in[1] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                               0.099     1.643
$abc$1140$abc$687$li7_li7.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                  0.000     1.643
wait_pll[7].D[0] (dffre at (2,2))                                        0.000     1.643
data arrival time                                                                  1.643

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.643
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.780


#Path 51
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                 0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                   0.101     1.271
| (intra 'clb' routing)                                                  0.085     1.356
$abc$1668$new_new_n26__.in[0] (.names at (2,2))                          0.000     1.356
| (primitive '.names' combinational delay)                               0.103     1.459
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                         0.000     1.459
| (intra 'clb' routing)                                                  0.085     1.544
$abc$1140$abc$687$li6_li6.in[0] (.names at (2,2))                        0.000     1.544
| (primitive '.names' combinational delay)                               0.099     1.643
$abc$1140$abc$687$li6_li6.out[0] (.names at (2,2))                       0.000     1.643
| (intra 'clb' routing)                                                  0.000     1.643
wait_pll[6].D[0] (dffre at (2,2))                                        0.000     1.643
data arrival time                                                                  1.643

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.643
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.780


#Path 52
Startpoint: data_i_serdes[0].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[0].inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                          0.000     0.894
| (CHANY:1185279 L4 length:4 (1,5,0)-> (1,2,0))                   0.119     1.013
| (CHANX:1003552 L4 length:4 (2,1,0)-> (5,1,0))                   0.119     1.132
| (CHANY:1193972 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.193
| (CHANX:1007703 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.254
| (IPIN:181843 side: (TOP,) (4,2,0)0))                            0.101     1.355
| (intra 'clb' routing)                                           0.282     1.637
data_i_serdes_reg[0].D[0] (dffre at (4,2))                        0.000     1.637
data arrival time                                                           1.637

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.637
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.774


#Path 53
Startpoint: data_i_serdes[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[5].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10115 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003662 L4 length:4 (4,1,0)-> (7,1,0))                   0.119     1.013
| (CHANY:1193978 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.074
| (CHANX:1007709 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.135
| (IPIN:181830 side: (TOP,) (4,2,0)0))                            0.101     1.236
| (intra 'clb' routing)                                           0.303     1.539
data_i_serdes_reg[5].D[0] (dffre at (4,2))                        0.000     1.539
data arrival time                                                           1.539

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.539
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.676


#Path 54
Startpoint: data_i_serdes[7].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[7].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10130 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003629 L1 length:1 (4,1,0)-> (4,1,0))                   0.061     0.955
| (CHANY:1191050 L1 length:1 (3,2,0)-> (3,2,0))                   0.061     1.016
| (CHANX:1007746 L4 length:4 (4,2,0)-> (7,2,0))                   0.119     1.135
| (IPIN:181824 side: (TOP,) (4,2,0)0))                            0.101     1.236
| (intra 'clb' routing)                                           0.303     1.539
data_i_serdes_reg[7].D[0] (dffre at (4,2))                        0.000     1.539
data arrival time                                                           1.539

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.539
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.676


#Path 55
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                 0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                   0.101     1.271
| (intra 'clb' routing)                                                  0.085     1.356
$abc$1140$abc$687$li2_li2.in[0] (.names at (2,2))                        0.000     1.356
| (primitive '.names' combinational delay)                               0.148     1.504
$abc$1140$abc$687$li2_li2.out[0] (.names at (2,2))                       0.000     1.504
| (intra 'clb' routing)                                                  0.000     1.504
wait_pll[2].D[0] (dffre at (2,2))                                        0.000     1.504
data arrival time                                                                  1.504

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.504
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.641


#Path 56
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                 0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                   0.101     1.271
| (intra 'clb' routing)                                                  0.085     1.356
$abc$1140$abc$687$li4_li4.in[1] (.names at (2,2))                        0.000     1.356
| (primitive '.names' combinational delay)                               0.148     1.504
$abc$1140$abc$687$li4_li4.out[0] (.names at (2,2))                       0.000     1.504
| (intra 'clb' routing)                                                  0.000     1.504
wait_pll[4].D[0] (dffre at (2,2))                                        0.000     1.504
data arrival time                                                                  1.504

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.504
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.641


#Path 57
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181492 side: (TOP,) (2,2,0)0))                                   0.000     1.048
| (CHANX:1007562 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (IPIN:181535 side: (TOP,) (2,2,0)0))                                   0.101     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li3_li3.in[2] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li3_li3.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[3].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 58
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181492 side: (TOP,) (2,2,0)0))                                   0.000     1.048
| (CHANX:1007562 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (IPIN:181535 side: (TOP,) (2,2,0)0))                                   0.101     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li1_li1.in[0] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li1_li1.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[1].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 59
Startpoint: data_i_serdes[2].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[2].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10093 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003650 L1 length:1 (4,1,0)-> (4,1,0))                   0.061     0.955
| (CHANY:1193998 L4 length:4 (4,2,0)-> (4,5,0))                   0.119     1.074
| (IPIN:181860 side: (RIGHT,) (4,2,0)0))                          0.101     1.175
| (intra 'clb' routing)                                           0.303     1.478
data_i_serdes_reg[2].D[0] (dffre at (4,2))                        0.000     1.478
data arrival time                                                           1.478

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.478
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.615


#Path 60
Startpoint: wait_pll[2].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[2].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:181510 side: (RIGHT,) (2,2,0)0))                                 0.000     1.048
| (CHANY:1188150 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.109
| (CHANX:1007577 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.170
| (IPIN:181526 side: (TOP,) (2,2,0)0))                                   0.101     1.271
| (intra 'clb' routing)                                                  0.085     1.356
$abc$1140$abc$687$li5_li5.in[1] (.names at (2,2))                        0.000     1.356
| (primitive '.names' combinational delay)                               0.103     1.459
$abc$1140$abc$687$li5_li5.out[0] (.names at (2,2))                       0.000     1.459
| (intra 'clb' routing)                                                  0.000     1.459
wait_pll[5].D[0] (dffre at (2,2))                                        0.000     1.459
data arrival time                                                                  1.459

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.459
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.596


#Path 61
Startpoint: data_i_serdes[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[3].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10150 side: (RIGHT,) (4,1,0)0))                           0.000     0.894
| (CHANY:1193948 L4 length:2 (4,1,0)-> (4,2,0))                   0.119     1.013
| (CHANY:1193984 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.074
| (CHANX:1007715 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.135
| (IPIN:181833 side: (TOP,) (4,2,0)0))                            0.101     1.236
| (intra 'clb' routing)                                           0.221     1.457
data_i_serdes_reg[3].D[0] (dffre at (4,2))                        0.000     1.457
data arrival time                                                           1.457

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.457
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.594


#Path 62
Startpoint: data_i_serdes[9].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[9].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10135 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003639 L1 length:1 (4,1,0)-> (4,1,0))                   0.061     0.955
| (CHANY:1191060 L1 length:1 (3,2,0)-> (3,2,0))                   0.061     1.016
| (CHANX:1007736 L4 length:4 (4,2,0)-> (7,2,0))                   0.119     1.135
| (IPIN:181828 side: (TOP,) (4,2,0)0))                            0.101     1.236
| (intra 'clb' routing)                                           0.184     1.420
data_i_serdes_reg[9].D[0] (dffre at (4,2))                        0.000     1.420
data arrival time                                                           1.420

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.420
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.557


#Path 63
Startpoint: data_i_serdes[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[4].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10081 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003626 L1 length:1 (4,1,0)-> (4,1,0))                   0.061     0.955
| (CHANY:1194022 L4 length:4 (4,2,0)-> (4,5,0))                   0.119     1.074
| (IPIN:181852 side: (RIGHT,) (4,2,0)0))                          0.101     1.175
| (intra 'clb' routing)                                           0.233     1.408
data_i_serdes_reg[4].D[0] (dffre at (4,2))                        0.000     1.408
data arrival time                                                           1.408

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.408
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.545


#Path 64
Startpoint: data_i_serdes[1].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[1].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10097 side: (TOP,) (4,1,0)0))                             0.000     0.894
| (CHANX:1003658 L4 length:4 (4,1,0)-> (7,1,0))                   0.119     1.013
| (CHANY:1193966 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.074
| (IPIN:181851 side: (RIGHT,) (4,2,0)0))                          0.101     1.175
| (intra 'clb' routing)                                           0.233     1.408
data_i_serdes_reg[1].D[0] (dffre at (4,2))                        0.000     1.408
data arrival time                                                           1.408

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.408
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.545


#Path 65
Startpoint: data_i_serdes[6].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[6].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10145 side: (RIGHT,) (4,1,0)0))                           0.000     0.894
| (CHANY:1193842 L4 length:3 (4,1,0)-> (4,3,0))                   0.119     1.013
| (IPIN:181854 side: (RIGHT,) (4,2,0)0))                          0.101     1.114
| (intra 'clb' routing)                                           0.282     1.396
data_i_serdes_reg[6].D[0] (dffre at (4,2))                        0.000     1.396
data arrival time                                                           1.396

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.396
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.533


#Path 66
Startpoint: data_i_serdes[8].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[8].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:10149 side: (RIGHT,) (4,1,0)0))                           0.000     0.894
| (CHANY:1193834 L4 length:3 (4,1,0)-> (4,3,0))                   0.119     1.013
| (CHANX:1007693 L1 length:1 (4,2,0)-> (4,2,0))                   0.061     1.074
| (IPIN:181838 side: (TOP,) (4,2,0)0))                            0.101     1.175
| (intra 'clb' routing)                                           0.221     1.396
data_i_serdes_reg[8].D[0] (dffre at (4,2))                        0.000     1.396
data arrival time                                                           1.396

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.396
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.533


#Path 67
Startpoint: wait_pll[0].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[0].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.085     1.133
$abc$1140$abc$687$li0_li0.in[0] (.names at (2,2))                        0.000     1.133
| (primitive '.names' combinational delay)                               0.218     1.352
$abc$1140$abc$687$li0_li0.out[0] (.names at (2,2))                       0.000     1.352
| (intra 'clb' routing)                                                  0.000     1.352
wait_pll[0].D[0] (dffre at (2,2))                                        0.000     1.352
data arrival time                                                                  1.352

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.489


#End of timing report
