;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <0, 0
	SPL 0, <-32
	SUB @-127, 100
	SUB #12, @200
	SUB @-127, 100
	SUB 12, @10
	SPL 0, <-32
	ADD <130, 9
	SUB 12, @10
	SLT 121, 0
	SUB -207, <-120
	DAT #-208, <-125
	SUB 1, <-1
	SUB @127, 106
	SUB @121, 106
	MOV <-0, 0
	SUB -207, <-120
	SUB 0, 336
	MOV -7, <-20
	MOV -7, <-20
	SUB 0, 33
	SPL 0, <-32
	SLT 121, 0
	ADD 30, 9
	DAT #-208, <-125
	JMP @12, #200
	JMP @12, #200
	JMN 12, 10
	JMN -0, -0
	SUB -907, <-120
	SUB <0, @2
	DAT #-208, <-145
	SUB 0, 336
	SUB 0, 336
	MOV <-0, 0
	JMP <-198, 107
	SPL 0, <-32
	CMP -207, <-120
	SUB 12, @10
	JMN 82, 10
	SPL 0, <402
	SUB #12, @200
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
