#ifndef __CUIF_LTE_RX_BRP_UL_CC_RPT_H__
#define __CUIF_LTE_RX_BRP_UL_CC_RPT_H__

// ----------------- CUIF_LTE_RX_BRP_UL_CC_RPT Register Definition -------------------
typedef volatile struct {
    kal_uint32 CUIF_ULG0_INFO0;                                                           // 0x0000
    kal_uint32 CUIF_ULG0_INFO1;                                                           // 0x0004
    kal_uint32 CUIF_ULG0_INFO2;                                                           // 0x0008
    kal_uint32 CUIF_ULG1_INFO0;                                                           // 0x000C
    kal_uint32 CUIF_ULG1_INFO1;                                                           // 0x0010
    kal_uint32 CUIF_ULG1_INFO2;                                                           // 0x0014
    kal_uint32 CUIF_ULG_RESERVED[2];                                                      // 0x0018..0x001C
} CUIF_LTE_RX_BRP_UL_CC_RPT_REGS, *PCUIF_LTE_RX_BRP_UL_CC_RPT_REGS;

// ---------- CUIF_LTE_RX_BRP_UL_CC_RPT word-offset  ----------
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0                                       (0)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1                                       (1)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2                                       (2)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0                                       (3)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1                                       (4)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2                                       (5)
#define O_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG_RESERVED(i)                                  (6 + (i))

// ---------- CUIF_ULG0_INFO0 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_VALID                                 (31)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_VALID                                 (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_VALID                                 (0x80000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_IS_CSI_REQ_2_BITS                     (30)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_IS_CSI_REQ_2_BITS                     (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_IS_CSI_REQ_2_BITS                     (0x40000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_MOD_ORD                               (28)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_MOD_ORD                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_MOD_ORD                               (0x30000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_NDI                                   (27)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_NDI                                   (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_NDI                                   (0x08000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RV                                    (25)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RV                                    (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RV                                    (0x06000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_EN                                (24)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_EN                                (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_EN                                (0x01000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_INFO                              (22)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_INFO                              (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_HOP_INFO                              (0x00C00000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_TPC_CMD                               (20)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_TPC_CMD                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_TPC_CMD                               (0x00300000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CS_DMRS                               (17)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CS_DMRS                               (3)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CS_DMRS                               (0x000E0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_IDX                                (15)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_IDX                                (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_IDX                                (0x00018000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_DAI                                (12)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_DAI                                (3)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_UL_DAI                                (0x00007000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CSI_REQ_ORI                           (10)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CSI_REQ_ORI                           (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CSI_REQ_ORI                           (0x00000C00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SRS_REQ                               (9)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SRS_REQ                               (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SRS_REQ                               (0x00000200)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RNTI_TYPE                             (5)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RNTI_TYPE                             (4)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_RNTI_TYPE                             (0x000001E0)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CL_AP                                 (3)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CL_AP                                 (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CL_AP                                 (0x00000018)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CHECK_CSI_ONLY                        (2)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CHECK_CSI_ONLY                        (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_CHECK_CSI_ONLY                        (0x00000004)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SPS_SOR                               (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SPS_SOR                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO0_SPS_SOR                               (0x00000003)

// ---------- CUIF_ULG0_INFO1 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_RA_TYPE                               (31)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_RA_TYPE                               (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_RA_TYPE                               (0x80000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_TBS                                   (16)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_TBS                                   (15)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_TBS                                   (0x7FFF0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_START                             (8)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_START                             (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_START                             (0x00007F00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_LEN                               (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_LEN                               (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO1_VRB_LEN                               (0x0000007F)

// ---------- CUIF_ULG0_INFO2 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_PAYLOAD_LENGTH                        (23)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_PAYLOAD_LENGTH                        (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_PAYLOAD_LENGTH                        (0x3F800000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_AGGRE_LV                              (21)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_AGGRE_LV                              (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_AGGRE_LV                              (0x00600000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_MCS_IDX                               (16)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_MCS_IDX                               (5)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_MCS_IDX                               (0x001F0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_START_2                           (8)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_START_2                           (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_START_2                           (0x00007F00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_LEN_2                             (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_LEN_2                             (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG0_INFO2_VRB_LEN_2                             (0x0000007F)

// ---------- CUIF_ULG1_INFO0 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_VALID                                 (31)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_VALID                                 (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_VALID                                 (0x80000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_IS_CSI_REQ_2_BITS                     (30)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_IS_CSI_REQ_2_BITS                     (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_IS_CSI_REQ_2_BITS                     (0x40000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_MOD_ORD                               (28)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_MOD_ORD                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_MOD_ORD                               (0x30000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_NDI                                   (27)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_NDI                                   (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_NDI                                   (0x08000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RV                                    (25)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RV                                    (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RV                                    (0x06000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_EN                                (24)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_EN                                (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_EN                                (0x01000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_INFO                              (22)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_INFO                              (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_HOP_INFO                              (0x00C00000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_TPC_CMD                               (20)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_TPC_CMD                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_TPC_CMD                               (0x00300000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CS_DMRS                               (17)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CS_DMRS                               (3)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CS_DMRS                               (0x000E0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_IDX                                (15)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_IDX                                (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_IDX                                (0x00018000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_DAI                                (12)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_DAI                                (3)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_UL_DAI                                (0x00007000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CSI_REQ_ORI                           (10)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CSI_REQ_ORI                           (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CSI_REQ_ORI                           (0x00000C00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SRS_REQ                               (9)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SRS_REQ                               (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SRS_REQ                               (0x00000200)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RNTI_TYPE                             (5)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RNTI_TYPE                             (4)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_RNTI_TYPE                             (0x000001E0)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CL_AP                                 (3)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CL_AP                                 (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CL_AP                                 (0x00000018)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CHECK_CSI_ONLY                        (2)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CHECK_CSI_ONLY                        (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_CHECK_CSI_ONLY                        (0x00000004)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SPS_SOR                               (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SPS_SOR                               (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO0_SPS_SOR                               (0x00000003)

// ---------- CUIF_ULG1_INFO1 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_RA_TYPE                               (31)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_RA_TYPE                               (1)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_RA_TYPE                               (0x80000000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_TBS                                   (16)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_TBS                                   (15)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_TBS                                   (0x7FFF0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_START                             (8)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_START                             (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_START                             (0x00007F00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_LEN                               (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_LEN                               (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO1_VRB_LEN                               (0x0000007F)

// ---------- CUIF_ULG1_INFO2 bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_PAYLOAD_LENGTH                        (23)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_PAYLOAD_LENGTH                        (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_PAYLOAD_LENGTH                        (0x3F800000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_AGGRE_LV                              (21)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_AGGRE_LV                              (2)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_AGGRE_LV                              (0x00600000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_MCS_IDX                               (16)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_MCS_IDX                               (5)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_MCS_IDX                               (0x001F0000)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_START_2                           (8)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_START_2                           (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_START_2                           (0x00007F00)
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_LEN_2                             (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_LEN_2                             (7)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG1_INFO2_VRB_LEN_2                             (0x0000007F)

// ---------- CUIF_ULG_RESERVED bit-field ----------
#define P_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG_RESERVED_ULG_RESERVED                        (0)
#define L_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG_RESERVED_ULG_RESERVED                        (32)
#define M_CUIF_LTE_RX_BRP_UL_CC_RPT_CUIF_ULG_RESERVED_ULG_RESERVED                        (0xFFFFFFFF)

#endif // __CUIF_LTE_RX_BRP_UL_CC_RPT_H__
