// Seed: 843250544
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3
    , id_10,
    input uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    output wire id_8
);
  supply0 id_11 = id_4, id_12;
  assign id_0 = 1;
  wand id_13;
  assign module_1.id_4 = 0;
  uwire id_14, id_15, id_16, id_17 = id_17 ? id_11 : 1;
  wire id_18;
  assign id_15 = id_13;
  assign id_8  = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    inout supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    output wand id_11,
    output uwire id_12
);
  always #1 id_6 = id_10;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_3,
      id_5,
      id_8,
      id_4,
      id_9,
      id_4
  );
endmodule
