/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Zin */
#define Zin__0__DR CYREG_GPIO_PRT2_DR
#define Zin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Zin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Zin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Zin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Zin__0__HSIOM_MASK 0x000000F0u
#define Zin__0__HSIOM_SHIFT 4u
#define Zin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Zin__0__INTR CYREG_GPIO_PRT2_INTR
#define Zin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Zin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Zin__0__MASK 0x02u
#define Zin__0__PC CYREG_GPIO_PRT2_PC
#define Zin__0__PC2 CYREG_GPIO_PRT2_PC2
#define Zin__0__PORT 2u
#define Zin__0__PS CYREG_GPIO_PRT2_PS
#define Zin__0__SHIFT 1u
#define Zin__DR CYREG_GPIO_PRT2_DR
#define Zin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Zin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Zin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Zin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Zin__INTR CYREG_GPIO_PRT2_INTR
#define Zin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Zin__INTSTAT CYREG_GPIO_PRT2_INTR
#define Zin__MASK 0x02u
#define Zin__PC CYREG_GPIO_PRT2_PC
#define Zin__PC2 CYREG_GPIO_PRT2_PC2
#define Zin__PORT 2u
#define Zin__PS CYREG_GPIO_PRT2_PS
#define Zin__SHIFT 1u

/* Iout */
#define Iout__0__DR CYREG_GPIO_PRT2_DR
#define Iout__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Iout__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Iout__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Iout__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Iout__0__HSIOM_MASK 0x00000F00u
#define Iout__0__HSIOM_SHIFT 8u
#define Iout__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Iout__0__INTR CYREG_GPIO_PRT2_INTR
#define Iout__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Iout__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Iout__0__MASK 0x04u
#define Iout__0__PC CYREG_GPIO_PRT2_PC
#define Iout__0__PC2 CYREG_GPIO_PRT2_PC2
#define Iout__0__PORT 2u
#define Iout__0__PS CYREG_GPIO_PRT2_PS
#define Iout__0__SHIFT 2u
#define Iout__DR CYREG_GPIO_PRT2_DR
#define Iout__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Iout__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Iout__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Iout__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Iout__INTR CYREG_GPIO_PRT2_INTR
#define Iout__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Iout__INTSTAT CYREG_GPIO_PRT2_INTR
#define Iout__MASK 0x04u
#define Iout__PC CYREG_GPIO_PRT2_PC
#define Iout__PC2 CYREG_GPIO_PRT2_PC2
#define Iout__PORT 2u
#define Iout__PS CYREG_GPIO_PRT2_PS
#define Iout__SHIFT 2u

/* Vout */
#define Vout__0__DR CYREG_GPIO_PRT1_DR
#define Vout__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Vout__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Vout__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Vout__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Vout__0__HSIOM_MASK 0x00000F00u
#define Vout__0__HSIOM_SHIFT 8u
#define Vout__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Vout__0__INTR CYREG_GPIO_PRT1_INTR
#define Vout__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Vout__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Vout__0__MASK 0x04u
#define Vout__0__PC CYREG_GPIO_PRT1_PC
#define Vout__0__PC2 CYREG_GPIO_PRT1_PC2
#define Vout__0__PORT 1u
#define Vout__0__PS CYREG_GPIO_PRT1_PS
#define Vout__0__SHIFT 2u
#define Vout__DR CYREG_GPIO_PRT1_DR
#define Vout__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Vout__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Vout__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Vout__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Vout__INTR CYREG_GPIO_PRT1_INTR
#define Vout__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Vout__INTSTAT CYREG_GPIO_PRT1_INTR
#define Vout__MASK 0x04u
#define Vout__PC CYREG_GPIO_PRT1_PC
#define Vout__PC2 CYREG_GPIO_PRT1_PC2
#define Vout__PORT 1u
#define Vout__PS CYREG_GPIO_PRT1_PS
#define Vout__SHIFT 2u

/* Vref */
#define Vref__0__DR CYREG_GPIO_PRT2_DR
#define Vref__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Vref__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Vref__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Vref__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Vref__0__HSIOM_MASK 0x0000F000u
#define Vref__0__HSIOM_SHIFT 12u
#define Vref__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Vref__0__INTR CYREG_GPIO_PRT2_INTR
#define Vref__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Vref__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Vref__0__MASK 0x08u
#define Vref__0__PC CYREG_GPIO_PRT2_PC
#define Vref__0__PC2 CYREG_GPIO_PRT2_PC2
#define Vref__0__PORT 2u
#define Vref__0__PS CYREG_GPIO_PRT2_PS
#define Vref__0__SHIFT 3u
#define Vref__DR CYREG_GPIO_PRT2_DR
#define Vref__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Vref__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Vref__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Vref__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Vref__INTR CYREG_GPIO_PRT2_INTR
#define Vref__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Vref__INTSTAT CYREG_GPIO_PRT2_INTR
#define Vref__MASK 0x08u
#define Vref__PC CYREG_GPIO_PRT2_PC
#define Vref__PC2 CYREG_GPIO_PRT2_PC2
#define Vref__PORT 2u
#define Vref__PS CYREG_GPIO_PRT2_PS
#define Vref__SHIFT 3u

/* Zout */
#define Zout__0__DR CYREG_GPIO_PRT1_DR
#define Zout__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Zout__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Zout__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Zout__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Zout__0__HSIOM_MASK 0x000000F0u
#define Zout__0__HSIOM_SHIFT 4u
#define Zout__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Zout__0__INTR CYREG_GPIO_PRT1_INTR
#define Zout__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Zout__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Zout__0__MASK 0x02u
#define Zout__0__PC CYREG_GPIO_PRT1_PC
#define Zout__0__PC2 CYREG_GPIO_PRT1_PC2
#define Zout__0__PORT 1u
#define Zout__0__PS CYREG_GPIO_PRT1_PS
#define Zout__0__SHIFT 1u
#define Zout__DR CYREG_GPIO_PRT1_DR
#define Zout__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Zout__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Zout__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Zout__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Zout__INTR CYREG_GPIO_PRT1_INTR
#define Zout__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Zout__INTSTAT CYREG_GPIO_PRT1_INTR
#define Zout__MASK 0x02u
#define Zout__PC CYREG_GPIO_PRT1_PC
#define Zout__PC2 CYREG_GPIO_PRT1_PC2
#define Zout__PORT 1u
#define Zout__PS CYREG_GPIO_PRT1_PS
#define Zout__SHIFT 1u

/* Opamp_TIA */
#define Opamp_TIA_cy_psoc4_abuf__COMP_STAT CYREG_CTB0_COMP_STAT
#define Opamp_TIA_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_TIA_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB0_CTB_CTRL
#define Opamp_TIA_cy_psoc4_abuf__INTR CYREG_CTB0_INTR
#define Opamp_TIA_cy_psoc4_abuf__INTR_MASK CYREG_CTB0_INTR_MASK
#define Opamp_TIA_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_TIA_cy_psoc4_abuf__INTR_MASKED CYREG_CTB0_INTR_MASKED
#define Opamp_TIA_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_TIA_cy_psoc4_abuf__INTR_SET CYREG_CTB0_INTR_SET
#define Opamp_TIA_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_TIA_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_TIA_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB0_OA0_COMP_TRIM
#define Opamp_TIA_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_TIA_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB0_OA0_OFFSET_TRIM
#define Opamp_TIA_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB0_OA_RES0_CTRL
#define Opamp_TIA_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
#define Opamp_TIA_cy_psoc4_abuf__OA_SW CYREG_CTB0_OA0_SW
#define Opamp_TIA_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB0_OA0_SW_CLEAR

/* IDAC7_Sink */
#define IDAC7_Sink_cy_psoc4_idac__CONFIG CYREG_CSD_CONFIG
#define IDAC7_Sink_cy_psoc4_idac__IDAC CYREG_CSD_IDACB
#define IDAC7_Sink_cy_psoc4_idac__POSITION 1u

/* Opamp_Vout */
#define Opamp_Vout_cy_psoc4_abuf__COMP_STAT CYREG_CTB1_COMP_STAT
#define Opamp_Vout_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_Vout_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB1_CTB_CTRL
#define Opamp_Vout_cy_psoc4_abuf__INTR CYREG_CTB1_INTR
#define Opamp_Vout_cy_psoc4_abuf__INTR_MASK CYREG_CTB1_INTR_MASK
#define Opamp_Vout_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_Vout_cy_psoc4_abuf__INTR_MASKED CYREG_CTB1_INTR_MASKED
#define Opamp_Vout_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_Vout_cy_psoc4_abuf__INTR_SET CYREG_CTB1_INTR_SET
#define Opamp_Vout_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_Vout_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_Vout_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB1_OA0_COMP_TRIM
#define Opamp_Vout_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_Vout_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB1_OA0_OFFSET_TRIM
#define Opamp_Vout_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB1_OA_RES0_CTRL
#define Opamp_Vout_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM
#define Opamp_Vout_cy_psoc4_abuf__OA_SW CYREG_CTB1_OA0_SW
#define Opamp_Vout_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB1_OA0_SW_CLEAR

/* Opamp_Vref */
#define Opamp_Vref_cy_psoc4_abuf__COMP_STAT CYREG_CTB0_COMP_STAT
#define Opamp_Vref_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Opamp_Vref_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB0_CTB_CTRL
#define Opamp_Vref_cy_psoc4_abuf__INTR CYREG_CTB0_INTR
#define Opamp_Vref_cy_psoc4_abuf__INTR_MASK CYREG_CTB0_INTR_MASK
#define Opamp_Vref_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Opamp_Vref_cy_psoc4_abuf__INTR_MASKED CYREG_CTB0_INTR_MASKED
#define Opamp_Vref_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Opamp_Vref_cy_psoc4_abuf__INTR_SET CYREG_CTB0_INTR_SET
#define Opamp_Vref_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Opamp_Vref_cy_psoc4_abuf__INTR_SHIFT 1u
#define Opamp_Vref_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB0_OA1_COMP_TRIM
#define Opamp_Vref_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_Vref_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB0_OA1_OFFSET_TRIM
#define Opamp_Vref_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB0_OA_RES1_CTRL
#define Opamp_Vref_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
#define Opamp_Vref_cy_psoc4_abuf__OA_SW CYREG_CTB0_OA1_SW
#define Opamp_Vref_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB0_OA1_SW_CLEAR

/* Int_Ext_Clk */
#define Int_Ext_Clk__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define Int_Ext_Clk__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define Int_Ext_Clk__INTC_MASK 0x08u
#define Int_Ext_Clk__INTC_NUMBER 3u
#define Int_Ext_Clk__INTC_PRIOR_MASK 0xC0000000u
#define Int_Ext_Clk__INTC_PRIOR_NUM 3u
#define Int_Ext_Clk__INTC_PRIOR_REG CYREG_CM0P_IPR0
#define Int_Ext_Clk__INTC_SET_EN_REG CYREG_CM0P_ISER
#define Int_Ext_Clk__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* Pin_Ext_Clk */
#define Pin_Ext_Clk__0__DR CYREG_GPIO_PRT3_DR
#define Pin_Ext_Clk__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Ext_Clk__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Ext_Clk__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Ext_Clk__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_Ext_Clk__0__HSIOM_MASK 0x0000F000u
#define Pin_Ext_Clk__0__HSIOM_SHIFT 12u
#define Pin_Ext_Clk__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Ext_Clk__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Ext_Clk__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Ext_Clk__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Ext_Clk__0__MASK 0x08u
#define Pin_Ext_Clk__0__PC CYREG_GPIO_PRT3_PC
#define Pin_Ext_Clk__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Ext_Clk__0__PORT 3u
#define Pin_Ext_Clk__0__PS CYREG_GPIO_PRT3_PS
#define Pin_Ext_Clk__0__SHIFT 3u
#define Pin_Ext_Clk__DR CYREG_GPIO_PRT3_DR
#define Pin_Ext_Clk__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_Ext_Clk__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_Ext_Clk__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_Ext_Clk__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Ext_Clk__INTR CYREG_GPIO_PRT3_INTR
#define Pin_Ext_Clk__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_Ext_Clk__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_Ext_Clk__MASK 0x08u
#define Pin_Ext_Clk__PC CYREG_GPIO_PRT3_PC
#define Pin_Ext_Clk__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_Ext_Clk__PORT 3u
#define Pin_Ext_Clk__PS CYREG_GPIO_PRT3_PS
#define Pin_Ext_Clk__SHIFT 3u
#define Pin_Ext_Clk__SNAP CYREG_GPIO_PRT3_INTR

/* IDAC7_Source */
#define IDAC7_Source_cy_psoc4_idac__CONFIG CYREG_CSD_CONFIG
#define IDAC7_Source_cy_psoc4_idac__IDAC CYREG_CSD_IDACA
#define IDAC7_Source_cy_psoc4_idac__POSITION 0u

/* Miscellaneous */
#define CY_PROJECT_NAME "nervous-eda-firmware-psoc"
#define CY_VERSION "PSoC Creator  4.4"
#define CyDesignWideVoltageReference_PRB_REF CYREG_PASS_PRB_REF0
#define CYDEV_BANDGAP_REF_GAIN 1
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1C0221ACu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4I
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4I_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 12u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PRB_VDDA_SLEEP 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_SYSTEM_PRB_SOURCE 1
#define CYDEV_SYSTEM_PRB_VALUE 7
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.0
#define CYDEV_VDDA_MV 3000
#define CYDEV_VDDD 3.0
#define CYDEV_VDDD_MV 3000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 2
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4b_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
