Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'a' [/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_4_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_4_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_5_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_5_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_6_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_6_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_7_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_7_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_8_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_8_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_9_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_9_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_10_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_10_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_11_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_11_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.shiftreg(SHIFT=2062,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul(LOGQ=64,DELAY_MUL=2)
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=113)
Compiling module xil_defaultlib.csa_tree(SIZE_I=113,DEPTH=3,SIZE...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=128,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=98)
Compiling module xil_defaultlib.csa_tree(SIZE_I=98,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=113,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=83)
Compiling module xil_defaultlib.csa_tree(SIZE_I=83,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=98,LOGT...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=68)
Compiling module xil_defaultlib.csa_tree(SIZE_I=68,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=83,LOGT...
Compiling module xil_defaultlib.wlmont(LOGQ=64,W=16)
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(Q=64'b10000000000000...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2035,DATA=1)
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_fifo_sync(WRITE_DATA_WIDTH=6...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=1038,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=1011,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=526,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=499,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=270,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=243,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=142,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=115,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=115,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=78,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=51,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=51,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=46,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=19,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=19,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=30,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=18,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=10)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=11)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
