Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\University\Y3\ECE385\Final\SOC\finalsoc.qsys --block-symbol-file --output-directory=D:\University\Y3\ECE385\Final\SOC\finalsoc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SOC/finalsoc.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding keyvol_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_0
Progress: Adding keyvol_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_1
Progress: Adding keyvol_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_2
Progress: Adding keyvol_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_3
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalsoc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalsoc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalsoc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalsoc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalsoc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalsoc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalsoc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: finalsoc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\University\Y3\ECE385\Final\SOC\finalsoc.qsys --synthesis=VERILOG --output-directory=D:\University\Y3\ECE385\Final\SOC\finalsoc\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SOC/finalsoc.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding keyvol_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_0
Progress: Adding keyvol_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_1
Progress: Adding keyvol_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_2
Progress: Adding keyvol_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module keyvol_3
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalsoc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalsoc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalsoc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalsoc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalsoc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalsoc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalsoc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: finalsoc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: finalsoc: Generating finalsoc "finalsoc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: altpll_0: "finalsoc" instantiated altpll "altpll_0"
Info: hex_digits_pio: Starting RTL generation for module 'finalsoc_hex_digits_pio'
Info: hex_digits_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_hex_digits_pio --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0004_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0004_hex_digits_pio_gen//finalsoc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  ]
Info: hex_digits_pio: Done RTL generation for module 'finalsoc_hex_digits_pio'
Info: hex_digits_pio: "finalsoc" instantiated altera_avalon_pio "hex_digits_pio"
Info: i2c_0: "finalsoc" instantiated altera_avalon_i2c "i2c_0"
Info: jtag_uart_0: Starting RTL generation for module 'finalsoc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalsoc_jtag_uart_0 --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0006_jtag_uart_0_gen//finalsoc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'finalsoc_jtag_uart_0'
Info: jtag_uart_0: "finalsoc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'finalsoc_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_key --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0007_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0007_key_gen//finalsoc_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'finalsoc_key'
Info: key: "finalsoc" instantiated altera_avalon_pio "key"
Info: keycode: Starting RTL generation for module 'finalsoc_keycode'
Info: keycode:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_keycode --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0008_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0008_keycode_gen//finalsoc_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'finalsoc_keycode'
Info: keycode: "finalsoc" instantiated altera_avalon_pio "keycode"
Info: leds_pio: Starting RTL generation for module 'finalsoc_leds_pio'
Info: leds_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_leds_pio --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0009_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0009_leds_pio_gen//finalsoc_leds_pio_component_configuration.pl  --do_build_sim=0  ]
Info: leds_pio: Done RTL generation for module 'finalsoc_leds_pio'
Info: leds_pio: "finalsoc" instantiated altera_avalon_pio "leds_pio"
Info: modular_adc_0: "finalsoc" instantiated altera_modular_adc "modular_adc_0"
Info: nios2_gen2_0: "finalsoc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: sdram: Starting RTL generation for module 'finalsoc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalsoc_sdram --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0010_sdram_gen//finalsoc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'finalsoc_sdram'
Info: sdram: "finalsoc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "finalsoc" instantiated altpll "sdram_pll"
Info: spi_0: Starting RTL generation for module 'finalsoc_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=finalsoc_spi_0 --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0013_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0013_spi_0_gen//finalsoc_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'finalsoc_spi_0'
Info: spi_0: "finalsoc" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys_0: "finalsoc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'finalsoc_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalsoc_timer_0 --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0015_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0015_timer_0_gen//finalsoc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'finalsoc_timer_0'
Info: timer_0: "finalsoc" instantiated altera_avalon_timer "timer_0"
Info: usb_gpx: Starting RTL generation for module 'finalsoc_usb_gpx'
Info: usb_gpx:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_usb_gpx --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0016_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0016_usb_gpx_gen//finalsoc_usb_gpx_component_configuration.pl  --do_build_sim=0  ]
Info: usb_gpx: Done RTL generation for module 'finalsoc_usb_gpx'
Info: usb_gpx: "finalsoc" instantiated altera_avalon_pio "usb_gpx"
Info: usb_rst: Starting RTL generation for module 'finalsoc_usb_rst'
Info: usb_rst:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalsoc_usb_rst --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0017_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0017_usb_rst_gen//finalsoc_usb_rst_component_configuration.pl  --do_build_sim=0  ]
Info: usb_rst: Done RTL generation for module 'finalsoc_usb_rst'
Info: usb_rst: "finalsoc" instantiated altera_avalon_pio "usb_rst"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "finalsoc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "finalsoc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "finalsoc" instantiated altera_reset_controller "rst_controller"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: cpu: Starting RTL generation for module 'finalsoc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalsoc_nios2_gen2_0_cpu --dir=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/niuyu/AppData/Local/Temp/alt9478_2931245204266108606.dir/0021_cpu_gen//finalsoc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.01 14:36:28 (*) Starting Nios II generation
Info: cpu: # 2023.05.01 14:36:28 (*)   Checking for plaintext license.
Info: cpu: # 2023.05.01 14:36:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.05.01 14:36:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.05.01 14:36:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.05.01 14:36:29 (*)   Plaintext license not found.
Info: cpu: # 2023.05.01 14:36:29 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.05.01 14:36:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.01 14:36:29 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.01 14:36:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.01 14:36:30 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.01 14:36:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'finalsoc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: finalsoc: Done "finalsoc" with 41 modules, 81 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
