Analysis & Synthesis report for Equalizer
Fri Apr 26 11:29:26 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Apr 26 11:29:26 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Equalizer                                   ;
; Top-level Entity Name              ; Equalizer                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Equalizer          ; Equalizer          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 26 11:29:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file i2s_slave.sv
    Info (12023): Found entity 1: I2S_Slave File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/I2S_Slave.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pdm.sv
    Info (12023): Found entity 1: PDM File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/PDM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_lp.v
    Info (12023): Found entity 1: ROM_LP File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/ROM_LP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_hp.v
    Info (12023): Found entity 1: ROM_HP File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/ROM_HP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_b3.v
    Info (12023): Found entity 1: ROM_B3 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/ROM_B3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_b2.v
    Info (12023): Found entity 1: ROM_B2 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/ROM_B2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_b1.v
    Info (12023): Found entity 1: ROM_B1 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/ROM_B1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file low_freq_queue.sv
    Info (12023): Found entity 1: low_freq_queue File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/low_freq_queue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file high_freq_queue.sv
    Info (12023): Found entity 1: high_freq_queue File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/high_freq_queue.sv Line: 1
Error (10260): Verilog HDL literal error at FIR_LP.sv(85): a sized number cannot have zero size File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_LP.sv Line: 85
Error (10112): Ignored design unit "FIR_LP" at FIR_LP.sv(1) due to previous errors File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_LP.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file fir_lp.sv
Info (12021): Found 1 design units, including 1 entities, in source file fir_hp.sv
    Info (12023): Found entity 1: FIR_HP File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_HP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir_b3.sv
    Info (12023): Found entity 1: FIR_B3 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_B3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir_b2.sv
    Info (12023): Found entity 1: FIR_B2 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_B2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir_b1.sv
    Info (12023): Found entity 1: FIR_B1 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/FIR_B1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eq_engine.sv
    Info (12023): Found entity 1: EQ_Engine File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/EQ_engine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dualport1536x16.v
    Info (12023): Found entity 1: dualPort1536x16 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/dualPort1536x16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dualport1024x16.v
    Info (12023): Found entity 1: dualPort1024x16 File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/dualPort1024x16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file band_scale.v
    Info (12023): Found entity 1: band_scale File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/band_scale.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmdrom.v
    Info (12023): Found entity 1: cmdROM File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/cmdROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snd_cmd.sv
    Info (12023): Found entity 1: snd_cmd File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/snd_cmd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_mstr.sv
    Info (12023): Found entity 1: SPI_mstr File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/SPI_mstr.sv Line: 1
Warning (12019): Can't analyze file -- file rst_synch.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file spkr_drv.sv
    Info (12023): Found entity 1: spkr_drv File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/spkr_drv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slide_intf.sv
    Info (12023): Found entity 1: slide_intf File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/slide_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resp_rom.v
    Info (12023): Found entity 1: resp_ROM File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/resp_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file equalizer.v
    Info (12023): Found entity 1: Equalizer File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/Equalizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bt_intf.sv
    Info (12023): Found entity 1: BT_intf File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/BT_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/A2D_intf.sv Line: 1
Info (144001): Generated suppressed messages file //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/Equalizer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4996 megabytes
    Error: Processing ended: Fri Apr 26 11:29:26 2019
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //userspace.cae.wisc.edu/people/z/zsienkiewicz/ECE 551/Final Project/Equalizer.map.smsg.


