## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Oct 22 02:56:00 India Standard Time 2024
##
vlib work
vlog  led5.v
vlog  led5_tb.v
vlog  "D:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work led5_tb_v glbl
do {led5_tb_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
