<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_mul'" level="0">
<item name = "Date">Thu May  9 14:28:46 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D4</item>
<item name = "Solution">comb_3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">79, 79, 0.790 us, 0.790 us, 80, 80, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252">fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269">fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286">fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320">fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 96, 2855, 6024, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 324, -</column>
<column name="Register">-, -, 659, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 3, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252">fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269">fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320">fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, 0, 0, 34, 127, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286">fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1, 0, 94, 1083, 4606, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_39ns_6ns_44_1_1_U124">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_1_fu_550_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_2_fu_584_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_3_fu_653_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_4_fu_687_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_5_fu_721_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_6_fu_755_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_7_fu_789_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_8_fu_823_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_fu_516_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_1_fu_610_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln61_fu_901_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln62_1_fu_616_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln62_fu_934_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_1_fu_925_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_2_fu_955_p2">+, 0, 0, 34, 27, 27</column>
<column name="out1_w_3_fu_622_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_4_fu_839_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_5_fu_844_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_6_fu_850_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_7_fu_856_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_8_fu_862_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_9_fu_868_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_fu_892_p2">+, 0, 0, 33, 26, 26</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">152, 33, 1, 33</column>
<column name="mem_ARADDR">26, 5, 64, 320</column>
<column name="mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">14, 3, 1, 3</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln61_1_reg_1246">25, 0, 25, 0</column>
<column name="add_ln62_1_reg_1252">26, 0, 26, 0</column>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln60_3_reg_1236">39, 0, 39, 0</column>
<column name="out1_w_1_reg_1307">25, 0, 25, 0</column>
<column name="out1_w_2_reg_1312">27, 0, 27, 0</column>
<column name="out1_w_3_reg_1257">25, 0, 25, 0</column>
<column name="out1_w_4_reg_1267">26, 0, 26, 0</column>
<column name="out1_w_5_reg_1272">25, 0, 25, 0</column>
<column name="out1_w_6_reg_1277">26, 0, 26, 0</column>
<column name="out1_w_7_reg_1282">25, 0, 25, 0</column>
<column name="out1_w_8_reg_1287">26, 0, 26, 0</column>
<column name="out1_w_9_reg_1292">25, 0, 25, 0</column>
<column name="out1_w_reg_1302">26, 0, 26, 0</column>
<column name="trunc_ln24_1_reg_1142">62, 0, 62, 0</column>
<column name="trunc_ln34_1_reg_1148">62, 0, 62, 0</column>
<column name="trunc_ln60_18_reg_1262">39, 0, 39, 0</column>
<column name="trunc_ln60_9_reg_1241">26, 0, 26, 0</column>
<column name="trunc_ln60_reg_1230">26, 0, 26, 0</column>
<column name="trunc_ln73_1_reg_1154">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_mul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_mul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_mul, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
