
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_1__1_
die area:    ( 0 0 ) ( 86050 96770 )
trackPts:    12
defvias:     4
#components: 971
#terminals:  86
#snets:      2
#nets:       274

reading guide ...

#guides:     2191
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 29

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 10857
mcon shape region query size = 528
met1 shape region query size = 3800
via shape region query size = 280
met2 shape region query size = 180
via2 shape region query size = 280
met3 shape region query size = 184
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 26 pins
  complete 23 unique inst patterns
  complete 351 groups
Expt1 runtime (pin-level access point gen): 0.199851
Expt2 runtime (design-level access pattern gen): 0.0409596
#scanned instances     = 971
#unique  instances     = 29
#stdCellGenAp          = 264
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 157
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 787
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.28 (MB), peak = 10.38 (MB)

post process guides ...
GCELLGRID X -1 DO 14 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 487
mcon guide region query size = 0
met1 guide region query size = 455
via guide region query size = 0
met2 guide region query size = 445
via2 guide region query size = 0
met3 guide region query size = 210
via3 guide region query size = 0
met4 guide region query size = 5
via4 guide region query size = 0
met5 guide region query size = 2

init gr pin query ...


start track assignment
Done with 937 vertical wires in 1 frboxes and 667 horizontal wires in 1 frboxes.
Done with 230 vertical wires in 1 frboxes and 180 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.57 (MB), peak = 16.41 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/03-09_18-31//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.63 (MB), peak = 16.41 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 23.77 (MB)
    completing 20% with 125 violations
    elapsed time = 00:00:02, memory = 22.69 (MB)
    completing 30% with 118 violations
    elapsed time = 00:00:03, memory = 24.55 (MB)
    completing 40% with 107 violations
    elapsed time = 00:00:03, memory = 22.62 (MB)
  number of violations = 96
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 360.39 (MB), peak = 377.32 (MB)
total wire length = 10144 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1734 um
total wire length on LAYER met2 = 4570 um
total wire length on LAYER met3 = 3721 um
total wire length on LAYER met4 = 73 um
total wire length on LAYER met5 = 40 um
total number of vias = 1670
up-via summary (total 1670):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     744
           met2     302
           met3       7
           met4       2
-----------------------
                   1670


start 1st optimization iteration ...
    completing 10% with 96 violations
    elapsed time = 00:00:00, memory = 361.39 (MB)
    completing 20% with 96 violations
    elapsed time = 00:00:00, memory = 361.51 (MB)
    completing 30% with 98 violations
    elapsed time = 00:00:01, memory = 373.13 (MB)
    completing 40% with 101 violations
    elapsed time = 00:00:01, memory = 367.18 (MB)
    completing 50% with 101 violations
    elapsed time = 00:00:02, memory = 374.10 (MB)
    completing 60% with 95 violations
    elapsed time = 00:00:03, memory = 379.11 (MB)
  number of violations = 82
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 365.21 (MB), peak = 379.18 (MB)
total wire length = 10082 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 1848 um
total wire length on LAYER met2 = 4593 um
total wire length on LAYER met3 = 3531 um
total wire length on LAYER met4 = 62 um
total wire length on LAYER met5 = 40 um
total number of vias = 1689
up-via summary (total 1689):

-----------------------
 FR_MASTERSLICE       0
            li1     619
           met1     751
           met2     310
           met3       7
           met4       2
-----------------------
                   1689


start 2nd optimization iteration ...
    completing 10% with 82 violations
    elapsed time = 00:00:00, memory = 366.23 (MB)
    completing 20% with 82 violations
    elapsed time = 00:00:00, memory = 367.27 (MB)
    completing 30% with 82 violations
    elapsed time = 00:00:00, memory = 367.76 (MB)
    completing 40% with 82 violations
    elapsed time = 00:00:00, memory = 367.91 (MB)
    completing 50% with 79 violations
    elapsed time = 00:00:00, memory = 375.82 (MB)
    completing 60% with 79 violations
    elapsed time = 00:00:00, memory = 375.82 (MB)
    completing 70% with 73 violations
    elapsed time = 00:00:00, memory = 374.55 (MB)
    completing 80% with 73 violations
    elapsed time = 00:00:00, memory = 375.59 (MB)
    completing 90% with 55 violations
    elapsed time = 00:00:06, memory = 385.42 (MB)
    completing 100% with 78 violations
    elapsed time = 00:00:06, memory = 363.70 (MB)
  number of violations = 78
cpu time = 00:00:07, elapsed time = 00:00:06, memory = 363.70 (MB), peak = 389.02 (MB)
total wire length = 10061 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1890 um
total wire length on LAYER met2 = 4553 um
total wire length on LAYER met3 = 3528 um
total wire length on LAYER met4 = 46 um
total wire length on LAYER met5 = 39 um
total number of vias = 1625
up-via summary (total 1625):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     721
           met2     283
           met3       4
           met4       2
-----------------------
                   1625


start 3rd optimization iteration ...
    completing 10% with 78 violations
    elapsed time = 00:00:00, memory = 363.70 (MB)
    completing 20% with 61 violations
    elapsed time = 00:00:02, memory = 375.67 (MB)
    completing 30% with 34 violations
    elapsed time = 00:00:02, memory = 363.70 (MB)
    completing 40% with 11 violations
    elapsed time = 00:00:03, memory = 363.70 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 363.70 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 363.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 364.10 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.46 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 364.46 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.26 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.19 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 372.50 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 372.50 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.50 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 367.28 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 367.87 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.65 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.65 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.65 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 368.05 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 367.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.20 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 363.70 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.70 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.12 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.16 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.80 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.88 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.00 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.21 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.21 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.32 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.70 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.03 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.16 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.34 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.43 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.99 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.13 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.13 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.31 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.28 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.39 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.65 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.89 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.96 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.77 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.90 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.44 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.44 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.46 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 364.18 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.50 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.53 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.60 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.61 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.54 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.23 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.18 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.18 (MB), peak = 389.02 (MB)
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641


complete detail routing
total wire length = 10072 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2229 um
total wire length on LAYER met2 = 4544 um
total wire length on LAYER met3 = 3202 um
total wire length on LAYER met4 = 51 um
total wire length on LAYER met5 = 39 um
total number of vias = 1641
up-via summary (total 1641):

-----------------------
 FR_MASTERSLICE       0
            li1     621
           met1     766
           met2     246
           met3       6
           met4       2
-----------------------
                   1641

cpu time = 00:00:21, elapsed time = 00:00:18, memory = 368.18 (MB), peak = 389.02 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/03-09_18-31//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 19.4162
