#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 17:18:18 2023
# Process ID: 5852
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1
# Command line: vivado.exe -log leemujin.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source leemujin.tcl
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/leemujin.vds
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
source leemujin.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 447.848 ; gain = 164.594
Command: synth_design -top leemujin -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.074 ; gain = 410.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leemujin' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:464]
INFO: [Synth 8-6155] done synthesizing module 'leemujin' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
WARNING: [Synth 8-7137] Register limit_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:94]
WARNING: [Synth 8-7137] Register time_on_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:521]
WARNING: [Synth 8-7137] Register emergency_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:520]
WARNING: [Synth 8-7137] Register state_save_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:524]
WARNING: [Synth 8-7137] Register led_left_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:623]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.598 ; gain = 509.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.598 ; gain = 509.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.598 ; gain = 509.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1365.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leemujin_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leemujin_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1473.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1473.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_LCD_reg' in module 'leemujin'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   DELAY |                              000 |                              000
            FUNCTION_SET |                              001 |                              001
              DISP_ONOFF |                              010 |                              011
              ENTRY_MODE |                              011 |                              010
                  LINE_1 |                              100 |                              100
                  LINE_2 |                              101 |                              101
                 DELAY_T |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_LCD_reg' using encoding 'sequential' in module 'leemujin'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	  11 Input    8 Bit        Muxes := 1     
	  18 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 12    
	   7 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	   7 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|bin2bcd     | bcd        | 256x7         | LUT            | 
|leemujin    | b1/bcd     | 256x7         | LUT            | 
|leemujin    | b2/bcd     | 256x7         | LUT            | 
|leemujin    | b3/bcd     | 256x7         | LUT            | 
|leemujin    | LCD_DATA   | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    80|
|3     |LUT1   |     1|
|4     |LUT2   |   441|
|5     |LUT3   |    33|
|6     |LUT4   |    59|
|7     |LUT5   |    61|
|8     |LUT6   |   114|
|9     |FDCE   |   215|
|10    |FDPE   |     3|
|11    |FDRE   |    20|
|12    |FDSE   |     1|
|13    |IBUF   |     7|
|14    |OBUF   |    35|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1473.867 ; gain = 617.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1473.867 ; gain = 509.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1473.867 ; gain = 617.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1473.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1473.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ccb591db
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1473.867 ; gain = 1026.020
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/leemujin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file leemujin_utilization_synth.rpt -pb leemujin_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 17:19:07 2023...
