-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar  8 20:17:17 2021
-- Host        : yobuwen running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_vector_add_0_1_sim_netlist.vhdl
-- Design      : design_1_vector_add_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_buffer__parameterized0\ : entity is "vector_add_a_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal dout_valid_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_2_n_3 : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal full_n_i_4_n_3 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal mem_reg_i_10_n_3 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_3\ : STD_LOGIC;
  signal mem_reg_i_9_n_3 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair2";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair21";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_3\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => dout_valid_i_1_n_3
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_3,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_n_i_2_n_3,
      I2 => m_axi_a_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => full_n_i_4_n_3,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => empty_n_i_3_n_3,
      O => empty_n_i_2_n_3
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => empty_n_i_3_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_3\,
      I2 => \full_n_i_3__0_n_3\,
      I3 => full_n_i_4_n_3,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_a_RVALID,
      O => full_n_i_1_n_3
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \full_n_i_2__1_n_3\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__0_n_3\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_3,
      O => full_n_i_4_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_a_RVALID,
      O => \mOutPtr[7]_i_1__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(3),
      Q => \^q\(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(4),
      Q => \^q\(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_3\,
      D => D(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_3\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_a_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_35,
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_a_RVALID,
      WEBWE(2) => m_axi_a_RVALID,
      WEBWE(1) => m_axi_a_RVALID,
      WEBWE(0) => m_axi_a_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => mem_reg_i_9_n_3,
      I3 => raddr(6),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(0),
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_3,
      I5 => raddr(1),
      O => mem_reg_i_10_n_3
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => mem_reg_i_10_n_3,
      I4 => raddr(2),
      I5 => raddr(5),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(2),
      I2 => mem_reg_i_10_n_3,
      I3 => raddr(3),
      I4 => raddr(4),
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => full_n_i_4_n_3,
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => full_n_i_4_n_3,
      I3 => raddr(0),
      I4 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => full_n_i_4_n_3,
      I3 => raddr(1),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_3,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      I5 => raddr(0),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_3,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__0_n_3\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => full_n_i_4_n_3,
      I4 => raddr(0),
      I5 => raddr(2),
      O => mem_reg_i_9_n_3
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \^q\(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_3,
      O => S(0)
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => \pout_reg[0]\,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^dout_buf_reg[34]_0\(32),
      O => empty_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_3\,
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404000"
    )
        port map (
      I0 => empty_n_i_2_n_3,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_a_RVALID,
      I3 => full_n_i_4_n_3,
      I4 => \^q\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_3\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_3\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_a_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_3\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_3\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_3\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_3\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_3\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_3\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_3\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_3\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_3\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_3\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized0\ is
  port (
    rs2f_rreq_ack : out STD_LOGIC;
    fifo_rreq_valid : out STD_LOGIC;
    \q_reg[64]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[51]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \q_reg[64]_1\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    invalid_len_event_reg2_i_2_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized0\ : entity is "vector_add_a_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_vld_i_1_n_3 : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal invalid_len_event_reg2_i_3_n_3 : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_3\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\a_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\a_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\a_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\a_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(1)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => S(0)
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => data_vld_i_1_n_3
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_3,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => empty_n_reg_0,
      I2 => CO(0),
      I3 => p_21_in,
      I4 => \^fifo_rreq_valid\,
      O => \empty_n_i_1__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_3\,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_3\,
      I2 => \q_reg[64]_1\,
      I3 => \^rs2f_rreq_ack\,
      I4 => full_n_reg_0(0),
      I5 => data_vld_reg_n_3,
      O => \full_n_i_1__0_n_3\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q\(1),
      O => \q_reg[64]_0\
    );
invalid_len_event_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg\,
      I1 => invalid_len_event_reg2_i_2_0(2),
      I2 => invalid_len_event_reg2_i_2_0(1),
      I3 => invalid_len_event_reg2_i_2_0(0),
      I4 => invalid_len_event_reg2_i_3_n_3,
      O => \sect_len_buf_reg[9]\
    );
invalid_len_event_reg2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => invalid_len_event_reg2_i_2_0(4),
      I1 => invalid_len_event_reg2_i_2_0(5),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => invalid_len_event_reg2_i_2_0(3),
      O => invalid_len_event_reg2_i_3_n_3
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      O => \sect_cnt_reg[51]\(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \last_sect_carry__3\(1),
      I1 => \last_sect_carry__3\(2),
      I2 => \last_sect_carry__3\(0),
      O => \sect_cnt_reg[51]\(0)
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_3\
    );
\mem_reg[4][64]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][65]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => \q_reg[64]_1\,
      I1 => data_vld_reg_n_3,
      I2 => \pout_reg_n_3_[1]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => push,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[64]_1\,
      D => \mem_reg[4][64]_srl5_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[64]_1\,
      D => \mem_reg[4][65]_srl5_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[0]\,
      I2 => p_21_in,
      I3 => empty_n_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC;
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    rreq_handling_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    \pout_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized1\ : entity is "vector_add_a_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized1\ is
  signal \could_multi_bursts.arlen_buf\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_vld_i_1__0_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal full_n_i_3_n_3 : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2_n_3\ : STD_LOGIC;
  signal \pout[3]_i_3_n_3\ : STD_LOGIC;
  signal \pout[3]_i_5_n_3\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q[65]_i_1__0\ : label is "soft_lutpair23";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  p_20_in <= \^p_20_in\;
  p_21_in <= \^p_21_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_a_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => m_axi_a_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rctl_ready,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[0]\,
      O => \sect_len_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[1]\,
      O => \sect_len_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \sect_len_buf_reg[9]\
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => m_axi_a_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      O => \could_multi_bursts.arlen_buf\(3)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFABAFABABA"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_a_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => \could_multi_bursts.sect_handling_reg_1\,
      O => rreq_handling_reg_1
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \pout[3]_i_3_n_3\,
      I2 => full_n_i_2_n_3,
      I3 => data_vld_reg_n_3,
      O => \data_vld_i_1__0_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_2,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_1(0),
      I5 => data_vld_reg_n_3,
      O => empty_n_i_1_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      O => next_rreq
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_3,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5_n_3\,
      I4 => pout_reg(0),
      I5 => full_n_i_3_n_3,
      O => \full_n_i_1__1_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => empty_n_reg_1(0),
      I2 => rdata_ack_t,
      I3 => empty_n_reg_2,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => full_n_i_2_n_3
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => full_n_i_3_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A8A0A8A8A"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_a_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => \could_multi_bursts.sect_handling_reg_1\,
      O => \^p_21_in\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5_n_3\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5_n_3\,
      O => \pout[2]_i_1__0_n_3\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3_n_3\,
      I1 => data_vld_reg_n_3,
      I2 => \^p_20_in\,
      I3 => \pout_reg[0]_0\,
      O => \pout[3]_i_1_n_3\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5_n_3\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2_n_3\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3_n_3\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pout_reg[0]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_a_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_3,
      O => \pout[3]_i_5_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[0]_i_1_n_3\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[1]_i_1_n_3\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[2]_i_1__0_n_3\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[3]_i_2_n_3\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAEAEAE"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => rreq_handling_reg_3,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^p_21_in\,
      O => rreq_handling_reg_0
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2A2AFF"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => Q(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_len_buf_reg[0]_0\,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => p_1_in(0),
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_len_buf_reg[1]_0\,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => p_1_in(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => \could_multi_bursts.arlen_buf_reg[3]\,
      O => \end_addr_buf_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    a_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_3 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair31";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => a_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => a_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF00F3"
    )
        port map (
      I0 => a_ARVALID,
      I1 => \state__0\(0),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(1),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_3
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_3,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => a_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__0_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => a_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \i_reg_160_reg[0]\ : out STD_LOGIC;
    \i_reg_160_reg[1]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_160_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_160_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \add_ln10_reg_380_reg[0]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_reg_160_reg[1]_1\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    a_RREADY : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice__parameterized0\ : entity is "vector_add_a_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice__parameterized0\ is
  signal \add_ln10_reg_380[0]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_4_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \add_ln10_reg_380[0]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_a_2_2_fu_86[31]_i_1\ : label is "soft_lutpair28";
begin
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => a_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => a_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\add_ln10_reg_380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF70000000"
    )
        port map (
      I0 => \add_ln10_reg_380_reg[0]\,
      I1 => \add_ln10_reg_380_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      I4 => \add_ln10_reg_380[0]_i_2_n_3\,
      I5 => add_ln10_reg_380(0),
      O => \i_reg_160_reg[0]\
    );
\add_ln10_reg_380[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg[1]_0\,
      I2 => \state_reg[1]_1\,
      O => \add_ln10_reg_380[0]_i_2_n_3\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100110011001100"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[8]\,
      I2 => \ap_CS_fsm[8]_i_4_n_3\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \i_reg_160_reg[1]_1\,
      I5 => \add_ln10_reg_380_reg[0]\,
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg[1]_0\,
      I2 => Q(1),
      I3 => icmp_ln10_reg_385,
      I4 => \state_reg[1]_1\,
      O => \ap_CS_fsm[8]_i_2_n_3\
    );
\ap_CS_fsm[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => icmp_ln10_reg_385,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg[1]_0\,
      I3 => \state_reg[1]_1\,
      I4 => Q(1),
      O => \ap_CS_fsm[8]_i_4_n_3\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080800000AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \state_reg[1]_1\,
      I4 => Q(0),
      I5 => \add_ln10_reg_380[0]_i_2_n_3\,
      O => ap_rst_n_0
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => beat_valid,
      O => s_ready_t_reg_0(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[0]\,
      O => \data_p1[0]_i_1_n_3\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[10]\,
      O => \data_p1[10]_i_1_n_3\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[11]\,
      O => \data_p1[11]_i_1_n_3\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[12]\,
      O => \data_p1[12]_i_1_n_3\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[13]\,
      O => \data_p1[13]_i_1_n_3\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[14]\,
      O => \data_p1[14]_i_1_n_3\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[15]\,
      O => \data_p1[15]_i_1_n_3\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[16]\,
      O => \data_p1[16]_i_1_n_3\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[17]\,
      O => \data_p1[17]_i_1_n_3\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[18]\,
      O => \data_p1[18]_i_1_n_3\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[19]\,
      O => \data_p1[19]_i_1_n_3\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[1]\,
      O => \data_p1[1]_i_1_n_3\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[20]\,
      O => \data_p1[20]_i_1_n_3\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[21]\,
      O => \data_p1[21]_i_1_n_3\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[22]\,
      O => \data_p1[22]_i_1_n_3\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[23]\,
      O => \data_p1[23]_i_1_n_3\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[24]\,
      O => \data_p1[24]_i_1_n_3\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[25]\,
      O => \data_p1[25]_i_1_n_3\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[26]\,
      O => \data_p1[26]_i_1_n_3\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[27]\,
      O => \data_p1[27]_i_1_n_3\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[28]\,
      O => \data_p1[28]_i_1_n_3\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[29]\,
      O => \data_p1[29]_i_1_n_3\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[2]\,
      O => \data_p1[2]_i_1_n_3\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[30]\,
      O => \data_p1[30]_i_1_n_3\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => a_RREADY,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_1,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[31]\,
      O => \data_p1[31]_i_2_n_3\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[3]\,
      O => \data_p1[3]_i_1_n_3\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[4]\,
      O => \data_p1[4]_i_1_n_3\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[5]\,
      O => \data_p1[5]_i_1_n_3\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[6]\,
      O => \data_p1[6]_i_1_n_3\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[7]\,
      O => \data_p1[7]_i_1_n_3\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[8]\,
      O => \data_p1[8]_i_1_n_3\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[9]\,
      O => \data_p1[9]_i_1_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_3\,
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_3\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(31),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
\i_reg_160[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0ACC0A0A0A"
    )
        port map (
      I0 => \add_ln10_reg_380_reg[0]\,
      I1 => add_ln10_reg_380(0),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg[1]_0\,
      I5 => \add_ln10_reg_380_reg[0]_0\,
      O => \i_reg_160_reg[0]_0\
    );
\i_reg_160[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0ACC0A0A0A"
    )
        port map (
      I0 => \i_reg_160_reg[1]_1\,
      I1 => add_ln10_reg_380(1),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg[1]_0\,
      I5 => \add_ln10_reg_380_reg[0]_0\,
      O => \i_reg_160_reg[1]\
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(1),
      I2 => a_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_3\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => a_RREADY,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => s_ready_t_reg_1,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4F4F4F4F4F"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => state(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg[1]_0\,
      I4 => Q(1),
      I5 => \state_reg[1]_1\,
      O => \state[1]_i_1__0_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_3\,
      Q => state(1),
      S => SR(0)
    );
\tmp_a_2_1_fu_82[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i_reg_160_reg[1]_1\,
      I1 => \add_ln10_reg_380_reg[0]\,
      I2 => \state_reg[1]_1\,
      I3 => Q(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg[1]_0\,
      O => \i_reg_160_reg[1]_0\(0)
    );
\tmp_a_2_2_fu_86[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \state_reg[1]_1\,
      I1 => Q(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg[1]_0\,
      I4 => \i_reg_160_reg[1]_1\,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\tmp_a_2_fu_78[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \i_reg_160_reg[1]_1\,
      I1 => \add_ln10_reg_380_reg[0]\,
      I2 => \state_reg[1]_1\,
      I3 => Q(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg[1]_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_buffer__parameterized0\ : entity is "vector_add_b_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \dout_valid_i_1__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \full_n_i_3__2_n_3\ : STD_LOGIC;
  signal \full_n_i_4__0_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__2_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \mem_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_8__1_n_3\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_3\ : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair93";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair112";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_3\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => SR(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => \dout_valid_i_1__0_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_3\,
      Q => \^beat_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__0_n_3\,
      I2 => m_axi_b_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => \full_n_i_4__0_n_3\,
      I5 => empty_n_reg_n_3,
      O => \empty_n_i_1__0_n_3\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__0_n_3\,
      O => \empty_n_i_2__0_n_3\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_3\,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_3\,
      I2 => \full_n_i_3__2_n_3\,
      I3 => \full_n_i_4__0_n_3\,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_b_RVALID,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \full_n_i_2__4_n_3\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__2_n_3\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_3,
      O => \full_n_i_4__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_b_RVALID,
      O => \mOutPtr[7]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(3),
      Q => \^q\(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(4),
      Q => \^q\(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__2_n_3\,
      D => D(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__1_n_3\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_b_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_35,
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_b_RVALID,
      WEBWE(2) => m_axi_b_RVALID,
      WEBWE(1) => m_axi_b_RVALID,
      WEBWE(0) => m_axi_b_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(0),
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_3,
      I5 => raddr(1),
      O => \mem_reg_i_10__0_n_3\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => \mem_reg_i_9__0_n_3\,
      I3 => raddr(6),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => \mem_reg_i_10__0_n_3\,
      I4 => raddr(2),
      I5 => raddr(5),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(2),
      I2 => \mem_reg_i_10__0_n_3\,
      I3 => raddr(3),
      I4 => raddr(4),
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => \full_n_i_4__0_n_3\,
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \full_n_i_4__0_n_3\,
      I3 => raddr(0),
      I4 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => \full_n_i_4__0_n_3\,
      I3 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_3,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      I5 => raddr(0),
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_3,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__1_n_3\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => \full_n_i_4__0_n_3\,
      I4 => raddr(0),
      I5 => raddr(2),
      O => \mem_reg_i_9__0_n_3\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \^q\(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_3,
      O => S(0)
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => \pout_reg[0]\,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^dout_buf_reg[34]_0\(32),
      O => empty_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__1_n_3\,
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SR(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404000"
    )
        port map (
      I0 => \empty_n_i_2__0_n_3\,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_b_RVALID,
      I3 => \full_n_i_4__0_n_3\,
      I4 => \^q\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_3\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_3\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_3\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_3\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_3\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_3\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_3\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_3\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_b_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_3\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_3\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_3\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_3\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_3\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_3\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_3\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_3\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_3\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_3\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized0\ is
  port (
    rs2f_rreq_ack : out STD_LOGIC;
    fifo_rreq_valid : out STD_LOGIC;
    \q_reg[64]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[51]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \q_reg[64]_1\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \invalid_len_event_reg2_i_2__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized0\ : entity is "vector_add_b_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__1_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \full_n_i_2__3_n_3\ : STD_LOGIC;
  signal \invalid_len_event_reg2_i_3__0_n_3\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_3\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\b_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\b_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\b_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\b_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(1)
    );
\align_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => S(0)
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => \data_vld_i_1__1_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => empty_n_reg_0,
      I2 => CO(0),
      I3 => p_21_in,
      I4 => \^fifo_rreq_valid\,
      O => \empty_n_i_1__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_3\,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_3\,
      I2 => \q_reg[64]_1\,
      I3 => \^rs2f_rreq_ack\,
      I4 => full_n_reg_0(0),
      I5 => data_vld_reg_n_3,
      O => \full_n_i_1__3_n_3\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__3_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q\(1),
      O => \q_reg[64]_0\
    );
\invalid_len_event_reg2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg\,
      I1 => \invalid_len_event_reg2_i_2__0_0\(2),
      I2 => \invalid_len_event_reg2_i_2__0_0\(1),
      I3 => \invalid_len_event_reg2_i_2__0_0\(0),
      I4 => \invalid_len_event_reg2_i_3__0_n_3\,
      O => \sect_len_buf_reg[9]\
    );
\invalid_len_event_reg2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \invalid_len_event_reg2_i_2__0_0\(4),
      I1 => \invalid_len_event_reg2_i_2__0_0\(5),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => \invalid_len_event_reg2_i_2__0_0\(3),
      O => \invalid_len_event_reg2_i_3__0_n_3\
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      O => \sect_cnt_reg[51]\(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \last_sect_carry__3\(1),
      I1 => \last_sect_carry__3\(2),
      I2 => \last_sect_carry__3\(0),
      O => \sect_cnt_reg[51]\(0)
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_3\
    );
\mem_reg[4][64]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][65]_srl5_n_3\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => \q_reg[64]_1\,
      I1 => data_vld_reg_n_3,
      I2 => \pout_reg_n_3_[1]\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => push,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => data_vld_reg_n_3,
      I5 => \q_reg[64]_1\,
      O => \pout[2]_i_1__0_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[64]_1\,
      D => \mem_reg[4][64]_srl5_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[64]_1\,
      D => \mem_reg[4][65]_srl5_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[0]\,
      I2 => p_21_in,
      I3 => empty_n_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC;
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    rreq_handling_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    \pout_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized1\ : entity is "vector_add_b_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized1\ is
  signal \could_multi_bursts.arlen_buf\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_vld_i_1__2_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \full_n_i_2__2_n_3\ : STD_LOGIC;
  signal \full_n_i_3__1_n_3\ : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_5__0_n_3\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pout[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q[65]_i_1__1\ : label is "soft_lutpair114";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  p_20_in <= \^p_20_in\;
  p_21_in <= \^p_21_in\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_b_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => m_axi_b_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rctl_ready,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[0]\,
      O => \sect_len_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[1]\,
      O => \sect_len_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^p_20_in\,
      I2 => \could_multi_bursts.arlen_buf\(3),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \sect_len_buf_reg[9]\
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => m_axi_b_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      O => \could_multi_bursts.arlen_buf\(3)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFABAFABABA"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_b_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => \could_multi_bursts.sect_handling_reg_1\,
      O => rreq_handling_reg_1
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \pout[3]_i_3__0_n_3\,
      I2 => \full_n_i_2__2_n_3\,
      I3 => data_vld_reg_n_3,
      O => \data_vld_i_1__2_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_2,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_1(0),
      I5 => data_vld_reg_n_3,
      O => \empty_n_i_1__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_3\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      O => next_rreq
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__2_n_3\,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5__0_n_3\,
      I4 => pout_reg(0),
      I5 => \full_n_i_3__1_n_3\,
      O => \full_n_i_1__4_n_3\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => empty_n_reg_1(0),
      I2 => rdata_ack_t,
      I3 => empty_n_reg_2,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => \full_n_i_2__2_n_3\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => \full_n_i_3__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_3\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A8A0A8A8A"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => m_axi_b_ARREADY,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => \could_multi_bursts.sect_handling_reg_1\,
      O => \^p_21_in\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5__0_n_3\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5__0_n_3\,
      O => \pout[2]_i_1__1_n_3\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_3\,
      I1 => data_vld_reg_n_3,
      I2 => \^p_20_in\,
      I3 => \pout_reg[0]_0\,
      O => \pout[3]_i_1__0_n_3\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5__0_n_3\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2__0_n_3\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__0_n_3\
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pout_reg[0]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_b_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_3,
      O => \pout[3]_i_5__0_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[0]_i_1__0_n_3\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[1]_i_1__0_n_3\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[2]_i_1__1_n_3\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[3]_i_2__0_n_3\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q[65]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAEAEAE"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => rreq_handling_reg_3,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^p_21_in\,
      O => rreq_handling_reg_0
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2A2AFF"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => Q(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF00000000"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      I5 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_len_buf_reg[0]_0\,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => p_1_in(0),
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_len_buf_reg[1]_0\,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => p_1_in(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => \could_multi_bursts.arlen_buf_reg[3]\,
      O => \end_addr_buf_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_ARREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair121";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => a_ARREADY,
      I3 => ap_start,
      O => \^ap_cs_fsm_reg[0]\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF00F3"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => \state__0\(0),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(1),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => \^ap_cs_fsm_reg[0]\,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__2_n_3\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => state(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1__1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_3\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \add_ln10_reg_380_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln10_reg_380_reg[1]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_0\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_1\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    \icmp_ln10_reg_385_reg[0]\ : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice__parameterized0\ : entity is "vector_add_b_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln10_reg_3800 : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair120";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \add_ln10_reg_380[1]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair119";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^state_reg[0]_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^state_reg[0]_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg[1]_0\(0),
      I2 => \state_reg[1]_1\(1),
      I3 => \state_reg[1]_2\,
      O => \^state_reg[0]_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\add_ln10_reg_380[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C55FFFF3CAA0000"
    )
        port map (
      I0 => add_ln10_reg_380(0),
      I1 => \add_ln10_reg_380_reg[1]\,
      I2 => \add_ln10_reg_380_reg[1]_0\,
      I3 => \add_ln10_reg_380_reg[1]_1\,
      I4 => add_ln10_reg_3800,
      I5 => add_ln10_reg_380(1),
      O => \add_ln10_reg_380_reg[0]\
    );
\add_ln10_reg_380[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \state_reg[1]_1\(1),
      I2 => \state_reg[1]_2\,
      I3 => \^q\(0),
      I4 => \state_reg[1]_0\(0),
      O => add_ln10_reg_3800
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFF0CFFFFFF0C"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[7]\,
      I2 => \add_ln10_reg_380_reg[1]_1\,
      I3 => \state_reg[1]_1\(0),
      I4 => \state_reg[1]_1\(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A3FFF3FFF3FFF3F"
    )
        port map (
      I0 => icmp_ln10_reg_385,
      I1 => \add_ln10_reg_380_reg[1]_0\,
      I2 => \add_ln10_reg_380_reg[1]\,
      I3 => \state_reg[1]_2\,
      I4 => \^q\(0),
      I5 => \state_reg[1]_0\(0),
      O => \ap_CS_fsm[7]_i_2_n_3\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \state_reg[1]_1\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[7]_i_2_n_3\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ap_rst_n_0
    );
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[0]\,
      O => \data_p1[0]_i_1__0_n_3\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[10]\,
      O => \data_p1[10]_i_1__0_n_3\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[11]\,
      O => \data_p1[11]_i_1__0_n_3\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[12]\,
      O => \data_p1[12]_i_1__0_n_3\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[13]\,
      O => \data_p1[13]_i_1__0_n_3\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[14]\,
      O => \data_p1[14]_i_1__0_n_3\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[15]\,
      O => \data_p1[15]_i_1__0_n_3\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[16]\,
      O => \data_p1[16]_i_1__0_n_3\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[17]\,
      O => \data_p1[17]_i_1__0_n_3\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[18]\,
      O => \data_p1[18]_i_1__0_n_3\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[19]\,
      O => \data_p1[19]_i_1__0_n_3\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[1]\,
      O => \data_p1[1]_i_1__0_n_3\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[20]\,
      O => \data_p1[20]_i_1__0_n_3\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[21]\,
      O => \data_p1[21]_i_1__0_n_3\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[22]\,
      O => \data_p1[22]_i_1__0_n_3\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[23]\,
      O => \data_p1[23]_i_1__0_n_3\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[24]\,
      O => \data_p1[24]_i_1__0_n_3\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[25]\,
      O => \data_p1[25]_i_1__0_n_3\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[26]\,
      O => \data_p1[26]_i_1__0_n_3\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[27]\,
      O => \data_p1[27]_i_1__0_n_3\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[28]\,
      O => \data_p1[28]_i_1__0_n_3\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[29]\,
      O => \data_p1[29]_i_1__0_n_3\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[2]\,
      O => \data_p1[2]_i_1__0_n_3\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[30]\,
      O => \data_p1[30]_i_1__0_n_3\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^state_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_0,
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[31]\,
      O => \data_p1[31]_i_2__0_n_3\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[3]\,
      O => \data_p1[3]_i_1__0_n_3\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[4]\,
      O => \data_p1[4]_i_1__0_n_3\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[5]\,
      O => \data_p1[5]_i_1__0_n_3\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[6]\,
      O => \data_p1[6]_i_1__0_n_3\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[7]\,
      O => \data_p1[7]_i_1__0_n_3\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[8]\,
      O => \data_p1[8]_i_1__0_n_3\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_3_[9]\,
      O => \data_p1[9]_i_1__0_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__0_n_3\,
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_3\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(31),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
\icmp_ln10_reg_385[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFF51110000"
    )
        port map (
      I0 => \icmp_ln10_reg_385_reg[0]\,
      I1 => \state_reg[1]_2\,
      I2 => \^q\(0),
      I3 => \state_reg[1]_0\(0),
      I4 => \state_reg[1]_1\(1),
      I5 => icmp_ln10_reg_385,
      O => ap_enable_reg_pp0_iter1_reg
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => \^state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_3\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__1_n_3\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4F4F4F4F4F"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => \state_reg[1]_0\(0),
      I4 => \state_reg[1]_1\(1),
      I5 => \state_reg[1]_2\,
      O => \state[1]_i_1__2_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \i_2_reg_183_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_2_reg_183_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_2_reg_183_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_30_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \dout_buf_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    i_2_reg_183 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_2_reg_183_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : in STD_LOGIC;
    \mOutPtr_reg[7]_0\ : in STD_LOGIC;
    c_AWREADY : in STD_LOGIC;
    icmp_ln21_reg_420 : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_equal_gen.len_cnt_reg[0]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy_0 : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    m_axi_c_WLAST : in STD_LOGIC;
    \mOutPtr_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[12]_i_2_n_3\ : STD_LOGIC;
  signal c_WREADY : STD_LOGIC;
  signal c_WVALID : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_3\ : STD_LOGIC;
  signal \empty_n_i_4__0_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \full_n_i_3__4_n_3\ : STD_LOGIC;
  signal \^i_2_reg_183_reg[1]\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^moutptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \mem_reg_i_10__1_n_3\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_30_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_3 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_equal_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \empty_n_i_4__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair184";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_write/buff_wdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair208";
begin
  SR(0) <= \^sr\(0);
  \i_2_reg_183_reg[1]\ <= \^i_2_reg_183_reg[1]\;
  \mOutPtr_reg[5]_0\(5 downto 0) <= \^moutptr_reg[5]_0\(5 downto 0);
  p_30_in <= \^p_30_in\;
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB000B0"
    )
        port map (
      I0 => \^i_2_reg_183_reg[1]\,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => c_AWREADY,
      O => D(0)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F7777"
    )
        port map (
      I0 => i_2_reg_183(1),
      I1 => i_2_reg_183(0),
      I2 => c_WREADY,
      I3 => icmp_ln21_reg_420,
      I4 => \mOutPtr_reg[7]_0\,
      O => \^i_2_reg_183_reg[1]\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(1),
      I2 => i_2_reg_183(1),
      I3 => i_2_reg_183(0),
      I4 => \ap_CS_fsm[12]_i_2_n_3\,
      O => D(1)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg[7]_0\,
      I1 => icmp_ln21_reg_420,
      I2 => c_WREADY,
      O => \ap_CS_fsm[12]_i_2_n_3\
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA0080800000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter1_reg,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => \mOutPtr_reg[7]_0\,
      I4 => \ap_CS_fsm[12]_i_2_n_3\,
      I5 => \i_2_reg_183_reg[1]_1\,
      O => ap_rst_n_0
    );
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_burst,
      I1 => WVALID_Dummy_0,
      I2 => m_axi_c_WLAST,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => \bus_equal_gen.len_cnt_reg[0]\(1),
      I2 => \bus_equal_gen.len_cnt_reg[0]\(0),
      I3 => \bus_equal_gen.len_cnt_reg[0]\(3),
      I4 => \bus_equal_gen.len_cnt_reg[0]\(2),
      I5 => \bus_equal_gen.len_cnt_reg[0]_0\,
      O => next_burst
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => data_valid,
      I1 => burst_valid,
      I2 => WVALID_Dummy_0,
      I3 => WVALID_Dummy,
      O => dout_valid_reg_0
    );
\bus_equal_gen.data_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data_valid,
      I1 => burst_valid,
      I2 => WVALID_Dummy_0,
      O => \^p_30_in\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\could_multi_bursts.araddr_buf[63]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_3\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_3\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_3\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => data_valid,
      I1 => WVALID_Dummy_0,
      I2 => burst_valid,
      I3 => empty_n_reg_n_3,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_3\,
      Q => \dout_buf_reg[35]_0\(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \dout_buf_reg[35]_0\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => pop,
      I2 => data_valid,
      O => \dout_valid_i_1__1_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_3\,
      Q => data_valid,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF83"
    )
        port map (
      I0 => \empty_n_i_2__2_n_3\,
      I1 => pop,
      I2 => \empty_n_i_3__2_n_3\,
      I3 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      I1 => mOutPtr_reg(6),
      I2 => \^moutptr_reg[5]_0\(4),
      I3 => \^moutptr_reg[5]_0\(0),
      I4 => \empty_n_i_4__0_n_3\,
      O => \empty_n_i_2__2_n_3\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => icmp_ln21_reg_420,
      I1 => \mOutPtr_reg[7]_0\,
      I2 => Q(1),
      I3 => c_WREADY,
      O => \empty_n_i_3__2_n_3\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(2),
      I1 => mOutPtr_reg(7),
      I2 => \^moutptr_reg[5]_0\(3),
      I3 => \^moutptr_reg[5]_0\(5),
      O => \empty_n_i_4__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => \^sr\(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => c_WREADY,
      I3 => pop,
      I4 => \empty_n_i_3__2_n_3\,
      O => \full_n_i_1__5_n_3\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      I2 => \^moutptr_reg[5]_0\(0),
      I3 => \^moutptr_reg[5]_0\(1),
      I4 => \full_n_i_3__4_n_3\,
      O => p_1_in
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(3),
      I1 => \^moutptr_reg[5]_0\(4),
      I2 => \^moutptr_reg[5]_0\(2),
      I3 => \^moutptr_reg[5]_0\(5),
      O => \full_n_i_3__4_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_3\,
      Q => c_WREADY,
      R => '0'
    );
\i_2_reg_183[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAAAAAAA00000000"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => i_2_reg_183(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => Q(1),
      I4 => \ap_CS_fsm[12]_i_2_n_3\,
      I5 => \i_2_reg_183_reg[1]_1\,
      O => \i_2_reg_183_reg[0]\
    );
\i_2_reg_183[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2_n_3\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp2_iter0,
      I3 => i_2_reg_183(1),
      I4 => i_2_reg_183(0),
      I5 => \i_2_reg_183_reg[1]_1\,
      O => \ap_CS_fsm_reg[11]\
    );
\icmp_ln21_reg_420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888FF00FF00"
    )
        port map (
      I0 => i_2_reg_183(1),
      I1 => i_2_reg_183(0),
      I2 => c_WREADY,
      I3 => icmp_ln21_reg_420,
      I4 => \mOutPtr_reg[7]_0\,
      I5 => Q(1),
      O => \i_2_reg_183_reg[1]_0\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(0),
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => c_WREADY,
      I1 => Q(1),
      I2 => \mOutPtr_reg[7]_0\,
      I3 => icmp_ln21_reg_420,
      I4 => pop,
      O => \mOutPtr[7]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \^moutptr_reg[5]_0\(0),
      R => \^sr\(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(0),
      Q => \^moutptr_reg[5]_0\(1),
      R => \^sr\(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(1),
      Q => \^moutptr_reg[5]_0\(2),
      R => \^sr\(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(2),
      Q => \^moutptr_reg[5]_0\(3),
      R => \^sr\(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(3),
      Q => \^moutptr_reg[5]_0\(4),
      R => \^sr\(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(4),
      Q => \^moutptr_reg[5]_0\(5),
      R => \^sr\(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(5),
      Q => mOutPtr_reg(6),
      R => \^sr\(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_1\(6),
      Q => mOutPtr_reg(7),
      R => \^sr\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \q_tmp_reg[31]_0\(15 downto 0),
      DIBDI(15 downto 0) => \q_tmp_reg[31]_0\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => c_WREADY,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => c_WVALID,
      WEBWE(2) => c_WVALID,
      WEBWE(1) => c_WVALID,
      WEBWE(0) => c_WVALID
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(4),
      I5 => pop,
      O => \mem_reg_i_10__1_n_3\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__1_n_3\,
      I2 => raddr(5),
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_10__1_n_3\,
      I2 => raddr(6),
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_i_10__1_n_3\,
      I1 => raddr(5),
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => pop,
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(2),
      I1 => pop,
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => c_WREADY,
      I2 => \mOutPtr_reg[7]_0\,
      I3 => icmp_ln21_reg_420,
      O => c_WVALID
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(4),
      I1 => \^moutptr_reg[5]_0\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(3),
      I1 => \^moutptr_reg[5]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(2),
      I1 => \^moutptr_reg[5]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      I1 => \^moutptr_reg[5]_0\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655555555555555"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      I1 => pop,
      I2 => icmp_ln21_reg_420,
      I3 => \mOutPtr_reg[7]_0\,
      I4 => Q(1),
      I5 => c_WREADY,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \q_tmp_reg[31]_0\(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => show_ahead_i_2_n_3,
      I1 => \^moutptr_reg[5]_0\(0),
      I2 => pop,
      I3 => \^moutptr_reg[5]_0\(3),
      I4 => \empty_n_i_3__2_n_3\,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(2),
      I1 => \^moutptr_reg[5]_0\(5),
      I2 => mOutPtr_reg(6),
      I3 => mOutPtr_reg(7),
      I4 => \^moutptr_reg[5]_0\(1),
      I5 => \^moutptr_reg[5]_0\(4),
      O => show_ahead_i_2_n_3
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\tmp_2_reg_424[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A002A2A2A2A"
    )
        port map (
      I0 => Q(1),
      I1 => i_2_reg_183(0),
      I2 => i_2_reg_183(1),
      I3 => c_WREADY,
      I4 => icmp_ln21_reg_420,
      I5 => \mOutPtr_reg[7]_0\,
      O => E(0)
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_3\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_3\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_3\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_3\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_3\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_3\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_3\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_3\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => c_WREADY,
      I1 => Q(1),
      I2 => \mOutPtr_reg[7]_0\,
      I3 => icmp_ln21_reg_420,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_3\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_3\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_3\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_3\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_3\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_3\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_3\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_3\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_3\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_3\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_c_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer__parameterized0\ : entity is "vector_add_c_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__2_n_3\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \full_n_i_2__9_n_3\ : STD_LOGIC;
  signal \full_n_i_3__5_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__0_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_valid_i_1__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair182";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => dout_valid_reg_1,
      I1 => rdata_ack_t,
      I2 => empty_n_reg_n_3,
      I3 => beat_valid,
      O => \dout_valid_i_1__2_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__2_n_3\,
      Q => beat_valid,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__3_n_3\,
      I1 => \empty_n_i_3__3_n_3\,
      I2 => pop,
      I3 => m_axi_c_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_3,
      O => \empty_n_i_1__1_n_3\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(5),
      O => \empty_n_i_2__3_n_3\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => mOutPtr_reg(7),
      I3 => mOutPtr_reg(6),
      O => \empty_n_i_3__3_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_3\,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_3\,
      I2 => \full_n_i_3__5_n_3\,
      I3 => pop,
      I4 => m_axi_c_RVALID,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__6_n_3\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => mOutPtr_reg(7),
      I3 => mOutPtr_reg(6),
      O => \full_n_i_2__9_n_3\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \full_n_i_3__5_n_3\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4CC"
    )
        port map (
      I0 => beat_valid,
      I1 => empty_n_reg_n_3,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787888877778888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_c_RVALID,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_n_3,
      I5 => beat_valid,
      O => \mOutPtr[7]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(3),
      Q => \^q\(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(4),
      Q => \^q\(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => D(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
\p_0_out_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_c_RVALID,
      I3 => \^full_n_reg_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[2]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC;
    push : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[1]_i_3_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_3\ : STD_LOGIC;
  signal empty_n_i_4_n_3 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair210";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\c_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  \could_multi_bursts.loop_cnt_reg[5]\ <= \^could_multi_bursts.loop_cnt_reg[5]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(2 downto 0) <= \^in\(2 downto 0);
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \^q\(2),
      I2 => Q(1),
      I3 => \^q\(1),
      I4 => \empty_n_i_3__1_n_3\,
      O => \bus_equal_gen.len_cnt_reg[2]\
    );
\could_multi_bursts.awaddr_buf[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      I2 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I5 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\,
      I1 => \^could_multi_bursts.loop_cnt_reg[5]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => \^could_multi_bursts.loop_cnt_reg[5]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F535"
    )
        port map (
      I0 => \^could_multi_bursts.loop_cnt_reg[2]\,
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I2 => \could_multi_bursts.awlen_buf_reg[3]\,
      I3 => \could_multi_bursts.awlen_buf[1]_i_3_n_3\,
      O => \^could_multi_bursts.loop_cnt_reg[5]\
    );
\could_multi_bursts.awlen_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      I2 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      O => \could_multi_bursts.awlen_buf[1]_i_3_n_3\
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \^in\(2)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC4FFFFFFFF"
    )
        port map (
      I0 => pop0,
      I1 => data_vld_reg_n_3,
      I2 => \pout_reg_n_3_[2]\,
      I3 => \pout_reg_n_3_[0]\,
      I4 => \pout_reg_n_3_[1]\,
      I5 => \pout_reg[2]_0\,
      O => \data_vld_i_1__3_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \empty_n_i_2__1_n_3\,
      I1 => E(0),
      I2 => \^burst_valid\,
      O => pop0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \empty_n_i_3__1_n_3\,
      I1 => \^q\(1),
      I2 => Q(1),
      I3 => \^q\(2),
      I4 => Q(2),
      I5 => empty_n_i_4_n_3,
      O => \empty_n_i_2__1_n_3\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => Q(0),
      I2 => \^q\(3),
      I3 => Q(3),
      O => \empty_n_i_3__1_n_3\
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => empty_n_i_4_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \pout_reg[2]_0\,
      I3 => \full_n_i_2__5_n_3\,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \full_n_i_1__7_n_3\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__5_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_3\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B7B7B7B84848404"
    )
        port map (
      I0 => pop0,
      I1 => data_vld_reg_n_3,
      I2 => \pout_reg[2]_0\,
      I3 => \pout_reg_n_3_[2]\,
      I4 => \pout_reg_n_3_[1]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98AAAAAAAA66AAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[1]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => \pout_reg[2]_0\,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0F078F0F0"
    )
        port map (
      I0 => \pout_reg_n_3_[1]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => \pout_reg[2]_0\,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized0\ is
  port (
    rs2f_wreq_ack : out STD_LOGIC;
    fifo_wreq_valid : out STD_LOGIC;
    \q_reg[65]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    next_wreq : out STD_LOGIC;
    \q_reg[65]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[51]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized0\ : entity is "vector_add_c_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__4_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_3\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair223";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\c_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\c_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\c_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\c_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => \^q\(1),
      I2 => \^fifo_wreq_valid\,
      I3 => \^q\(0),
      I4 => ap_rst_n,
      O => \q_reg[65]_0\(0)
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_3_[1]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => pop0,
      I4 => data_vld_reg_n_3,
      I5 => \pout[2]_i_2__0_n_3\,
      O => \data_vld_i_1__4_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => CO(0),
      I3 => p_26_in,
      I4 => \^fifo_wreq_valid\,
      O => \empty_n_i_1__5_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_3\,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => p_26_in,
      I3 => CO(0),
      I4 => fifo_wreq_valid_buf_reg_0,
      O => next_wreq
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rs2f_wreq_ack\,
      I2 => full_n_reg_0(0),
      I3 => \full_n_i_2__6_n_3\,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \full_n_i_1__8_n_3\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      O => \full_n_i_2__6_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_3\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => S(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(0),
      O => \q_reg[65]_1\
    );
\last_sect_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      O => \sect_cnt_reg[51]\(1)
    );
\last_sect_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3\(1),
      I2 => \last_sect_carry__3\(0),
      O => \sect_cnt_reg[51]\(0)
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_3\
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][65]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D7D82828202"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout[2]_i_2__0_n_3\,
      I2 => pop0,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2F0F03CF0F0F0F0"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[1]\,
      I3 => pop0,
      I4 => \pout[2]_i_2__0_n_3\,
      I5 => data_vld_reg_n_3,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAA6AAAAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[1]\,
      I3 => pop0,
      I4 => \pout[2]_i_2__0_n_3\,
      I5 => data_vld_reg_n_3,
      O => \pout[2]_i_1_n_3\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => full_n_reg_0(0),
      O => \pout[2]_i_2__0_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][64]_srl5_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][65]_srl5_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized1\ is
  port (
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_in : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    push : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    last_sect_buf0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \end_addr_buf_reg[31]\ : out STD_LOGIC;
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_c_AWREADY : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    wreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_2 : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    m_axi_c_BVALID : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[0]\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[1]\ : in STD_LOGIC;
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized1\ : entity is "vector_add_c_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[63]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[63]_i_4_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \full_n_i_2__7_n_3\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_3\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_3__1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_4__1_n_3\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \align_len[31]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_vld_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair219";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\c_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\c_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\c_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\c_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pout[3]_i_4__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair216";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  p_26_in <= \^p_26_in\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^p_26_in\,
      I3 => fifo_wreq_valid,
      O => E(0)
    );
\align_len[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => CO(0),
      I4 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A00AAAA8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I2 => m_axi_c_AWREADY,
      I3 => AWVALID_Dummy,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => invalid_len_event_reg2,
      O => ap_rst_n_1
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222A22222"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[63]_i_3_n_3\,
      I1 => AWVALID_Dummy,
      I2 => m_axi_c_AWREADY,
      I3 => \could_multi_bursts.awaddr_buf[63]_i_4_n_3\,
      I4 => \could_multi_bursts.loop_cnt_reg[0]\,
      I5 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => fifo_resp_ready,
      I2 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[63]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => m_axi_c_WREADY,
      I2 => \could_multi_bursts.loop_cnt_reg[0]_1\(0),
      O => \could_multi_bursts.awaddr_buf[63]_i_4_n_3\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => CO(0),
      I1 => \could_multi_bursts.sect_handling_reg_1\,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => \^could_multi_bursts.next_loop\,
      O => last_sect_buf0
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5D00"
    )
        port map (
      I0 => \pout[3]_i_3__1_n_3\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_3,
      I4 => \^could_multi_bursts.next_loop\,
      O => \data_vld_i_1__5_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__6_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_3\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_resp_ready,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__7_n_3\,
      I4 => data_vld_reg_n_3,
      I5 => pop0_0,
      O => \full_n_i_1__9_n_3\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \full_n_i_2__7_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_3\,
      Q => fifo_resp_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => wreq_handling_reg_1,
      O => \^p_26_in\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => invalid_len_event_reg2,
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_3\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => next_resp_reg,
      I4 => m_axi_c_BVALID,
      O => next_resp0
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__1_n_3\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => \^could_multi_bursts.next_loop\,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \pout[1]_i_1__1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(0),
      I2 => \pout[3]_i_4__1_n_3\,
      I3 => pout_reg(1),
      O => \pout[2]_i_1_n_3\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^could_multi_bursts.next_loop\,
      O => invalid_len_event_reg2_reg
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => next_resp_reg,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(1),
      I4 => aw2b_bdata(0),
      O => push_0
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08004844"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => data_vld_reg_n_3,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => \pout[3]_i_3__1_n_3\,
      O => \pout[3]_i_1__1_n_3\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(0),
      I2 => \pout[3]_i_4__1_n_3\,
      I3 => pout_reg(1),
      I4 => pout_reg(2),
      O => \pout[3]_i_2__1_n_3\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__1_n_3\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => data_vld_reg_n_3,
      I3 => \^could_multi_bursts.next_loop\,
      O => \pout[3]_i_4__1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_3\,
      D => \pout[0]_i_1__1_n_3\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_3\,
      D => \pout[1]_i_1__1_n_3\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_3\,
      D => \pout[2]_i_1_n_3\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_3\,
      D => \pout[3]_i_2__1_n_3\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0_0
    );
\q[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => \could_multi_bursts.sect_handling_reg_2\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_wreq_valid,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][1]_srl15_n_3\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444044404445555"
    )
        port map (
      I0 => Q(0),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(19),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(20),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(21),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(22),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(23),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(24),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(25),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(26),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(27),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(28),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(29),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(30),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(31),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(32),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(33),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(34),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(35),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(36),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(37),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(38),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(39),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(40),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(41),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(42),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(43),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(44),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(45),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(46),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(47),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(48),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(49),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(50)
    );
\sect_cnt[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^p_26_in\,
      I2 => wreq_handling_reg_2,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(50),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088808880888AAAA"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^p_26_in\,
      I4 => wreq_handling_reg_2,
      I5 => fifo_wreq_valid,
      O => D(9)
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8C"
    )
        port map (
      I0 => \sect_len_buf_reg[0]\,
      I1 => \^p_26_in\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[0]_0\,
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8C"
    )
        port map (
      I0 => \sect_len_buf_reg[1]\,
      I1 => \^p_26_in\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[1]_0\,
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8C"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => \^p_26_in\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[3]\,
      O => \end_addr_buf_reg[31]\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^p_26_in\,
      I2 => CO(0),
      I3 => wreq_handling_reg_2,
      O => wreq_handling_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized2\ : entity is "vector_add_c_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__6_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \full_n_i_2__10_n_3\ : STD_LOGIC;
  signal \full_n_i_3__3_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \full_n_i_1__10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair221";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(1),
      I2 => Q(0),
      O => D(0)
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \pout_reg_n_3_[1]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => pop0,
      I4 => data_vld_reg_n_3,
      I5 => push,
      O => \data_vld_i_1__6_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      O => \empty_n_i_1__4_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_3\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \full_n_i_2__10_n_3\,
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => data_vld_reg_n_3,
      O => \full_n_i_1__10_n_3\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0000FFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => \full_n_i_3__3_n_3\,
      I4 => \^full_n_reg_0\,
      I5 => ap_rst_n,
      O => \full_n_i_2__10_n_3\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(1),
      I1 => \^empty_n_reg_0\,
      I2 => data_vld_reg_n_3,
      I3 => push,
      O => \full_n_i_3__3_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(1),
      O => ap_done
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7B7B7B748484840"
    )
        port map (
      I0 => pop0,
      I1 => data_vld_reg_n_3,
      I2 => push,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C2F0F03CF0F0F0"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[1]\,
      I3 => push,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA6AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[0]\,
      I2 => \pout_reg_n_3_[1]\,
      I3 => push,
      I4 => data_vld_reg_n_3,
      I5 => pop0,
      O => \pout[2]_i_1_n_3\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => \^empty_n_reg_0\,
      O => pop0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice is
  port (
    c_AWREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    i_1_reg_172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice is
  signal \^c_awready\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair225";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \i_2_reg_183[1]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mem_reg[4][64]_srl5_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \state[1]_i_1__3\ : label is "soft_lutpair226";
begin
  c_AWREADY <= \^c_awready\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004000AA"
    )
        port map (
      I0 => \state__0\(0),
      I1 => Q(1),
      I2 => \^c_awready\,
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4015EA40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => Q(1),
      I2 => \^c_awready\,
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808F80"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => i_1_reg_172(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^c_awready\,
      O => D(0)
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A8880000A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => Q(1),
      I3 => \^c_awready\,
      I4 => Q(2),
      I5 => ap_enable_reg_pp2_iter0_reg,
      O => ap_rst_n_0
    );
\i_2_reg_183[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^c_awready\,
      I1 => Q(1),
      O => s_ready_t_reg_0
    );
\mem_reg[4][64]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => rs2f_wreq_ack,
      O => sel
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCCF4F"
    )
        port map (
      I0 => Q(1),
      I1 => \^c_awready\,
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_3\,
      Q => \^c_awready\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => \^c_awready\,
      I1 => Q(1),
      I2 => rs2f_wreq_ack,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__3_n_3\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => rs2f_wreq_ack,
      I2 => \^c_awready\,
      I3 => Q(1),
      I4 => state(1),
      O => \state[1]_i_1__3_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_3\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice__parameterized0\ : entity is "vector_add_c_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair183";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__4\ : label is "soft_lutpair183";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(0),
      I2 => s_ready_t_reg_0,
      I3 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F705"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__4_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_3\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_throttle is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_c_WVALID : out STD_LOGIC;
    WVALID_Dummy_0 : out STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[5]_0\ : out STD_LOGIC;
    m_axi_c_WREADY_0 : out STD_LOGIC;
    \throttl_cnt_reg[7]_1\ : out STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AWLEN : in STD_LOGIC_VECTOR ( 0 to 0 );
    throttl_cnt1 : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_throttle is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_c_wready_0\ : STD_LOGIC;
  signal m_axi_c_WVALID_INST_0_i_1_n_3 : STD_LOGIC;
  signal \p_0_out_carry__0_i_1__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_i_7_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \^throttl_cnt_reg[5]_0\ : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_5\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of m_axi_c_AWVALID_INST_0_i_1 : label is "soft_lutpair291";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  m_axi_c_WREADY_0 <= \^m_axi_c_wready_0\;
  \throttl_cnt_reg[5]_0\ <= \^throttl_cnt_reg[5]_0\;
\bus_equal_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2FFFFFFFF"
    )
        port map (
      I0 => m_axi_c_WREADY,
      I1 => m_axi_c_WVALID_INST_0_i_1_n_3,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => WVALID_Dummy,
      O => WVALID_Dummy_0
    );
\could_multi_bursts.awaddr_buf[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(8),
      O => \throttl_cnt_reg[7]_1\
    );
m_axi_c_AWVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \^throttl_cnt_reg[5]_0\,
      I1 => throttl_cnt_reg(7),
      I2 => throttl_cnt_reg(8),
      I3 => \^m_axi_c_wready_0\,
      I4 => \^q\(0),
      O => \throttl_cnt_reg[7]_0\
    );
m_axi_c_AWVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => throttl_cnt_reg(6),
      I5 => \^q\(1),
      O => \^throttl_cnt_reg[5]_0\
    );
m_axi_c_AWVALID_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555DFFFFFFFF"
    )
        port map (
      I0 => m_axi_c_WREADY,
      I1 => m_axi_c_WVALID_INST_0_i_1_n_3,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => WVALID_Dummy,
      O => \^m_axi_c_wready_0\
    );
m_axi_c_WVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => m_axi_c_WVALID_INST_0_i_1_n_3,
      O => m_axi_c_WVALID
    );
m_axi_c_WVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(8),
      I5 => throttl_cnt_reg(7),
      O => m_axi_c_WVALID_INST_0_i_1_n_3
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => A(0),
      DI(3) => A(1),
      DI(2 downto 0) => DI(2 downto 0),
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => S(2),
      S(2) => p_0_out_carry_i_7_n_3,
      S(1 downto 0) => S(1 downto 0)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__0_n_4\,
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => throttl_cnt_reg(6 downto 5),
      DI(0) => \^q\(4),
      O(3) => \p_0_out_carry__0_n_7\,
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => \p_0_out_carry__0_i_1__3_n_3\,
      S(2) => \p_0_out_carry__0_i_2__3_n_3\,
      S(1) => \p_0_out_carry__0_i_3__2_n_3\,
      S(0) => \p_0_out_carry__0_i_4_n_3\
    );
\p_0_out_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(8),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_1__3_n_3\
    );
\p_0_out_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_2__3_n_3\
    );
\p_0_out_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => throttl_cnt_reg(6),
      O => \p_0_out_carry__0_i_3__2_n_3\
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => throttl_cnt_reg(5),
      O => \p_0_out_carry__0_i_4_n_3\
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \^q\(2),
      I1 => AWLEN(0),
      I2 => throttl_cnt1,
      I3 => \^q\(3),
      O => p_0_out_carry_i_7_n_3
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_out_carry_n_10,
      Q => \^q\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_out_carry_n_9,
      Q => \^q\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_out_carry_n_8,
      Q => \^q\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_out_carry_n_7,
      Q => \^q\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_out_carry__0_n_10\,
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_out_carry__0_n_9\,
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_out_carry__0_n_8\,
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
\throttl_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_out_carry__0_n_7\,
      Q => throttl_cnt_reg(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_control_s_axi is
  port (
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    a_ARREADY : in STD_LOGIC;
    b_ARREADY : in STD_LOGIC;
    c_BVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_idle_i_1_n_3 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair297";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair296";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_control_rvalid\,
      I1 => s_axi_control_RREADY,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_control_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_BREADY,
      I3 => s_axi_control_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_control_bvalid\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AAA2AAA2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => a_ARREADY,
      I3 => b_ARREADY,
      I4 => Q(1),
      I5 => c_BVALID,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => \^ap_start\,
      I3 => a_ARREADY,
      I4 => b_ARREADY,
      I5 => \ap_CS_fsm_reg[1]_1\,
      O => D(1)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => int_ap_done_i_2_n_3,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => Q(1),
      I4 => c_BVALID,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(3),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => int_ap_done,
      R => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => int_ap_idle_i_1_n_3
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_idle_i_1_n_3,
      Q => int_ap_idle,
      R => SR(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => int_auto_restart,
      I1 => Q(1),
      I2 => c_BVALID,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => s_axi_control_WDATA(0),
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => int_auto_restart,
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => int_auto_restart,
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => \p_0_in__0\,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[0]\,
      I3 => c_BVALID,
      I4 => Q(1),
      I5 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_ier[1]_i_2_n_3\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => \p_0_in__0\,
      I3 => c_BVALID,
      I4 => Q(1),
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in,
      R => SR(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCA00"
    )
        port map (
      I0 => \^ap_start\,
      I1 => \int_ier_reg_n_3_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => \rdata[0]_i_2_n_3\,
      I4 => \rdata[0]_i_3_n_3\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => int_gie_reg_n_3,
      I4 => s_axi_control_ARADDR(3),
      I5 => \int_isr_reg_n_3_[0]\,
      O => \rdata[0]_i_3_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0E0000C2020000"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => p_1_in,
      I4 => \rdata[1]_i_2_n_3\,
      I5 => \p_0_in__0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      O => \rdata[1]_i_2_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(2),
      I4 => int_ap_idle,
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(2),
      I4 => int_ap_ready,
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(2),
      I4 => int_auto_restart,
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_read is
  port (
    \i_reg_160_reg[0]\ : out STD_LOGIC;
    \i_reg_160_reg[1]\ : out STD_LOGIC;
    out_HLS_RVALID : out STD_LOGIC;
    \i_reg_160_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_160_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]_0\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \add_ln10_reg_380_reg[0]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_reg_160_reg[1]_1\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARREADY : in STD_LOGIC;
    a_RREADY : in STD_LOGIC;
    a_ARVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_read is
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal \align_len_reg_n_3_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[3]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[0]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[1]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_50 : STD_LOGIC;
  signal fifo_rctl_n_51 : STD_LOGIC;
  signal fifo_rctl_n_52 : STD_LOGIC;
  signal fifo_rctl_n_53 : STD_LOGIC;
  signal fifo_rctl_n_54 : STD_LOGIC;
  signal fifo_rctl_n_55 : STD_LOGIC;
  signal fifo_rctl_n_56 : STD_LOGIC;
  signal fifo_rctl_n_57 : STD_LOGIC;
  signal fifo_rctl_n_58 : STD_LOGIC;
  signal fifo_rctl_n_59 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_60 : STD_LOGIC;
  signal fifo_rctl_n_61 : STD_LOGIC;
  signal fifo_rctl_n_62 : STD_LOGIC;
  signal fifo_rctl_n_63 : STD_LOGIC;
  signal fifo_rctl_n_65 : STD_LOGIC;
  signal fifo_rctl_n_66 : STD_LOGIC;
  signal fifo_rctl_n_67 : STD_LOGIC;
  signal fifo_rctl_n_69 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_70 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_3 : STD_LOGIC;
  signal first_sect_carry_i_2_n_3 : STD_LOGIC;
  signal first_sect_carry_i_3_n_3 : STD_LOGIC;
  signal first_sect_carry_i_4_n_3 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_3 : STD_LOGIC;
  signal last_sect_carry_i_2_n_3 : STD_LOGIC;
  signal last_sect_carry_i_3_n_3 : STD_LOGIC;
  signal last_sect_carry_i_4_n_3 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_reg[51]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_reg[51]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair87";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[63]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair32";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair61";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[51]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[51]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[0]_0\ <= \^could_multi_bursts.arlen_buf_reg[0]_0\;
  \could_multi_bursts.arlen_buf_reg[1]_0\ <= \^could_multi_bursts.arlen_buf_reg[1]_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\ <= \^could_multi_bursts.arlen_buf_reg[3]_0\;
  m_axi_a_ARADDR(61 downto 0) <= \^m_axi_a_araddr\(61 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_align_len0_carry_CO_UNCONNECTED(3),
      CO(2) => align_len0_carry_n_4,
      CO(1) => align_len0_carry_n_5,
      CO(0) => align_len0_carry_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => fifo_rreq_data(65 downto 64),
      DI(0) => '0',
      O(3) => align_len0(31),
      O(2 downto 1) => align_len0(3 downto 2),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => '1',
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(2),
      Q => \align_len_reg_n_3_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => SR(0)
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(3),
      Q => \align_len_reg_n_3_[3]\,
      R => SR(0)
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_8\,
      D(5) => \p_0_out_carry__0_n_9\,
      D(4) => \p_0_out_carry__0_n_10\,
      D(3) => p_0_out_carry_n_7,
      D(2) => p_0_out_carry_n_8,
      D(1) => p_0_out_carry_n_9,
      D(0) => p_0_out_carry_n_10,
      DI(0) => buff_rdata_n_52,
      Q(5 downto 0) => mOutPtr_reg(5 downto 0),
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(30) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(29) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(28) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(27) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(26) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(25) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(24) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(23) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(22) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(21) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(20) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(19) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(18) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(17) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(16) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_41,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_42,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_43,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_44,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_45,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_46,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_47,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_48,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_49,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_50,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_51,
      dout_valid_reg_0 => buff_rdata_n_53,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      empty_n_reg_0 => buff_rdata_n_18,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_15,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_16,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_17,
      m_axi_a_RRESP(1 downto 0) => m_axi_a_RRESP(1 downto 0),
      m_axi_a_RVALID => m_axi_a_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      \pout_reg[0]\ => fifo_rctl_n_3,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_51,
      Q => \bus_equal_gen.data_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_41,
      Q => \bus_equal_gen.data_buf_reg_n_3_[10]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf_reg_n_3_[11]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf_reg_n_3_[12]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf_reg_n_3_[13]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf_reg_n_3_[14]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf_reg_n_3_[15]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf_reg_n_3_[16]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf_reg_n_3_[17]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf_reg_n_3_[18]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf_reg_n_3_[19]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_50,
      Q => \bus_equal_gen.data_buf_reg_n_3_[1]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf_reg_n_3_[20]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf_reg_n_3_[21]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf_reg_n_3_[22]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf_reg_n_3_[23]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf_reg_n_3_[24]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf_reg_n_3_[25]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf_reg_n_3_[26]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf_reg_n_3_[27]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf_reg_n_3_[28]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf_reg_n_3_[29]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_49,
      Q => \bus_equal_gen.data_buf_reg_n_3_[2]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf_reg_n_3_[30]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf_reg_n_3_[31]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_48,
      Q => \bus_equal_gen.data_buf_reg_n_3_[3]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_47,
      Q => \bus_equal_gen.data_buf_reg_n_3_[4]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_46,
      Q => \bus_equal_gen.data_buf_reg_n_3_[5]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_45,
      Q => \bus_equal_gen.data_buf_reg_n_3_[6]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_44,
      Q => \bus_equal_gen.data_buf_reg_n_3_[7]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_43,
      Q => \bus_equal_gen.data_buf_reg_n_3_[8]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_42,
      Q => \bus_equal_gen.data_buf_reg_n_3_[9]\,
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_53,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_67,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(4),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_a_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_a_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_a_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(5),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(4),
      I3 => \could_multi_bursts.loop_cnt_reg\(5),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \could_multi_bursts.araddr_buf[63]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^m_axi_a_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => \^m_axi_a_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \could_multi_bursts.araddr_buf[63]_i_4_n_3\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_a_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_a_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_a_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_a_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_a_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_a_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_a_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_a_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_a_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_a_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_a_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_a_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_a_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_a_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_a_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_a_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_a_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_a_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_a_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_a_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_a_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_a_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_a_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_a_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_a_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_a_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_a_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_a_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_a_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(32),
      Q => \^m_axi_a_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_a_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(33),
      Q => \^m_axi_a_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(34),
      Q => \^m_axi_a_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(35),
      Q => \^m_axi_a_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(36),
      Q => \^m_axi_a_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_a_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(37),
      Q => \^m_axi_a_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(38),
      Q => \^m_axi_a_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(39),
      Q => \^m_axi_a_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_a_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(40),
      Q => \^m_axi_a_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_a_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(41),
      Q => \^m_axi_a_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(42),
      Q => \^m_axi_a_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(43),
      Q => \^m_axi_a_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(44),
      Q => \^m_axi_a_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_a_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(45),
      Q => \^m_axi_a_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(46),
      Q => \^m_axi_a_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(47),
      Q => \^m_axi_a_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(48),
      Q => \^m_axi_a_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_a_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(49),
      Q => \^m_axi_a_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_a_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_a_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(50),
      Q => \^m_axi_a_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(51),
      Q => \^m_axi_a_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(52),
      Q => \^m_axi_a_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_a_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(53),
      Q => \^m_axi_a_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(54),
      Q => \^m_axi_a_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(55),
      Q => \^m_axi_a_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(56),
      Q => \^m_axi_a_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_a_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(57),
      Q => \^m_axi_a_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(58),
      Q => \^m_axi_a_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(59),
      Q => \^m_axi_a_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_a_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(60),
      Q => \^m_axi_a_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_a_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(61),
      Q => \^m_axi_a_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(62),
      Q => \^m_axi_a_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(63),
      Q => \^m_axi_a_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_5_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_a_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_a_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_a_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_a_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_a_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_a_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_a_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_65,
      Q => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_66,
      Q => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_63,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_70,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[2]\,
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[31]\,
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[3]\,
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => SR(0)
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rctl_n_8,
      D(50) => fifo_rctl_n_9,
      D(49) => fifo_rctl_n_10,
      D(48) => fifo_rctl_n_11,
      D(47) => fifo_rctl_n_12,
      D(46) => fifo_rctl_n_13,
      D(45) => fifo_rctl_n_14,
      D(44) => fifo_rctl_n_15,
      D(43) => fifo_rctl_n_16,
      D(42) => fifo_rctl_n_17,
      D(41) => fifo_rctl_n_18,
      D(40) => fifo_rctl_n_19,
      D(39) => fifo_rctl_n_20,
      D(38) => fifo_rctl_n_21,
      D(37) => fifo_rctl_n_22,
      D(36) => fifo_rctl_n_23,
      D(35) => fifo_rctl_n_24,
      D(34) => fifo_rctl_n_25,
      D(33) => fifo_rctl_n_26,
      D(32) => fifo_rctl_n_27,
      D(31) => fifo_rctl_n_28,
      D(30) => fifo_rctl_n_29,
      D(29) => fifo_rctl_n_30,
      D(28) => fifo_rctl_n_31,
      D(27) => fifo_rctl_n_32,
      D(26) => fifo_rctl_n_33,
      D(25) => fifo_rctl_n_34,
      D(24) => fifo_rctl_n_35,
      D(23) => fifo_rctl_n_36,
      D(22) => fifo_rctl_n_37,
      D(21) => fifo_rctl_n_38,
      D(20) => fifo_rctl_n_39,
      D(19) => fifo_rctl_n_40,
      D(18) => fifo_rctl_n_41,
      D(17) => fifo_rctl_n_42,
      D(16) => fifo_rctl_n_43,
      D(15) => fifo_rctl_n_44,
      D(14) => fifo_rctl_n_45,
      D(13) => fifo_rctl_n_46,
      D(12) => fifo_rctl_n_47,
      D(11) => fifo_rctl_n_48,
      D(10) => fifo_rctl_n_49,
      D(9) => fifo_rctl_n_50,
      D(8) => fifo_rctl_n_51,
      D(7) => fifo_rctl_n_52,
      D(6) => fifo_rctl_n_53,
      D(5) => fifo_rctl_n_54,
      D(4) => fifo_rctl_n_55,
      D(3) => fifo_rctl_n_56,
      D(2) => fifo_rctl_n_57,
      D(1) => fifo_rctl_n_58,
      D(0) => fifo_rctl_n_59,
      E(0) => fifo_rctl_n_7,
      Q(0) => \sect_cnt_reg_n_3_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_4,
      beat_valid => beat_valid,
      \could_multi_bursts.arlen_buf_reg[0]\ => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      \could_multi_bursts.arlen_buf_reg[1]\ => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      \could_multi_bursts.arlen_buf_reg[3]\ => \sect_len_buf_reg_n_3_[9]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.sect_handling_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.sect_handling_reg_1\ => fifo_rreq_n_8,
      empty_n_reg_0 => fifo_rctl_n_3,
      empty_n_reg_1(0) => data_pack(34),
      empty_n_reg_2 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      \end_addr_buf_reg[2]\ => fifo_rctl_n_61,
      \end_addr_buf_reg[31]\ => fifo_rctl_n_60,
      \end_addr_buf_reg[3]\ => fifo_rctl_n_62,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_rctl_n_67,
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      next_rreq => next_rreq,
      p_0_in0_in(0) => p_0_in0_in(19),
      p_1_in(1 downto 0) => p_1_in(1 downto 0),
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      \pout_reg[0]_0\ => buff_rdata_n_18,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_69,
      rreq_handling_reg_1 => fifo_rctl_n_70,
      rreq_handling_reg_2 => rreq_handling_reg_n_3,
      rreq_handling_reg_3 => fifo_rreq_valid_buf_reg_n_3,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_len_buf_reg[0]\ => fifo_rctl_n_65,
      \sect_len_buf_reg[0]_0\ => \end_addr_buf_reg_n_3_[2]\,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_66,
      \sect_len_buf_reg[1]_0\ => \end_addr_buf_reg_n_3_[3]\,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_63
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_rreq_n_11,
      Q(1 downto 0) => fifo_rreq_data(65 downto 64),
      S(1) => fifo_rreq_n_9,
      S(0) => fifo_rreq_n_10,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg\ => \sect_len_buf_reg_n_3_[9]\,
      empty_n_reg_0 => rreq_handling_reg_n_3,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0(0) => rs2f_rreq_valid,
      invalid_len_event_reg2_i_2_0(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_3_[51]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_3_[50]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_3_[49]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_3_[48]\,
      p_21_in => p_21_in,
      \q_reg[64]_0\ => fifo_rreq_n_5,
      \q_reg[64]_1\ => fifo_rctl_n_6,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[0]\ => fifo_rreq_valid_buf_reg_n_3,
      \sect_cnt_reg[51]\(1) => fifo_rreq_n_12,
      \sect_cnt_reg[51]\(0) => fifo_rreq_n_13,
      \sect_len_buf_reg[9]\ => fifo_rreq_n_8
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_3,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_3,
      S(2) => first_sect_carry_i_2_n_3,
      S(1) => first_sect_carry_i_3_n_3,
      S(0) => first_sect_carry_i_4_n_3
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_3\,
      S(2) => \first_sect_carry__0_i_2_n_3\,
      S(1) => \first_sect_carry__0_i_3_n_3\,
      S(0) => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \first_sect_carry__0_i_1_n_3\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => \sect_cnt_reg_n_3_[18]\,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => \first_sect_carry__0_i_2_n_3\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => \sect_cnt_reg_n_3_[15]\,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => \first_sect_carry__0_i_3_n_3\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => \sect_cnt_reg_n_3_[12]\,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_3\,
      S(2) => \first_sect_carry__1_i_2_n_3\,
      S(1) => \first_sect_carry__1_i_3_n_3\,
      S(0) => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => \sect_cnt_reg_n_3_[35]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \first_sect_carry__1_i_1_n_3\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \first_sect_carry__1_i_2_n_3\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \first_sect_carry__1_i_3_n_3\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_3\,
      S(2) => \first_sect_carry__2_i_2_n_3\,
      S(1) => \first_sect_carry__2_i_3_n_3\,
      S(0) => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => \sect_cnt_reg_n_3_[47]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \first_sect_carry__2_i_1_n_3\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => \sect_cnt_reg_n_3_[44]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \first_sect_carry__2_i_2_n_3\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \first_sect_carry__2_i_3_n_3\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_3\,
      S(0) => \first_sect_carry__3_i_2_n_3\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1_n_3\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => \sect_cnt_reg_n_3_[50]\,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => \first_sect_carry__3_i_2_n_3\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => \sect_cnt_reg_n_3_[9]\,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => first_sect_carry_i_1_n_3
    );
first_sect_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => \sect_cnt_reg_n_3_[6]\,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => first_sect_carry_i_2_n_3
    );
first_sect_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => \sect_cnt_reg_n_3_[3]\,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => first_sect_carry_i_3_n_3
    );
first_sect_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => \sect_cnt_reg_n_3_[0]\,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => first_sect_carry_i_4_n_3
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_5,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_3,
      S(2) => last_sect_carry_i_2_n_3,
      S(1) => last_sect_carry_i_3_n_3,
      S(0) => last_sect_carry_i_4_n_3
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_3\,
      S(2) => \last_sect_carry__0_i_2_n_3\,
      S(1) => \last_sect_carry__0_i_3_n_3\,
      S(0) => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \last_sect_carry__0_i_1_n_3\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => \sect_cnt_reg_n_3_[20]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[18]\,
      O => \last_sect_carry__0_i_2_n_3\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => \sect_cnt_reg_n_3_[17]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[15]\,
      O => \last_sect_carry__0_i_3_n_3\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => \sect_cnt_reg_n_3_[14]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[12]\,
      O => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_3\,
      S(2) => \last_sect_carry__1_i_2_n_3\,
      S(1) => \last_sect_carry__1_i_3_n_3\,
      S(0) => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => \sect_cnt_reg_n_3_[35]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \last_sect_carry__1_i_1_n_3\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \last_sect_carry__1_i_2_n_3\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \last_sect_carry__1_i_3_n_3\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_3\,
      S(2) => \last_sect_carry__2_i_2_n_3\,
      S(1) => \last_sect_carry__2_i_3_n_3\,
      S(0) => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => \sect_cnt_reg_n_3_[47]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \last_sect_carry__2_i_1_n_3\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => \sect_cnt_reg_n_3_[44]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \last_sect_carry__2_i_2_n_3\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \last_sect_carry__2_i_3_n_3\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_12,
      S(0) => fifo_rreq_n_13
    );
last_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => \sect_cnt_reg_n_3_[11]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[9]\,
      O => last_sect_carry_i_1_n_3
    );
last_sect_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => \sect_cnt_reg_n_3_[8]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[6]\,
      O => last_sect_carry_i_2_n_3
    );
last_sect_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => \sect_cnt_reg_n_3_[5]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[3]\,
      O => last_sect_carry_i_3_n_3
    );
last_sect_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => \sect_cnt_reg_n_3_[2]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[0]\,
      O => last_sect_carry_i_4_n_3
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_52,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_15,
      S(1) => buff_rdata_n_16,
      S(0) => buff_rdata_n_17
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_69,
      Q => rreq_handling_reg_n_3,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      a_RREADY => a_RREADY,
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => \add_ln10_reg_380_reg[0]\,
      \add_ln10_reg_380_reg[0]_0\ => \add_ln10_reg_380_reg[0]_0\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      beat_valid => beat_valid,
      \data_p1_reg[31]_0\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p2_reg[31]_0\(31) => \bus_equal_gen.data_buf_reg_n_3_[31]\,
      \data_p2_reg[31]_0\(30) => \bus_equal_gen.data_buf_reg_n_3_[30]\,
      \data_p2_reg[31]_0\(29) => \bus_equal_gen.data_buf_reg_n_3_[29]\,
      \data_p2_reg[31]_0\(28) => \bus_equal_gen.data_buf_reg_n_3_[28]\,
      \data_p2_reg[31]_0\(27) => \bus_equal_gen.data_buf_reg_n_3_[27]\,
      \data_p2_reg[31]_0\(26) => \bus_equal_gen.data_buf_reg_n_3_[26]\,
      \data_p2_reg[31]_0\(25) => \bus_equal_gen.data_buf_reg_n_3_[25]\,
      \data_p2_reg[31]_0\(24) => \bus_equal_gen.data_buf_reg_n_3_[24]\,
      \data_p2_reg[31]_0\(23) => \bus_equal_gen.data_buf_reg_n_3_[23]\,
      \data_p2_reg[31]_0\(22) => \bus_equal_gen.data_buf_reg_n_3_[22]\,
      \data_p2_reg[31]_0\(21) => \bus_equal_gen.data_buf_reg_n_3_[21]\,
      \data_p2_reg[31]_0\(20) => \bus_equal_gen.data_buf_reg_n_3_[20]\,
      \data_p2_reg[31]_0\(19) => \bus_equal_gen.data_buf_reg_n_3_[19]\,
      \data_p2_reg[31]_0\(18) => \bus_equal_gen.data_buf_reg_n_3_[18]\,
      \data_p2_reg[31]_0\(17) => \bus_equal_gen.data_buf_reg_n_3_[17]\,
      \data_p2_reg[31]_0\(16) => \bus_equal_gen.data_buf_reg_n_3_[16]\,
      \data_p2_reg[31]_0\(15) => \bus_equal_gen.data_buf_reg_n_3_[15]\,
      \data_p2_reg[31]_0\(14) => \bus_equal_gen.data_buf_reg_n_3_[14]\,
      \data_p2_reg[31]_0\(13) => \bus_equal_gen.data_buf_reg_n_3_[13]\,
      \data_p2_reg[31]_0\(12) => \bus_equal_gen.data_buf_reg_n_3_[12]\,
      \data_p2_reg[31]_0\(11) => \bus_equal_gen.data_buf_reg_n_3_[11]\,
      \data_p2_reg[31]_0\(10) => \bus_equal_gen.data_buf_reg_n_3_[10]\,
      \data_p2_reg[31]_0\(9) => \bus_equal_gen.data_buf_reg_n_3_[9]\,
      \data_p2_reg[31]_0\(8) => \bus_equal_gen.data_buf_reg_n_3_[8]\,
      \data_p2_reg[31]_0\(7) => \bus_equal_gen.data_buf_reg_n_3_[7]\,
      \data_p2_reg[31]_0\(6) => \bus_equal_gen.data_buf_reg_n_3_[6]\,
      \data_p2_reg[31]_0\(5) => \bus_equal_gen.data_buf_reg_n_3_[5]\,
      \data_p2_reg[31]_0\(4) => \bus_equal_gen.data_buf_reg_n_3_[4]\,
      \data_p2_reg[31]_0\(3) => \bus_equal_gen.data_buf_reg_n_3_[3]\,
      \data_p2_reg[31]_0\(2) => \bus_equal_gen.data_buf_reg_n_3_[2]\,
      \data_p2_reg[31]_0\(1) => \bus_equal_gen.data_buf_reg_n_3_[1]\,
      \data_p2_reg[31]_0\(0) => \bus_equal_gen.data_buf_reg_n_3_[0]\,
      \i_reg_160_reg[0]\ => \i_reg_160_reg[0]\,
      \i_reg_160_reg[0]_0\ => \i_reg_160_reg[0]_0\,
      \i_reg_160_reg[1]\ => \i_reg_160_reg[1]\,
      \i_reg_160_reg[1]_0\(0) => \i_reg_160_reg[1]_0\(0),
      \i_reg_160_reg[1]_1\ => \i_reg_160_reg[1]_1\,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0(0) => next_beat,
      s_ready_t_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      \state_reg[0]_0\(0) => out_HLS_RVALID,
      \state_reg[1]_0\ => \state_reg[1]\,
      \state_reg[1]_1\ => \state_reg[1]_0\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_reg_slice
     port map (
      Q(0) => rs2f_rreq_valid,
      SR(0) => SR(0),
      a_ARVALID => a_ARVALID,
      ap_clk => ap_clk,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[0]\,
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[2]\,
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[3]\,
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[5]\,
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[6]\,
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[8]\,
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[9]\,
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[12]\,
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[15]\,
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[18]\,
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => first_sect,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[21]\,
      I1 => first_sect,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => first_sect,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[23]\,
      I1 => first_sect,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[24]\,
      I1 => first_sect,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => first_sect,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[26]\,
      I1 => first_sect,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[27]\,
      I1 => first_sect,
      O => sect_addr(39)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => first_sect,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[29]\,
      I1 => first_sect,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[30]\,
      I1 => first_sect,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => first_sect,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[32]\,
      I1 => first_sect,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[33]\,
      I1 => first_sect,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => first_sect,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[35]\,
      I1 => first_sect,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[36]\,
      I1 => first_sect,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => first_sect,
      O => sect_addr(49)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[38]\,
      I1 => first_sect,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[39]\,
      I1 => first_sect,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => first_sect,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[41]\,
      I1 => first_sect,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[42]\,
      I1 => first_sect,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => first_sect,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => first_sect,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[45]\,
      I1 => first_sect,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => first_sect,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => first_sect,
      O => sect_addr(59)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[48]\,
      I1 => first_sect,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => first_sect,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[50]\,
      I1 => first_sect,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      I1 => first_sect,
      O => sect_addr(63)
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => SR(0)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_59,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[12]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[12]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[12]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[16]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[16]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[16]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_58,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[16]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[20]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[20]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[20]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[20]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[24]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[24]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[24]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[24]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[28]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[28]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[28]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_57,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_cnt_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[28]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[32]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[32]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[32]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_25,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_24,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_23,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_cnt_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[32]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[36]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[36]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[36]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_22,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_21,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_20,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_56,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_19,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_cnt_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[36]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[40]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[40]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[40]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_18,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_17,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_16,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_15,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_cnt_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[40]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[44]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[44]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[44]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_14,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_13,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_12,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_11,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_cnt_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[44]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[48]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[48]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[48]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_10,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_55,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[4]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[4]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[4]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[4]_i_2_n_6\,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_9,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_8,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_cnt_reg[51]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[48]_i_2_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt_reg[51]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_reg[51]_i_3_n_5\,
      CO(0) => \sect_cnt_reg[51]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_reg[51]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_54,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_53,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_52,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_51,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_2_n_3\,
      CO(3) => \sect_cnt_reg[8]_i_2_n_3\,
      CO(2) => \sect_cnt_reg[8]_i_2_n_4\,
      CO(1) => \sect_cnt_reg[8]_i_2_n_5\,
      CO(0) => \sect_cnt_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_50,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_61,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_62,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_60,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_read is
  port (
    \add_ln10_reg_380_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    out_HLS_RVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]_0\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln10_reg_380_reg[1]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_0\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    a_ARREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    \icmp_ln10_reg_385_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_read is
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal \align_len_reg_n_3_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[3]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[0]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[1]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_50 : STD_LOGIC;
  signal fifo_rctl_n_51 : STD_LOGIC;
  signal fifo_rctl_n_52 : STD_LOGIC;
  signal fifo_rctl_n_53 : STD_LOGIC;
  signal fifo_rctl_n_54 : STD_LOGIC;
  signal fifo_rctl_n_55 : STD_LOGIC;
  signal fifo_rctl_n_56 : STD_LOGIC;
  signal fifo_rctl_n_57 : STD_LOGIC;
  signal fifo_rctl_n_58 : STD_LOGIC;
  signal fifo_rctl_n_59 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_60 : STD_LOGIC;
  signal fifo_rctl_n_61 : STD_LOGIC;
  signal fifo_rctl_n_62 : STD_LOGIC;
  signal fifo_rctl_n_63 : STD_LOGIC;
  signal fifo_rctl_n_65 : STD_LOGIC;
  signal fifo_rctl_n_66 : STD_LOGIC;
  signal fifo_rctl_n_67 : STD_LOGIC;
  signal fifo_rctl_n_69 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_70 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_reg[51]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_reg[51]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair177";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[32]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[36]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[40]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[44]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[48]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[52]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[56]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[60]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair122";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair151";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[12]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[16]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[20]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[24]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[28]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[32]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[32]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[36]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[36]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[40]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[40]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[44]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[44]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[48]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[48]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[4]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[51]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[51]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[8]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[0]_0\ <= \^could_multi_bursts.arlen_buf_reg[0]_0\;
  \could_multi_bursts.arlen_buf_reg[1]_0\ <= \^could_multi_bursts.arlen_buf_reg[1]_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\ <= \^could_multi_bursts.arlen_buf_reg[3]_0\;
  m_axi_b_ARADDR(61 downto 0) <= \^m_axi_b_araddr\(61 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_align_len0_carry_CO_UNCONNECTED(3),
      CO(2) => align_len0_carry_n_4,
      CO(1) => align_len0_carry_n_5,
      CO(0) => align_len0_carry_n_6,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => fifo_rreq_data(65 downto 64),
      DI(0) => '0',
      O(3) => align_len0(31),
      O(2 downto 1) => align_len0(3 downto 2),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => '1',
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(2),
      Q => \align_len_reg_n_3_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => SR(0)
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0(3),
      Q => \align_len_reg_n_3_[3]\,
      R => SR(0)
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_8\,
      D(5) => \p_0_out_carry__0_n_9\,
      D(4) => \p_0_out_carry__0_n_10\,
      D(3) => p_0_out_carry_n_7,
      D(2) => p_0_out_carry_n_8,
      D(1) => p_0_out_carry_n_9,
      D(0) => p_0_out_carry_n_10,
      DI(0) => buff_rdata_n_52,
      Q(5 downto 0) => mOutPtr_reg(5 downto 0),
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(30) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(29) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(28) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(27) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(26) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(25) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(24) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(23) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(22) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(21) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(20) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(19) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(18) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(17) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(16) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_41,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_42,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_43,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_44,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_45,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_46,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_47,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_48,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_49,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_50,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_51,
      dout_valid_reg_0 => buff_rdata_n_53,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      empty_n_reg_0 => buff_rdata_n_18,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_15,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_16,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_17,
      m_axi_b_RRESP(1 downto 0) => m_axi_b_RRESP(1 downto 0),
      m_axi_b_RVALID => m_axi_b_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      \pout_reg[0]\ => fifo_rctl_n_3,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_51,
      Q => \bus_equal_gen.data_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_41,
      Q => \bus_equal_gen.data_buf_reg_n_3_[10]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf_reg_n_3_[11]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf_reg_n_3_[12]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf_reg_n_3_[13]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf_reg_n_3_[14]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf_reg_n_3_[15]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf_reg_n_3_[16]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf_reg_n_3_[17]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf_reg_n_3_[18]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf_reg_n_3_[19]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_50,
      Q => \bus_equal_gen.data_buf_reg_n_3_[1]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf_reg_n_3_[20]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf_reg_n_3_[21]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf_reg_n_3_[22]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf_reg_n_3_[23]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf_reg_n_3_[24]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf_reg_n_3_[25]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf_reg_n_3_[26]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf_reg_n_3_[27]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf_reg_n_3_[28]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf_reg_n_3_[29]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_49,
      Q => \bus_equal_gen.data_buf_reg_n_3_[2]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf_reg_n_3_[30]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf_reg_n_3_[31]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_48,
      Q => \bus_equal_gen.data_buf_reg_n_3_[3]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_47,
      Q => \bus_equal_gen.data_buf_reg_n_3_[4]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_46,
      Q => \bus_equal_gen.data_buf_reg_n_3_[5]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_45,
      Q => \bus_equal_gen.data_buf_reg_n_3_[6]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_44,
      Q => \bus_equal_gen.data_buf_reg_n_3_[7]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_43,
      Q => \bus_equal_gen.data_buf_reg_n_3_[8]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_42,
      Q => \bus_equal_gen.data_buf_reg_n_3_[9]\,
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_53,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_67,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(4),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_b_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_b_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_b_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(5),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(4),
      I3 => \could_multi_bursts.loop_cnt_reg\(5),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^m_axi_b_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => \^m_axi_b_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      I2 => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \could_multi_bursts.araddr_buf[63]_i_3__0_n_3\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_b_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_b_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_b_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_b_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_b_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_b_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_b_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_b_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_b_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_b_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_b_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_b_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_b_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_b_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_b_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_b_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_b_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_b_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_b_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_b_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_b_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_b_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_b_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_b_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_b_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_b_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_b_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_b_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_b_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(32),
      Q => \^m_axi_b_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_b_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(33),
      Q => \^m_axi_b_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(34),
      Q => \^m_axi_b_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(35),
      Q => \^m_axi_b_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(36),
      Q => \^m_axi_b_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_b_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(37),
      Q => \^m_axi_b_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(38),
      Q => \^m_axi_b_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(39),
      Q => \^m_axi_b_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_b_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(40),
      Q => \^m_axi_b_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_b_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(41),
      Q => \^m_axi_b_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(42),
      Q => \^m_axi_b_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(43),
      Q => \^m_axi_b_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(44),
      Q => \^m_axi_b_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_b_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(45),
      Q => \^m_axi_b_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(46),
      Q => \^m_axi_b_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(47),
      Q => \^m_axi_b_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(48),
      Q => \^m_axi_b_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_b_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(49),
      Q => \^m_axi_b_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_b_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_b_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(50),
      Q => \^m_axi_b_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(51),
      Q => \^m_axi_b_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(52),
      Q => \^m_axi_b_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_b_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(53),
      Q => \^m_axi_b_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(54),
      Q => \^m_axi_b_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(55),
      Q => \^m_axi_b_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(56),
      Q => \^m_axi_b_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_b_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(57),
      Q => \^m_axi_b_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(58),
      Q => \^m_axi_b_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(59),
      Q => \^m_axi_b_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_b_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(60),
      Q => \^m_axi_b_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_b_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(61),
      Q => \^m_axi_b_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(62),
      Q => \^m_axi_b_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(63),
      Q => \^m_axi_b_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_b_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_b_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_b_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_b_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_b_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_b_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_b_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_65,
      Q => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_66,
      Q => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_63,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_4
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_70,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[2]\,
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[31]\,
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_3_[3]\,
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => SR(0)
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rctl_n_8,
      D(50) => fifo_rctl_n_9,
      D(49) => fifo_rctl_n_10,
      D(48) => fifo_rctl_n_11,
      D(47) => fifo_rctl_n_12,
      D(46) => fifo_rctl_n_13,
      D(45) => fifo_rctl_n_14,
      D(44) => fifo_rctl_n_15,
      D(43) => fifo_rctl_n_16,
      D(42) => fifo_rctl_n_17,
      D(41) => fifo_rctl_n_18,
      D(40) => fifo_rctl_n_19,
      D(39) => fifo_rctl_n_20,
      D(38) => fifo_rctl_n_21,
      D(37) => fifo_rctl_n_22,
      D(36) => fifo_rctl_n_23,
      D(35) => fifo_rctl_n_24,
      D(34) => fifo_rctl_n_25,
      D(33) => fifo_rctl_n_26,
      D(32) => fifo_rctl_n_27,
      D(31) => fifo_rctl_n_28,
      D(30) => fifo_rctl_n_29,
      D(29) => fifo_rctl_n_30,
      D(28) => fifo_rctl_n_31,
      D(27) => fifo_rctl_n_32,
      D(26) => fifo_rctl_n_33,
      D(25) => fifo_rctl_n_34,
      D(24) => fifo_rctl_n_35,
      D(23) => fifo_rctl_n_36,
      D(22) => fifo_rctl_n_37,
      D(21) => fifo_rctl_n_38,
      D(20) => fifo_rctl_n_39,
      D(19) => fifo_rctl_n_40,
      D(18) => fifo_rctl_n_41,
      D(17) => fifo_rctl_n_42,
      D(16) => fifo_rctl_n_43,
      D(15) => fifo_rctl_n_44,
      D(14) => fifo_rctl_n_45,
      D(13) => fifo_rctl_n_46,
      D(12) => fifo_rctl_n_47,
      D(11) => fifo_rctl_n_48,
      D(10) => fifo_rctl_n_49,
      D(9) => fifo_rctl_n_50,
      D(8) => fifo_rctl_n_51,
      D(7) => fifo_rctl_n_52,
      D(6) => fifo_rctl_n_53,
      D(5) => fifo_rctl_n_54,
      D(4) => fifo_rctl_n_55,
      D(3) => fifo_rctl_n_56,
      D(2) => fifo_rctl_n_57,
      D(1) => fifo_rctl_n_58,
      D(0) => fifo_rctl_n_59,
      E(0) => fifo_rctl_n_7,
      Q(0) => \sect_cnt_reg_n_3_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_4,
      beat_valid => beat_valid,
      \could_multi_bursts.arlen_buf_reg[0]\ => \^could_multi_bursts.arlen_buf_reg[0]_0\,
      \could_multi_bursts.arlen_buf_reg[1]\ => \^could_multi_bursts.arlen_buf_reg[1]_0\,
      \could_multi_bursts.arlen_buf_reg[3]\ => \sect_len_buf_reg_n_3_[9]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.sect_handling_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.sect_handling_reg_1\ => fifo_rreq_n_8,
      empty_n_reg_0 => fifo_rctl_n_3,
      empty_n_reg_1(0) => data_pack(34),
      empty_n_reg_2 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      \end_addr_buf_reg[2]\ => fifo_rctl_n_61,
      \end_addr_buf_reg[31]\ => fifo_rctl_n_60,
      \end_addr_buf_reg[3]\ => fifo_rctl_n_62,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_rctl_n_67,
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      next_rreq => next_rreq,
      p_0_in0_in(0) => p_0_in0_in(19),
      p_1_in(1 downto 0) => p_1_in(1 downto 0),
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      \pout_reg[0]_0\ => buff_rdata_n_18,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_69,
      rreq_handling_reg_1 => fifo_rctl_n_70,
      rreq_handling_reg_2 => rreq_handling_reg_n_3,
      rreq_handling_reg_3 => fifo_rreq_valid_buf_reg_n_3,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_len_buf_reg[0]\ => fifo_rctl_n_65,
      \sect_len_buf_reg[0]_0\ => \end_addr_buf_reg_n_3_[2]\,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_66,
      \sect_len_buf_reg[1]_0\ => \end_addr_buf_reg_n_3_[3]\,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_63
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_rreq_n_11,
      Q(1 downto 0) => fifo_rreq_data(65 downto 64),
      S(1) => fifo_rreq_n_9,
      S(0) => fifo_rreq_n_10,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg\ => \sect_len_buf_reg_n_3_[9]\,
      empty_n_reg_0 => rreq_handling_reg_n_3,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0(0) => rs2f_rreq_valid,
      \invalid_len_event_reg2_i_2__0_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_3_[51]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_3_[50]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_3_[49]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_3_[48]\,
      p_21_in => p_21_in,
      \q_reg[64]_0\ => fifo_rreq_n_5,
      \q_reg[64]_1\ => fifo_rctl_n_6,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[0]\ => fifo_rreq_valid_buf_reg_n_3,
      \sect_cnt_reg[51]\(1) => fifo_rreq_n_12,
      \sect_cnt_reg[51]\(0) => fifo_rreq_n_13,
      \sect_len_buf_reg[9]\ => fifo_rreq_n_8
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_3,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_3\,
      S(2) => \first_sect_carry_i_2__0_n_3\,
      S(1) => \first_sect_carry_i_3__0_n_3\,
      S(0) => \first_sect_carry_i_4__0_n_3\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_3\,
      S(2) => \first_sect_carry__0_i_2__0_n_3\,
      S(1) => \first_sect_carry__0_i_3__0_n_3\,
      S(0) => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \first_sect_carry__0_i_1__0_n_3\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => \sect_cnt_reg_n_3_[18]\,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => \first_sect_carry__0_i_2__0_n_3\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => \sect_cnt_reg_n_3_[15]\,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => \first_sect_carry__0_i_3__0_n_3\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => \sect_cnt_reg_n_3_[12]\,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_3\,
      S(2) => \first_sect_carry__1_i_2__0_n_3\,
      S(1) => \first_sect_carry__1_i_3__0_n_3\,
      S(0) => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => \sect_cnt_reg_n_3_[35]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \first_sect_carry__1_i_1__0_n_3\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \first_sect_carry__1_i_2__0_n_3\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \first_sect_carry__1_i_3__0_n_3\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_3\,
      S(2) => \first_sect_carry__2_i_2__0_n_3\,
      S(1) => \first_sect_carry__2_i_3__0_n_3\,
      S(0) => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => \sect_cnt_reg_n_3_[47]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \first_sect_carry__2_i_1__0_n_3\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => \sect_cnt_reg_n_3_[44]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \first_sect_carry__2_i_2__0_n_3\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \first_sect_carry__2_i_3__0_n_3\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_3\,
      S(0) => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1__0_n_3\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => \sect_cnt_reg_n_3_[50]\,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => \sect_cnt_reg_n_3_[9]\,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => \first_sect_carry_i_1__0_n_3\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => \sect_cnt_reg_n_3_[6]\,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => \first_sect_carry_i_2__0_n_3\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => \sect_cnt_reg_n_3_[3]\,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => \first_sect_carry_i_3__0_n_3\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => \sect_cnt_reg_n_3_[0]\,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => \first_sect_carry_i_4__0_n_3\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_5,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_3\,
      S(2) => \last_sect_carry_i_2__0_n_3\,
      S(1) => \last_sect_carry_i_3__0_n_3\,
      S(0) => \last_sect_carry_i_4__0_n_3\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_3\,
      S(2) => \last_sect_carry__0_i_2__0_n_3\,
      S(1) => \last_sect_carry__0_i_3__0_n_3\,
      S(0) => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => \sect_cnt_reg_n_3_[23]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \last_sect_carry__0_i_1__0_n_3\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => \sect_cnt_reg_n_3_[20]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[18]\,
      O => \last_sect_carry__0_i_2__0_n_3\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => \sect_cnt_reg_n_3_[17]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[15]\,
      O => \last_sect_carry__0_i_3__0_n_3\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => \sect_cnt_reg_n_3_[14]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[12]\,
      O => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_3\,
      S(2) => \last_sect_carry__1_i_2__0_n_3\,
      S(1) => \last_sect_carry__1_i_3__0_n_3\,
      S(0) => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => \sect_cnt_reg_n_3_[35]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \last_sect_carry__1_i_1__0_n_3\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => \sect_cnt_reg_n_3_[32]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \last_sect_carry__1_i_2__0_n_3\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => \sect_cnt_reg_n_3_[29]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \last_sect_carry__1_i_3__0_n_3\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => \sect_cnt_reg_n_3_[26]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_3\,
      S(2) => \last_sect_carry__2_i_2__0_n_3\,
      S(1) => \last_sect_carry__2_i_3__0_n_3\,
      S(0) => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => \sect_cnt_reg_n_3_[47]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \last_sect_carry__2_i_1__0_n_3\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => \sect_cnt_reg_n_3_[44]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \last_sect_carry__2_i_2__0_n_3\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => \sect_cnt_reg_n_3_[41]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \last_sect_carry__2_i_3__0_n_3\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => \sect_cnt_reg_n_3_[38]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_12,
      S(0) => fifo_rreq_n_13
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => \sect_cnt_reg_n_3_[11]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[9]\,
      O => \last_sect_carry_i_1__0_n_3\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => \sect_cnt_reg_n_3_[8]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[6]\,
      O => \last_sect_carry_i_2__0_n_3\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => \sect_cnt_reg_n_3_[5]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[3]\,
      O => \last_sect_carry_i_3__0_n_3\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => \sect_cnt_reg_n_3_[2]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_3_[0]\,
      O => \last_sect_carry_i_4__0_n_3\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_52,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_15,
      S(1) => buff_rdata_n_16,
      S(0) => buff_rdata_n_17
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_69,
      Q => rreq_handling_reg_n_3,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => next_beat,
      Q(0) => out_HLS_RVALID,
      SR(0) => SR(0),
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => \add_ln10_reg_380_reg[0]\,
      \add_ln10_reg_380_reg[1]\ => \add_ln10_reg_380_reg[1]\,
      \add_ln10_reg_380_reg[1]_0\ => \add_ln10_reg_380_reg[1]_0\,
      \add_ln10_reg_380_reg[1]_1\ => \add_ln10_reg_380_reg[1]_1\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      beat_valid => beat_valid,
      \data_p1_reg[31]_0\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p2_reg[31]_0\(31) => \bus_equal_gen.data_buf_reg_n_3_[31]\,
      \data_p2_reg[31]_0\(30) => \bus_equal_gen.data_buf_reg_n_3_[30]\,
      \data_p2_reg[31]_0\(29) => \bus_equal_gen.data_buf_reg_n_3_[29]\,
      \data_p2_reg[31]_0\(28) => \bus_equal_gen.data_buf_reg_n_3_[28]\,
      \data_p2_reg[31]_0\(27) => \bus_equal_gen.data_buf_reg_n_3_[27]\,
      \data_p2_reg[31]_0\(26) => \bus_equal_gen.data_buf_reg_n_3_[26]\,
      \data_p2_reg[31]_0\(25) => \bus_equal_gen.data_buf_reg_n_3_[25]\,
      \data_p2_reg[31]_0\(24) => \bus_equal_gen.data_buf_reg_n_3_[24]\,
      \data_p2_reg[31]_0\(23) => \bus_equal_gen.data_buf_reg_n_3_[23]\,
      \data_p2_reg[31]_0\(22) => \bus_equal_gen.data_buf_reg_n_3_[22]\,
      \data_p2_reg[31]_0\(21) => \bus_equal_gen.data_buf_reg_n_3_[21]\,
      \data_p2_reg[31]_0\(20) => \bus_equal_gen.data_buf_reg_n_3_[20]\,
      \data_p2_reg[31]_0\(19) => \bus_equal_gen.data_buf_reg_n_3_[19]\,
      \data_p2_reg[31]_0\(18) => \bus_equal_gen.data_buf_reg_n_3_[18]\,
      \data_p2_reg[31]_0\(17) => \bus_equal_gen.data_buf_reg_n_3_[17]\,
      \data_p2_reg[31]_0\(16) => \bus_equal_gen.data_buf_reg_n_3_[16]\,
      \data_p2_reg[31]_0\(15) => \bus_equal_gen.data_buf_reg_n_3_[15]\,
      \data_p2_reg[31]_0\(14) => \bus_equal_gen.data_buf_reg_n_3_[14]\,
      \data_p2_reg[31]_0\(13) => \bus_equal_gen.data_buf_reg_n_3_[13]\,
      \data_p2_reg[31]_0\(12) => \bus_equal_gen.data_buf_reg_n_3_[12]\,
      \data_p2_reg[31]_0\(11) => \bus_equal_gen.data_buf_reg_n_3_[11]\,
      \data_p2_reg[31]_0\(10) => \bus_equal_gen.data_buf_reg_n_3_[10]\,
      \data_p2_reg[31]_0\(9) => \bus_equal_gen.data_buf_reg_n_3_[9]\,
      \data_p2_reg[31]_0\(8) => \bus_equal_gen.data_buf_reg_n_3_[8]\,
      \data_p2_reg[31]_0\(7) => \bus_equal_gen.data_buf_reg_n_3_[7]\,
      \data_p2_reg[31]_0\(6) => \bus_equal_gen.data_buf_reg_n_3_[6]\,
      \data_p2_reg[31]_0\(5) => \bus_equal_gen.data_buf_reg_n_3_[5]\,
      \data_p2_reg[31]_0\(4) => \bus_equal_gen.data_buf_reg_n_3_[4]\,
      \data_p2_reg[31]_0\(3) => \bus_equal_gen.data_buf_reg_n_3_[3]\,
      \data_p2_reg[31]_0\(2) => \bus_equal_gen.data_buf_reg_n_3_[2]\,
      \data_p2_reg[31]_0\(1) => \bus_equal_gen.data_buf_reg_n_3_[1]\,
      \data_p2_reg[31]_0\(0) => \bus_equal_gen.data_buf_reg_n_3_[0]\,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      \icmp_ln10_reg_385_reg[0]\ => \icmp_ln10_reg_385_reg[0]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[1]_0\(0) => \state_reg[1]\(0),
      \state_reg[1]_1\(1 downto 0) => Q(2 downto 1),
      \state_reg[1]_2\ => \state_reg[1]_0\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_reg_slice
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      a_ARREADY => a_ARREADY,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      ap_start => ap_start,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[0]\,
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[2]\,
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[3]\,
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[5]\,
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[6]\,
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[8]\,
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[9]\,
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[12]\,
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[15]\,
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[18]\,
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => first_sect,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[21]\,
      I1 => first_sect,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => first_sect,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[23]\,
      I1 => first_sect,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[24]\,
      I1 => first_sect,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => first_sect,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[26]\,
      I1 => first_sect,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[27]\,
      I1 => first_sect,
      O => sect_addr(39)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => first_sect,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[29]\,
      I1 => first_sect,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[30]\,
      I1 => first_sect,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => first_sect,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[32]\,
      I1 => first_sect,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[33]\,
      I1 => first_sect,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => first_sect,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[35]\,
      I1 => first_sect,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[36]\,
      I1 => first_sect,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => first_sect,
      O => sect_addr(49)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[38]\,
      I1 => first_sect,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[39]\,
      I1 => first_sect,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => first_sect,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[41]\,
      I1 => first_sect,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[42]\,
      I1 => first_sect,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => first_sect,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => first_sect,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[45]\,
      I1 => first_sect,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => first_sect,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => first_sect,
      O => sect_addr(59)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[48]\,
      I1 => first_sect,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => first_sect,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[50]\,
      I1 => first_sect,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      I1 => first_sect,
      O => sect_addr(63)
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => SR(0)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_59,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[12]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[12]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[12]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[12]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[16]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[16]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[16]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[16]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_58,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_cnt_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[16]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[20]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[20]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[20]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[20]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_cnt_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[20]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[24]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[24]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[24]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[24]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_cnt_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[24]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[28]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[28]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[28]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[28]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_57,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_cnt_reg[32]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[28]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[32]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[32]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[32]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[32]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_25,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_24,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_23,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_cnt_reg[36]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[32]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[36]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[36]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[36]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[36]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_22,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_21,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_20,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_56,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_19,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_cnt_reg[40]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[36]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[40]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[40]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[40]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[40]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_18,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_17,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_16,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_15,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_cnt_reg[44]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[40]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[44]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[44]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[44]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[44]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_14,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_13,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_12,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_11,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_cnt_reg[48]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[44]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[48]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[48]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[48]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[48]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_10,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_55,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[4]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[4]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[4]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[4]_i_2__0_n_6\,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_9,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_8,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_cnt_reg[51]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[48]_i_2__0_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt_reg[51]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_reg[51]_i_3__0_n_5\,
      CO(0) => \sect_cnt_reg[51]_i_3__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_reg[51]_i_3__0_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_54,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_53,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_52,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_51,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_2__0_n_3\,
      CO(3) => \sect_cnt_reg[8]_i_2__0_n_3\,
      CO(2) => \sect_cnt_reg[8]_i_2__0_n_4\,
      CO(1) => \sect_cnt_reg[8]_i_2__0_n_5\,
      CO(0) => \sect_cnt_reg[8]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_11,
      D => fifo_rctl_n_50,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_61,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_62,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_60,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_c_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_read is
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_8\,
      D(5) => \p_0_out_carry__0_n_9\,
      D(4) => \p_0_out_carry__0_n_10\,
      D(3) => p_0_out_carry_n_7,
      D(2) => p_0_out_carry_n_8,
      D(1) => p_0_out_carry_n_9,
      D(0) => p_0_out_carry_n_10,
      DI(0) => buff_rdata_n_17,
      Q(5 downto 0) => mOutPtr_reg(5 downto 0),
      S(3) => buff_rdata_n_4,
      S(2) => buff_rdata_n_5,
      S(1) => buff_rdata_n_6,
      S(0) => buff_rdata_n_7,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_valid_reg_0 => buff_rdata_n_18,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_14,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_15,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_16,
      m_axi_c_RVALID => m_axi_c_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_3\,
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_17,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_4,
      S(2) => buff_rdata_n_5,
      S(1) => buff_rdata_n_6,
      S(0) => buff_rdata_n_7
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_14,
      S(1) => buff_rdata_n_15,
      S(0) => buff_rdata_n_16
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    m_axi_c_WLAST : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \i_2_reg_183_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    throttl_cnt1 : out STD_LOGIC;
    \i_2_reg_183_reg[1]\ : out STD_LOGIC;
    m_axi_c_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_c_AWREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_AWVALID : out STD_LOGIC;
    m_axi_c_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    i_2_reg_183 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : in STD_LOGIC;
    \mOutPtr_reg[7]\ : in STD_LOGIC;
    i_1_reg_172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln21_reg_420 : in STD_LOGIC;
    \throttl_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_c_AWREADY : in STD_LOGIC;
    WVALID_Dummy_0 : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_1\ : in STD_LOGIC;
    m_axi_c_BVALID : in STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len_reg_n_3_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_3_[3]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_61 : STD_LOGIC;
  signal buff_wdata_n_62 : STD_LOGIC;
  signal buff_wdata_n_63 : STD_LOGIC;
  signal buff_wdata_n_64 : STD_LOGIC;
  signal buff_wdata_n_65 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_3\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c_AWREADY : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_7_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_7_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_19 : STD_LOGIC;
  signal fifo_resp_n_20 : STD_LOGIC;
  signal fifo_resp_n_21 : STD_LOGIC;
  signal fifo_resp_n_22 : STD_LOGIC;
  signal fifo_resp_n_23 : STD_LOGIC;
  signal fifo_resp_n_24 : STD_LOGIC;
  signal fifo_resp_n_25 : STD_LOGIC;
  signal fifo_resp_n_26 : STD_LOGIC;
  signal fifo_resp_n_27 : STD_LOGIC;
  signal fifo_resp_n_28 : STD_LOGIC;
  signal fifo_resp_n_29 : STD_LOGIC;
  signal fifo_resp_n_3 : STD_LOGIC;
  signal fifo_resp_n_30 : STD_LOGIC;
  signal fifo_resp_n_31 : STD_LOGIC;
  signal fifo_resp_n_32 : STD_LOGIC;
  signal fifo_resp_n_33 : STD_LOGIC;
  signal fifo_resp_n_34 : STD_LOGIC;
  signal fifo_resp_n_35 : STD_LOGIC;
  signal fifo_resp_n_36 : STD_LOGIC;
  signal fifo_resp_n_37 : STD_LOGIC;
  signal fifo_resp_n_38 : STD_LOGIC;
  signal fifo_resp_n_39 : STD_LOGIC;
  signal fifo_resp_n_40 : STD_LOGIC;
  signal fifo_resp_n_41 : STD_LOGIC;
  signal fifo_resp_n_42 : STD_LOGIC;
  signal fifo_resp_n_43 : STD_LOGIC;
  signal fifo_resp_n_44 : STD_LOGIC;
  signal fifo_resp_n_45 : STD_LOGIC;
  signal fifo_resp_n_46 : STD_LOGIC;
  signal fifo_resp_n_47 : STD_LOGIC;
  signal fifo_resp_n_48 : STD_LOGIC;
  signal fifo_resp_n_49 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_50 : STD_LOGIC;
  signal fifo_resp_n_51 : STD_LOGIC;
  signal fifo_resp_n_52 : STD_LOGIC;
  signal fifo_resp_n_53 : STD_LOGIC;
  signal fifo_resp_n_54 : STD_LOGIC;
  signal fifo_resp_n_55 : STD_LOGIC;
  signal fifo_resp_n_56 : STD_LOGIC;
  signal fifo_resp_n_57 : STD_LOGIC;
  signal fifo_resp_n_58 : STD_LOGIC;
  signal fifo_resp_n_59 : STD_LOGIC;
  signal fifo_resp_n_60 : STD_LOGIC;
  signal fifo_resp_n_63 : STD_LOGIC;
  signal fifo_resp_n_67 : STD_LOGIC;
  signal fifo_resp_n_68 : STD_LOGIC;
  signal fifo_resp_n_69 : STD_LOGIC;
  signal fifo_resp_n_70 : STD_LOGIC;
  signal fifo_resp_n_71 : STD_LOGIC;
  signal fifo_resp_n_72 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_3\ : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf0 : STD_LOGIC;
  signal \last_sect_carry__0_i_1__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal \last_sect_carry_i_1__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_2__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_3__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_4__1_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_c_awaddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^m_axi_c_wlast\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_valid : STD_LOGIC;
  signal rs_wreq_n_6 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[20]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[24]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[28]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[32]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[36]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[40]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[44]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[48]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[51]_i_3__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \^throttl_cnt1\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_3 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_reg[51]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_reg[51]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[32]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[33]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[34]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[35]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[36]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[37]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[38]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[39]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[40]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[41]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[42]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[43]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[44]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[45]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[46]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[47]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[48]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[49]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[50]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[51]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[52]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[53]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[54]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[55]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[56]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[57]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[58]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[59]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[60]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[61]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[62]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair287";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[63]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair227";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of m_axi_c_AWVALID_INST_0 : label is "soft_lutpair236";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__1\ : label is "soft_lutpair261";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[12]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[16]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[20]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[20]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[24]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[24]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[28]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[28]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[32]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[32]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[36]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[36]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[40]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[40]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[44]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[44]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[48]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[48]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[4]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[51]_i_3__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[51]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_reg[8]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \throttl_cnt[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \throttl_cnt[8]_i_2\ : label is "soft_lutpair236";
begin
  SR(0) <= \^sr\(0);
  WVALID_Dummy <= \^wvalid_dummy\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(2 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(2 downto 0);
  full_n_reg <= \^full_n_reg\;
  m_axi_c_AWADDR(61 downto 0) <= \^m_axi_c_awaddr\(61 downto 0);
  m_axi_c_WLAST <= \^m_axi_c_wlast\;
  throttl_cnt1 <= \^throttl_cnt1\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \align_len0_inferred__1/i__carry_n_4\,
      CO(1) => \align_len0_inferred__1/i__carry_n_5\,
      CO(0) => \align_len0_inferred__1/i__carry_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => fifo_wreq_data(65 downto 64),
      DI(0) => '0',
      O(3) => \align_len0__0\(31),
      O(2 downto 1) => \align_len0__0\(3 downto 2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => fifo_wreq_n_10,
      S(1) => fifo_wreq_n_11,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(2),
      Q => \align_len_reg_n_3_[2]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_3_[31]\,
      R => fifo_wreq_n_5
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(3),
      Q => \align_len_reg_n_3_[3]\,
      R => fifo_wreq_n_5
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_buffer
     port map (
      D(1 downto 0) => D(2 downto 1),
      DI(0) => buff_wdata_n_27,
      E(0) => E(0),
      Q(1 downto 0) => Q(2 downto 1),
      S(3) => buff_wdata_n_12,
      S(2) => buff_wdata_n_13,
      S(1) => buff_wdata_n_14,
      S(0) => buff_wdata_n_15,
      SR(0) => \^sr\(0),
      WVALID_Dummy => \^wvalid_dummy\,
      WVALID_Dummy_0 => WVALID_Dummy_0,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1(0) => buff_wdata_n_11,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => buff_wdata_n_29,
      \bus_equal_gen.len_cnt_reg[0]\(3 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 4),
      \bus_equal_gen.len_cnt_reg[0]_0\ => \bus_equal_gen.fifo_burst_n_5\,
      c_AWREADY => c_AWREADY,
      \dout_buf_reg[35]_0\(35 downto 32) => tmp_strb(3 downto 0),
      \dout_buf_reg[35]_0\(31) => buff_wdata_n_34,
      \dout_buf_reg[35]_0\(30) => buff_wdata_n_35,
      \dout_buf_reg[35]_0\(29) => buff_wdata_n_36,
      \dout_buf_reg[35]_0\(28) => buff_wdata_n_37,
      \dout_buf_reg[35]_0\(27) => buff_wdata_n_38,
      \dout_buf_reg[35]_0\(26) => buff_wdata_n_39,
      \dout_buf_reg[35]_0\(25) => buff_wdata_n_40,
      \dout_buf_reg[35]_0\(24) => buff_wdata_n_41,
      \dout_buf_reg[35]_0\(23) => buff_wdata_n_42,
      \dout_buf_reg[35]_0\(22) => buff_wdata_n_43,
      \dout_buf_reg[35]_0\(21) => buff_wdata_n_44,
      \dout_buf_reg[35]_0\(20) => buff_wdata_n_45,
      \dout_buf_reg[35]_0\(19) => buff_wdata_n_46,
      \dout_buf_reg[35]_0\(18) => buff_wdata_n_47,
      \dout_buf_reg[35]_0\(17) => buff_wdata_n_48,
      \dout_buf_reg[35]_0\(16) => buff_wdata_n_49,
      \dout_buf_reg[35]_0\(15) => buff_wdata_n_50,
      \dout_buf_reg[35]_0\(14) => buff_wdata_n_51,
      \dout_buf_reg[35]_0\(13) => buff_wdata_n_52,
      \dout_buf_reg[35]_0\(12) => buff_wdata_n_53,
      \dout_buf_reg[35]_0\(11) => buff_wdata_n_54,
      \dout_buf_reg[35]_0\(10) => buff_wdata_n_55,
      \dout_buf_reg[35]_0\(9) => buff_wdata_n_56,
      \dout_buf_reg[35]_0\(8) => buff_wdata_n_57,
      \dout_buf_reg[35]_0\(7) => buff_wdata_n_58,
      \dout_buf_reg[35]_0\(6) => buff_wdata_n_59,
      \dout_buf_reg[35]_0\(5) => buff_wdata_n_60,
      \dout_buf_reg[35]_0\(4) => buff_wdata_n_61,
      \dout_buf_reg[35]_0\(3) => buff_wdata_n_62,
      \dout_buf_reg[35]_0\(2) => buff_wdata_n_63,
      \dout_buf_reg[35]_0\(1) => buff_wdata_n_64,
      \dout_buf_reg[35]_0\(0) => buff_wdata_n_65,
      dout_valid_reg_0 => buff_wdata_n_28,
      i_2_reg_183(1 downto 0) => i_2_reg_183(1 downto 0),
      \i_2_reg_183_reg[0]\ => \i_2_reg_183_reg[0]\,
      \i_2_reg_183_reg[1]\ => buff_wdata_n_9,
      \i_2_reg_183_reg[1]_0\ => \i_2_reg_183_reg[1]\,
      \i_2_reg_183_reg[1]_1\ => rs_wreq_n_6,
      icmp_ln21_reg_420 => icmp_ln21_reg_420,
      \mOutPtr_reg[5]_0\(5 downto 0) => mOutPtr_reg(5 downto 0),
      \mOutPtr_reg[6]_0\(2) => buff_wdata_n_23,
      \mOutPtr_reg[6]_0\(1) => buff_wdata_n_24,
      \mOutPtr_reg[6]_0\(0) => buff_wdata_n_25,
      \mOutPtr_reg[7]_0\ => \mOutPtr_reg[7]\,
      \mOutPtr_reg[7]_1\(6) => \p_0_out_carry__0_n_8\,
      \mOutPtr_reg[7]_1\(5) => \p_0_out_carry__0_n_9\,
      \mOutPtr_reg[7]_1\(4) => \p_0_out_carry__0_n_10\,
      \mOutPtr_reg[7]_1\(3) => p_0_out_carry_n_7,
      \mOutPtr_reg[7]_1\(2) => p_0_out_carry_n_8,
      \mOutPtr_reg[7]_1\(1) => p_0_out_carry_n_9,
      \mOutPtr_reg[7]_1\(0) => p_0_out_carry_n_10,
      m_axi_c_WLAST => \^m_axi_c_wlast\,
      p_30_in => p_30_in,
      \q_tmp_reg[31]_0\(31 downto 0) => \q_tmp_reg[31]\(31 downto 0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_29,
      Q => \^m_axi_c_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_28,
      Q => \^wvalid_dummy\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_65,
      Q => m_axi_c_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_c_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_c_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_c_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_c_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_c_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_c_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_c_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_c_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_c_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_c_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_64,
      Q => m_axi_c_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_c_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_c_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_c_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_c_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_c_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_c_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_c_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_c_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_c_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_c_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_63,
      Q => m_axi_c_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_c_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_c_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_62,
      Q => m_axi_c_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_61,
      Q => m_axi_c_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_60,
      Q => m_axi_c_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_59,
      Q => m_axi_c_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_58,
      Q => m_axi_c_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_57,
      Q => m_axi_c_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_56,
      Q => m_axi_c_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo
     port map (
      E(0) => p_30_in,
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.len_cnt_reg[2]\ => \bus_equal_gen.fifo_burst_n_5\,
      \could_multi_bursts.awlen_buf_reg[0]\ => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.awlen_buf_reg[1]\ => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.awlen_buf_reg[3]\ => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_equal_gen.fifo_burst_n_10\,
      \could_multi_bursts.loop_cnt_reg[5]\ => \bus_equal_gen.fifo_burst_n_9\,
      fifo_burst_ready => fifo_burst_ready,
      \in\(2) => awlen_tmp(3),
      \in\(1 downto 0) => awlen_tmp(1 downto 0),
      \pout_reg[2]_0\ => fifo_resp_n_8,
      push => push_0
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(2),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(3),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      I4 => \bus_equal_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(2),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(0),
      I4 => \bus_equal_gen.len_cnt_reg\(3),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_3\,
      I1 => \bus_equal_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_3\,
      I2 => \bus_equal_gen.len_cnt_reg\(7),
      O => \p_0_in__0\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(2),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(3),
      I4 => \bus_equal_gen.len_cnt_reg\(4),
      I5 => \bus_equal_gen.len_cnt_reg\(5),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_3\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(0),
      Q => \bus_equal_gen.len_cnt_reg\(0),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(1),
      Q => \bus_equal_gen.len_cnt_reg\(1),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(2),
      Q => \bus_equal_gen.len_cnt_reg\(2),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(3),
      Q => \bus_equal_gen.len_cnt_reg\(3),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(4),
      Q => \bus_equal_gen.len_cnt_reg\(4),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(5),
      Q => \bus_equal_gen.len_cnt_reg\(5),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(6),
      Q => \bus_equal_gen.len_cnt_reg\(6),
      R => buff_wdata_n_11
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(7),
      Q => \bus_equal_gen.len_cnt_reg\(7),
      R => buff_wdata_n_11
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_c_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_c_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_c_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_c_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_5,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(32),
      O => awaddr_tmp(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(33),
      O => awaddr_tmp(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(34),
      O => awaddr_tmp(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(35),
      O => awaddr_tmp(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(36),
      O => awaddr_tmp(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(37),
      O => awaddr_tmp(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(38),
      O => awaddr_tmp(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(39),
      O => awaddr_tmp(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(40),
      O => awaddr_tmp(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(41),
      O => awaddr_tmp(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(42),
      O => awaddr_tmp(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(43),
      O => awaddr_tmp(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(44),
      O => awaddr_tmp(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(45),
      O => awaddr_tmp(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(46),
      O => awaddr_tmp(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(47),
      O => awaddr_tmp(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(48),
      O => awaddr_tmp(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(49),
      O => awaddr_tmp(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_c_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_c_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_c_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(50),
      O => awaddr_tmp(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(51),
      O => awaddr_tmp(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(52),
      O => awaddr_tmp(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(53),
      O => awaddr_tmp(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(54),
      O => awaddr_tmp(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(55),
      O => awaddr_tmp(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(56),
      O => awaddr_tmp(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(57),
      O => awaddr_tmp(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(58),
      O => awaddr_tmp(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(59),
      O => awaddr_tmp(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(60),
      O => awaddr_tmp(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(61),
      O => awaddr_tmp(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(62),
      O => awaddr_tmp(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      I2 => data1(63),
      O => awaddr_tmp(63)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^m_axi_c_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \^m_axi_c_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_equal_gen.fifo_burst_n_10\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_c_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_c_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_c_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_c_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_c_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_c_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_c_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_c_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_c_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_c_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_c_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_c_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_c_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_c_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_c_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_c_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_c_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_c_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_c_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_c_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_c_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_c_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_c_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_c_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_c_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_c_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_c_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_c_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_c_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(32),
      Q => \^m_axi_c_awaddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_c_awaddr\(30 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(33),
      Q => \^m_axi_c_awaddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(34),
      Q => \^m_axi_c_awaddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(35),
      Q => \^m_axi_c_awaddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(36),
      Q => \^m_axi_c_awaddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_c_awaddr\(34 downto 31)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(37),
      Q => \^m_axi_c_awaddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(38),
      Q => \^m_axi_c_awaddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(39),
      Q => \^m_axi_c_awaddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_c_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(40),
      Q => \^m_axi_c_awaddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_c_awaddr\(38 downto 35)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(41),
      Q => \^m_axi_c_awaddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(42),
      Q => \^m_axi_c_awaddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(43),
      Q => \^m_axi_c_awaddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(44),
      Q => \^m_axi_c_awaddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_c_awaddr\(42 downto 39)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(45),
      Q => \^m_axi_c_awaddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(46),
      Q => \^m_axi_c_awaddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(47),
      Q => \^m_axi_c_awaddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(48),
      Q => \^m_axi_c_awaddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_c_awaddr\(46 downto 43)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(49),
      Q => \^m_axi_c_awaddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_c_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_c_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(50),
      Q => \^m_axi_c_awaddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(51),
      Q => \^m_axi_c_awaddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(52),
      Q => \^m_axi_c_awaddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_c_awaddr\(50 downto 47)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(53),
      Q => \^m_axi_c_awaddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(54),
      Q => \^m_axi_c_awaddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(55),
      Q => \^m_axi_c_awaddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(56),
      Q => \^m_axi_c_awaddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_c_awaddr\(54 downto 51)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(57),
      Q => \^m_axi_c_awaddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(58),
      Q => \^m_axi_c_awaddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(59),
      Q => \^m_axi_c_awaddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_c_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(60),
      Q => \^m_axi_c_awaddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_c_awaddr\(58 downto 55)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(61),
      Q => \^m_axi_c_awaddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(62),
      Q => \^m_axi_c_awaddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(63),
      Q => \^m_axi_c_awaddr\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_7_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_c_awaddr\(61 downto 59)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_c_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_c_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_c_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_c_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_c_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_c_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => last_sect_buf0,
      Q => \could_multi_bursts.last_sect_buf_reg_n_3\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_resp_n_3
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_69,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[2]\,
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[31]\,
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_3_[3]\,
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized1\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => last_sect,
      D(51) => fifo_resp_n_9,
      D(50) => fifo_resp_n_10,
      D(49) => fifo_resp_n_11,
      D(48) => fifo_resp_n_12,
      D(47) => fifo_resp_n_13,
      D(46) => fifo_resp_n_14,
      D(45) => fifo_resp_n_15,
      D(44) => fifo_resp_n_16,
      D(43) => fifo_resp_n_17,
      D(42) => fifo_resp_n_18,
      D(41) => fifo_resp_n_19,
      D(40) => fifo_resp_n_20,
      D(39) => fifo_resp_n_21,
      D(38) => fifo_resp_n_22,
      D(37) => fifo_resp_n_23,
      D(36) => fifo_resp_n_24,
      D(35) => fifo_resp_n_25,
      D(34) => fifo_resp_n_26,
      D(33) => fifo_resp_n_27,
      D(32) => fifo_resp_n_28,
      D(31) => fifo_resp_n_29,
      D(30) => fifo_resp_n_30,
      D(29) => fifo_resp_n_31,
      D(28) => fifo_resp_n_32,
      D(27) => fifo_resp_n_33,
      D(26) => fifo_resp_n_34,
      D(25) => fifo_resp_n_35,
      D(24) => fifo_resp_n_36,
      D(23) => fifo_resp_n_37,
      D(22) => fifo_resp_n_38,
      D(21) => fifo_resp_n_39,
      D(20) => fifo_resp_n_40,
      D(19) => fifo_resp_n_41,
      D(18) => fifo_resp_n_42,
      D(17) => fifo_resp_n_43,
      D(16) => fifo_resp_n_44,
      D(15) => fifo_resp_n_45,
      D(14) => fifo_resp_n_46,
      D(13) => fifo_resp_n_47,
      D(12) => fifo_resp_n_48,
      D(11) => fifo_resp_n_49,
      D(10) => fifo_resp_n_50,
      D(9) => fifo_resp_n_51,
      D(8) => fifo_resp_n_52,
      D(7) => fifo_resp_n_53,
      D(6) => fifo_resp_n_54,
      D(5) => fifo_resp_n_55,
      D(4) => fifo_resp_n_56,
      D(3) => fifo_resp_n_57,
      D(2) => fifo_resp_n_58,
      D(1) => fifo_resp_n_59,
      D(0) => fifo_resp_n_60,
      E(0) => align_len0,
      Q(0) => \sect_cnt_reg_n_3_[0]\,
      SR(0) => \^sr\(0),
      WVALID_Dummy => \^wvalid_dummy\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_resp_n_3,
      ap_rst_n_1 => fifo_resp_n_5,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.loop_cnt_reg[0]_0\,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => \could_multi_bursts.loop_cnt_reg[0]_1\,
      \could_multi_bursts.loop_cnt_reg[0]_1\(0) => \throttl_cnt_reg[4]\(0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_63,
      \could_multi_bursts.sect_handling_reg_0\ => fifo_resp_n_69,
      \could_multi_bursts.sect_handling_reg_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.sect_handling_reg_2\ => \bus_equal_gen.fifo_burst_n_9\,
      \end_addr_buf_reg[2]\ => fifo_resp_n_71,
      \end_addr_buf_reg[31]\ => fifo_resp_n_70,
      \end_addr_buf_reg[3]\ => fifo_resp_n_72,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_resp_n_8,
      last_sect_buf0 => last_sect_buf0,
      m_axi_c_AWREADY => m_axi_c_AWREADY,
      m_axi_c_BVALID => m_axi_c_BVALID,
      m_axi_c_WREADY => m_axi_c_WREADY,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg\,
      p_0_in0_in(0) => p_0_in0_in(19),
      p_26_in => p_26_in,
      pop0 => pop0,
      push => push_0,
      push_0 => push,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_3\,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_len_buf_reg[0]\ => \end_addr_buf_reg_n_3_[2]\,
      \sect_len_buf_reg[0]_0\ => \sect_len_buf_reg_n_3_[0]\,
      \sect_len_buf_reg[1]\ => \end_addr_buf_reg_n_3_[3]\,
      \sect_len_buf_reg[1]_0\ => \sect_len_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[3]\ => \sect_len_buf_reg_n_3_[3]\,
      wreq_handling_reg(0) => fifo_resp_n_67,
      wreq_handling_reg_0 => fifo_resp_n_68,
      wreq_handling_reg_1 => wreq_handling_reg_n_3,
      wreq_handling_reg_2 => fifo_wreq_valid_buf_reg_n_3
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized2\
     port map (
      D(0) => D(3),
      Q(1 downto 0) => Q(4 downto 3),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => \^full_n_reg\,
      push => push
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      Q(1 downto 0) => fifo_wreq_data(65 downto 64),
      S(1) => fifo_wreq_n_10,
      S(0) => fifo_wreq_n_11,
      SR(0) => \^sr\(0),
      \align_len_reg[31]\ => fifo_resp_n_63,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_3,
      fifo_wreq_valid_buf_reg_0 => wreq_handling_reg_n_3,
      full_n_reg_0(0) => rs2f_wreq_valid,
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_3_[51]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_3_[50]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_3_[49]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_3_[48]\,
      next_wreq => next_wreq,
      p_26_in => p_26_in,
      pop0 => pop0,
      \q_reg[65]_0\(0) => fifo_wreq_n_5,
      \q_reg[65]_1\ => fifo_wreq_n_9,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[51]\(1) => fifo_wreq_n_12,
      \sect_cnt_reg[51]\(0) => fifo_wreq_n_13,
      sel => push_1
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_3,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_3\,
      S(2) => \first_sect_carry_i_2__1_n_3\,
      S(1) => \first_sect_carry_i_3__1_n_3\,
      S(0) => \first_sect_carry_i_4__1_n_3\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__1_n_3\,
      S(2) => \first_sect_carry__0_i_2__1_n_3\,
      S(1) => \first_sect_carry__0_i_3__1_n_3\,
      S(0) => \first_sect_carry__0_i_4__1_n_3\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[23]\,
      I1 => \sect_cnt_reg_n_3_[22]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \first_sect_carry__0_i_1__1_n_3\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => \sect_cnt_reg_n_3_[19]\,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => \first_sect_carry__0_i_2__1_n_3\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => \sect_cnt_reg_n_3_[16]\,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => \first_sect_carry__0_i_3__1_n_3\
    );
\first_sect_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => \sect_cnt_reg_n_3_[13]\,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => \first_sect_carry__0_i_4__1_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__1_n_3\,
      S(2) => \first_sect_carry__1_i_2__1_n_3\,
      S(1) => \first_sect_carry__1_i_3__1_n_3\,
      S(0) => \first_sect_carry__1_i_4__1_n_3\
    );
\first_sect_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[35]\,
      I1 => \sect_cnt_reg_n_3_[34]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \first_sect_carry__1_i_1__1_n_3\
    );
\first_sect_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[32]\,
      I1 => \sect_cnt_reg_n_3_[31]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \first_sect_carry__1_i_2__1_n_3\
    );
\first_sect_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[29]\,
      I1 => \sect_cnt_reg_n_3_[28]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \first_sect_carry__1_i_3__1_n_3\
    );
\first_sect_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[26]\,
      I1 => \sect_cnt_reg_n_3_[25]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \first_sect_carry__1_i_4__1_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__1_n_3\,
      S(2) => \first_sect_carry__2_i_2__1_n_3\,
      S(1) => \first_sect_carry__2_i_3__1_n_3\,
      S(0) => \first_sect_carry__2_i_4__1_n_3\
    );
\first_sect_carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => \sect_cnt_reg_n_3_[46]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \first_sect_carry__2_i_1__1_n_3\
    );
\first_sect_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => \sect_cnt_reg_n_3_[43]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \first_sect_carry__2_i_2__1_n_3\
    );
\first_sect_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[41]\,
      I1 => \sect_cnt_reg_n_3_[40]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \first_sect_carry__2_i_3__1_n_3\
    );
\first_sect_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[38]\,
      I1 => \sect_cnt_reg_n_3_[37]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \first_sect_carry__2_i_4__1_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__1_n_3\,
      S(0) => \first_sect_carry__3_i_2__1_n_3\
    );
\first_sect_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1__1_n_3\
    );
\first_sect_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[50]\,
      I1 => \sect_cnt_reg_n_3_[49]\,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => \first_sect_carry__3_i_2__1_n_3\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => \sect_cnt_reg_n_3_[10]\,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => \first_sect_carry_i_1__1_n_3\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[8]\,
      I1 => \sect_cnt_reg_n_3_[7]\,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => \first_sect_carry_i_2__1_n_3\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[5]\,
      I1 => \sect_cnt_reg_n_3_[4]\,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => \first_sect_carry_i_3__1_n_3\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[2]\,
      I1 => \sect_cnt_reg_n_3_[1]\,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => \first_sect_carry_i_4__1_n_3\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_9,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__1_n_3\,
      S(2) => \last_sect_carry_i_2__1_n_3\,
      S(1) => \last_sect_carry_i_3__1_n_3\,
      S(0) => \last_sect_carry_i_4__1_n_3\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__1_n_3\,
      S(2) => \last_sect_carry__0_i_2__1_n_3\,
      S(1) => \last_sect_carry__0_i_3__1_n_3\,
      S(0) => \last_sect_carry__0_i_4__1_n_3\
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[23]\,
      I1 => \sect_cnt_reg_n_3_[22]\,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => \last_sect_carry__0_i_1__1_n_3\
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => \sect_cnt_reg_n_3_[19]\,
      O => \last_sect_carry__0_i_2__1_n_3\
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => \sect_cnt_reg_n_3_[16]\,
      O => \last_sect_carry__0_i_3__1_n_3\
    );
\last_sect_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => \sect_cnt_reg_n_3_[13]\,
      O => \last_sect_carry__0_i_4__1_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__1_n_3\,
      S(2) => \last_sect_carry__1_i_2__1_n_3\,
      S(1) => \last_sect_carry__1_i_3__1_n_3\,
      S(0) => \last_sect_carry__1_i_4__1_n_3\
    );
\last_sect_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[35]\,
      I1 => \sect_cnt_reg_n_3_[34]\,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => \last_sect_carry__1_i_1__1_n_3\
    );
\last_sect_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[32]\,
      I1 => \sect_cnt_reg_n_3_[31]\,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => \last_sect_carry__1_i_2__1_n_3\
    );
\last_sect_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[29]\,
      I1 => \sect_cnt_reg_n_3_[28]\,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => \last_sect_carry__1_i_3__1_n_3\
    );
\last_sect_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[26]\,
      I1 => \sect_cnt_reg_n_3_[25]\,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => \last_sect_carry__1_i_4__1_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__1_n_3\,
      S(2) => \last_sect_carry__2_i_2__1_n_3\,
      S(1) => \last_sect_carry__2_i_3__1_n_3\,
      S(0) => \last_sect_carry__2_i_4__1_n_3\
    );
\last_sect_carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => \sect_cnt_reg_n_3_[46]\,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => \last_sect_carry__2_i_1__1_n_3\
    );
\last_sect_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => \sect_cnt_reg_n_3_[43]\,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => \last_sect_carry__2_i_2__1_n_3\
    );
\last_sect_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[41]\,
      I1 => \sect_cnt_reg_n_3_[40]\,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => \last_sect_carry__2_i_3__1_n_3\
    );
\last_sect_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[38]\,
      I1 => \sect_cnt_reg_n_3_[37]\,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => \last_sect_carry__2_i_4__1_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_wreq_n_12,
      S(0) => fifo_wreq_n_13
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => \sect_cnt_reg_n_3_[10]\,
      O => \last_sect_carry_i_1__1_n_3\
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[8]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => \sect_cnt_reg_n_3_[7]\,
      O => \last_sect_carry_i_2__1_n_3\
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[5]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => \sect_cnt_reg_n_3_[4]\,
      O => \last_sect_carry_i_3__1_n_3\
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[2]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => \sect_cnt_reg_n_3_[1]\,
      O => \last_sect_carry_i_4__1_n_3\
    );
m_axi_c_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => m_axi_c_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_wdata_n_27,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_wdata_n_12,
      S(2) => buff_wdata_n_13,
      S(1) => buff_wdata_n_14,
      S(0) => buff_wdata_n_15
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_wdata_n_23,
      S(1) => buff_wdata_n_24,
      S(0) => buff_wdata_n_25
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => \^throttl_cnt1\,
      I2 => \throttl_cnt_reg[4]\(0),
      O => A(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\(3),
      I1 => \^throttl_cnt1\,
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => DI(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I1 => \^throttl_cnt1\,
      I2 => \throttl_cnt_reg[4]\(3),
      O => DI(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^throttl_cnt1\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \throttl_cnt_reg[4]\(2),
      O => DI(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^throttl_cnt1\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \throttl_cnt_reg[4]\(1),
      O => DI(0)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I1 => \^throttl_cnt1\,
      I2 => \throttl_cnt_reg[4]\(3),
      I3 => \throttl_cnt_reg[4]\(4),
      O => S(2)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE1A5A5"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \throttl_cnt_reg[4]\(2),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^throttl_cnt1\,
      O => S(1)
    );
p_0_out_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E5"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^throttl_cnt1\,
      O => S(0)
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_reg_slice
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => buff_wdata_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_1,
      c_AWREADY => c_AWREADY,
      i_1_reg_172(1 downto 0) => i_1_reg_172(1 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => rs_wreq_n_6,
      sel => push_1,
      \state_reg[0]_0\(0) => rs2f_wreq_valid
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[0]\,
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[2]\,
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[3]\,
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[5]\,
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[6]\,
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[8]\,
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[9]\,
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[11]\,
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[12]\,
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[14]\,
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[15]\,
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[17]\,
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[18]\,
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[20]\,
      I1 => first_sect,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[21]\,
      I1 => first_sect,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => first_sect,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[23]\,
      I1 => first_sect,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[24]\,
      I1 => first_sect,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => first_sect,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[26]\,
      I1 => first_sect,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[27]\,
      I1 => first_sect,
      O => sect_addr(39)
    );
\sect_addr_buf[40]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => first_sect,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[29]\,
      I1 => first_sect,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[30]\,
      I1 => first_sect,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => first_sect,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[32]\,
      I1 => first_sect,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[33]\,
      I1 => first_sect,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => first_sect,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[35]\,
      I1 => first_sect,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[36]\,
      I1 => first_sect,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => first_sect,
      O => sect_addr(49)
    );
\sect_addr_buf[50]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[38]\,
      I1 => first_sect,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[39]\,
      I1 => first_sect,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => first_sect,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[41]\,
      I1 => first_sect,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[42]\,
      I1 => first_sect,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => first_sect,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[44]\,
      I1 => first_sect,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[45]\,
      I1 => first_sect,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => first_sect,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[47]\,
      I1 => first_sect,
      O => sect_addr(59)
    );
\sect_addr_buf[60]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[48]\,
      I1 => first_sect,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => first_sect,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[50]\,
      I1 => first_sect,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[51]\,
      I1 => first_sect,
      O => sect_addr(63)
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_60,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_50,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_49,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_48,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[12]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[12]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[12]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[12]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_47,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_46,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_45,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_44,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[16]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[16]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[16]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[16]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_43,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_42,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_41,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_59,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_40,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[16]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[20]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[20]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[20]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[20]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_39,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_38,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_37,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_36,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[20]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[24]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[24]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[24]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[24]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_35,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_34,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_33,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_32,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[24]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[28]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[28]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[28]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[28]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_31,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_58,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_30,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_29,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_28,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[28]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[32]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[32]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[32]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[32]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_27,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_26,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_25,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_24,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[32]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[36]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[36]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[36]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[36]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_23,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_22,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_21,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_57,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_20,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[36]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[40]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[40]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[40]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[40]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_19,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_18,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_17,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_16,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[40]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[44]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[44]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[44]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[44]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_15,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_14,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_13,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_12,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[44]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[48]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[48]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[48]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[48]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_11,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_56,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[4]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[4]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[4]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[4]_i_2__1_n_6\,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_10,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_9,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[48]_i_2__1_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt_reg[51]_i_3__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_reg[51]_i_3__1_n_5\,
      CO(0) => \sect_cnt_reg[51]_i_3__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_reg[51]_i_3__1_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_55,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_54,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_53,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_52,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_2__1_n_3\,
      CO(3) => \sect_cnt_reg[8]_i_2__1_n_3\,
      CO(2) => \sect_cnt_reg[8]_i_2__1_n_4\,
      CO(1) => \sect_cnt_reg[8]_i_2__1_n_5\,
      CO(0) => \sect_cnt_reg[8]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_67,
      D => fifo_resp_n_51,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_71,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_72,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_70,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\(0),
      I1 => \^throttl_cnt1\,
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^throttl_cnt1\,
      I1 => \throttl_cnt_reg[0]_0\,
      O => m_axi_c_AWREADY_0(0)
    );
\throttl_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_c_AWREADY,
      I1 => AWVALID_Dummy,
      I2 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => \^throttl_cnt1\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_68,
      Q => wreq_handling_reg_n_3,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi is
  port (
    \i_reg_160_reg[0]\ : out STD_LOGIC;
    \i_reg_160_reg[1]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_160_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_160_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    a_ARREADY : out STD_LOGIC;
    \add_ln10_reg_380_reg[0]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_reg_160_reg[1]_1\ : in STD_LOGIC;
    out_HLS_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARREADY : in STD_LOGIC;
    a_RREADY : in STD_LOGIC;
    a_ARVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi_read
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      a_ARVALID => a_ARVALID,
      a_RREADY => a_RREADY,
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => \add_ln10_reg_380_reg[0]\,
      \add_ln10_reg_380_reg[0]_0\ => \add_ln10_reg_380_reg[0]_0\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => \could_multi_bursts.arlen_buf_reg[0]\,
      \could_multi_bursts.arlen_buf_reg[1]_0\ => \could_multi_bursts.arlen_buf_reg[1]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \could_multi_bursts.arlen_buf_reg[3]\,
      \data_p1_reg[31]\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      full_n_reg => full_n_reg,
      \i_reg_160_reg[0]\ => \i_reg_160_reg[0]\,
      \i_reg_160_reg[0]_0\ => \i_reg_160_reg[0]_0\,
      \i_reg_160_reg[1]\ => \i_reg_160_reg[1]\,
      \i_reg_160_reg[1]_0\(0) => \i_reg_160_reg[1]_0\(0),
      \i_reg_160_reg[1]_1\ => \i_reg_160_reg[1]_1\,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      m_axi_a_ARADDR(61 downto 0) => m_axi_a_ARADDR(61 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_RRESP(1 downto 0) => m_axi_a_RRESP(1 downto 0),
      m_axi_a_RVALID => m_axi_a_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      out_HLS_RVALID => \state_reg[0]\(0),
      s_ready_t_reg => a_ARREADY,
      \state_reg[1]\ => out_HLS_RVALID,
      \state_reg[1]_0\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi is
  port (
    \add_ln10_reg_380_reg[0]\ : out STD_LOGIC;
    a_ARVALID : out STD_LOGIC;
    b_ARREADY : out STD_LOGIC;
    a_RREADY : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    add_ln10_reg_380 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln10_reg_380_reg[1]\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_0\ : in STD_LOGIC;
    \add_ln10_reg_380_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    a_ARREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    icmp_ln10_reg_385 : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    \icmp_ln10_reg_385_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi_read
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      a_ARREADY => a_ARREADY,
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => \add_ln10_reg_380_reg[0]\,
      \add_ln10_reg_380_reg[1]\ => \add_ln10_reg_380_reg[1]\,
      \add_ln10_reg_380_reg[1]_0\ => \add_ln10_reg_380_reg[1]_0\,
      \add_ln10_reg_380_reg[1]_1\ => \add_ln10_reg_380_reg[1]_1\,
      \ap_CS_fsm_reg[0]\ => a_ARVALID,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_start => ap_start,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => \could_multi_bursts.arlen_buf_reg[0]\,
      \could_multi_bursts.arlen_buf_reg[1]_0\ => \could_multi_bursts.arlen_buf_reg[1]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \could_multi_bursts.arlen_buf_reg[3]\,
      \data_p1_reg[31]\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      full_n_reg => full_n_reg,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      \icmp_ln10_reg_385_reg[0]\ => \icmp_ln10_reg_385_reg[0]\,
      m_axi_b_ARADDR(61 downto 0) => m_axi_b_ARADDR(61 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_RRESP(1 downto 0) => m_axi_b_RRESP(1 downto 0),
      m_axi_b_RVALID => m_axi_b_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      out_HLS_RVALID => \state_reg[0]\(0),
      s_ready_t_reg => b_ARREADY,
      \state_reg[0]\ => a_RREADY,
      \state_reg[1]\(0) => \state_reg[1]\(0),
      \state_reg[1]_0\ => \state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi is
  port (
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \i_2_reg_183_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    c_BVALID : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \i_2_reg_183_reg[1]\ : out STD_LOGIC;
    m_axi_c_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_c_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_WVALID : out STD_LOGIC;
    m_axi_c_AWVALID : out STD_LOGIC;
    m_axi_c_WLAST : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    i_2_reg_183 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : in STD_LOGIC;
    \mOutPtr_reg[7]\ : in STD_LOGIC;
    i_1_reg_172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln21_reg_420 : in STD_LOGIC;
    m_axi_c_RVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q_tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_AWREADY : in STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC;
    m_axi_c_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi is
  signal A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^awlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal WVALID_Dummy_0 : STD_LOGIC;
  signal bus_write_n_18 : STD_LOGIC;
  signal bus_write_n_19 : STD_LOGIC;
  signal bus_write_n_20 : STD_LOGIC;
  signal bus_write_n_88 : STD_LOGIC;
  signal bus_write_n_90 : STD_LOGIC;
  signal bus_write_n_91 : STD_LOGIC;
  signal bus_write_n_92 : STD_LOGIC;
  signal bus_write_n_93 : STD_LOGIC;
  signal throttl_cnt1 : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wreq_throttle_n_10 : STD_LOGIC;
  signal wreq_throttle_n_11 : STD_LOGIC;
  signal wreq_throttle_n_12 : STD_LOGIC;
  signal wreq_throttle_n_13 : STD_LOGIC;
begin
  AWLEN(2 downto 0) <= \^awlen\(2 downto 0);
  SR(0) <= \^sr\(0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_read
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n_reg => full_n_reg_0,
      m_axi_c_RVALID => m_axi_c_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_write
     port map (
      A(0) => A(0),
      D(3 downto 0) => D(3 downto 0),
      DI(3) => A(3),
      DI(2) => bus_write_n_90,
      DI(1) => bus_write_n_91,
      DI(0) => bus_write_n_92,
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      S(2) => bus_write_n_18,
      S(1) => bus_write_n_19,
      S(0) => bus_write_n_20,
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_0 => WVALID_Dummy_0,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => wreq_throttle_n_10,
      \could_multi_bursts.awlen_buf_reg[3]_0\(2 downto 0) => \^awlen\(2 downto 0),
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttle_n_13,
      \could_multi_bursts.loop_cnt_reg[0]_1\ => wreq_throttle_n_11,
      empty_n_reg => c_BVALID,
      full_n_reg => full_n_reg,
      i_1_reg_172(1 downto 0) => i_1_reg_172(1 downto 0),
      i_2_reg_183(1 downto 0) => i_2_reg_183(1 downto 0),
      \i_2_reg_183_reg[0]\ => \i_2_reg_183_reg[0]\,
      \i_2_reg_183_reg[1]\ => \i_2_reg_183_reg[1]\,
      icmp_ln21_reg_420 => icmp_ln21_reg_420,
      \mOutPtr_reg[7]\ => \mOutPtr_reg[7]\,
      m_axi_c_AWADDR(61 downto 0) => m_axi_c_AWADDR(61 downto 0),
      m_axi_c_AWREADY => m_axi_c_AWREADY,
      m_axi_c_AWREADY_0(0) => bus_write_n_88,
      m_axi_c_AWVALID => m_axi_c_AWVALID,
      m_axi_c_BVALID => m_axi_c_BVALID,
      m_axi_c_WDATA(31 downto 0) => m_axi_c_WDATA(31 downto 0),
      m_axi_c_WLAST => m_axi_c_WLAST,
      m_axi_c_WREADY => m_axi_c_WREADY,
      m_axi_c_WSTRB(3 downto 0) => m_axi_c_WSTRB(3 downto 0),
      \q_tmp_reg[31]\(31 downto 0) => \q_tmp_reg[31]\(31 downto 0),
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt_reg[0]\(0) => bus_write_n_93,
      \throttl_cnt_reg[0]_0\ => wreq_throttle_n_12,
      \throttl_cnt_reg[4]\(4 downto 0) => throttl_cnt_reg(4 downto 0)
    );
wreq_throttle: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi_throttle
     port map (
      A(1) => A(3),
      A(0) => A(0),
      AWLEN(0) => \^awlen\(2),
      D(0) => bus_write_n_93,
      DI(2) => bus_write_n_90,
      DI(1) => bus_write_n_91,
      DI(0) => bus_write_n_92,
      E(0) => bus_write_n_88,
      Q(4 downto 0) => throttl_cnt_reg(4 downto 0),
      S(2) => bus_write_n_18,
      S(1) => bus_write_n_19,
      S(0) => bus_write_n_20,
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_0 => WVALID_Dummy_0,
      ap_clk => ap_clk,
      m_axi_c_WREADY => m_axi_c_WREADY,
      m_axi_c_WREADY_0 => wreq_throttle_n_12,
      m_axi_c_WVALID => m_axi_c_WVALID,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt_reg[5]_0\ => wreq_throttle_n_11,
      \throttl_cnt_reg[7]_0\ => wreq_throttle_n_10,
      \throttl_cnt_reg[7]_1\ => wreq_throttle_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_a_AWVALID : out STD_LOGIC;
    m_axi_a_AWREADY : in STD_LOGIC;
    m_axi_a_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_WVALID : out STD_LOGIC;
    m_axi_a_WREADY : in STD_LOGIC;
    m_axi_a_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_WLAST : out STD_LOGIC;
    m_axi_a_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARVALID : out STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RVALID : in STD_LOGIC;
    m_axi_a_RREADY : out STD_LOGIC;
    m_axi_a_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_RLAST : in STD_LOGIC;
    m_axi_a_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BVALID : in STD_LOGIC;
    m_axi_a_BREADY : out STD_LOGIC;
    m_axi_a_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_a_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_AWVALID : out STD_LOGIC;
    m_axi_b_AWREADY : in STD_LOGIC;
    m_axi_b_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_WVALID : out STD_LOGIC;
    m_axi_b_WREADY : in STD_LOGIC;
    m_axi_b_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_WLAST : out STD_LOGIC;
    m_axi_b_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARVALID : out STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RVALID : in STD_LOGIC;
    m_axi_b_RREADY : out STD_LOGIC;
    m_axi_b_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_RLAST : in STD_LOGIC;
    m_axi_b_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BVALID : in STD_LOGIC;
    m_axi_b_BREADY : out STD_LOGIC;
    m_axi_b_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_b_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_AWVALID : out STD_LOGIC;
    m_axi_c_AWREADY : in STD_LOGIC;
    m_axi_c_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_c_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_c_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_WVALID : out STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC;
    m_axi_c_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_WLAST : out STD_LOGIC;
    m_axi_c_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_ARVALID : out STD_LOGIC;
    m_axi_c_ARREADY : in STD_LOGIC;
    m_axi_c_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_c_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_c_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_RVALID : in STD_LOGIC;
    m_axi_c_RREADY : out STD_LOGIC;
    m_axi_c_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_RLAST : in STD_LOGIC;
    m_axi_c_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_BVALID : in STD_LOGIC;
    m_axi_c_BREADY : out STD_LOGIC;
    m_axi_c_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_c_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_A_ADDR_WIDTH : integer;
  attribute C_M_AXI_A_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 64;
  attribute C_M_AXI_A_ARUSER_WIDTH : integer;
  attribute C_M_AXI_A_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_A_AWUSER_WIDTH : integer;
  attribute C_M_AXI_A_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_A_BUSER_WIDTH : integer;
  attribute C_M_AXI_A_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_A_CACHE_VALUE : string;
  attribute C_M_AXI_A_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "4'b0011";
  attribute C_M_AXI_A_DATA_WIDTH : integer;
  attribute C_M_AXI_A_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_M_AXI_A_ID_WIDTH : integer;
  attribute C_M_AXI_A_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_A_PROT_VALUE : string;
  attribute C_M_AXI_A_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "3'b000";
  attribute C_M_AXI_A_RUSER_WIDTH : integer;
  attribute C_M_AXI_A_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_A_TARGET_ADDR : integer;
  attribute C_M_AXI_A_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_A_USER_VALUE : integer;
  attribute C_M_AXI_A_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_A_WSTRB_WIDTH : integer;
  attribute C_M_AXI_A_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_M_AXI_A_WUSER_WIDTH : integer;
  attribute C_M_AXI_A_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 64;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_CACHE_VALUE : string;
  attribute C_M_AXI_B_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "4'b0011";
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_PROT_VALUE : string;
  attribute C_M_AXI_B_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "3'b000";
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_B_TARGET_ADDR : integer;
  attribute C_M_AXI_B_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_ADDR_WIDTH : integer;
  attribute C_M_AXI_C_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 64;
  attribute C_M_AXI_C_ARUSER_WIDTH : integer;
  attribute C_M_AXI_C_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_AWUSER_WIDTH : integer;
  attribute C_M_AXI_C_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_BUSER_WIDTH : integer;
  attribute C_M_AXI_C_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_CACHE_VALUE : string;
  attribute C_M_AXI_C_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "4'b0011";
  attribute C_M_AXI_C_DATA_WIDTH : integer;
  attribute C_M_AXI_C_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_M_AXI_C_ID_WIDTH : integer;
  attribute C_M_AXI_C_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_PROT_VALUE : string;
  attribute C_M_AXI_C_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "3'b000";
  attribute C_M_AXI_C_RUSER_WIDTH : integer;
  attribute C_M_AXI_C_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_C_TARGET_ADDR : integer;
  attribute C_M_AXI_C_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_C_USER_VALUE : integer;
  attribute C_M_AXI_C_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 0;
  attribute C_M_AXI_C_WSTRB_WIDTH : integer;
  attribute C_M_AXI_C_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_M_AXI_C_WUSER_WIDTH : integer;
  attribute C_M_AXI_C_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000010000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000100000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000100000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000001000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000010000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00001000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00010000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00100000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b01000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b10000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "17'b00000000001000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add is
  signal \<const0>\ : STD_LOGIC;
  signal a_ARREADY : STD_LOGIC;
  signal a_ARVALID : STD_LOGIC;
  signal a_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_RREADY : STD_LOGIC;
  signal a_RVALID : STD_LOGIC;
  signal a_m_axi_U_n_3 : STD_LOGIC;
  signal a_m_axi_U_n_4 : STD_LOGIC;
  signal a_m_axi_U_n_6 : STD_LOGIC;
  signal a_m_axi_U_n_7 : STD_LOGIC;
  signal add_ln10_reg_380 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln10_reg_380[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_3 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal b_ARREADY : STD_LOGIC;
  signal b_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b_RVALID : STD_LOGIC;
  signal b_m_axi_U_n_11 : STD_LOGIC;
  signal b_m_axi_U_n_3 : STD_LOGIC;
  signal b_m_axi_U_n_9 : STD_LOGIC;
  signal c_BVALID : STD_LOGIC;
  signal c_m_axi_U_n_13 : STD_LOGIC;
  signal c_m_axi_U_n_20 : STD_LOGIC;
  signal c_m_axi_U_n_3 : STD_LOGIC;
  signal c_m_axi_U_n_4 : STD_LOGIC;
  signal c_m_axi_U_n_5 : STD_LOGIC;
  signal i_1_reg_172 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_1_reg_172[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_172[1]_i_1_n_3\ : STD_LOGIC;
  signal i_2_reg_183 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_reg_160_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_160_reg_n_3_[1]\ : STD_LOGIC;
  signal icmp_ln10_reg_385 : STD_LOGIC;
  signal icmp_ln21_reg_420 : STD_LOGIC;
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_a_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_b_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_c_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_c_awlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_fu_278_p5 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_2_fu_332_p5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_reg_424 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_reg_4240 : STD_LOGIC;
  signal tmp_a_2_1_fu_82 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_a_2_1_fu_820 : STD_LOGIC;
  signal tmp_a_2_2_fu_86 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_a_2_2_fu_860 : STD_LOGIC;
  signal tmp_a_2_fu_78 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_a_2_fu_780 : STD_LOGIC;
  signal tmp_b_2_1_fu_94 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_b_2_2_fu_98 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_b_2_fu_90 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_c_0_fu_290_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_c_2_1_fu_106 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_c_2_1_fu_1060 : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[11]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[11]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[11]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[11]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[15]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[15]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[15]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[15]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[19]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[19]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[19]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[19]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[23]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[23]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[23]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[23]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[27]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[27]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[27]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[27]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[31]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[31]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[31]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[31]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[31]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[3]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[3]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[3]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[3]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[7]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[7]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[7]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106[7]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_c_2_1_fu_106_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal tmp_c_2_2_fu_110 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_c_2_2_fu_1100 : STD_LOGIC;
  signal tmp_c_2_fu_102 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_c_2_fu_1020 : STD_LOGIC;
  signal \NLW_tmp_c_2_1_fu_106_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln10_reg_380[1]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_3\ : label is "soft_lutpair298";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter1_i_2 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \i_1_reg_172[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_1_reg_172[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tmp_2_reg_424[0]_i_1\ : label is "soft_lutpair300";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_c_2_1_fu_106_reg[7]_i_1\ : label is 35;
begin
  m_axi_a_ARADDR(63 downto 2) <= \^m_axi_a_araddr\(63 downto 2);
  m_axi_a_ARADDR(1) <= \<const0>\;
  m_axi_a_ARADDR(0) <= \<const0>\;
  m_axi_a_ARBURST(1) <= \<const0>\;
  m_axi_a_ARBURST(0) <= \<const0>\;
  m_axi_a_ARCACHE(3) <= \<const0>\;
  m_axi_a_ARCACHE(2) <= \<const0>\;
  m_axi_a_ARCACHE(1) <= \<const0>\;
  m_axi_a_ARCACHE(0) <= \<const0>\;
  m_axi_a_ARID(0) <= \<const0>\;
  m_axi_a_ARLEN(7) <= \<const0>\;
  m_axi_a_ARLEN(6) <= \<const0>\;
  m_axi_a_ARLEN(5) <= \<const0>\;
  m_axi_a_ARLEN(4) <= \<const0>\;
  m_axi_a_ARLEN(3) <= \^m_axi_a_arlen\(2);
  m_axi_a_ARLEN(2 downto 0) <= \^m_axi_a_arlen\(2 downto 0);
  m_axi_a_ARLOCK(1) <= \<const0>\;
  m_axi_a_ARLOCK(0) <= \<const0>\;
  m_axi_a_ARPROT(2) <= \<const0>\;
  m_axi_a_ARPROT(1) <= \<const0>\;
  m_axi_a_ARPROT(0) <= \<const0>\;
  m_axi_a_ARQOS(3) <= \<const0>\;
  m_axi_a_ARQOS(2) <= \<const0>\;
  m_axi_a_ARQOS(1) <= \<const0>\;
  m_axi_a_ARQOS(0) <= \<const0>\;
  m_axi_a_ARREGION(3) <= \<const0>\;
  m_axi_a_ARREGION(2) <= \<const0>\;
  m_axi_a_ARREGION(1) <= \<const0>\;
  m_axi_a_ARREGION(0) <= \<const0>\;
  m_axi_a_ARSIZE(2) <= \<const0>\;
  m_axi_a_ARSIZE(1) <= \<const0>\;
  m_axi_a_ARSIZE(0) <= \<const0>\;
  m_axi_a_ARUSER(0) <= \<const0>\;
  m_axi_a_AWADDR(63) <= \<const0>\;
  m_axi_a_AWADDR(62) <= \<const0>\;
  m_axi_a_AWADDR(61) <= \<const0>\;
  m_axi_a_AWADDR(60) <= \<const0>\;
  m_axi_a_AWADDR(59) <= \<const0>\;
  m_axi_a_AWADDR(58) <= \<const0>\;
  m_axi_a_AWADDR(57) <= \<const0>\;
  m_axi_a_AWADDR(56) <= \<const0>\;
  m_axi_a_AWADDR(55) <= \<const0>\;
  m_axi_a_AWADDR(54) <= \<const0>\;
  m_axi_a_AWADDR(53) <= \<const0>\;
  m_axi_a_AWADDR(52) <= \<const0>\;
  m_axi_a_AWADDR(51) <= \<const0>\;
  m_axi_a_AWADDR(50) <= \<const0>\;
  m_axi_a_AWADDR(49) <= \<const0>\;
  m_axi_a_AWADDR(48) <= \<const0>\;
  m_axi_a_AWADDR(47) <= \<const0>\;
  m_axi_a_AWADDR(46) <= \<const0>\;
  m_axi_a_AWADDR(45) <= \<const0>\;
  m_axi_a_AWADDR(44) <= \<const0>\;
  m_axi_a_AWADDR(43) <= \<const0>\;
  m_axi_a_AWADDR(42) <= \<const0>\;
  m_axi_a_AWADDR(41) <= \<const0>\;
  m_axi_a_AWADDR(40) <= \<const0>\;
  m_axi_a_AWADDR(39) <= \<const0>\;
  m_axi_a_AWADDR(38) <= \<const0>\;
  m_axi_a_AWADDR(37) <= \<const0>\;
  m_axi_a_AWADDR(36) <= \<const0>\;
  m_axi_a_AWADDR(35) <= \<const0>\;
  m_axi_a_AWADDR(34) <= \<const0>\;
  m_axi_a_AWADDR(33) <= \<const0>\;
  m_axi_a_AWADDR(32) <= \<const0>\;
  m_axi_a_AWADDR(31) <= \<const0>\;
  m_axi_a_AWADDR(30) <= \<const0>\;
  m_axi_a_AWADDR(29) <= \<const0>\;
  m_axi_a_AWADDR(28) <= \<const0>\;
  m_axi_a_AWADDR(27) <= \<const0>\;
  m_axi_a_AWADDR(26) <= \<const0>\;
  m_axi_a_AWADDR(25) <= \<const0>\;
  m_axi_a_AWADDR(24) <= \<const0>\;
  m_axi_a_AWADDR(23) <= \<const0>\;
  m_axi_a_AWADDR(22) <= \<const0>\;
  m_axi_a_AWADDR(21) <= \<const0>\;
  m_axi_a_AWADDR(20) <= \<const0>\;
  m_axi_a_AWADDR(19) <= \<const0>\;
  m_axi_a_AWADDR(18) <= \<const0>\;
  m_axi_a_AWADDR(17) <= \<const0>\;
  m_axi_a_AWADDR(16) <= \<const0>\;
  m_axi_a_AWADDR(15) <= \<const0>\;
  m_axi_a_AWADDR(14) <= \<const0>\;
  m_axi_a_AWADDR(13) <= \<const0>\;
  m_axi_a_AWADDR(12) <= \<const0>\;
  m_axi_a_AWADDR(11) <= \<const0>\;
  m_axi_a_AWADDR(10) <= \<const0>\;
  m_axi_a_AWADDR(9) <= \<const0>\;
  m_axi_a_AWADDR(8) <= \<const0>\;
  m_axi_a_AWADDR(7) <= \<const0>\;
  m_axi_a_AWADDR(6) <= \<const0>\;
  m_axi_a_AWADDR(5) <= \<const0>\;
  m_axi_a_AWADDR(4) <= \<const0>\;
  m_axi_a_AWADDR(3) <= \<const0>\;
  m_axi_a_AWADDR(2) <= \<const0>\;
  m_axi_a_AWADDR(1) <= \<const0>\;
  m_axi_a_AWADDR(0) <= \<const0>\;
  m_axi_a_AWBURST(1) <= \<const0>\;
  m_axi_a_AWBURST(0) <= \<const0>\;
  m_axi_a_AWCACHE(3) <= \<const0>\;
  m_axi_a_AWCACHE(2) <= \<const0>\;
  m_axi_a_AWCACHE(1) <= \<const0>\;
  m_axi_a_AWCACHE(0) <= \<const0>\;
  m_axi_a_AWID(0) <= \<const0>\;
  m_axi_a_AWLEN(7) <= \<const0>\;
  m_axi_a_AWLEN(6) <= \<const0>\;
  m_axi_a_AWLEN(5) <= \<const0>\;
  m_axi_a_AWLEN(4) <= \<const0>\;
  m_axi_a_AWLEN(3) <= \<const0>\;
  m_axi_a_AWLEN(2) <= \<const0>\;
  m_axi_a_AWLEN(1) <= \<const0>\;
  m_axi_a_AWLEN(0) <= \<const0>\;
  m_axi_a_AWLOCK(1) <= \<const0>\;
  m_axi_a_AWLOCK(0) <= \<const0>\;
  m_axi_a_AWPROT(2) <= \<const0>\;
  m_axi_a_AWPROT(1) <= \<const0>\;
  m_axi_a_AWPROT(0) <= \<const0>\;
  m_axi_a_AWQOS(3) <= \<const0>\;
  m_axi_a_AWQOS(2) <= \<const0>\;
  m_axi_a_AWQOS(1) <= \<const0>\;
  m_axi_a_AWQOS(0) <= \<const0>\;
  m_axi_a_AWREGION(3) <= \<const0>\;
  m_axi_a_AWREGION(2) <= \<const0>\;
  m_axi_a_AWREGION(1) <= \<const0>\;
  m_axi_a_AWREGION(0) <= \<const0>\;
  m_axi_a_AWSIZE(2) <= \<const0>\;
  m_axi_a_AWSIZE(1) <= \<const0>\;
  m_axi_a_AWSIZE(0) <= \<const0>\;
  m_axi_a_AWUSER(0) <= \<const0>\;
  m_axi_a_AWVALID <= \<const0>\;
  m_axi_a_BREADY <= \<const0>\;
  m_axi_a_WDATA(31) <= \<const0>\;
  m_axi_a_WDATA(30) <= \<const0>\;
  m_axi_a_WDATA(29) <= \<const0>\;
  m_axi_a_WDATA(28) <= \<const0>\;
  m_axi_a_WDATA(27) <= \<const0>\;
  m_axi_a_WDATA(26) <= \<const0>\;
  m_axi_a_WDATA(25) <= \<const0>\;
  m_axi_a_WDATA(24) <= \<const0>\;
  m_axi_a_WDATA(23) <= \<const0>\;
  m_axi_a_WDATA(22) <= \<const0>\;
  m_axi_a_WDATA(21) <= \<const0>\;
  m_axi_a_WDATA(20) <= \<const0>\;
  m_axi_a_WDATA(19) <= \<const0>\;
  m_axi_a_WDATA(18) <= \<const0>\;
  m_axi_a_WDATA(17) <= \<const0>\;
  m_axi_a_WDATA(16) <= \<const0>\;
  m_axi_a_WDATA(15) <= \<const0>\;
  m_axi_a_WDATA(14) <= \<const0>\;
  m_axi_a_WDATA(13) <= \<const0>\;
  m_axi_a_WDATA(12) <= \<const0>\;
  m_axi_a_WDATA(11) <= \<const0>\;
  m_axi_a_WDATA(10) <= \<const0>\;
  m_axi_a_WDATA(9) <= \<const0>\;
  m_axi_a_WDATA(8) <= \<const0>\;
  m_axi_a_WDATA(7) <= \<const0>\;
  m_axi_a_WDATA(6) <= \<const0>\;
  m_axi_a_WDATA(5) <= \<const0>\;
  m_axi_a_WDATA(4) <= \<const0>\;
  m_axi_a_WDATA(3) <= \<const0>\;
  m_axi_a_WDATA(2) <= \<const0>\;
  m_axi_a_WDATA(1) <= \<const0>\;
  m_axi_a_WDATA(0) <= \<const0>\;
  m_axi_a_WID(0) <= \<const0>\;
  m_axi_a_WLAST <= \<const0>\;
  m_axi_a_WSTRB(3) <= \<const0>\;
  m_axi_a_WSTRB(2) <= \<const0>\;
  m_axi_a_WSTRB(1) <= \<const0>\;
  m_axi_a_WSTRB(0) <= \<const0>\;
  m_axi_a_WUSER(0) <= \<const0>\;
  m_axi_a_WVALID <= \<const0>\;
  m_axi_b_ARADDR(63 downto 2) <= \^m_axi_b_araddr\(63 downto 2);
  m_axi_b_ARADDR(1) <= \<const0>\;
  m_axi_b_ARADDR(0) <= \<const0>\;
  m_axi_b_ARBURST(1) <= \<const0>\;
  m_axi_b_ARBURST(0) <= \<const0>\;
  m_axi_b_ARCACHE(3) <= \<const0>\;
  m_axi_b_ARCACHE(2) <= \<const0>\;
  m_axi_b_ARCACHE(1) <= \<const0>\;
  m_axi_b_ARCACHE(0) <= \<const0>\;
  m_axi_b_ARID(0) <= \<const0>\;
  m_axi_b_ARLEN(7) <= \<const0>\;
  m_axi_b_ARLEN(6) <= \<const0>\;
  m_axi_b_ARLEN(5) <= \<const0>\;
  m_axi_b_ARLEN(4) <= \<const0>\;
  m_axi_b_ARLEN(3) <= \^m_axi_b_arlen\(2);
  m_axi_b_ARLEN(2 downto 0) <= \^m_axi_b_arlen\(2 downto 0);
  m_axi_b_ARLOCK(1) <= \<const0>\;
  m_axi_b_ARLOCK(0) <= \<const0>\;
  m_axi_b_ARPROT(2) <= \<const0>\;
  m_axi_b_ARPROT(1) <= \<const0>\;
  m_axi_b_ARPROT(0) <= \<const0>\;
  m_axi_b_ARQOS(3) <= \<const0>\;
  m_axi_b_ARQOS(2) <= \<const0>\;
  m_axi_b_ARQOS(1) <= \<const0>\;
  m_axi_b_ARQOS(0) <= \<const0>\;
  m_axi_b_ARREGION(3) <= \<const0>\;
  m_axi_b_ARREGION(2) <= \<const0>\;
  m_axi_b_ARREGION(1) <= \<const0>\;
  m_axi_b_ARREGION(0) <= \<const0>\;
  m_axi_b_ARSIZE(2) <= \<const0>\;
  m_axi_b_ARSIZE(1) <= \<const0>\;
  m_axi_b_ARSIZE(0) <= \<const0>\;
  m_axi_b_ARUSER(0) <= \<const0>\;
  m_axi_b_AWADDR(63) <= \<const0>\;
  m_axi_b_AWADDR(62) <= \<const0>\;
  m_axi_b_AWADDR(61) <= \<const0>\;
  m_axi_b_AWADDR(60) <= \<const0>\;
  m_axi_b_AWADDR(59) <= \<const0>\;
  m_axi_b_AWADDR(58) <= \<const0>\;
  m_axi_b_AWADDR(57) <= \<const0>\;
  m_axi_b_AWADDR(56) <= \<const0>\;
  m_axi_b_AWADDR(55) <= \<const0>\;
  m_axi_b_AWADDR(54) <= \<const0>\;
  m_axi_b_AWADDR(53) <= \<const0>\;
  m_axi_b_AWADDR(52) <= \<const0>\;
  m_axi_b_AWADDR(51) <= \<const0>\;
  m_axi_b_AWADDR(50) <= \<const0>\;
  m_axi_b_AWADDR(49) <= \<const0>\;
  m_axi_b_AWADDR(48) <= \<const0>\;
  m_axi_b_AWADDR(47) <= \<const0>\;
  m_axi_b_AWADDR(46) <= \<const0>\;
  m_axi_b_AWADDR(45) <= \<const0>\;
  m_axi_b_AWADDR(44) <= \<const0>\;
  m_axi_b_AWADDR(43) <= \<const0>\;
  m_axi_b_AWADDR(42) <= \<const0>\;
  m_axi_b_AWADDR(41) <= \<const0>\;
  m_axi_b_AWADDR(40) <= \<const0>\;
  m_axi_b_AWADDR(39) <= \<const0>\;
  m_axi_b_AWADDR(38) <= \<const0>\;
  m_axi_b_AWADDR(37) <= \<const0>\;
  m_axi_b_AWADDR(36) <= \<const0>\;
  m_axi_b_AWADDR(35) <= \<const0>\;
  m_axi_b_AWADDR(34) <= \<const0>\;
  m_axi_b_AWADDR(33) <= \<const0>\;
  m_axi_b_AWADDR(32) <= \<const0>\;
  m_axi_b_AWADDR(31) <= \<const0>\;
  m_axi_b_AWADDR(30) <= \<const0>\;
  m_axi_b_AWADDR(29) <= \<const0>\;
  m_axi_b_AWADDR(28) <= \<const0>\;
  m_axi_b_AWADDR(27) <= \<const0>\;
  m_axi_b_AWADDR(26) <= \<const0>\;
  m_axi_b_AWADDR(25) <= \<const0>\;
  m_axi_b_AWADDR(24) <= \<const0>\;
  m_axi_b_AWADDR(23) <= \<const0>\;
  m_axi_b_AWADDR(22) <= \<const0>\;
  m_axi_b_AWADDR(21) <= \<const0>\;
  m_axi_b_AWADDR(20) <= \<const0>\;
  m_axi_b_AWADDR(19) <= \<const0>\;
  m_axi_b_AWADDR(18) <= \<const0>\;
  m_axi_b_AWADDR(17) <= \<const0>\;
  m_axi_b_AWADDR(16) <= \<const0>\;
  m_axi_b_AWADDR(15) <= \<const0>\;
  m_axi_b_AWADDR(14) <= \<const0>\;
  m_axi_b_AWADDR(13) <= \<const0>\;
  m_axi_b_AWADDR(12) <= \<const0>\;
  m_axi_b_AWADDR(11) <= \<const0>\;
  m_axi_b_AWADDR(10) <= \<const0>\;
  m_axi_b_AWADDR(9) <= \<const0>\;
  m_axi_b_AWADDR(8) <= \<const0>\;
  m_axi_b_AWADDR(7) <= \<const0>\;
  m_axi_b_AWADDR(6) <= \<const0>\;
  m_axi_b_AWADDR(5) <= \<const0>\;
  m_axi_b_AWADDR(4) <= \<const0>\;
  m_axi_b_AWADDR(3) <= \<const0>\;
  m_axi_b_AWADDR(2) <= \<const0>\;
  m_axi_b_AWADDR(1) <= \<const0>\;
  m_axi_b_AWADDR(0) <= \<const0>\;
  m_axi_b_AWBURST(1) <= \<const0>\;
  m_axi_b_AWBURST(0) <= \<const0>\;
  m_axi_b_AWCACHE(3) <= \<const0>\;
  m_axi_b_AWCACHE(2) <= \<const0>\;
  m_axi_b_AWCACHE(1) <= \<const0>\;
  m_axi_b_AWCACHE(0) <= \<const0>\;
  m_axi_b_AWID(0) <= \<const0>\;
  m_axi_b_AWLEN(7) <= \<const0>\;
  m_axi_b_AWLEN(6) <= \<const0>\;
  m_axi_b_AWLEN(5) <= \<const0>\;
  m_axi_b_AWLEN(4) <= \<const0>\;
  m_axi_b_AWLEN(3) <= \<const0>\;
  m_axi_b_AWLEN(2) <= \<const0>\;
  m_axi_b_AWLEN(1) <= \<const0>\;
  m_axi_b_AWLEN(0) <= \<const0>\;
  m_axi_b_AWLOCK(1) <= \<const0>\;
  m_axi_b_AWLOCK(0) <= \<const0>\;
  m_axi_b_AWPROT(2) <= \<const0>\;
  m_axi_b_AWPROT(1) <= \<const0>\;
  m_axi_b_AWPROT(0) <= \<const0>\;
  m_axi_b_AWQOS(3) <= \<const0>\;
  m_axi_b_AWQOS(2) <= \<const0>\;
  m_axi_b_AWQOS(1) <= \<const0>\;
  m_axi_b_AWQOS(0) <= \<const0>\;
  m_axi_b_AWREGION(3) <= \<const0>\;
  m_axi_b_AWREGION(2) <= \<const0>\;
  m_axi_b_AWREGION(1) <= \<const0>\;
  m_axi_b_AWREGION(0) <= \<const0>\;
  m_axi_b_AWSIZE(2) <= \<const0>\;
  m_axi_b_AWSIZE(1) <= \<const0>\;
  m_axi_b_AWSIZE(0) <= \<const0>\;
  m_axi_b_AWUSER(0) <= \<const0>\;
  m_axi_b_AWVALID <= \<const0>\;
  m_axi_b_BREADY <= \<const0>\;
  m_axi_b_WDATA(31) <= \<const0>\;
  m_axi_b_WDATA(30) <= \<const0>\;
  m_axi_b_WDATA(29) <= \<const0>\;
  m_axi_b_WDATA(28) <= \<const0>\;
  m_axi_b_WDATA(27) <= \<const0>\;
  m_axi_b_WDATA(26) <= \<const0>\;
  m_axi_b_WDATA(25) <= \<const0>\;
  m_axi_b_WDATA(24) <= \<const0>\;
  m_axi_b_WDATA(23) <= \<const0>\;
  m_axi_b_WDATA(22) <= \<const0>\;
  m_axi_b_WDATA(21) <= \<const0>\;
  m_axi_b_WDATA(20) <= \<const0>\;
  m_axi_b_WDATA(19) <= \<const0>\;
  m_axi_b_WDATA(18) <= \<const0>\;
  m_axi_b_WDATA(17) <= \<const0>\;
  m_axi_b_WDATA(16) <= \<const0>\;
  m_axi_b_WDATA(15) <= \<const0>\;
  m_axi_b_WDATA(14) <= \<const0>\;
  m_axi_b_WDATA(13) <= \<const0>\;
  m_axi_b_WDATA(12) <= \<const0>\;
  m_axi_b_WDATA(11) <= \<const0>\;
  m_axi_b_WDATA(10) <= \<const0>\;
  m_axi_b_WDATA(9) <= \<const0>\;
  m_axi_b_WDATA(8) <= \<const0>\;
  m_axi_b_WDATA(7) <= \<const0>\;
  m_axi_b_WDATA(6) <= \<const0>\;
  m_axi_b_WDATA(5) <= \<const0>\;
  m_axi_b_WDATA(4) <= \<const0>\;
  m_axi_b_WDATA(3) <= \<const0>\;
  m_axi_b_WDATA(2) <= \<const0>\;
  m_axi_b_WDATA(1) <= \<const0>\;
  m_axi_b_WDATA(0) <= \<const0>\;
  m_axi_b_WID(0) <= \<const0>\;
  m_axi_b_WLAST <= \<const0>\;
  m_axi_b_WSTRB(3) <= \<const0>\;
  m_axi_b_WSTRB(2) <= \<const0>\;
  m_axi_b_WSTRB(1) <= \<const0>\;
  m_axi_b_WSTRB(0) <= \<const0>\;
  m_axi_b_WUSER(0) <= \<const0>\;
  m_axi_b_WVALID <= \<const0>\;
  m_axi_c_ARADDR(63) <= \<const0>\;
  m_axi_c_ARADDR(62) <= \<const0>\;
  m_axi_c_ARADDR(61) <= \<const0>\;
  m_axi_c_ARADDR(60) <= \<const0>\;
  m_axi_c_ARADDR(59) <= \<const0>\;
  m_axi_c_ARADDR(58) <= \<const0>\;
  m_axi_c_ARADDR(57) <= \<const0>\;
  m_axi_c_ARADDR(56) <= \<const0>\;
  m_axi_c_ARADDR(55) <= \<const0>\;
  m_axi_c_ARADDR(54) <= \<const0>\;
  m_axi_c_ARADDR(53) <= \<const0>\;
  m_axi_c_ARADDR(52) <= \<const0>\;
  m_axi_c_ARADDR(51) <= \<const0>\;
  m_axi_c_ARADDR(50) <= \<const0>\;
  m_axi_c_ARADDR(49) <= \<const0>\;
  m_axi_c_ARADDR(48) <= \<const0>\;
  m_axi_c_ARADDR(47) <= \<const0>\;
  m_axi_c_ARADDR(46) <= \<const0>\;
  m_axi_c_ARADDR(45) <= \<const0>\;
  m_axi_c_ARADDR(44) <= \<const0>\;
  m_axi_c_ARADDR(43) <= \<const0>\;
  m_axi_c_ARADDR(42) <= \<const0>\;
  m_axi_c_ARADDR(41) <= \<const0>\;
  m_axi_c_ARADDR(40) <= \<const0>\;
  m_axi_c_ARADDR(39) <= \<const0>\;
  m_axi_c_ARADDR(38) <= \<const0>\;
  m_axi_c_ARADDR(37) <= \<const0>\;
  m_axi_c_ARADDR(36) <= \<const0>\;
  m_axi_c_ARADDR(35) <= \<const0>\;
  m_axi_c_ARADDR(34) <= \<const0>\;
  m_axi_c_ARADDR(33) <= \<const0>\;
  m_axi_c_ARADDR(32) <= \<const0>\;
  m_axi_c_ARADDR(31) <= \<const0>\;
  m_axi_c_ARADDR(30) <= \<const0>\;
  m_axi_c_ARADDR(29) <= \<const0>\;
  m_axi_c_ARADDR(28) <= \<const0>\;
  m_axi_c_ARADDR(27) <= \<const0>\;
  m_axi_c_ARADDR(26) <= \<const0>\;
  m_axi_c_ARADDR(25) <= \<const0>\;
  m_axi_c_ARADDR(24) <= \<const0>\;
  m_axi_c_ARADDR(23) <= \<const0>\;
  m_axi_c_ARADDR(22) <= \<const0>\;
  m_axi_c_ARADDR(21) <= \<const0>\;
  m_axi_c_ARADDR(20) <= \<const0>\;
  m_axi_c_ARADDR(19) <= \<const0>\;
  m_axi_c_ARADDR(18) <= \<const0>\;
  m_axi_c_ARADDR(17) <= \<const0>\;
  m_axi_c_ARADDR(16) <= \<const0>\;
  m_axi_c_ARADDR(15) <= \<const0>\;
  m_axi_c_ARADDR(14) <= \<const0>\;
  m_axi_c_ARADDR(13) <= \<const0>\;
  m_axi_c_ARADDR(12) <= \<const0>\;
  m_axi_c_ARADDR(11) <= \<const0>\;
  m_axi_c_ARADDR(10) <= \<const0>\;
  m_axi_c_ARADDR(9) <= \<const0>\;
  m_axi_c_ARADDR(8) <= \<const0>\;
  m_axi_c_ARADDR(7) <= \<const0>\;
  m_axi_c_ARADDR(6) <= \<const0>\;
  m_axi_c_ARADDR(5) <= \<const0>\;
  m_axi_c_ARADDR(4) <= \<const0>\;
  m_axi_c_ARADDR(3) <= \<const0>\;
  m_axi_c_ARADDR(2) <= \<const0>\;
  m_axi_c_ARADDR(1) <= \<const0>\;
  m_axi_c_ARADDR(0) <= \<const0>\;
  m_axi_c_ARBURST(1) <= \<const0>\;
  m_axi_c_ARBURST(0) <= \<const0>\;
  m_axi_c_ARCACHE(3) <= \<const0>\;
  m_axi_c_ARCACHE(2) <= \<const0>\;
  m_axi_c_ARCACHE(1) <= \<const0>\;
  m_axi_c_ARCACHE(0) <= \<const0>\;
  m_axi_c_ARID(0) <= \<const0>\;
  m_axi_c_ARLEN(7) <= \<const0>\;
  m_axi_c_ARLEN(6) <= \<const0>\;
  m_axi_c_ARLEN(5) <= \<const0>\;
  m_axi_c_ARLEN(4) <= \<const0>\;
  m_axi_c_ARLEN(3) <= \<const0>\;
  m_axi_c_ARLEN(2) <= \<const0>\;
  m_axi_c_ARLEN(1) <= \<const0>\;
  m_axi_c_ARLEN(0) <= \<const0>\;
  m_axi_c_ARLOCK(1) <= \<const0>\;
  m_axi_c_ARLOCK(0) <= \<const0>\;
  m_axi_c_ARPROT(2) <= \<const0>\;
  m_axi_c_ARPROT(1) <= \<const0>\;
  m_axi_c_ARPROT(0) <= \<const0>\;
  m_axi_c_ARQOS(3) <= \<const0>\;
  m_axi_c_ARQOS(2) <= \<const0>\;
  m_axi_c_ARQOS(1) <= \<const0>\;
  m_axi_c_ARQOS(0) <= \<const0>\;
  m_axi_c_ARREGION(3) <= \<const0>\;
  m_axi_c_ARREGION(2) <= \<const0>\;
  m_axi_c_ARREGION(1) <= \<const0>\;
  m_axi_c_ARREGION(0) <= \<const0>\;
  m_axi_c_ARSIZE(2) <= \<const0>\;
  m_axi_c_ARSIZE(1) <= \<const0>\;
  m_axi_c_ARSIZE(0) <= \<const0>\;
  m_axi_c_ARUSER(0) <= \<const0>\;
  m_axi_c_ARVALID <= \<const0>\;
  m_axi_c_AWADDR(63 downto 2) <= \^m_axi_c_awaddr\(63 downto 2);
  m_axi_c_AWADDR(1) <= \<const0>\;
  m_axi_c_AWADDR(0) <= \<const0>\;
  m_axi_c_AWBURST(1) <= \<const0>\;
  m_axi_c_AWBURST(0) <= \<const0>\;
  m_axi_c_AWCACHE(3) <= \<const0>\;
  m_axi_c_AWCACHE(2) <= \<const0>\;
  m_axi_c_AWCACHE(1) <= \<const0>\;
  m_axi_c_AWCACHE(0) <= \<const0>\;
  m_axi_c_AWID(0) <= \<const0>\;
  m_axi_c_AWLEN(7) <= \<const0>\;
  m_axi_c_AWLEN(6) <= \<const0>\;
  m_axi_c_AWLEN(5) <= \<const0>\;
  m_axi_c_AWLEN(4) <= \<const0>\;
  m_axi_c_AWLEN(3) <= \^m_axi_c_awlen\(2);
  m_axi_c_AWLEN(2 downto 0) <= \^m_axi_c_awlen\(2 downto 0);
  m_axi_c_AWLOCK(1) <= \<const0>\;
  m_axi_c_AWLOCK(0) <= \<const0>\;
  m_axi_c_AWPROT(2) <= \<const0>\;
  m_axi_c_AWPROT(1) <= \<const0>\;
  m_axi_c_AWPROT(0) <= \<const0>\;
  m_axi_c_AWQOS(3) <= \<const0>\;
  m_axi_c_AWQOS(2) <= \<const0>\;
  m_axi_c_AWQOS(1) <= \<const0>\;
  m_axi_c_AWQOS(0) <= \<const0>\;
  m_axi_c_AWREGION(3) <= \<const0>\;
  m_axi_c_AWREGION(2) <= \<const0>\;
  m_axi_c_AWREGION(1) <= \<const0>\;
  m_axi_c_AWREGION(0) <= \<const0>\;
  m_axi_c_AWSIZE(2) <= \<const0>\;
  m_axi_c_AWSIZE(1) <= \<const0>\;
  m_axi_c_AWSIZE(0) <= \<const0>\;
  m_axi_c_AWUSER(0) <= \<const0>\;
  m_axi_c_WID(0) <= \<const0>\;
  m_axi_c_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \<const0>\;
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
a_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_a_m_axi
     port map (
      D(0) => ap_NS_fsm(8),
      E(0) => tmp_a_2_fu_780,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state7,
      SR(0) => ap_rst_n_inv,
      a_ARREADY => a_ARREADY,
      a_ARVALID => a_ARVALID,
      a_RREADY => a_RREADY,
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => \i_reg_160_reg_n_3_[0]\,
      \add_ln10_reg_380_reg[0]_0\ => \add_ln10_reg_380[1]_i_2_n_3\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[8]_i_3_n_3\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg(0) => tmp_a_2_2_fu_860,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_i_2_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => a_m_axi_U_n_7,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_a_ARVALID,
      \could_multi_bursts.arlen_buf_reg[0]\ => \^m_axi_a_arlen\(0),
      \could_multi_bursts.arlen_buf_reg[1]\ => \^m_axi_a_arlen\(1),
      \could_multi_bursts.arlen_buf_reg[3]\ => \^m_axi_a_arlen\(2),
      \data_p1_reg[31]\(31 downto 0) => a_RDATA(31 downto 0),
      full_n_reg => m_axi_a_RREADY,
      \i_reg_160_reg[0]\ => a_m_axi_U_n_3,
      \i_reg_160_reg[0]_0\ => a_m_axi_U_n_6,
      \i_reg_160_reg[1]\ => a_m_axi_U_n_4,
      \i_reg_160_reg[1]_0\(0) => tmp_a_2_1_fu_820,
      \i_reg_160_reg[1]_1\ => \i_reg_160_reg_n_3_[1]\,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      m_axi_a_ARADDR(61 downto 0) => \^m_axi_a_araddr\(63 downto 2),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_RRESP(1 downto 0) => m_axi_a_RRESP(1 downto 0),
      m_axi_a_RVALID => m_axi_a_RVALID,
      mem_reg(32) => m_axi_a_RLAST,
      mem_reg(31 downto 0) => m_axi_a_RDATA(31 downto 0),
      out_HLS_RVALID => b_RVALID,
      \state_reg[0]\(0) => a_RVALID,
      \state_reg[1]\ => ap_enable_reg_pp0_iter1_reg_n_3
    );
\add_ln10_reg_380[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => icmp_ln10_reg_385,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \add_ln10_reg_380[1]_i_2_n_3\
    );
\add_ln10_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_m_axi_U_n_3,
      Q => add_ln10_reg_380(0),
      R => '0'
    );
\add_ln10_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_m_axi_U_n_3,
      Q => add_ln10_reg_380(1),
      R => '0'
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_CS_fsm_state10,
      I2 => \ap_CS_fsm_reg_n_3_[5]\,
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state12,
      I5 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[1]_i_2_n_3\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[13]\,
      I1 => \ap_CS_fsm_reg_n_3_[14]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \ap_CS_fsm_reg_n_3_[12]\,
      I4 => ap_CS_fsm_state19,
      I5 => \ap_CS_fsm_reg_n_3_[15]\,
      O => \ap_CS_fsm[1]_i_3_n_3\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[0]\,
      I1 => \ap_CS_fsm_reg_n_3_[1]\,
      I2 => \ap_CS_fsm_reg_n_3_[2]\,
      I3 => \ap_CS_fsm_reg_n_3_[4]\,
      I4 => \ap_CS_fsm_reg_n_3_[3]\,
      O => \ap_CS_fsm[1]_i_4_n_3\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => add_ln10_reg_380(0),
      I1 => add_ln10_reg_380(1),
      O => \ap_CS_fsm[8]_i_3_n_3\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => i_1_reg_172(0),
      I2 => i_1_reg_172(1),
      I3 => ap_CS_fsm_state10,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[12]\,
      Q => \ap_CS_fsm_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[13]\,
      Q => \ap_CS_fsm_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[14]\,
      Q => \ap_CS_fsm_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[1]\,
      Q => \ap_CS_fsm_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[2]\,
      Q => \ap_CS_fsm_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[3]\,
      Q => \ap_CS_fsm_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[4]\,
      Q => \ap_CS_fsm_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[5]\,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => icmp_ln10_reg_385,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => add_ln10_reg_380(0),
      I3 => add_ln10_reg_380(1),
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_2_n_3
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => b_m_axi_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F7F7F"
    )
        port map (
      I0 => \i_reg_160_reg_n_3_[0]\,
      I1 => \i_reg_160_reg_n_3_[1]\,
      I2 => \add_ln10_reg_380[1]_i_2_n_3\,
      I3 => add_ln10_reg_380(0),
      I4 => add_ln10_reg_380(1),
      O => ap_enable_reg_pp0_iter1_i_2_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => a_m_axi_U_n_7,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => c_m_axi_U_n_13,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => i_2_reg_183(1),
      O => ap_enable_reg_pp2_iter1_i_2_n_3
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => c_m_axi_U_n_5,
      Q => ap_enable_reg_pp2_iter1_reg_n_3,
      R => '0'
    );
b_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_b_m_axi
     port map (
      D(0) => ap_NS_fsm(7),
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => ap_rst_n_inv,
      a_ARREADY => a_ARREADY,
      a_ARVALID => a_ARVALID,
      a_RREADY => a_RREADY,
      add_ln10_reg_380(1 downto 0) => add_ln10_reg_380(1 downto 0),
      \add_ln10_reg_380_reg[0]\ => b_m_axi_U_n_3,
      \add_ln10_reg_380_reg[1]\ => \i_reg_160_reg_n_3_[1]\,
      \add_ln10_reg_380_reg[1]_0\ => \i_reg_160_reg_n_3_[0]\,
      \add_ln10_reg_380_reg[1]_1\ => \add_ln10_reg_380[1]_i_2_n_3\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm[8]_i_3_n_3\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_i_2_n_3,
      ap_enable_reg_pp0_iter1_reg => b_m_axi_U_n_11,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => b_m_axi_U_n_9,
      ap_start => ap_start,
      b_ARREADY => b_ARREADY,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_b_ARVALID,
      \could_multi_bursts.arlen_buf_reg[0]\ => \^m_axi_b_arlen\(0),
      \could_multi_bursts.arlen_buf_reg[1]\ => \^m_axi_b_arlen\(1),
      \could_multi_bursts.arlen_buf_reg[3]\ => \^m_axi_b_arlen\(2),
      \data_p1_reg[31]\(31 downto 0) => b_RDATA(31 downto 0),
      full_n_reg => m_axi_b_RREADY,
      icmp_ln10_reg_385 => icmp_ln10_reg_385,
      \icmp_ln10_reg_385_reg[0]\ => ap_enable_reg_pp0_iter1_i_2_n_3,
      m_axi_b_ARADDR(61 downto 0) => \^m_axi_b_araddr\(63 downto 2),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_RRESP(1 downto 0) => m_axi_b_RRESP(1 downto 0),
      m_axi_b_RVALID => m_axi_b_RVALID,
      mem_reg(32) => m_axi_b_RLAST,
      mem_reg(31 downto 0) => m_axi_b_RDATA(31 downto 0),
      \state_reg[0]\(0) => b_RVALID,
      \state_reg[1]\(0) => a_RVALID,
      \state_reg[1]_0\ => ap_enable_reg_pp0_iter1_reg_n_3
    );
c_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_c_m_axi
     port map (
      AWLEN(2 downto 0) => \^m_axi_c_awlen\(2 downto 0),
      D(3) => ap_NS_fsm(16),
      D(2 downto 0) => ap_NS_fsm(12 downto 10),
      E(0) => tmp_2_reg_4240,
      Q(4) => ap_CS_fsm_state19,
      Q(3) => \ap_CS_fsm_reg_n_3_[15]\,
      Q(2) => ap_CS_fsm_pp2_stage0,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[11]\ => c_m_axi_U_n_3,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_i_2_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => c_m_axi_U_n_5,
      ap_rst_n_1 => c_m_axi_U_n_13,
      c_BVALID => c_BVALID,
      full_n_reg => m_axi_c_BREADY,
      full_n_reg_0 => m_axi_c_RREADY,
      i_1_reg_172(1 downto 0) => i_1_reg_172(1 downto 0),
      i_2_reg_183(1 downto 0) => i_2_reg_183(1 downto 0),
      \i_2_reg_183_reg[0]\ => c_m_axi_U_n_4,
      \i_2_reg_183_reg[1]\ => c_m_axi_U_n_20,
      icmp_ln21_reg_420 => icmp_ln21_reg_420,
      \mOutPtr_reg[7]\ => ap_enable_reg_pp2_iter1_reg_n_3,
      m_axi_c_AWADDR(61 downto 0) => \^m_axi_c_awaddr\(63 downto 2),
      m_axi_c_AWREADY => m_axi_c_AWREADY,
      m_axi_c_AWVALID => m_axi_c_AWVALID,
      m_axi_c_BVALID => m_axi_c_BVALID,
      m_axi_c_RVALID => m_axi_c_RVALID,
      m_axi_c_WDATA(31 downto 0) => m_axi_c_WDATA(31 downto 0),
      m_axi_c_WLAST => m_axi_c_WLAST,
      m_axi_c_WREADY => m_axi_c_WREADY,
      m_axi_c_WSTRB(3 downto 0) => m_axi_c_WSTRB(3 downto 0),
      m_axi_c_WVALID => m_axi_c_WVALID,
      \q_tmp_reg[31]\(31 downto 0) => tmp_2_reg_424(31 downto 0)
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add_control_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(1) => ap_CS_fsm_state19,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => ap_rst_n_inv,
      a_ARREADY => a_ARREADY,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2_n_3\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_3\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_4_n_3\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_start => ap_start,
      b_ARREADY => b_ARREADY,
      c_BVALID => c_BVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(3 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(4) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(2) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\i_1_reg_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DA"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => i_1_reg_172(1),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state10,
      O => \i_1_reg_172[0]_i_1_n_3\
    );
\i_1_reg_172[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => i_1_reg_172(0),
      I2 => i_1_reg_172(1),
      I3 => ap_CS_fsm_state10,
      O => \i_1_reg_172[1]_i_1_n_3\
    );
\i_1_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_reg_172[0]_i_1_n_3\,
      Q => i_1_reg_172(0),
      R => '0'
    );
\i_1_reg_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_reg_172[1]_i_1_n_3\,
      Q => i_1_reg_172(1),
      R => '0'
    );
\i_2_reg_183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => c_m_axi_U_n_4,
      Q => i_2_reg_183(0),
      R => '0'
    );
\i_2_reg_183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => c_m_axi_U_n_3,
      Q => i_2_reg_183(1),
      R => '0'
    );
\i_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_m_axi_U_n_6,
      Q => \i_reg_160_reg_n_3_[0]\,
      R => '0'
    );
\i_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_m_axi_U_n_4,
      Q => \i_reg_160_reg_n_3_[1]\,
      R => '0'
    );
\icmp_ln10_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_m_axi_U_n_11,
      Q => icmp_ln10_reg_385,
      R => '0'
    );
\icmp_ln21_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => c_m_axi_U_n_20,
      Q => icmp_ln21_reg_420,
      R => '0'
    );
\tmp_2_reg_424[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(0),
      I2 => tmp_c_2_1_fu_106(0),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(0),
      O => tmp_2_fu_332_p5(0)
    );
\tmp_2_reg_424[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(10),
      I2 => tmp_c_2_1_fu_106(10),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(10),
      O => tmp_2_fu_332_p5(10)
    );
\tmp_2_reg_424[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(11),
      I2 => tmp_c_2_1_fu_106(11),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(11),
      O => tmp_2_fu_332_p5(11)
    );
\tmp_2_reg_424[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(12),
      I2 => tmp_c_2_1_fu_106(12),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(12),
      O => tmp_2_fu_332_p5(12)
    );
\tmp_2_reg_424[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(13),
      I2 => tmp_c_2_1_fu_106(13),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(13),
      O => tmp_2_fu_332_p5(13)
    );
\tmp_2_reg_424[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(14),
      I2 => tmp_c_2_1_fu_106(14),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(14),
      O => tmp_2_fu_332_p5(14)
    );
\tmp_2_reg_424[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(15),
      I2 => tmp_c_2_1_fu_106(15),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(15),
      O => tmp_2_fu_332_p5(15)
    );
\tmp_2_reg_424[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(16),
      I2 => tmp_c_2_1_fu_106(16),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(16),
      O => tmp_2_fu_332_p5(16)
    );
\tmp_2_reg_424[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(17),
      I2 => tmp_c_2_1_fu_106(17),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(17),
      O => tmp_2_fu_332_p5(17)
    );
\tmp_2_reg_424[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(18),
      I2 => tmp_c_2_1_fu_106(18),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(18),
      O => tmp_2_fu_332_p5(18)
    );
\tmp_2_reg_424[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(19),
      I2 => tmp_c_2_1_fu_106(19),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(19),
      O => tmp_2_fu_332_p5(19)
    );
\tmp_2_reg_424[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(1),
      I2 => tmp_c_2_1_fu_106(1),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(1),
      O => tmp_2_fu_332_p5(1)
    );
\tmp_2_reg_424[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(20),
      I2 => tmp_c_2_1_fu_106(20),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(20),
      O => tmp_2_fu_332_p5(20)
    );
\tmp_2_reg_424[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(21),
      I2 => tmp_c_2_1_fu_106(21),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(21),
      O => tmp_2_fu_332_p5(21)
    );
\tmp_2_reg_424[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(22),
      I2 => tmp_c_2_1_fu_106(22),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(22),
      O => tmp_2_fu_332_p5(22)
    );
\tmp_2_reg_424[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(23),
      I2 => tmp_c_2_1_fu_106(23),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(23),
      O => tmp_2_fu_332_p5(23)
    );
\tmp_2_reg_424[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(24),
      I2 => tmp_c_2_1_fu_106(24),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(24),
      O => tmp_2_fu_332_p5(24)
    );
\tmp_2_reg_424[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(25),
      I2 => tmp_c_2_1_fu_106(25),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(25),
      O => tmp_2_fu_332_p5(25)
    );
\tmp_2_reg_424[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(26),
      I2 => tmp_c_2_1_fu_106(26),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(26),
      O => tmp_2_fu_332_p5(26)
    );
\tmp_2_reg_424[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(27),
      I2 => tmp_c_2_1_fu_106(27),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(27),
      O => tmp_2_fu_332_p5(27)
    );
\tmp_2_reg_424[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(28),
      I2 => tmp_c_2_1_fu_106(28),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(28),
      O => tmp_2_fu_332_p5(28)
    );
\tmp_2_reg_424[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(29),
      I2 => tmp_c_2_1_fu_106(29),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(29),
      O => tmp_2_fu_332_p5(29)
    );
\tmp_2_reg_424[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(2),
      I2 => tmp_c_2_1_fu_106(2),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(2),
      O => tmp_2_fu_332_p5(2)
    );
\tmp_2_reg_424[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(30),
      I2 => tmp_c_2_1_fu_106(30),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(30),
      O => tmp_2_fu_332_p5(30)
    );
\tmp_2_reg_424[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(31),
      I2 => tmp_c_2_1_fu_106(31),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(31),
      O => tmp_2_fu_332_p5(31)
    );
\tmp_2_reg_424[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(3),
      I2 => tmp_c_2_1_fu_106(3),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(3),
      O => tmp_2_fu_332_p5(3)
    );
\tmp_2_reg_424[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(4),
      I2 => tmp_c_2_1_fu_106(4),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(4),
      O => tmp_2_fu_332_p5(4)
    );
\tmp_2_reg_424[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(5),
      I2 => tmp_c_2_1_fu_106(5),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(5),
      O => tmp_2_fu_332_p5(5)
    );
\tmp_2_reg_424[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(6),
      I2 => tmp_c_2_1_fu_106(6),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(6),
      O => tmp_2_fu_332_p5(6)
    );
\tmp_2_reg_424[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(7),
      I2 => tmp_c_2_1_fu_106(7),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(7),
      O => tmp_2_fu_332_p5(7)
    );
\tmp_2_reg_424[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(8),
      I2 => tmp_c_2_1_fu_106(8),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(8),
      O => tmp_2_fu_332_p5(8)
    );
\tmp_2_reg_424[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_2_reg_183(0),
      I1 => tmp_c_2_fu_102(9),
      I2 => tmp_c_2_1_fu_106(9),
      I3 => i_2_reg_183(1),
      I4 => tmp_c_2_2_fu_110(9),
      O => tmp_2_fu_332_p5(9)
    );
\tmp_2_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(0),
      Q => tmp_2_reg_424(0),
      R => '0'
    );
\tmp_2_reg_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(10),
      Q => tmp_2_reg_424(10),
      R => '0'
    );
\tmp_2_reg_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(11),
      Q => tmp_2_reg_424(11),
      R => '0'
    );
\tmp_2_reg_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(12),
      Q => tmp_2_reg_424(12),
      R => '0'
    );
\tmp_2_reg_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(13),
      Q => tmp_2_reg_424(13),
      R => '0'
    );
\tmp_2_reg_424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(14),
      Q => tmp_2_reg_424(14),
      R => '0'
    );
\tmp_2_reg_424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(15),
      Q => tmp_2_reg_424(15),
      R => '0'
    );
\tmp_2_reg_424_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(16),
      Q => tmp_2_reg_424(16),
      R => '0'
    );
\tmp_2_reg_424_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(17),
      Q => tmp_2_reg_424(17),
      R => '0'
    );
\tmp_2_reg_424_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(18),
      Q => tmp_2_reg_424(18),
      R => '0'
    );
\tmp_2_reg_424_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(19),
      Q => tmp_2_reg_424(19),
      R => '0'
    );
\tmp_2_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(1),
      Q => tmp_2_reg_424(1),
      R => '0'
    );
\tmp_2_reg_424_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(20),
      Q => tmp_2_reg_424(20),
      R => '0'
    );
\tmp_2_reg_424_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(21),
      Q => tmp_2_reg_424(21),
      R => '0'
    );
\tmp_2_reg_424_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(22),
      Q => tmp_2_reg_424(22),
      R => '0'
    );
\tmp_2_reg_424_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(23),
      Q => tmp_2_reg_424(23),
      R => '0'
    );
\tmp_2_reg_424_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(24),
      Q => tmp_2_reg_424(24),
      R => '0'
    );
\tmp_2_reg_424_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(25),
      Q => tmp_2_reg_424(25),
      R => '0'
    );
\tmp_2_reg_424_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(26),
      Q => tmp_2_reg_424(26),
      R => '0'
    );
\tmp_2_reg_424_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(27),
      Q => tmp_2_reg_424(27),
      R => '0'
    );
\tmp_2_reg_424_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(28),
      Q => tmp_2_reg_424(28),
      R => '0'
    );
\tmp_2_reg_424_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(29),
      Q => tmp_2_reg_424(29),
      R => '0'
    );
\tmp_2_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(2),
      Q => tmp_2_reg_424(2),
      R => '0'
    );
\tmp_2_reg_424_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(30),
      Q => tmp_2_reg_424(30),
      R => '0'
    );
\tmp_2_reg_424_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(31),
      Q => tmp_2_reg_424(31),
      R => '0'
    );
\tmp_2_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(3),
      Q => tmp_2_reg_424(3),
      R => '0'
    );
\tmp_2_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(4),
      Q => tmp_2_reg_424(4),
      R => '0'
    );
\tmp_2_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(5),
      Q => tmp_2_reg_424(5),
      R => '0'
    );
\tmp_2_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(6),
      Q => tmp_2_reg_424(6),
      R => '0'
    );
\tmp_2_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(7),
      Q => tmp_2_reg_424(7),
      R => '0'
    );
\tmp_2_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(8),
      Q => tmp_2_reg_424(8),
      R => '0'
    );
\tmp_2_reg_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_4240,
      D => tmp_2_fu_332_p5(9),
      Q => tmp_2_reg_424(9),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(0),
      Q => tmp_a_2_1_fu_82(0),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(10),
      Q => tmp_a_2_1_fu_82(10),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(11),
      Q => tmp_a_2_1_fu_82(11),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(12),
      Q => tmp_a_2_1_fu_82(12),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(13),
      Q => tmp_a_2_1_fu_82(13),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(14),
      Q => tmp_a_2_1_fu_82(14),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(15),
      Q => tmp_a_2_1_fu_82(15),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(16),
      Q => tmp_a_2_1_fu_82(16),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(17),
      Q => tmp_a_2_1_fu_82(17),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(18),
      Q => tmp_a_2_1_fu_82(18),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(19),
      Q => tmp_a_2_1_fu_82(19),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(1),
      Q => tmp_a_2_1_fu_82(1),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(20),
      Q => tmp_a_2_1_fu_82(20),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(21),
      Q => tmp_a_2_1_fu_82(21),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(22),
      Q => tmp_a_2_1_fu_82(22),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(23),
      Q => tmp_a_2_1_fu_82(23),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(24),
      Q => tmp_a_2_1_fu_82(24),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(25),
      Q => tmp_a_2_1_fu_82(25),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(26),
      Q => tmp_a_2_1_fu_82(26),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(27),
      Q => tmp_a_2_1_fu_82(27),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(28),
      Q => tmp_a_2_1_fu_82(28),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(29),
      Q => tmp_a_2_1_fu_82(29),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(2),
      Q => tmp_a_2_1_fu_82(2),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(30),
      Q => tmp_a_2_1_fu_82(30),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(31),
      Q => tmp_a_2_1_fu_82(31),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(3),
      Q => tmp_a_2_1_fu_82(3),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(4),
      Q => tmp_a_2_1_fu_82(4),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(5),
      Q => tmp_a_2_1_fu_82(5),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(6),
      Q => tmp_a_2_1_fu_82(6),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(7),
      Q => tmp_a_2_1_fu_82(7),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(8),
      Q => tmp_a_2_1_fu_82(8),
      R => '0'
    );
\tmp_a_2_1_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => a_RDATA(9),
      Q => tmp_a_2_1_fu_82(9),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(0),
      Q => tmp_a_2_2_fu_86(0),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(10),
      Q => tmp_a_2_2_fu_86(10),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(11),
      Q => tmp_a_2_2_fu_86(11),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(12),
      Q => tmp_a_2_2_fu_86(12),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(13),
      Q => tmp_a_2_2_fu_86(13),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(14),
      Q => tmp_a_2_2_fu_86(14),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(15),
      Q => tmp_a_2_2_fu_86(15),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(16),
      Q => tmp_a_2_2_fu_86(16),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(17),
      Q => tmp_a_2_2_fu_86(17),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(18),
      Q => tmp_a_2_2_fu_86(18),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(19),
      Q => tmp_a_2_2_fu_86(19),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(1),
      Q => tmp_a_2_2_fu_86(1),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(20),
      Q => tmp_a_2_2_fu_86(20),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(21),
      Q => tmp_a_2_2_fu_86(21),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(22),
      Q => tmp_a_2_2_fu_86(22),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(23),
      Q => tmp_a_2_2_fu_86(23),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(24),
      Q => tmp_a_2_2_fu_86(24),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(25),
      Q => tmp_a_2_2_fu_86(25),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(26),
      Q => tmp_a_2_2_fu_86(26),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(27),
      Q => tmp_a_2_2_fu_86(27),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(28),
      Q => tmp_a_2_2_fu_86(28),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(29),
      Q => tmp_a_2_2_fu_86(29),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(2),
      Q => tmp_a_2_2_fu_86(2),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(30),
      Q => tmp_a_2_2_fu_86(30),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(31),
      Q => tmp_a_2_2_fu_86(31),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(3),
      Q => tmp_a_2_2_fu_86(3),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(4),
      Q => tmp_a_2_2_fu_86(4),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(5),
      Q => tmp_a_2_2_fu_86(5),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(6),
      Q => tmp_a_2_2_fu_86(6),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(7),
      Q => tmp_a_2_2_fu_86(7),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(8),
      Q => tmp_a_2_2_fu_86(8),
      R => '0'
    );
\tmp_a_2_2_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => a_RDATA(9),
      Q => tmp_a_2_2_fu_86(9),
      R => '0'
    );
\tmp_a_2_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(0),
      Q => tmp_a_2_fu_78(0),
      R => '0'
    );
\tmp_a_2_fu_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(10),
      Q => tmp_a_2_fu_78(10),
      R => '0'
    );
\tmp_a_2_fu_78_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(11),
      Q => tmp_a_2_fu_78(11),
      R => '0'
    );
\tmp_a_2_fu_78_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(12),
      Q => tmp_a_2_fu_78(12),
      R => '0'
    );
\tmp_a_2_fu_78_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(13),
      Q => tmp_a_2_fu_78(13),
      R => '0'
    );
\tmp_a_2_fu_78_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(14),
      Q => tmp_a_2_fu_78(14),
      R => '0'
    );
\tmp_a_2_fu_78_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(15),
      Q => tmp_a_2_fu_78(15),
      R => '0'
    );
\tmp_a_2_fu_78_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(16),
      Q => tmp_a_2_fu_78(16),
      R => '0'
    );
\tmp_a_2_fu_78_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(17),
      Q => tmp_a_2_fu_78(17),
      R => '0'
    );
\tmp_a_2_fu_78_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(18),
      Q => tmp_a_2_fu_78(18),
      R => '0'
    );
\tmp_a_2_fu_78_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(19),
      Q => tmp_a_2_fu_78(19),
      R => '0'
    );
\tmp_a_2_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(1),
      Q => tmp_a_2_fu_78(1),
      R => '0'
    );
\tmp_a_2_fu_78_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(20),
      Q => tmp_a_2_fu_78(20),
      R => '0'
    );
\tmp_a_2_fu_78_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(21),
      Q => tmp_a_2_fu_78(21),
      R => '0'
    );
\tmp_a_2_fu_78_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(22),
      Q => tmp_a_2_fu_78(22),
      R => '0'
    );
\tmp_a_2_fu_78_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(23),
      Q => tmp_a_2_fu_78(23),
      R => '0'
    );
\tmp_a_2_fu_78_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(24),
      Q => tmp_a_2_fu_78(24),
      R => '0'
    );
\tmp_a_2_fu_78_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(25),
      Q => tmp_a_2_fu_78(25),
      R => '0'
    );
\tmp_a_2_fu_78_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(26),
      Q => tmp_a_2_fu_78(26),
      R => '0'
    );
\tmp_a_2_fu_78_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(27),
      Q => tmp_a_2_fu_78(27),
      R => '0'
    );
\tmp_a_2_fu_78_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(28),
      Q => tmp_a_2_fu_78(28),
      R => '0'
    );
\tmp_a_2_fu_78_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(29),
      Q => tmp_a_2_fu_78(29),
      R => '0'
    );
\tmp_a_2_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(2),
      Q => tmp_a_2_fu_78(2),
      R => '0'
    );
\tmp_a_2_fu_78_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(30),
      Q => tmp_a_2_fu_78(30),
      R => '0'
    );
\tmp_a_2_fu_78_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(31),
      Q => tmp_a_2_fu_78(31),
      R => '0'
    );
\tmp_a_2_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(3),
      Q => tmp_a_2_fu_78(3),
      R => '0'
    );
\tmp_a_2_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(4),
      Q => tmp_a_2_fu_78(4),
      R => '0'
    );
\tmp_a_2_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(5),
      Q => tmp_a_2_fu_78(5),
      R => '0'
    );
\tmp_a_2_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(6),
      Q => tmp_a_2_fu_78(6),
      R => '0'
    );
\tmp_a_2_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(7),
      Q => tmp_a_2_fu_78(7),
      R => '0'
    );
\tmp_a_2_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(8),
      Q => tmp_a_2_fu_78(8),
      R => '0'
    );
\tmp_a_2_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => a_RDATA(9),
      Q => tmp_a_2_fu_78(9),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(0),
      Q => tmp_b_2_1_fu_94(0),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(10),
      Q => tmp_b_2_1_fu_94(10),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(11),
      Q => tmp_b_2_1_fu_94(11),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(12),
      Q => tmp_b_2_1_fu_94(12),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(13),
      Q => tmp_b_2_1_fu_94(13),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(14),
      Q => tmp_b_2_1_fu_94(14),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(15),
      Q => tmp_b_2_1_fu_94(15),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(16),
      Q => tmp_b_2_1_fu_94(16),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(17),
      Q => tmp_b_2_1_fu_94(17),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(18),
      Q => tmp_b_2_1_fu_94(18),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(19),
      Q => tmp_b_2_1_fu_94(19),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(1),
      Q => tmp_b_2_1_fu_94(1),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(20),
      Q => tmp_b_2_1_fu_94(20),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(21),
      Q => tmp_b_2_1_fu_94(21),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(22),
      Q => tmp_b_2_1_fu_94(22),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(23),
      Q => tmp_b_2_1_fu_94(23),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(24),
      Q => tmp_b_2_1_fu_94(24),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(25),
      Q => tmp_b_2_1_fu_94(25),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(26),
      Q => tmp_b_2_1_fu_94(26),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(27),
      Q => tmp_b_2_1_fu_94(27),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(28),
      Q => tmp_b_2_1_fu_94(28),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(29),
      Q => tmp_b_2_1_fu_94(29),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(2),
      Q => tmp_b_2_1_fu_94(2),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(30),
      Q => tmp_b_2_1_fu_94(30),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(31),
      Q => tmp_b_2_1_fu_94(31),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(3),
      Q => tmp_b_2_1_fu_94(3),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(4),
      Q => tmp_b_2_1_fu_94(4),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(5),
      Q => tmp_b_2_1_fu_94(5),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(6),
      Q => tmp_b_2_1_fu_94(6),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(7),
      Q => tmp_b_2_1_fu_94(7),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(8),
      Q => tmp_b_2_1_fu_94(8),
      R => '0'
    );
\tmp_b_2_1_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_1_fu_820,
      D => b_RDATA(9),
      Q => tmp_b_2_1_fu_94(9),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(0),
      Q => tmp_b_2_2_fu_98(0),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(10),
      Q => tmp_b_2_2_fu_98(10),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(11),
      Q => tmp_b_2_2_fu_98(11),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(12),
      Q => tmp_b_2_2_fu_98(12),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(13),
      Q => tmp_b_2_2_fu_98(13),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(14),
      Q => tmp_b_2_2_fu_98(14),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(15),
      Q => tmp_b_2_2_fu_98(15),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(16),
      Q => tmp_b_2_2_fu_98(16),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(17),
      Q => tmp_b_2_2_fu_98(17),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(18),
      Q => tmp_b_2_2_fu_98(18),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(19),
      Q => tmp_b_2_2_fu_98(19),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(1),
      Q => tmp_b_2_2_fu_98(1),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(20),
      Q => tmp_b_2_2_fu_98(20),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(21),
      Q => tmp_b_2_2_fu_98(21),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(22),
      Q => tmp_b_2_2_fu_98(22),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(23),
      Q => tmp_b_2_2_fu_98(23),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(24),
      Q => tmp_b_2_2_fu_98(24),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(25),
      Q => tmp_b_2_2_fu_98(25),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(26),
      Q => tmp_b_2_2_fu_98(26),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(27),
      Q => tmp_b_2_2_fu_98(27),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(28),
      Q => tmp_b_2_2_fu_98(28),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(29),
      Q => tmp_b_2_2_fu_98(29),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(2),
      Q => tmp_b_2_2_fu_98(2),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(30),
      Q => tmp_b_2_2_fu_98(30),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(31),
      Q => tmp_b_2_2_fu_98(31),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(3),
      Q => tmp_b_2_2_fu_98(3),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(4),
      Q => tmp_b_2_2_fu_98(4),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(5),
      Q => tmp_b_2_2_fu_98(5),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(6),
      Q => tmp_b_2_2_fu_98(6),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(7),
      Q => tmp_b_2_2_fu_98(7),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(8),
      Q => tmp_b_2_2_fu_98(8),
      R => '0'
    );
\tmp_b_2_2_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_2_fu_860,
      D => b_RDATA(9),
      Q => tmp_b_2_2_fu_98(9),
      R => '0'
    );
\tmp_b_2_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(0),
      Q => tmp_b_2_fu_90(0),
      R => '0'
    );
\tmp_b_2_fu_90_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(10),
      Q => tmp_b_2_fu_90(10),
      R => '0'
    );
\tmp_b_2_fu_90_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(11),
      Q => tmp_b_2_fu_90(11),
      R => '0'
    );
\tmp_b_2_fu_90_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(12),
      Q => tmp_b_2_fu_90(12),
      R => '0'
    );
\tmp_b_2_fu_90_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(13),
      Q => tmp_b_2_fu_90(13),
      R => '0'
    );
\tmp_b_2_fu_90_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(14),
      Q => tmp_b_2_fu_90(14),
      R => '0'
    );
\tmp_b_2_fu_90_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(15),
      Q => tmp_b_2_fu_90(15),
      R => '0'
    );
\tmp_b_2_fu_90_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(16),
      Q => tmp_b_2_fu_90(16),
      R => '0'
    );
\tmp_b_2_fu_90_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(17),
      Q => tmp_b_2_fu_90(17),
      R => '0'
    );
\tmp_b_2_fu_90_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(18),
      Q => tmp_b_2_fu_90(18),
      R => '0'
    );
\tmp_b_2_fu_90_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(19),
      Q => tmp_b_2_fu_90(19),
      R => '0'
    );
\tmp_b_2_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(1),
      Q => tmp_b_2_fu_90(1),
      R => '0'
    );
\tmp_b_2_fu_90_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(20),
      Q => tmp_b_2_fu_90(20),
      R => '0'
    );
\tmp_b_2_fu_90_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(21),
      Q => tmp_b_2_fu_90(21),
      R => '0'
    );
\tmp_b_2_fu_90_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(22),
      Q => tmp_b_2_fu_90(22),
      R => '0'
    );
\tmp_b_2_fu_90_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(23),
      Q => tmp_b_2_fu_90(23),
      R => '0'
    );
\tmp_b_2_fu_90_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(24),
      Q => tmp_b_2_fu_90(24),
      R => '0'
    );
\tmp_b_2_fu_90_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(25),
      Q => tmp_b_2_fu_90(25),
      R => '0'
    );
\tmp_b_2_fu_90_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(26),
      Q => tmp_b_2_fu_90(26),
      R => '0'
    );
\tmp_b_2_fu_90_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(27),
      Q => tmp_b_2_fu_90(27),
      R => '0'
    );
\tmp_b_2_fu_90_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(28),
      Q => tmp_b_2_fu_90(28),
      R => '0'
    );
\tmp_b_2_fu_90_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(29),
      Q => tmp_b_2_fu_90(29),
      R => '0'
    );
\tmp_b_2_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(2),
      Q => tmp_b_2_fu_90(2),
      R => '0'
    );
\tmp_b_2_fu_90_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(30),
      Q => tmp_b_2_fu_90(30),
      R => '0'
    );
\tmp_b_2_fu_90_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(31),
      Q => tmp_b_2_fu_90(31),
      R => '0'
    );
\tmp_b_2_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(3),
      Q => tmp_b_2_fu_90(3),
      R => '0'
    );
\tmp_b_2_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(4),
      Q => tmp_b_2_fu_90(4),
      R => '0'
    );
\tmp_b_2_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(5),
      Q => tmp_b_2_fu_90(5),
      R => '0'
    );
\tmp_b_2_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(6),
      Q => tmp_b_2_fu_90(6),
      R => '0'
    );
\tmp_b_2_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(7),
      Q => tmp_b_2_fu_90(7),
      R => '0'
    );
\tmp_b_2_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(8),
      Q => tmp_b_2_fu_90(8),
      R => '0'
    );
\tmp_b_2_fu_90_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_a_2_fu_780,
      D => b_RDATA(9),
      Q => tmp_b_2_fu_90(9),
      R => '0'
    );
\tmp_c_2_1_fu_106[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(11),
      I2 => tmp_b_2_1_fu_94(11),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(11),
      O => tmp_1_fu_278_p5(11)
    );
\tmp_c_2_1_fu_106[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(10),
      I2 => tmp_b_2_1_fu_94(10),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(10),
      O => tmp_1_fu_278_p5(10)
    );
\tmp_c_2_1_fu_106[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(9),
      I2 => tmp_b_2_1_fu_94(9),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(9),
      O => tmp_1_fu_278_p5(9)
    );
\tmp_c_2_1_fu_106[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(8),
      I2 => tmp_b_2_1_fu_94(8),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(8),
      O => tmp_1_fu_278_p5(8)
    );
\tmp_c_2_1_fu_106[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(11),
      I1 => tmp_a_2_2_fu_86(11),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(11),
      I4 => tmp_a_2_fu_78(11),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[11]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(10),
      I1 => tmp_a_2_2_fu_86(10),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(10),
      I4 => tmp_a_2_fu_78(10),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[11]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(9),
      I1 => tmp_a_2_2_fu_86(9),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(9),
      I4 => tmp_a_2_fu_78(9),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[11]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(8),
      I1 => tmp_a_2_2_fu_86(8),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(8),
      I4 => tmp_a_2_fu_78(8),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[11]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(15),
      I2 => tmp_b_2_1_fu_94(15),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(15),
      O => tmp_1_fu_278_p5(15)
    );
\tmp_c_2_1_fu_106[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(14),
      I2 => tmp_b_2_1_fu_94(14),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(14),
      O => tmp_1_fu_278_p5(14)
    );
\tmp_c_2_1_fu_106[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(13),
      I2 => tmp_b_2_1_fu_94(13),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(13),
      O => tmp_1_fu_278_p5(13)
    );
\tmp_c_2_1_fu_106[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(12),
      I2 => tmp_b_2_1_fu_94(12),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(12),
      O => tmp_1_fu_278_p5(12)
    );
\tmp_c_2_1_fu_106[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(15),
      I1 => tmp_a_2_2_fu_86(15),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(15),
      I4 => tmp_a_2_fu_78(15),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[15]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(14),
      I1 => tmp_a_2_2_fu_86(14),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(14),
      I4 => tmp_a_2_fu_78(14),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[15]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(13),
      I1 => tmp_a_2_2_fu_86(13),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(13),
      I4 => tmp_a_2_fu_78(13),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[15]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(12),
      I1 => tmp_a_2_2_fu_86(12),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(12),
      I4 => tmp_a_2_fu_78(12),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[15]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(19),
      I2 => tmp_b_2_1_fu_94(19),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(19),
      O => tmp_1_fu_278_p5(19)
    );
\tmp_c_2_1_fu_106[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(18),
      I2 => tmp_b_2_1_fu_94(18),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(18),
      O => tmp_1_fu_278_p5(18)
    );
\tmp_c_2_1_fu_106[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(17),
      I2 => tmp_b_2_1_fu_94(17),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(17),
      O => tmp_1_fu_278_p5(17)
    );
\tmp_c_2_1_fu_106[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(16),
      I2 => tmp_b_2_1_fu_94(16),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(16),
      O => tmp_1_fu_278_p5(16)
    );
\tmp_c_2_1_fu_106[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(19),
      I1 => tmp_a_2_2_fu_86(19),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(19),
      I4 => tmp_a_2_fu_78(19),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[19]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(18),
      I1 => tmp_a_2_2_fu_86(18),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(18),
      I4 => tmp_a_2_fu_78(18),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[19]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(17),
      I1 => tmp_a_2_2_fu_86(17),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(17),
      I4 => tmp_a_2_fu_78(17),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[19]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(16),
      I1 => tmp_a_2_2_fu_86(16),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(16),
      I4 => tmp_a_2_fu_78(16),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[19]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(23),
      I2 => tmp_b_2_1_fu_94(23),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(23),
      O => tmp_1_fu_278_p5(23)
    );
\tmp_c_2_1_fu_106[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(22),
      I2 => tmp_b_2_1_fu_94(22),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(22),
      O => tmp_1_fu_278_p5(22)
    );
\tmp_c_2_1_fu_106[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(21),
      I2 => tmp_b_2_1_fu_94(21),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(21),
      O => tmp_1_fu_278_p5(21)
    );
\tmp_c_2_1_fu_106[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(20),
      I2 => tmp_b_2_1_fu_94(20),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(20),
      O => tmp_1_fu_278_p5(20)
    );
\tmp_c_2_1_fu_106[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(23),
      I1 => tmp_a_2_2_fu_86(23),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(23),
      I4 => tmp_a_2_fu_78(23),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[23]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(22),
      I1 => tmp_a_2_2_fu_86(22),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(22),
      I4 => tmp_a_2_fu_78(22),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[23]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(21),
      I1 => tmp_a_2_2_fu_86(21),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(21),
      I4 => tmp_a_2_fu_78(21),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[23]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(20),
      I1 => tmp_a_2_2_fu_86(20),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(20),
      I4 => tmp_a_2_fu_78(20),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[23]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(27),
      I2 => tmp_b_2_1_fu_94(27),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(27),
      O => tmp_1_fu_278_p5(27)
    );
\tmp_c_2_1_fu_106[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(26),
      I2 => tmp_b_2_1_fu_94(26),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(26),
      O => tmp_1_fu_278_p5(26)
    );
\tmp_c_2_1_fu_106[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(25),
      I2 => tmp_b_2_1_fu_94(25),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(25),
      O => tmp_1_fu_278_p5(25)
    );
\tmp_c_2_1_fu_106[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(24),
      I2 => tmp_b_2_1_fu_94(24),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(24),
      O => tmp_1_fu_278_p5(24)
    );
\tmp_c_2_1_fu_106[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(27),
      I1 => tmp_a_2_2_fu_86(27),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(27),
      I4 => tmp_a_2_fu_78(27),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[27]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(26),
      I1 => tmp_a_2_2_fu_86(26),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(26),
      I4 => tmp_a_2_fu_78(26),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[27]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(25),
      I1 => tmp_a_2_2_fu_86(25),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(25),
      I4 => tmp_a_2_fu_78(25),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[27]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(24),
      I1 => tmp_a_2_2_fu_86(24),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(24),
      I4 => tmp_a_2_fu_78(24),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[27]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => i_1_reg_172(1),
      I1 => i_1_reg_172(0),
      I2 => ap_CS_fsm_state11,
      O => tmp_c_2_1_fu_1060
    );
\tmp_c_2_1_fu_106[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666600000FF0"
    )
        port map (
      I0 => tmp_a_2_1_fu_82(31),
      I1 => tmp_b_2_1_fu_94(31),
      I2 => tmp_a_2_fu_78(31),
      I3 => tmp_b_2_fu_90(31),
      I4 => i_1_reg_172(1),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[31]_i_10_n_3\
    );
\tmp_c_2_1_fu_106[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(30),
      I2 => tmp_b_2_1_fu_94(30),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(30),
      O => tmp_1_fu_278_p5(30)
    );
\tmp_c_2_1_fu_106[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(29),
      I2 => tmp_b_2_1_fu_94(29),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(29),
      O => tmp_1_fu_278_p5(29)
    );
\tmp_c_2_1_fu_106[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(28),
      I2 => tmp_b_2_1_fu_94(28),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(28),
      O => tmp_1_fu_278_p5(28)
    );
\tmp_c_2_1_fu_106[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
        port map (
      I0 => \tmp_c_2_1_fu_106[31]_i_10_n_3\,
      I1 => tmp_b_2_2_fu_98(31),
      I2 => tmp_a_2_2_fu_86(31),
      I3 => i_1_reg_172(1),
      O => \tmp_c_2_1_fu_106[31]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(30),
      I1 => tmp_a_2_2_fu_86(30),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(30),
      I4 => tmp_a_2_fu_78(30),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[31]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(29),
      I1 => tmp_a_2_2_fu_86(29),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(29),
      I4 => tmp_a_2_fu_78(29),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[31]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(28),
      I1 => tmp_a_2_2_fu_86(28),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(28),
      I4 => tmp_a_2_fu_78(28),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[31]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(3),
      I2 => tmp_b_2_1_fu_94(3),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(3),
      O => tmp_1_fu_278_p5(3)
    );
\tmp_c_2_1_fu_106[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(2),
      I2 => tmp_b_2_1_fu_94(2),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(2),
      O => tmp_1_fu_278_p5(2)
    );
\tmp_c_2_1_fu_106[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(1),
      I2 => tmp_b_2_1_fu_94(1),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(1),
      O => tmp_1_fu_278_p5(1)
    );
\tmp_c_2_1_fu_106[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(0),
      I2 => tmp_b_2_1_fu_94(0),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(0),
      O => tmp_1_fu_278_p5(0)
    );
\tmp_c_2_1_fu_106[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(3),
      I1 => tmp_a_2_2_fu_86(3),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(3),
      I4 => tmp_a_2_fu_78(3),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[3]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(2),
      I1 => tmp_a_2_2_fu_86(2),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(2),
      I4 => tmp_a_2_fu_78(2),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[3]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(1),
      I1 => tmp_a_2_2_fu_86(1),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(1),
      I4 => tmp_a_2_fu_78(1),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[3]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(0),
      I1 => tmp_a_2_2_fu_86(0),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(0),
      I4 => tmp_a_2_fu_78(0),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[3]_i_9_n_3\
    );
\tmp_c_2_1_fu_106[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(7),
      I2 => tmp_b_2_1_fu_94(7),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(7),
      O => tmp_1_fu_278_p5(7)
    );
\tmp_c_2_1_fu_106[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(6),
      I2 => tmp_b_2_1_fu_94(6),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(6),
      O => tmp_1_fu_278_p5(6)
    );
\tmp_c_2_1_fu_106[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(5),
      I2 => tmp_b_2_1_fu_94(5),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(5),
      O => tmp_1_fu_278_p5(5)
    );
\tmp_c_2_1_fu_106[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => i_1_reg_172(0),
      I1 => tmp_b_2_fu_90(4),
      I2 => tmp_b_2_1_fu_94(4),
      I3 => i_1_reg_172(1),
      I4 => tmp_b_2_2_fu_98(4),
      O => tmp_1_fu_278_p5(4)
    );
\tmp_c_2_1_fu_106[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(7),
      I1 => tmp_a_2_2_fu_86(7),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(7),
      I4 => tmp_a_2_fu_78(7),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[7]_i_6_n_3\
    );
\tmp_c_2_1_fu_106[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(6),
      I1 => tmp_a_2_2_fu_86(6),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(6),
      I4 => tmp_a_2_fu_78(6),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[7]_i_7_n_3\
    );
\tmp_c_2_1_fu_106[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(5),
      I1 => tmp_a_2_2_fu_86(5),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(5),
      I4 => tmp_a_2_fu_78(5),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[7]_i_8_n_3\
    );
\tmp_c_2_1_fu_106[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A656A65656A6A"
    )
        port map (
      I0 => tmp_1_fu_278_p5(4),
      I1 => tmp_a_2_2_fu_86(4),
      I2 => i_1_reg_172(1),
      I3 => tmp_a_2_1_fu_82(4),
      I4 => tmp_a_2_fu_78(4),
      I5 => i_1_reg_172(0),
      O => \tmp_c_2_1_fu_106[7]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(0),
      Q => tmp_c_2_1_fu_106(0),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(10),
      Q => tmp_c_2_1_fu_106(10),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(11),
      Q => tmp_c_2_1_fu_106(11),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[7]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[11]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[11]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[11]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(11 downto 8),
      O(3 downto 0) => tmp_c_0_fu_290_p2(11 downto 8),
      S(3) => \tmp_c_2_1_fu_106[11]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[11]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[11]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[11]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(12),
      Q => tmp_c_2_1_fu_106(12),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(13),
      Q => tmp_c_2_1_fu_106(13),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(14),
      Q => tmp_c_2_1_fu_106(14),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(15),
      Q => tmp_c_2_1_fu_106(15),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[11]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[15]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[15]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[15]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(15 downto 12),
      O(3 downto 0) => tmp_c_0_fu_290_p2(15 downto 12),
      S(3) => \tmp_c_2_1_fu_106[15]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[15]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[15]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[15]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(16),
      Q => tmp_c_2_1_fu_106(16),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(17),
      Q => tmp_c_2_1_fu_106(17),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(18),
      Q => tmp_c_2_1_fu_106(18),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(19),
      Q => tmp_c_2_1_fu_106(19),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[15]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[19]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[19]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[19]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(19 downto 16),
      O(3 downto 0) => tmp_c_0_fu_290_p2(19 downto 16),
      S(3) => \tmp_c_2_1_fu_106[19]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[19]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[19]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[19]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(1),
      Q => tmp_c_2_1_fu_106(1),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(20),
      Q => tmp_c_2_1_fu_106(20),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(21),
      Q => tmp_c_2_1_fu_106(21),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(22),
      Q => tmp_c_2_1_fu_106(22),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(23),
      Q => tmp_c_2_1_fu_106(23),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[19]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[23]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[23]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[23]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(23 downto 20),
      O(3 downto 0) => tmp_c_0_fu_290_p2(23 downto 20),
      S(3) => \tmp_c_2_1_fu_106[23]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[23]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[23]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[23]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(24),
      Q => tmp_c_2_1_fu_106(24),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(25),
      Q => tmp_c_2_1_fu_106(25),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(26),
      Q => tmp_c_2_1_fu_106(26),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(27),
      Q => tmp_c_2_1_fu_106(27),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[23]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[27]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[27]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[27]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(27 downto 24),
      O(3 downto 0) => tmp_c_0_fu_290_p2(27 downto 24),
      S(3) => \tmp_c_2_1_fu_106[27]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[27]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[27]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[27]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(28),
      Q => tmp_c_2_1_fu_106(28),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(29),
      Q => tmp_c_2_1_fu_106(29),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(2),
      Q => tmp_c_2_1_fu_106(2),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(30),
      Q => tmp_c_2_1_fu_106(30),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(31),
      Q => tmp_c_2_1_fu_106(31),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[27]_i_1_n_3\,
      CO(3) => \NLW_tmp_c_2_1_fu_106_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_c_2_1_fu_106_reg[31]_i_2_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[31]_i_2_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_1_fu_278_p5(30 downto 28),
      O(3 downto 0) => tmp_c_0_fu_290_p2(31 downto 28),
      S(3) => \tmp_c_2_1_fu_106[31]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[31]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[31]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[31]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(3),
      Q => tmp_c_2_1_fu_106(3),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_c_2_1_fu_106_reg[3]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[3]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[3]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(3 downto 0),
      O(3 downto 0) => tmp_c_0_fu_290_p2(3 downto 0),
      S(3) => \tmp_c_2_1_fu_106[3]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[3]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[3]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[3]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(4),
      Q => tmp_c_2_1_fu_106(4),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(5),
      Q => tmp_c_2_1_fu_106(5),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(6),
      Q => tmp_c_2_1_fu_106(6),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(7),
      Q => tmp_c_2_1_fu_106(7),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_c_2_1_fu_106_reg[3]_i_1_n_3\,
      CO(3) => \tmp_c_2_1_fu_106_reg[7]_i_1_n_3\,
      CO(2) => \tmp_c_2_1_fu_106_reg[7]_i_1_n_4\,
      CO(1) => \tmp_c_2_1_fu_106_reg[7]_i_1_n_5\,
      CO(0) => \tmp_c_2_1_fu_106_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_fu_278_p5(7 downto 4),
      O(3 downto 0) => tmp_c_0_fu_290_p2(7 downto 4),
      S(3) => \tmp_c_2_1_fu_106[7]_i_6_n_3\,
      S(2) => \tmp_c_2_1_fu_106[7]_i_7_n_3\,
      S(1) => \tmp_c_2_1_fu_106[7]_i_8_n_3\,
      S(0) => \tmp_c_2_1_fu_106[7]_i_9_n_3\
    );
\tmp_c_2_1_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(8),
      Q => tmp_c_2_1_fu_106(8),
      R => '0'
    );
\tmp_c_2_1_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_1_fu_1060,
      D => tmp_c_0_fu_290_p2(9),
      Q => tmp_c_2_1_fu_106(9),
      R => '0'
    );
\tmp_c_2_2_fu_110[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => i_1_reg_172(1),
      I2 => i_1_reg_172(0),
      O => tmp_c_2_2_fu_1100
    );
\tmp_c_2_2_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(0),
      Q => tmp_c_2_2_fu_110(0),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(10),
      Q => tmp_c_2_2_fu_110(10),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(11),
      Q => tmp_c_2_2_fu_110(11),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(12),
      Q => tmp_c_2_2_fu_110(12),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(13),
      Q => tmp_c_2_2_fu_110(13),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(14),
      Q => tmp_c_2_2_fu_110(14),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(15),
      Q => tmp_c_2_2_fu_110(15),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(16),
      Q => tmp_c_2_2_fu_110(16),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(17),
      Q => tmp_c_2_2_fu_110(17),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(18),
      Q => tmp_c_2_2_fu_110(18),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(19),
      Q => tmp_c_2_2_fu_110(19),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(1),
      Q => tmp_c_2_2_fu_110(1),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(20),
      Q => tmp_c_2_2_fu_110(20),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(21),
      Q => tmp_c_2_2_fu_110(21),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(22),
      Q => tmp_c_2_2_fu_110(22),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(23),
      Q => tmp_c_2_2_fu_110(23),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(24),
      Q => tmp_c_2_2_fu_110(24),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(25),
      Q => tmp_c_2_2_fu_110(25),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(26),
      Q => tmp_c_2_2_fu_110(26),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(27),
      Q => tmp_c_2_2_fu_110(27),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(28),
      Q => tmp_c_2_2_fu_110(28),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(29),
      Q => tmp_c_2_2_fu_110(29),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(2),
      Q => tmp_c_2_2_fu_110(2),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(30),
      Q => tmp_c_2_2_fu_110(30),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(31),
      Q => tmp_c_2_2_fu_110(31),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(3),
      Q => tmp_c_2_2_fu_110(3),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(4),
      Q => tmp_c_2_2_fu_110(4),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(5),
      Q => tmp_c_2_2_fu_110(5),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(6),
      Q => tmp_c_2_2_fu_110(6),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(7),
      Q => tmp_c_2_2_fu_110(7),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(8),
      Q => tmp_c_2_2_fu_110(8),
      R => '0'
    );
\tmp_c_2_2_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_2_fu_1100,
      D => tmp_c_0_fu_290_p2(9),
      Q => tmp_c_2_2_fu_110(9),
      R => '0'
    );
\tmp_c_2_fu_102[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => i_1_reg_172(1),
      I1 => i_1_reg_172(0),
      I2 => ap_CS_fsm_state11,
      O => tmp_c_2_fu_1020
    );
\tmp_c_2_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(0),
      Q => tmp_c_2_fu_102(0),
      R => '0'
    );
\tmp_c_2_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(10),
      Q => tmp_c_2_fu_102(10),
      R => '0'
    );
\tmp_c_2_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(11),
      Q => tmp_c_2_fu_102(11),
      R => '0'
    );
\tmp_c_2_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(12),
      Q => tmp_c_2_fu_102(12),
      R => '0'
    );
\tmp_c_2_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(13),
      Q => tmp_c_2_fu_102(13),
      R => '0'
    );
\tmp_c_2_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(14),
      Q => tmp_c_2_fu_102(14),
      R => '0'
    );
\tmp_c_2_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(15),
      Q => tmp_c_2_fu_102(15),
      R => '0'
    );
\tmp_c_2_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(16),
      Q => tmp_c_2_fu_102(16),
      R => '0'
    );
\tmp_c_2_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(17),
      Q => tmp_c_2_fu_102(17),
      R => '0'
    );
\tmp_c_2_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(18),
      Q => tmp_c_2_fu_102(18),
      R => '0'
    );
\tmp_c_2_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(19),
      Q => tmp_c_2_fu_102(19),
      R => '0'
    );
\tmp_c_2_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(1),
      Q => tmp_c_2_fu_102(1),
      R => '0'
    );
\tmp_c_2_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(20),
      Q => tmp_c_2_fu_102(20),
      R => '0'
    );
\tmp_c_2_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(21),
      Q => tmp_c_2_fu_102(21),
      R => '0'
    );
\tmp_c_2_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(22),
      Q => tmp_c_2_fu_102(22),
      R => '0'
    );
\tmp_c_2_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(23),
      Q => tmp_c_2_fu_102(23),
      R => '0'
    );
\tmp_c_2_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(24),
      Q => tmp_c_2_fu_102(24),
      R => '0'
    );
\tmp_c_2_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(25),
      Q => tmp_c_2_fu_102(25),
      R => '0'
    );
\tmp_c_2_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(26),
      Q => tmp_c_2_fu_102(26),
      R => '0'
    );
\tmp_c_2_fu_102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(27),
      Q => tmp_c_2_fu_102(27),
      R => '0'
    );
\tmp_c_2_fu_102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(28),
      Q => tmp_c_2_fu_102(28),
      R => '0'
    );
\tmp_c_2_fu_102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(29),
      Q => tmp_c_2_fu_102(29),
      R => '0'
    );
\tmp_c_2_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(2),
      Q => tmp_c_2_fu_102(2),
      R => '0'
    );
\tmp_c_2_fu_102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(30),
      Q => tmp_c_2_fu_102(30),
      R => '0'
    );
\tmp_c_2_fu_102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(31),
      Q => tmp_c_2_fu_102(31),
      R => '0'
    );
\tmp_c_2_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(3),
      Q => tmp_c_2_fu_102(3),
      R => '0'
    );
\tmp_c_2_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(4),
      Q => tmp_c_2_fu_102(4),
      R => '0'
    );
\tmp_c_2_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(5),
      Q => tmp_c_2_fu_102(5),
      R => '0'
    );
\tmp_c_2_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(6),
      Q => tmp_c_2_fu_102(6),
      R => '0'
    );
\tmp_c_2_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(7),
      Q => tmp_c_2_fu_102(7),
      R => '0'
    );
\tmp_c_2_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(8),
      Q => tmp_c_2_fu_102(8),
      R => '0'
    );
\tmp_c_2_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_c_2_fu_1020,
      D => tmp_c_0_fu_290_p2(9),
      Q => tmp_c_2_fu_102(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_a_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_AWVALID : out STD_LOGIC;
    m_axi_a_AWREADY : in STD_LOGIC;
    m_axi_a_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_WLAST : out STD_LOGIC;
    m_axi_a_WVALID : out STD_LOGIC;
    m_axi_a_WREADY : in STD_LOGIC;
    m_axi_a_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_BVALID : in STD_LOGIC;
    m_axi_a_BREADY : out STD_LOGIC;
    m_axi_a_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_a_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_a_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_a_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_a_ARVALID : out STD_LOGIC;
    m_axi_a_ARREADY : in STD_LOGIC;
    m_axi_a_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_a_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_a_RLAST : in STD_LOGIC;
    m_axi_a_RVALID : in STD_LOGIC;
    m_axi_a_RREADY : out STD_LOGIC;
    m_axi_b_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_AWVALID : out STD_LOGIC;
    m_axi_b_AWREADY : in STD_LOGIC;
    m_axi_b_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_WLAST : out STD_LOGIC;
    m_axi_b_WVALID : out STD_LOGIC;
    m_axi_b_WREADY : in STD_LOGIC;
    m_axi_b_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_BVALID : in STD_LOGIC;
    m_axi_b_BREADY : out STD_LOGIC;
    m_axi_b_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_b_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_b_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_b_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_b_ARVALID : out STD_LOGIC;
    m_axi_b_ARREADY : in STD_LOGIC;
    m_axi_b_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_b_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_b_RLAST : in STD_LOGIC;
    m_axi_b_RVALID : in STD_LOGIC;
    m_axi_b_RREADY : out STD_LOGIC;
    m_axi_c_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_c_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_c_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_AWVALID : out STD_LOGIC;
    m_axi_c_AWREADY : in STD_LOGIC;
    m_axi_c_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_WLAST : out STD_LOGIC;
    m_axi_c_WVALID : out STD_LOGIC;
    m_axi_c_WREADY : in STD_LOGIC;
    m_axi_c_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_BVALID : in STD_LOGIC;
    m_axi_c_BREADY : out STD_LOGIC;
    m_axi_c_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_c_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_c_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_c_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_c_ARVALID : out STD_LOGIC;
    m_axi_c_ARREADY : in STD_LOGIC;
    m_axi_c_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_c_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_c_RLAST : in STD_LOGIC;
    m_axi_c_RVALID : in STD_LOGIC;
    m_axi_c_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_vector_add_0_1,vector_add,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vector_add,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_a_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_a_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_b_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_c_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_c_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_a_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_b_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_c_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_a_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_a_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_a_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_a_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_a_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_a_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_a_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_a_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_a_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_b_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_b_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_b_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_b_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_b_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_b_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_b_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_b_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_c_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_c_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_c_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_c_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_c_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_c_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_c_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_c_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_c_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_c_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_c_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_c_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_c_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_c_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_A_ADDR_WIDTH : integer;
  attribute C_M_AXI_A_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_A_ARUSER_WIDTH : integer;
  attribute C_M_AXI_A_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_AWUSER_WIDTH : integer;
  attribute C_M_AXI_A_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_BUSER_WIDTH : integer;
  attribute C_M_AXI_A_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_CACHE_VALUE : string;
  attribute C_M_AXI_A_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_A_DATA_WIDTH : integer;
  attribute C_M_AXI_A_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_A_ID_WIDTH : integer;
  attribute C_M_AXI_A_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_PROT_VALUE : string;
  attribute C_M_AXI_A_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_A_RUSER_WIDTH : integer;
  attribute C_M_AXI_A_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_A_TARGET_ADDR : integer;
  attribute C_M_AXI_A_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_A_USER_VALUE : integer;
  attribute C_M_AXI_A_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_A_WSTRB_WIDTH : integer;
  attribute C_M_AXI_A_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_A_WUSER_WIDTH : integer;
  attribute C_M_AXI_A_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_CACHE_VALUE : string;
  attribute C_M_AXI_B_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_PROT_VALUE : string;
  attribute C_M_AXI_B_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_TARGET_ADDR : integer;
  attribute C_M_AXI_B_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_ADDR_WIDTH : integer;
  attribute C_M_AXI_C_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_C_ARUSER_WIDTH : integer;
  attribute C_M_AXI_C_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_AWUSER_WIDTH : integer;
  attribute C_M_AXI_C_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_BUSER_WIDTH : integer;
  attribute C_M_AXI_C_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_CACHE_VALUE : string;
  attribute C_M_AXI_C_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_C_DATA_WIDTH : integer;
  attribute C_M_AXI_C_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_C_ID_WIDTH : integer;
  attribute C_M_AXI_C_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_PROT_VALUE : string;
  attribute C_M_AXI_C_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_C_RUSER_WIDTH : integer;
  attribute C_M_AXI_C_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_C_TARGET_ADDR : integer;
  attribute C_M_AXI_C_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_C_USER_VALUE : integer;
  attribute C_M_AXI_C_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_C_WSTRB_WIDTH : integer;
  attribute C_M_AXI_C_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_C_WUSER_WIDTH : integer;
  attribute C_M_AXI_C_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "17'b00000000010000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "17'b00000100000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "17'b00000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "17'b00000000100000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "17'b00000001000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "17'b00000010000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "17'b00001000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "17'b00010000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "17'b00100000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "17'b01000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "17'b10000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "17'b00000000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "17'b00000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "17'b00000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "17'b00000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "17'b00000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "17'b00000000001000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_a:m_axi_b:m_axi_c, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_a_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARREADY";
  attribute X_INTERFACE_INFO of m_axi_a_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARVALID";
  attribute X_INTERFACE_INFO of m_axi_a_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWREADY";
  attribute X_INTERFACE_INFO of m_axi_a_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWVALID";
  attribute X_INTERFACE_INFO of m_axi_a_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BREADY";
  attribute X_INTERFACE_INFO of m_axi_a_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BVALID";
  attribute X_INTERFACE_INFO of m_axi_a_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RLAST";
  attribute X_INTERFACE_INFO of m_axi_a_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_a_RREADY : signal is "XIL_INTERFACENAME m_axi_a, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_a_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RVALID";
  attribute X_INTERFACE_INFO of m_axi_a_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WLAST";
  attribute X_INTERFACE_INFO of m_axi_a_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WREADY";
  attribute X_INTERFACE_INFO of m_axi_a_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WVALID";
  attribute X_INTERFACE_INFO of m_axi_b_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARREADY";
  attribute X_INTERFACE_INFO of m_axi_b_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARVALID";
  attribute X_INTERFACE_INFO of m_axi_b_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWREADY";
  attribute X_INTERFACE_INFO of m_axi_b_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWVALID";
  attribute X_INTERFACE_INFO of m_axi_b_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BREADY";
  attribute X_INTERFACE_INFO of m_axi_b_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BVALID";
  attribute X_INTERFACE_INFO of m_axi_b_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RLAST";
  attribute X_INTERFACE_INFO of m_axi_b_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_b_RREADY : signal is "XIL_INTERFACENAME m_axi_b, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_b_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RVALID";
  attribute X_INTERFACE_INFO of m_axi_b_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WLAST";
  attribute X_INTERFACE_INFO of m_axi_b_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WREADY";
  attribute X_INTERFACE_INFO of m_axi_b_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WVALID";
  attribute X_INTERFACE_INFO of m_axi_c_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARREADY";
  attribute X_INTERFACE_INFO of m_axi_c_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARVALID";
  attribute X_INTERFACE_INFO of m_axi_c_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWREADY";
  attribute X_INTERFACE_INFO of m_axi_c_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWVALID";
  attribute X_INTERFACE_INFO of m_axi_c_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_c BREADY";
  attribute X_INTERFACE_INFO of m_axi_c_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_c BVALID";
  attribute X_INTERFACE_INFO of m_axi_c_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_c RLAST";
  attribute X_INTERFACE_INFO of m_axi_c_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_c RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_c_RREADY : signal is "XIL_INTERFACENAME m_axi_c, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_c_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_c RVALID";
  attribute X_INTERFACE_INFO of m_axi_c_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_c WLAST";
  attribute X_INTERFACE_INFO of m_axi_c_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_c WREADY";
  attribute X_INTERFACE_INFO of m_axi_c_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_c WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_a_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARADDR";
  attribute X_INTERFACE_INFO of m_axi_a_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARBURST";
  attribute X_INTERFACE_INFO of m_axi_a_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_a_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARLEN";
  attribute X_INTERFACE_INFO of m_axi_a_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_a_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARPROT";
  attribute X_INTERFACE_INFO of m_axi_a_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARQOS";
  attribute X_INTERFACE_INFO of m_axi_a_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARREGION";
  attribute X_INTERFACE_INFO of m_axi_a_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_a_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWADDR";
  attribute X_INTERFACE_INFO of m_axi_a_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWBURST";
  attribute X_INTERFACE_INFO of m_axi_a_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_a_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWLEN";
  attribute X_INTERFACE_INFO of m_axi_a_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_a_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWPROT";
  attribute X_INTERFACE_INFO of m_axi_a_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWQOS";
  attribute X_INTERFACE_INFO of m_axi_a_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWREGION";
  attribute X_INTERFACE_INFO of m_axi_a_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_a AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_a_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_a BRESP";
  attribute X_INTERFACE_INFO of m_axi_a_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RDATA";
  attribute X_INTERFACE_INFO of m_axi_a_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_a RRESP";
  attribute X_INTERFACE_INFO of m_axi_a_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WDATA";
  attribute X_INTERFACE_INFO of m_axi_a_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_a WSTRB";
  attribute X_INTERFACE_INFO of m_axi_b_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARADDR";
  attribute X_INTERFACE_INFO of m_axi_b_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARBURST";
  attribute X_INTERFACE_INFO of m_axi_b_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_b_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARLEN";
  attribute X_INTERFACE_INFO of m_axi_b_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_b_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARPROT";
  attribute X_INTERFACE_INFO of m_axi_b_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARQOS";
  attribute X_INTERFACE_INFO of m_axi_b_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARREGION";
  attribute X_INTERFACE_INFO of m_axi_b_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_b_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWADDR";
  attribute X_INTERFACE_INFO of m_axi_b_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWBURST";
  attribute X_INTERFACE_INFO of m_axi_b_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_b_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWLEN";
  attribute X_INTERFACE_INFO of m_axi_b_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_b_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWPROT";
  attribute X_INTERFACE_INFO of m_axi_b_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWQOS";
  attribute X_INTERFACE_INFO of m_axi_b_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWREGION";
  attribute X_INTERFACE_INFO of m_axi_b_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_b AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_b_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_b BRESP";
  attribute X_INTERFACE_INFO of m_axi_b_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RDATA";
  attribute X_INTERFACE_INFO of m_axi_b_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_b RRESP";
  attribute X_INTERFACE_INFO of m_axi_b_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WDATA";
  attribute X_INTERFACE_INFO of m_axi_b_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_b WSTRB";
  attribute X_INTERFACE_INFO of m_axi_c_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARADDR";
  attribute X_INTERFACE_INFO of m_axi_c_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARBURST";
  attribute X_INTERFACE_INFO of m_axi_c_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_c_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARLEN";
  attribute X_INTERFACE_INFO of m_axi_c_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_c_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARPROT";
  attribute X_INTERFACE_INFO of m_axi_c_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARQOS";
  attribute X_INTERFACE_INFO of m_axi_c_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARREGION";
  attribute X_INTERFACE_INFO of m_axi_c_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_c ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_c_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWADDR";
  attribute X_INTERFACE_INFO of m_axi_c_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWBURST";
  attribute X_INTERFACE_INFO of m_axi_c_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_c_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWLEN";
  attribute X_INTERFACE_INFO of m_axi_c_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_c_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWPROT";
  attribute X_INTERFACE_INFO of m_axi_c_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWQOS";
  attribute X_INTERFACE_INFO of m_axi_c_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWREGION";
  attribute X_INTERFACE_INFO of m_axi_c_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_c AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_c_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_c BRESP";
  attribute X_INTERFACE_INFO of m_axi_c_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_c RDATA";
  attribute X_INTERFACE_INFO of m_axi_c_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_c RRESP";
  attribute X_INTERFACE_INFO of m_axi_c_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_c WDATA";
  attribute X_INTERFACE_INFO of m_axi_c_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_c WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_a_ARADDR(63 downto 2) <= \^m_axi_a_araddr\(63 downto 2);
  m_axi_a_ARADDR(1) <= \<const0>\;
  m_axi_a_ARADDR(0) <= \<const0>\;
  m_axi_a_ARBURST(1) <= \<const0>\;
  m_axi_a_ARBURST(0) <= \<const1>\;
  m_axi_a_ARCACHE(3) <= \<const0>\;
  m_axi_a_ARCACHE(2) <= \<const0>\;
  m_axi_a_ARCACHE(1) <= \<const1>\;
  m_axi_a_ARCACHE(0) <= \<const1>\;
  m_axi_a_ARLEN(7) <= \<const0>\;
  m_axi_a_ARLEN(6) <= \<const0>\;
  m_axi_a_ARLEN(5) <= \<const0>\;
  m_axi_a_ARLEN(4) <= \<const0>\;
  m_axi_a_ARLEN(3 downto 0) <= \^m_axi_a_arlen\(3 downto 0);
  m_axi_a_ARLOCK(1) <= \<const0>\;
  m_axi_a_ARLOCK(0) <= \<const0>\;
  m_axi_a_ARPROT(2) <= \<const0>\;
  m_axi_a_ARPROT(1) <= \<const0>\;
  m_axi_a_ARPROT(0) <= \<const0>\;
  m_axi_a_ARQOS(3) <= \<const0>\;
  m_axi_a_ARQOS(2) <= \<const0>\;
  m_axi_a_ARQOS(1) <= \<const0>\;
  m_axi_a_ARQOS(0) <= \<const0>\;
  m_axi_a_ARREGION(3) <= \<const0>\;
  m_axi_a_ARREGION(2) <= \<const0>\;
  m_axi_a_ARREGION(1) <= \<const0>\;
  m_axi_a_ARREGION(0) <= \<const0>\;
  m_axi_a_ARSIZE(2) <= \<const0>\;
  m_axi_a_ARSIZE(1) <= \<const1>\;
  m_axi_a_ARSIZE(0) <= \<const0>\;
  m_axi_a_AWADDR(63) <= \<const0>\;
  m_axi_a_AWADDR(62) <= \<const0>\;
  m_axi_a_AWADDR(61) <= \<const0>\;
  m_axi_a_AWADDR(60) <= \<const0>\;
  m_axi_a_AWADDR(59) <= \<const0>\;
  m_axi_a_AWADDR(58) <= \<const0>\;
  m_axi_a_AWADDR(57) <= \<const0>\;
  m_axi_a_AWADDR(56) <= \<const0>\;
  m_axi_a_AWADDR(55) <= \<const0>\;
  m_axi_a_AWADDR(54) <= \<const0>\;
  m_axi_a_AWADDR(53) <= \<const0>\;
  m_axi_a_AWADDR(52) <= \<const0>\;
  m_axi_a_AWADDR(51) <= \<const0>\;
  m_axi_a_AWADDR(50) <= \<const0>\;
  m_axi_a_AWADDR(49) <= \<const0>\;
  m_axi_a_AWADDR(48) <= \<const0>\;
  m_axi_a_AWADDR(47) <= \<const0>\;
  m_axi_a_AWADDR(46) <= \<const0>\;
  m_axi_a_AWADDR(45) <= \<const0>\;
  m_axi_a_AWADDR(44) <= \<const0>\;
  m_axi_a_AWADDR(43) <= \<const0>\;
  m_axi_a_AWADDR(42) <= \<const0>\;
  m_axi_a_AWADDR(41) <= \<const0>\;
  m_axi_a_AWADDR(40) <= \<const0>\;
  m_axi_a_AWADDR(39) <= \<const0>\;
  m_axi_a_AWADDR(38) <= \<const0>\;
  m_axi_a_AWADDR(37) <= \<const0>\;
  m_axi_a_AWADDR(36) <= \<const0>\;
  m_axi_a_AWADDR(35) <= \<const0>\;
  m_axi_a_AWADDR(34) <= \<const0>\;
  m_axi_a_AWADDR(33) <= \<const0>\;
  m_axi_a_AWADDR(32) <= \<const0>\;
  m_axi_a_AWADDR(31) <= \<const0>\;
  m_axi_a_AWADDR(30) <= \<const0>\;
  m_axi_a_AWADDR(29) <= \<const0>\;
  m_axi_a_AWADDR(28) <= \<const0>\;
  m_axi_a_AWADDR(27) <= \<const0>\;
  m_axi_a_AWADDR(26) <= \<const0>\;
  m_axi_a_AWADDR(25) <= \<const0>\;
  m_axi_a_AWADDR(24) <= \<const0>\;
  m_axi_a_AWADDR(23) <= \<const0>\;
  m_axi_a_AWADDR(22) <= \<const0>\;
  m_axi_a_AWADDR(21) <= \<const0>\;
  m_axi_a_AWADDR(20) <= \<const0>\;
  m_axi_a_AWADDR(19) <= \<const0>\;
  m_axi_a_AWADDR(18) <= \<const0>\;
  m_axi_a_AWADDR(17) <= \<const0>\;
  m_axi_a_AWADDR(16) <= \<const0>\;
  m_axi_a_AWADDR(15) <= \<const0>\;
  m_axi_a_AWADDR(14) <= \<const0>\;
  m_axi_a_AWADDR(13) <= \<const0>\;
  m_axi_a_AWADDR(12) <= \<const0>\;
  m_axi_a_AWADDR(11) <= \<const0>\;
  m_axi_a_AWADDR(10) <= \<const0>\;
  m_axi_a_AWADDR(9) <= \<const0>\;
  m_axi_a_AWADDR(8) <= \<const0>\;
  m_axi_a_AWADDR(7) <= \<const0>\;
  m_axi_a_AWADDR(6) <= \<const0>\;
  m_axi_a_AWADDR(5) <= \<const0>\;
  m_axi_a_AWADDR(4) <= \<const0>\;
  m_axi_a_AWADDR(3) <= \<const0>\;
  m_axi_a_AWADDR(2) <= \<const0>\;
  m_axi_a_AWADDR(1) <= \<const0>\;
  m_axi_a_AWADDR(0) <= \<const0>\;
  m_axi_a_AWBURST(1) <= \<const0>\;
  m_axi_a_AWBURST(0) <= \<const1>\;
  m_axi_a_AWCACHE(3) <= \<const0>\;
  m_axi_a_AWCACHE(2) <= \<const0>\;
  m_axi_a_AWCACHE(1) <= \<const1>\;
  m_axi_a_AWCACHE(0) <= \<const1>\;
  m_axi_a_AWLEN(7) <= \<const0>\;
  m_axi_a_AWLEN(6) <= \<const0>\;
  m_axi_a_AWLEN(5) <= \<const0>\;
  m_axi_a_AWLEN(4) <= \<const0>\;
  m_axi_a_AWLEN(3) <= \<const0>\;
  m_axi_a_AWLEN(2) <= \<const0>\;
  m_axi_a_AWLEN(1) <= \<const0>\;
  m_axi_a_AWLEN(0) <= \<const0>\;
  m_axi_a_AWLOCK(1) <= \<const0>\;
  m_axi_a_AWLOCK(0) <= \<const0>\;
  m_axi_a_AWPROT(2) <= \<const0>\;
  m_axi_a_AWPROT(1) <= \<const0>\;
  m_axi_a_AWPROT(0) <= \<const0>\;
  m_axi_a_AWQOS(3) <= \<const0>\;
  m_axi_a_AWQOS(2) <= \<const0>\;
  m_axi_a_AWQOS(1) <= \<const0>\;
  m_axi_a_AWQOS(0) <= \<const0>\;
  m_axi_a_AWREGION(3) <= \<const0>\;
  m_axi_a_AWREGION(2) <= \<const0>\;
  m_axi_a_AWREGION(1) <= \<const0>\;
  m_axi_a_AWREGION(0) <= \<const0>\;
  m_axi_a_AWSIZE(2) <= \<const0>\;
  m_axi_a_AWSIZE(1) <= \<const1>\;
  m_axi_a_AWSIZE(0) <= \<const0>\;
  m_axi_a_AWVALID <= \<const0>\;
  m_axi_a_BREADY <= \<const1>\;
  m_axi_a_WDATA(31) <= \<const0>\;
  m_axi_a_WDATA(30) <= \<const0>\;
  m_axi_a_WDATA(29) <= \<const0>\;
  m_axi_a_WDATA(28) <= \<const0>\;
  m_axi_a_WDATA(27) <= \<const0>\;
  m_axi_a_WDATA(26) <= \<const0>\;
  m_axi_a_WDATA(25) <= \<const0>\;
  m_axi_a_WDATA(24) <= \<const0>\;
  m_axi_a_WDATA(23) <= \<const0>\;
  m_axi_a_WDATA(22) <= \<const0>\;
  m_axi_a_WDATA(21) <= \<const0>\;
  m_axi_a_WDATA(20) <= \<const0>\;
  m_axi_a_WDATA(19) <= \<const0>\;
  m_axi_a_WDATA(18) <= \<const0>\;
  m_axi_a_WDATA(17) <= \<const0>\;
  m_axi_a_WDATA(16) <= \<const0>\;
  m_axi_a_WDATA(15) <= \<const0>\;
  m_axi_a_WDATA(14) <= \<const0>\;
  m_axi_a_WDATA(13) <= \<const0>\;
  m_axi_a_WDATA(12) <= \<const0>\;
  m_axi_a_WDATA(11) <= \<const0>\;
  m_axi_a_WDATA(10) <= \<const0>\;
  m_axi_a_WDATA(9) <= \<const0>\;
  m_axi_a_WDATA(8) <= \<const0>\;
  m_axi_a_WDATA(7) <= \<const0>\;
  m_axi_a_WDATA(6) <= \<const0>\;
  m_axi_a_WDATA(5) <= \<const0>\;
  m_axi_a_WDATA(4) <= \<const0>\;
  m_axi_a_WDATA(3) <= \<const0>\;
  m_axi_a_WDATA(2) <= \<const0>\;
  m_axi_a_WDATA(1) <= \<const0>\;
  m_axi_a_WDATA(0) <= \<const0>\;
  m_axi_a_WLAST <= \<const0>\;
  m_axi_a_WSTRB(3) <= \<const0>\;
  m_axi_a_WSTRB(2) <= \<const0>\;
  m_axi_a_WSTRB(1) <= \<const0>\;
  m_axi_a_WSTRB(0) <= \<const0>\;
  m_axi_a_WVALID <= \<const0>\;
  m_axi_b_ARADDR(63 downto 2) <= \^m_axi_b_araddr\(63 downto 2);
  m_axi_b_ARADDR(1) <= \<const0>\;
  m_axi_b_ARADDR(0) <= \<const0>\;
  m_axi_b_ARBURST(1) <= \<const0>\;
  m_axi_b_ARBURST(0) <= \<const1>\;
  m_axi_b_ARCACHE(3) <= \<const0>\;
  m_axi_b_ARCACHE(2) <= \<const0>\;
  m_axi_b_ARCACHE(1) <= \<const1>\;
  m_axi_b_ARCACHE(0) <= \<const1>\;
  m_axi_b_ARLEN(7) <= \<const0>\;
  m_axi_b_ARLEN(6) <= \<const0>\;
  m_axi_b_ARLEN(5) <= \<const0>\;
  m_axi_b_ARLEN(4) <= \<const0>\;
  m_axi_b_ARLEN(3 downto 0) <= \^m_axi_b_arlen\(3 downto 0);
  m_axi_b_ARLOCK(1) <= \<const0>\;
  m_axi_b_ARLOCK(0) <= \<const0>\;
  m_axi_b_ARPROT(2) <= \<const0>\;
  m_axi_b_ARPROT(1) <= \<const0>\;
  m_axi_b_ARPROT(0) <= \<const0>\;
  m_axi_b_ARQOS(3) <= \<const0>\;
  m_axi_b_ARQOS(2) <= \<const0>\;
  m_axi_b_ARQOS(1) <= \<const0>\;
  m_axi_b_ARQOS(0) <= \<const0>\;
  m_axi_b_ARREGION(3) <= \<const0>\;
  m_axi_b_ARREGION(2) <= \<const0>\;
  m_axi_b_ARREGION(1) <= \<const0>\;
  m_axi_b_ARREGION(0) <= \<const0>\;
  m_axi_b_ARSIZE(2) <= \<const0>\;
  m_axi_b_ARSIZE(1) <= \<const1>\;
  m_axi_b_ARSIZE(0) <= \<const0>\;
  m_axi_b_AWADDR(63) <= \<const0>\;
  m_axi_b_AWADDR(62) <= \<const0>\;
  m_axi_b_AWADDR(61) <= \<const0>\;
  m_axi_b_AWADDR(60) <= \<const0>\;
  m_axi_b_AWADDR(59) <= \<const0>\;
  m_axi_b_AWADDR(58) <= \<const0>\;
  m_axi_b_AWADDR(57) <= \<const0>\;
  m_axi_b_AWADDR(56) <= \<const0>\;
  m_axi_b_AWADDR(55) <= \<const0>\;
  m_axi_b_AWADDR(54) <= \<const0>\;
  m_axi_b_AWADDR(53) <= \<const0>\;
  m_axi_b_AWADDR(52) <= \<const0>\;
  m_axi_b_AWADDR(51) <= \<const0>\;
  m_axi_b_AWADDR(50) <= \<const0>\;
  m_axi_b_AWADDR(49) <= \<const0>\;
  m_axi_b_AWADDR(48) <= \<const0>\;
  m_axi_b_AWADDR(47) <= \<const0>\;
  m_axi_b_AWADDR(46) <= \<const0>\;
  m_axi_b_AWADDR(45) <= \<const0>\;
  m_axi_b_AWADDR(44) <= \<const0>\;
  m_axi_b_AWADDR(43) <= \<const0>\;
  m_axi_b_AWADDR(42) <= \<const0>\;
  m_axi_b_AWADDR(41) <= \<const0>\;
  m_axi_b_AWADDR(40) <= \<const0>\;
  m_axi_b_AWADDR(39) <= \<const0>\;
  m_axi_b_AWADDR(38) <= \<const0>\;
  m_axi_b_AWADDR(37) <= \<const0>\;
  m_axi_b_AWADDR(36) <= \<const0>\;
  m_axi_b_AWADDR(35) <= \<const0>\;
  m_axi_b_AWADDR(34) <= \<const0>\;
  m_axi_b_AWADDR(33) <= \<const0>\;
  m_axi_b_AWADDR(32) <= \<const0>\;
  m_axi_b_AWADDR(31) <= \<const0>\;
  m_axi_b_AWADDR(30) <= \<const0>\;
  m_axi_b_AWADDR(29) <= \<const0>\;
  m_axi_b_AWADDR(28) <= \<const0>\;
  m_axi_b_AWADDR(27) <= \<const0>\;
  m_axi_b_AWADDR(26) <= \<const0>\;
  m_axi_b_AWADDR(25) <= \<const0>\;
  m_axi_b_AWADDR(24) <= \<const0>\;
  m_axi_b_AWADDR(23) <= \<const0>\;
  m_axi_b_AWADDR(22) <= \<const0>\;
  m_axi_b_AWADDR(21) <= \<const0>\;
  m_axi_b_AWADDR(20) <= \<const0>\;
  m_axi_b_AWADDR(19) <= \<const0>\;
  m_axi_b_AWADDR(18) <= \<const0>\;
  m_axi_b_AWADDR(17) <= \<const0>\;
  m_axi_b_AWADDR(16) <= \<const0>\;
  m_axi_b_AWADDR(15) <= \<const0>\;
  m_axi_b_AWADDR(14) <= \<const0>\;
  m_axi_b_AWADDR(13) <= \<const0>\;
  m_axi_b_AWADDR(12) <= \<const0>\;
  m_axi_b_AWADDR(11) <= \<const0>\;
  m_axi_b_AWADDR(10) <= \<const0>\;
  m_axi_b_AWADDR(9) <= \<const0>\;
  m_axi_b_AWADDR(8) <= \<const0>\;
  m_axi_b_AWADDR(7) <= \<const0>\;
  m_axi_b_AWADDR(6) <= \<const0>\;
  m_axi_b_AWADDR(5) <= \<const0>\;
  m_axi_b_AWADDR(4) <= \<const0>\;
  m_axi_b_AWADDR(3) <= \<const0>\;
  m_axi_b_AWADDR(2) <= \<const0>\;
  m_axi_b_AWADDR(1) <= \<const0>\;
  m_axi_b_AWADDR(0) <= \<const0>\;
  m_axi_b_AWBURST(1) <= \<const0>\;
  m_axi_b_AWBURST(0) <= \<const1>\;
  m_axi_b_AWCACHE(3) <= \<const0>\;
  m_axi_b_AWCACHE(2) <= \<const0>\;
  m_axi_b_AWCACHE(1) <= \<const1>\;
  m_axi_b_AWCACHE(0) <= \<const1>\;
  m_axi_b_AWLEN(7) <= \<const0>\;
  m_axi_b_AWLEN(6) <= \<const0>\;
  m_axi_b_AWLEN(5) <= \<const0>\;
  m_axi_b_AWLEN(4) <= \<const0>\;
  m_axi_b_AWLEN(3) <= \<const0>\;
  m_axi_b_AWLEN(2) <= \<const0>\;
  m_axi_b_AWLEN(1) <= \<const0>\;
  m_axi_b_AWLEN(0) <= \<const0>\;
  m_axi_b_AWLOCK(1) <= \<const0>\;
  m_axi_b_AWLOCK(0) <= \<const0>\;
  m_axi_b_AWPROT(2) <= \<const0>\;
  m_axi_b_AWPROT(1) <= \<const0>\;
  m_axi_b_AWPROT(0) <= \<const0>\;
  m_axi_b_AWQOS(3) <= \<const0>\;
  m_axi_b_AWQOS(2) <= \<const0>\;
  m_axi_b_AWQOS(1) <= \<const0>\;
  m_axi_b_AWQOS(0) <= \<const0>\;
  m_axi_b_AWREGION(3) <= \<const0>\;
  m_axi_b_AWREGION(2) <= \<const0>\;
  m_axi_b_AWREGION(1) <= \<const0>\;
  m_axi_b_AWREGION(0) <= \<const0>\;
  m_axi_b_AWSIZE(2) <= \<const0>\;
  m_axi_b_AWSIZE(1) <= \<const1>\;
  m_axi_b_AWSIZE(0) <= \<const0>\;
  m_axi_b_AWVALID <= \<const0>\;
  m_axi_b_BREADY <= \<const1>\;
  m_axi_b_WDATA(31) <= \<const0>\;
  m_axi_b_WDATA(30) <= \<const0>\;
  m_axi_b_WDATA(29) <= \<const0>\;
  m_axi_b_WDATA(28) <= \<const0>\;
  m_axi_b_WDATA(27) <= \<const0>\;
  m_axi_b_WDATA(26) <= \<const0>\;
  m_axi_b_WDATA(25) <= \<const0>\;
  m_axi_b_WDATA(24) <= \<const0>\;
  m_axi_b_WDATA(23) <= \<const0>\;
  m_axi_b_WDATA(22) <= \<const0>\;
  m_axi_b_WDATA(21) <= \<const0>\;
  m_axi_b_WDATA(20) <= \<const0>\;
  m_axi_b_WDATA(19) <= \<const0>\;
  m_axi_b_WDATA(18) <= \<const0>\;
  m_axi_b_WDATA(17) <= \<const0>\;
  m_axi_b_WDATA(16) <= \<const0>\;
  m_axi_b_WDATA(15) <= \<const0>\;
  m_axi_b_WDATA(14) <= \<const0>\;
  m_axi_b_WDATA(13) <= \<const0>\;
  m_axi_b_WDATA(12) <= \<const0>\;
  m_axi_b_WDATA(11) <= \<const0>\;
  m_axi_b_WDATA(10) <= \<const0>\;
  m_axi_b_WDATA(9) <= \<const0>\;
  m_axi_b_WDATA(8) <= \<const0>\;
  m_axi_b_WDATA(7) <= \<const0>\;
  m_axi_b_WDATA(6) <= \<const0>\;
  m_axi_b_WDATA(5) <= \<const0>\;
  m_axi_b_WDATA(4) <= \<const0>\;
  m_axi_b_WDATA(3) <= \<const0>\;
  m_axi_b_WDATA(2) <= \<const0>\;
  m_axi_b_WDATA(1) <= \<const0>\;
  m_axi_b_WDATA(0) <= \<const0>\;
  m_axi_b_WLAST <= \<const0>\;
  m_axi_b_WSTRB(3) <= \<const0>\;
  m_axi_b_WSTRB(2) <= \<const0>\;
  m_axi_b_WSTRB(1) <= \<const0>\;
  m_axi_b_WSTRB(0) <= \<const0>\;
  m_axi_b_WVALID <= \<const0>\;
  m_axi_c_ARADDR(63) <= \<const0>\;
  m_axi_c_ARADDR(62) <= \<const0>\;
  m_axi_c_ARADDR(61) <= \<const0>\;
  m_axi_c_ARADDR(60) <= \<const0>\;
  m_axi_c_ARADDR(59) <= \<const0>\;
  m_axi_c_ARADDR(58) <= \<const0>\;
  m_axi_c_ARADDR(57) <= \<const0>\;
  m_axi_c_ARADDR(56) <= \<const0>\;
  m_axi_c_ARADDR(55) <= \<const0>\;
  m_axi_c_ARADDR(54) <= \<const0>\;
  m_axi_c_ARADDR(53) <= \<const0>\;
  m_axi_c_ARADDR(52) <= \<const0>\;
  m_axi_c_ARADDR(51) <= \<const0>\;
  m_axi_c_ARADDR(50) <= \<const0>\;
  m_axi_c_ARADDR(49) <= \<const0>\;
  m_axi_c_ARADDR(48) <= \<const0>\;
  m_axi_c_ARADDR(47) <= \<const0>\;
  m_axi_c_ARADDR(46) <= \<const0>\;
  m_axi_c_ARADDR(45) <= \<const0>\;
  m_axi_c_ARADDR(44) <= \<const0>\;
  m_axi_c_ARADDR(43) <= \<const0>\;
  m_axi_c_ARADDR(42) <= \<const0>\;
  m_axi_c_ARADDR(41) <= \<const0>\;
  m_axi_c_ARADDR(40) <= \<const0>\;
  m_axi_c_ARADDR(39) <= \<const0>\;
  m_axi_c_ARADDR(38) <= \<const0>\;
  m_axi_c_ARADDR(37) <= \<const0>\;
  m_axi_c_ARADDR(36) <= \<const0>\;
  m_axi_c_ARADDR(35) <= \<const0>\;
  m_axi_c_ARADDR(34) <= \<const0>\;
  m_axi_c_ARADDR(33) <= \<const0>\;
  m_axi_c_ARADDR(32) <= \<const0>\;
  m_axi_c_ARADDR(31) <= \<const0>\;
  m_axi_c_ARADDR(30) <= \<const0>\;
  m_axi_c_ARADDR(29) <= \<const0>\;
  m_axi_c_ARADDR(28) <= \<const0>\;
  m_axi_c_ARADDR(27) <= \<const0>\;
  m_axi_c_ARADDR(26) <= \<const0>\;
  m_axi_c_ARADDR(25) <= \<const0>\;
  m_axi_c_ARADDR(24) <= \<const0>\;
  m_axi_c_ARADDR(23) <= \<const0>\;
  m_axi_c_ARADDR(22) <= \<const0>\;
  m_axi_c_ARADDR(21) <= \<const0>\;
  m_axi_c_ARADDR(20) <= \<const0>\;
  m_axi_c_ARADDR(19) <= \<const0>\;
  m_axi_c_ARADDR(18) <= \<const0>\;
  m_axi_c_ARADDR(17) <= \<const0>\;
  m_axi_c_ARADDR(16) <= \<const0>\;
  m_axi_c_ARADDR(15) <= \<const0>\;
  m_axi_c_ARADDR(14) <= \<const0>\;
  m_axi_c_ARADDR(13) <= \<const0>\;
  m_axi_c_ARADDR(12) <= \<const0>\;
  m_axi_c_ARADDR(11) <= \<const0>\;
  m_axi_c_ARADDR(10) <= \<const0>\;
  m_axi_c_ARADDR(9) <= \<const0>\;
  m_axi_c_ARADDR(8) <= \<const0>\;
  m_axi_c_ARADDR(7) <= \<const0>\;
  m_axi_c_ARADDR(6) <= \<const0>\;
  m_axi_c_ARADDR(5) <= \<const0>\;
  m_axi_c_ARADDR(4) <= \<const0>\;
  m_axi_c_ARADDR(3) <= \<const0>\;
  m_axi_c_ARADDR(2) <= \<const0>\;
  m_axi_c_ARADDR(1) <= \<const0>\;
  m_axi_c_ARADDR(0) <= \<const0>\;
  m_axi_c_ARBURST(1) <= \<const0>\;
  m_axi_c_ARBURST(0) <= \<const1>\;
  m_axi_c_ARCACHE(3) <= \<const0>\;
  m_axi_c_ARCACHE(2) <= \<const0>\;
  m_axi_c_ARCACHE(1) <= \<const1>\;
  m_axi_c_ARCACHE(0) <= \<const1>\;
  m_axi_c_ARLEN(7) <= \<const0>\;
  m_axi_c_ARLEN(6) <= \<const0>\;
  m_axi_c_ARLEN(5) <= \<const0>\;
  m_axi_c_ARLEN(4) <= \<const0>\;
  m_axi_c_ARLEN(3) <= \<const0>\;
  m_axi_c_ARLEN(2) <= \<const0>\;
  m_axi_c_ARLEN(1) <= \<const0>\;
  m_axi_c_ARLEN(0) <= \<const0>\;
  m_axi_c_ARLOCK(1) <= \<const0>\;
  m_axi_c_ARLOCK(0) <= \<const0>\;
  m_axi_c_ARPROT(2) <= \<const0>\;
  m_axi_c_ARPROT(1) <= \<const0>\;
  m_axi_c_ARPROT(0) <= \<const0>\;
  m_axi_c_ARQOS(3) <= \<const0>\;
  m_axi_c_ARQOS(2) <= \<const0>\;
  m_axi_c_ARQOS(1) <= \<const0>\;
  m_axi_c_ARQOS(0) <= \<const0>\;
  m_axi_c_ARREGION(3) <= \<const0>\;
  m_axi_c_ARREGION(2) <= \<const0>\;
  m_axi_c_ARREGION(1) <= \<const0>\;
  m_axi_c_ARREGION(0) <= \<const0>\;
  m_axi_c_ARSIZE(2) <= \<const0>\;
  m_axi_c_ARSIZE(1) <= \<const1>\;
  m_axi_c_ARSIZE(0) <= \<const0>\;
  m_axi_c_ARVALID <= \<const0>\;
  m_axi_c_AWADDR(63 downto 2) <= \^m_axi_c_awaddr\(63 downto 2);
  m_axi_c_AWADDR(1) <= \<const0>\;
  m_axi_c_AWADDR(0) <= \<const0>\;
  m_axi_c_AWBURST(1) <= \<const0>\;
  m_axi_c_AWBURST(0) <= \<const1>\;
  m_axi_c_AWCACHE(3) <= \<const0>\;
  m_axi_c_AWCACHE(2) <= \<const0>\;
  m_axi_c_AWCACHE(1) <= \<const1>\;
  m_axi_c_AWCACHE(0) <= \<const1>\;
  m_axi_c_AWLEN(7) <= \<const0>\;
  m_axi_c_AWLEN(6) <= \<const0>\;
  m_axi_c_AWLEN(5) <= \<const0>\;
  m_axi_c_AWLEN(4) <= \<const0>\;
  m_axi_c_AWLEN(3 downto 0) <= \^m_axi_c_awlen\(3 downto 0);
  m_axi_c_AWLOCK(1) <= \<const0>\;
  m_axi_c_AWLOCK(0) <= \<const0>\;
  m_axi_c_AWPROT(2) <= \<const0>\;
  m_axi_c_AWPROT(1) <= \<const0>\;
  m_axi_c_AWPROT(0) <= \<const0>\;
  m_axi_c_AWQOS(3) <= \<const0>\;
  m_axi_c_AWQOS(2) <= \<const0>\;
  m_axi_c_AWQOS(1) <= \<const0>\;
  m_axi_c_AWQOS(0) <= \<const0>\;
  m_axi_c_AWREGION(3) <= \<const0>\;
  m_axi_c_AWREGION(2) <= \<const0>\;
  m_axi_c_AWREGION(1) <= \<const0>\;
  m_axi_c_AWREGION(0) <= \<const0>\;
  m_axi_c_AWSIZE(2) <= \<const0>\;
  m_axi_c_AWSIZE(1) <= \<const1>\;
  m_axi_c_AWSIZE(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \<const0>\;
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vector_add
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_a_ARADDR(63 downto 2) => \^m_axi_a_araddr\(63 downto 2),
      m_axi_a_ARADDR(1 downto 0) => NLW_inst_m_axi_a_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_a_ARBURST(1 downto 0) => NLW_inst_m_axi_a_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_a_ARCACHE(3 downto 0) => NLW_inst_m_axi_a_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_a_ARID(0) => NLW_inst_m_axi_a_ARID_UNCONNECTED(0),
      m_axi_a_ARLEN(7 downto 4) => NLW_inst_m_axi_a_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_a_ARLEN(3 downto 0) => \^m_axi_a_arlen\(3 downto 0),
      m_axi_a_ARLOCK(1 downto 0) => NLW_inst_m_axi_a_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_a_ARPROT(2 downto 0) => NLW_inst_m_axi_a_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_a_ARQOS(3 downto 0) => NLW_inst_m_axi_a_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_a_ARREADY => m_axi_a_ARREADY,
      m_axi_a_ARREGION(3 downto 0) => NLW_inst_m_axi_a_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_a_ARSIZE(2 downto 0) => NLW_inst_m_axi_a_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_a_ARUSER(0) => NLW_inst_m_axi_a_ARUSER_UNCONNECTED(0),
      m_axi_a_ARVALID => m_axi_a_ARVALID,
      m_axi_a_AWADDR(63 downto 0) => NLW_inst_m_axi_a_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_a_AWBURST(1 downto 0) => NLW_inst_m_axi_a_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_a_AWCACHE(3 downto 0) => NLW_inst_m_axi_a_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_a_AWID(0) => NLW_inst_m_axi_a_AWID_UNCONNECTED(0),
      m_axi_a_AWLEN(7 downto 0) => NLW_inst_m_axi_a_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_a_AWLOCK(1 downto 0) => NLW_inst_m_axi_a_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_a_AWPROT(2 downto 0) => NLW_inst_m_axi_a_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_a_AWQOS(3 downto 0) => NLW_inst_m_axi_a_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_a_AWREADY => '0',
      m_axi_a_AWREGION(3 downto 0) => NLW_inst_m_axi_a_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_a_AWSIZE(2 downto 0) => NLW_inst_m_axi_a_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_a_AWUSER(0) => NLW_inst_m_axi_a_AWUSER_UNCONNECTED(0),
      m_axi_a_AWVALID => NLW_inst_m_axi_a_AWVALID_UNCONNECTED,
      m_axi_a_BID(0) => '0',
      m_axi_a_BREADY => NLW_inst_m_axi_a_BREADY_UNCONNECTED,
      m_axi_a_BRESP(1 downto 0) => B"00",
      m_axi_a_BUSER(0) => '0',
      m_axi_a_BVALID => '0',
      m_axi_a_RDATA(31 downto 0) => m_axi_a_RDATA(31 downto 0),
      m_axi_a_RID(0) => '0',
      m_axi_a_RLAST => m_axi_a_RLAST,
      m_axi_a_RREADY => m_axi_a_RREADY,
      m_axi_a_RRESP(1 downto 0) => m_axi_a_RRESP(1 downto 0),
      m_axi_a_RUSER(0) => '0',
      m_axi_a_RVALID => m_axi_a_RVALID,
      m_axi_a_WDATA(31 downto 0) => NLW_inst_m_axi_a_WDATA_UNCONNECTED(31 downto 0),
      m_axi_a_WID(0) => NLW_inst_m_axi_a_WID_UNCONNECTED(0),
      m_axi_a_WLAST => NLW_inst_m_axi_a_WLAST_UNCONNECTED,
      m_axi_a_WREADY => '0',
      m_axi_a_WSTRB(3 downto 0) => NLW_inst_m_axi_a_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_a_WUSER(0) => NLW_inst_m_axi_a_WUSER_UNCONNECTED(0),
      m_axi_a_WVALID => NLW_inst_m_axi_a_WVALID_UNCONNECTED,
      m_axi_b_ARADDR(63 downto 2) => \^m_axi_b_araddr\(63 downto 2),
      m_axi_b_ARADDR(1 downto 0) => NLW_inst_m_axi_b_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_b_ARBURST(1 downto 0) => NLW_inst_m_axi_b_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_b_ARCACHE(3 downto 0) => NLW_inst_m_axi_b_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_b_ARID(0) => NLW_inst_m_axi_b_ARID_UNCONNECTED(0),
      m_axi_b_ARLEN(7 downto 4) => NLW_inst_m_axi_b_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_b_ARLEN(3 downto 0) => \^m_axi_b_arlen\(3 downto 0),
      m_axi_b_ARLOCK(1 downto 0) => NLW_inst_m_axi_b_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_b_ARPROT(2 downto 0) => NLW_inst_m_axi_b_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_b_ARQOS(3 downto 0) => NLW_inst_m_axi_b_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_b_ARREADY => m_axi_b_ARREADY,
      m_axi_b_ARREGION(3 downto 0) => NLW_inst_m_axi_b_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_b_ARSIZE(2 downto 0) => NLW_inst_m_axi_b_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_b_ARUSER(0) => NLW_inst_m_axi_b_ARUSER_UNCONNECTED(0),
      m_axi_b_ARVALID => m_axi_b_ARVALID,
      m_axi_b_AWADDR(63 downto 0) => NLW_inst_m_axi_b_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_b_AWBURST(1 downto 0) => NLW_inst_m_axi_b_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_b_AWCACHE(3 downto 0) => NLW_inst_m_axi_b_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_b_AWID(0) => NLW_inst_m_axi_b_AWID_UNCONNECTED(0),
      m_axi_b_AWLEN(7 downto 0) => NLW_inst_m_axi_b_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_b_AWLOCK(1 downto 0) => NLW_inst_m_axi_b_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_b_AWPROT(2 downto 0) => NLW_inst_m_axi_b_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_b_AWQOS(3 downto 0) => NLW_inst_m_axi_b_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_b_AWREADY => '0',
      m_axi_b_AWREGION(3 downto 0) => NLW_inst_m_axi_b_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_b_AWSIZE(2 downto 0) => NLW_inst_m_axi_b_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_b_AWUSER(0) => NLW_inst_m_axi_b_AWUSER_UNCONNECTED(0),
      m_axi_b_AWVALID => NLW_inst_m_axi_b_AWVALID_UNCONNECTED,
      m_axi_b_BID(0) => '0',
      m_axi_b_BREADY => NLW_inst_m_axi_b_BREADY_UNCONNECTED,
      m_axi_b_BRESP(1 downto 0) => B"00",
      m_axi_b_BUSER(0) => '0',
      m_axi_b_BVALID => '0',
      m_axi_b_RDATA(31 downto 0) => m_axi_b_RDATA(31 downto 0),
      m_axi_b_RID(0) => '0',
      m_axi_b_RLAST => m_axi_b_RLAST,
      m_axi_b_RREADY => m_axi_b_RREADY,
      m_axi_b_RRESP(1 downto 0) => m_axi_b_RRESP(1 downto 0),
      m_axi_b_RUSER(0) => '0',
      m_axi_b_RVALID => m_axi_b_RVALID,
      m_axi_b_WDATA(31 downto 0) => NLW_inst_m_axi_b_WDATA_UNCONNECTED(31 downto 0),
      m_axi_b_WID(0) => NLW_inst_m_axi_b_WID_UNCONNECTED(0),
      m_axi_b_WLAST => NLW_inst_m_axi_b_WLAST_UNCONNECTED,
      m_axi_b_WREADY => '0',
      m_axi_b_WSTRB(3 downto 0) => NLW_inst_m_axi_b_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_b_WUSER(0) => NLW_inst_m_axi_b_WUSER_UNCONNECTED(0),
      m_axi_b_WVALID => NLW_inst_m_axi_b_WVALID_UNCONNECTED,
      m_axi_c_ARADDR(63 downto 0) => NLW_inst_m_axi_c_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_c_ARBURST(1 downto 0) => NLW_inst_m_axi_c_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_c_ARCACHE(3 downto 0) => NLW_inst_m_axi_c_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_c_ARID(0) => NLW_inst_m_axi_c_ARID_UNCONNECTED(0),
      m_axi_c_ARLEN(7 downto 0) => NLW_inst_m_axi_c_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_c_ARLOCK(1 downto 0) => NLW_inst_m_axi_c_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_c_ARPROT(2 downto 0) => NLW_inst_m_axi_c_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_c_ARQOS(3 downto 0) => NLW_inst_m_axi_c_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_c_ARREADY => '0',
      m_axi_c_ARREGION(3 downto 0) => NLW_inst_m_axi_c_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_c_ARSIZE(2 downto 0) => NLW_inst_m_axi_c_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_c_ARUSER(0) => NLW_inst_m_axi_c_ARUSER_UNCONNECTED(0),
      m_axi_c_ARVALID => NLW_inst_m_axi_c_ARVALID_UNCONNECTED,
      m_axi_c_AWADDR(63 downto 2) => \^m_axi_c_awaddr\(63 downto 2),
      m_axi_c_AWADDR(1 downto 0) => NLW_inst_m_axi_c_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_c_AWBURST(1 downto 0) => NLW_inst_m_axi_c_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_c_AWCACHE(3 downto 0) => NLW_inst_m_axi_c_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_c_AWID(0) => NLW_inst_m_axi_c_AWID_UNCONNECTED(0),
      m_axi_c_AWLEN(7 downto 4) => NLW_inst_m_axi_c_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_c_AWLEN(3 downto 0) => \^m_axi_c_awlen\(3 downto 0),
      m_axi_c_AWLOCK(1 downto 0) => NLW_inst_m_axi_c_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_c_AWPROT(2 downto 0) => NLW_inst_m_axi_c_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_c_AWQOS(3 downto 0) => NLW_inst_m_axi_c_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_c_AWREADY => m_axi_c_AWREADY,
      m_axi_c_AWREGION(3 downto 0) => NLW_inst_m_axi_c_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_c_AWSIZE(2 downto 0) => NLW_inst_m_axi_c_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_c_AWUSER(0) => NLW_inst_m_axi_c_AWUSER_UNCONNECTED(0),
      m_axi_c_AWVALID => m_axi_c_AWVALID,
      m_axi_c_BID(0) => '0',
      m_axi_c_BREADY => m_axi_c_BREADY,
      m_axi_c_BRESP(1 downto 0) => B"00",
      m_axi_c_BUSER(0) => '0',
      m_axi_c_BVALID => m_axi_c_BVALID,
      m_axi_c_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_c_RID(0) => '0',
      m_axi_c_RLAST => '0',
      m_axi_c_RREADY => m_axi_c_RREADY,
      m_axi_c_RRESP(1 downto 0) => B"00",
      m_axi_c_RUSER(0) => '0',
      m_axi_c_RVALID => m_axi_c_RVALID,
      m_axi_c_WDATA(31 downto 0) => m_axi_c_WDATA(31 downto 0),
      m_axi_c_WID(0) => NLW_inst_m_axi_c_WID_UNCONNECTED(0),
      m_axi_c_WLAST => m_axi_c_WLAST,
      m_axi_c_WREADY => m_axi_c_WREADY,
      m_axi_c_WSTRB(3 downto 0) => m_axi_c_WSTRB(3 downto 0),
      m_axi_c_WUSER(0) => NLW_inst_m_axi_c_WUSER_UNCONNECTED(0),
      m_axi_c_WVALID => m_axi_c_WVALID,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(3 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 8) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(31 downto 8),
      s_axi_control_RDATA(7) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(6 downto 4) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(6 downto 4),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_control_WDATA(7) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(6 downto 2) => B"00000",
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 1) => B"000",
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
