// Seed: 2181306300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 'b0 : 1  ^  -1] id_10, id_11, id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1
    , id_4,
    output tri  id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = -1;
  wire id_5;
  ;
  logic id_6 = id_4, id_7 = id_4;
endmodule
