{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.799886",
   "Default View_TopLeft":"-180,868",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2990 -y 680 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2990 -y 710 -defaultsOSRD
preplace port port-id_ld0 -pg 1 -lvl 7 -x 2990 -y 20 -defaultsOSRD
preplace port port-id_ld1 -pg 1 -lvl 7 -x 2990 -y 50 -defaultsOSRD
preplace port port-id_ld2 -pg 1 -lvl 7 -x 2990 -y 80 -defaultsOSRD
preplace port port-id_ld3 -pg 1 -lvl 7 -x 2990 -y 800 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x -70 -y 310 -defaultsOSRD
preplace port port-id_sw0 -pg 1 -lvl 0 -x -70 -y 380 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -70 -y 280 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2400 -y 290 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 5 -x 2400 -y 620 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 500 -y 1290 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2760 -y 720 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -x 1600 -y 940 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 2130 -y 980 -defaultsOSRD
preplace inst async_sim_0 -pg 1 -lvl 1 -x 500 -y 330 -defaultsOSRD
preplace inst async_sim_1 -pg 1 -lvl 1 -x 500 -y 670 -defaultsOSRD
preplace inst async_sim_2 -pg 1 -lvl 1 -x 500 -y 1050 -defaultsOSRD
preplace inst axi_fifo_v3_0 -pg 1 -lvl 2 -x 1050 -y 170 -defaultsOSRD
preplace inst axi_fifo_v3_1 -pg 1 -lvl 2 -x 1050 -y 590 -defaultsOSRD
preplace inst axi_fifo_v3_2 -pg 1 -lvl 2 -x 1050 -y 1010 -defaultsOSRD
preplace netloc async_sim_0_buffer_in_ready 1 1 1 750 170n
preplace netloc async_sim_0_buffer_out_data 1 1 1 760 150n
preplace netloc async_sim_0_buffer_out_valid 1 1 1 710 130n
preplace netloc async_sim_0_o1 1 1 6 700J -80 NJ -80 N -80 2250 20 NJ 20 NJ
preplace netloc async_sim_0_o2 1 1 6 720J -70 NJ -70 N -70 2240 50 NJ 50 NJ
preplace netloc async_sim_0_o3 1 1 6 770J -60 NJ -60 N -60 2230 80 NJ 80 NJ
preplace netloc async_sim_0_o4 1 1 6 710J 1400 NJ 1400 N 1400 2230 860 NJ 860 2960J
preplace netloc async_sim_1_buffer_in_ready 1 1 1 720 570n
preplace netloc async_sim_1_buffer_out_data 1 1 1 730 570n
preplace netloc async_sim_1_buffer_out_valid 1 1 1 700 550n
preplace netloc async_sim_2_buffer_in_ready 1 1 1 720 950n
preplace netloc async_sim_2_buffer_out_data 1 1 1 N 990
preplace netloc async_sim_2_buffer_out_valid 1 1 1 N 970
preplace netloc axi_fifo_v3_0_avg_read_cycles_out 1 2 2 NJ 110 2030
preplace netloc axi_fifo_v3_0_avg_write_cycles_out 1 2 2 NJ 130 2020
preplace netloc axi_fifo_v3_0_axi_avg_read_cycles_out 1 2 2 NJ 230 1960
preplace netloc axi_fifo_v3_0_axi_avg_write_cycles_out 1 2 2 NJ 250 1940
preplace netloc axi_fifo_v3_0_axi_max_read_cycles_out 1 2 2 NJ 270 1920
preplace netloc axi_fifo_v3_0_axi_max_write_cycles_out 1 2 2 NJ 290 1890
preplace netloc axi_fifo_v3_0_axi_min_read_cycles_out 1 2 2 NJ 310 1870
preplace netloc axi_fifo_v3_0_axi_min_write_cycles_out 1 2 2 NJ 330 1840
preplace netloc axi_fifo_v3_0_buffer_in_ready 1 0 3 10 1420 NJ 1420 1320
preplace netloc axi_fifo_v3_0_buffer_out_data 1 0 3 -10 1430 NJ 1430 1310
preplace netloc axi_fifo_v3_0_buffer_out_valid 1 0 3 -20 1440 NJ 1440 1330
preplace netloc axi_fifo_v3_0_max_read_cycles_out 1 2 2 NJ 150 2010
preplace netloc axi_fifo_v3_0_max_write_cycles_out 1 2 2 NJ 170 2000
preplace netloc axi_fifo_v3_0_min_read_cycles_out 1 2 2 NJ 190 1990
preplace netloc axi_fifo_v3_0_min_write_cycles_out 1 2 2 NJ 210 1980
preplace netloc axi_fifo_v3_1_avg_read_cycles_out 1 2 2 NJ 530 1970
preplace netloc axi_fifo_v3_1_avg_write_cycles_out 1 2 2 1370J 560 1830
preplace netloc axi_fifo_v3_1_axi_avg_read_cycles_out 1 2 2 NJ 650 1810
preplace netloc axi_fifo_v3_1_axi_avg_write_cycles_out 1 2 2 NJ 670 1790
preplace netloc axi_fifo_v3_1_axi_max_read_cycles_out 1 2 2 NJ 690 1780
preplace netloc axi_fifo_v3_1_axi_max_write_cycles_out 1 2 2 NJ 710 1770
preplace netloc axi_fifo_v3_1_axi_min_read_cycles_out 1 2 2 NJ 730 1760
preplace netloc axi_fifo_v3_1_axi_min_write_cycles_out 1 2 2 NJ 750 1750
preplace netloc axi_fifo_v3_1_buffer_in_ready 1 0 3 40 1390 NJ 1390 1280
preplace netloc axi_fifo_v3_1_buffer_out_data 1 0 3 20 -50 NJ -50 1300
preplace netloc axi_fifo_v3_1_buffer_out_valid 1 0 3 30 1400 700J 1380 1260
preplace netloc axi_fifo_v3_1_max_read_cycles_out 1 2 2 NJ 570 1950
preplace netloc axi_fifo_v3_1_max_write_cycles_out 1 2 2 NJ 590 1930
preplace netloc axi_fifo_v3_1_min_read_cycles_out 1 2 2 NJ 610 1910
preplace netloc axi_fifo_v3_1_min_write_cycles_out 1 2 2 NJ 630 1880
preplace netloc axi_fifo_v3_2_avg_read_cycles_out 1 2 2 1370J 800 1830
preplace netloc axi_fifo_v3_2_avg_write_cycles_out 1 2 2 1390J 810 1820
preplace netloc axi_fifo_v3_2_axi_avg_read_cycles_out 1 2 2 1410 1240 NJ
preplace netloc axi_fifo_v3_2_axi_avg_write_cycles_out 1 2 2 1390 1230 1890J
preplace netloc axi_fifo_v3_2_axi_max_read_cycles_out 1 2 2 1370 1280 NJ
preplace netloc axi_fifo_v3_2_axi_max_write_cycles_out 1 2 2 1360 1300 NJ
preplace netloc axi_fifo_v3_2_axi_min_read_cycles_out 1 2 2 1350 1320 NJ
preplace netloc axi_fifo_v3_2_axi_min_write_cycles_out 1 2 2 1340 1340 NJ
preplace netloc axi_fifo_v3_2_buffer_in_ready 1 0 3 50 1410 NJ 1410 1270
preplace netloc axi_fifo_v3_2_buffer_out_data 1 0 3 20 1450 NJ 1450 1290
preplace netloc axi_fifo_v3_2_buffer_out_valid 1 0 3 0 1460 NJ 1460 1300
preplace netloc axi_fifo_v3_2_max_read_cycles_out 1 2 2 1430J 820 1800
preplace netloc axi_fifo_v3_2_max_write_cycles_out 1 2 2 1430J 1080 1860
preplace netloc axi_fifo_v3_2_min_read_cycles_out 1 2 2 1440J 1060 1800
preplace netloc axi_fifo_v3_2_min_write_cycles_out 1 2 2 1420J 1070 1930
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 5 -50 160 780 1230 1380 550 N 550 2250
preplace netloc sw0_1 1 0 1 -40 380n
preplace netloc sys_clock_1 1 0 6 -30 170 740 1240 1400 620 1900 540 2240 760 2560
preplace netloc axi_fifo2_0_m_axi 1 2 3 N 10 N 10 2220
preplace netloc axi_fifo_v3_1_m_axi 1 2 3 N 430 N 430 2230
preplace netloc axi_fifo_v3_2_m_axi 1 2 1 1440 850n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 2560 290n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2550 620n
preplace netloc axi_interconnect_2_M00_AXI 1 3 3 1850 560 2220 740 N
preplace netloc processing_system7_0_DDR 1 6 1 2960J 680n
preplace netloc processing_system7_0_FIXED_IO 1 6 1 2970J 710n
levelinfo -pg 1 -70 500 1050 1600 2130 2400 2760 2990
pagesize -pg 1 -db -bbox -sgen -180 -90 3100 1640
"
}
0
