$date
	Sun Oct 23 03:57:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#822184
b10101 !
1"
#822186
b10101 &
b10101 %
1$
#822187
0"
#822190
b1000000 &
b1000000 %
#822194
b100000 &
b100000 %
#822198
b10000 &
b10000 %
#822202
b1000 &
b1000 %
#822206
b100 &
b100 %
#822210
b10 &
b10 %
#822214
b1 &
1#
b1 %
#822218
b0 &
b0 %
0#
0$
#1874854
b11110 &
b11110 %
1$
b11110 !
1"
#1874855
0"
#1874858
b1111 &
b1111 %
#1874862
b101110 &
b101110 %
#1874866
b10111 &
b10111 %
#1874870
b1000110 &
b1000110 %
#1874874
b100011 &
b100011 %
#1874878
b1101010 &
b1101010 %
#1874882
b110101 &
b110101 %
#1874886
b10100000 &
b10100000 %
#1874890
b1010000 &
b1010000 %
#1874894
b101000 &
b101000 %
#1874898
b10100 &
b10100 %
#1874902
b1010 &
b1010 %
#1874906
b101 &
b101 %
#1874910
b10000 &
b10000 %
#1874914
b1000 &
b1000 %
#1874918
b100 &
b100 %
#1874922
b10 &
b10 %
#1874926
b1 &
1#
b1 %
#1874930
b0 &
b0 %
0#
0$
#2832337
b101 !
1"
#2832338
b101 &
b101 %
1$
#2832339
0"
#2832342
b10000 &
b10000 %
#2832346
b1000 &
b1000 %
#2832350
b100 &
b100 %
#2832354
b10 &
b10 %
#2832358
b1 &
1#
b1 %
#2832362
b0 &
b0 %
0#
0$
#4500012
