
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.281711                       # Number of seconds simulated
sim_ticks                                2281711065000                       # Number of ticks simulated
final_tick                               2281711065000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 980566                       # Simulator instruction rate (inst/s)
host_op_rate                                  1570695                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2401435564                       # Simulator tick rate (ticks/s)
host_mem_usage                                1150752                       # Number of bytes of host memory used
host_seconds                                   950.14                       # Real time elapsed on the host
sim_insts                                   931679899                       # Number of instructions simulated
sim_ops                                    1492387764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1092672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17421                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             478883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                488644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            478883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               488644                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684103                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4563422130                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679899                       # Number of instructions committed
system.cpu.committedOps                    1492387764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4563422130                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024146     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.999502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28882621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.200372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.999502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         906935783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        906935783                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    353875552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       353875552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56268403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56268403                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     410143955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        410143955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    410143955                       # number of overall hits
system.cpu.dcache.overall_hits::total       410143955                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     28808551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28808551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        74075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74075                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     28882626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28882626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     28882626                       # number of overall misses
system.cpu.dcache.overall_misses::total      28882626                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 420258368000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 420258368000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1798642000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1798642000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 422057010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 422057010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 422057010000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 422057010000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026581                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075280                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001315                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065788                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14587.973133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14587.973133                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24281.363483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24281.363483                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14612.833681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14612.833681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14612.833681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14612.833681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     27188835                       # number of writebacks
system.cpu.dcache.writebacks::total          27188835                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28808551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28808551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        74075                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74075                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     28882626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28882626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     28882626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28882626                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 391449817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 391449817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1724567000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724567000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 393174384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 393174384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 393174384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 393174384000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.075280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065788                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13587.973133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13587.973133                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23281.363483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23281.363483                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13612.833681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13612.833681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13612.833681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13612.833681                       # average overall mshr miss latency
system.cpu.dcache.replacements               28882557                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.999653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3451084.823810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.999653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911672                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455206                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455206                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455206                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455206                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54897000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54897000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54897000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54897000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54897000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54897000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455626                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 130707.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 130707.142857                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 130707.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 130707.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 130707.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 130707.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          356                       # number of writebacks
system.cpu.icache.writebacks::total               356                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54477000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54477000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54477000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 129707.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 129707.142857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 129707.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 129707.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 129707.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 129707.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    356                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.985204                       # Cycle average of tags in use
system.l2.tags.total_refs                    57765959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1715903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.665049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.619290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.067037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        511.298877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463843575                       # Number of tag accesses
system.l2.tags.data_accesses                463843575                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     27188835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         27188835                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              356                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              57074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57074                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       27114803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27114803                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    68                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              27171877                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27171945                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   68                       # number of overall hits
system.l2.overall_hits::cpu.data             27171877                       # number of overall hits
system.l2.overall_hits::total                27171945                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16996                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693748                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710744                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711096                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data            1710744                       # number of overall misses
system.l2.overall_misses::total               1711096                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1014121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1014121500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53125000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63531549000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63531549000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64545670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64598795500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53125000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64545670500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64598795500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     27188835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     27188835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          356                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          356                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          74070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     28808551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28808551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          28882621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28883041                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         28882621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28883041                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.229459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.229459                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.838095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.838095                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.058793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058793                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.838095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059242                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.838095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059242                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 59668.245470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59668.245470                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 150923.295455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 150923.295455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37509.445915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37509.445915                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 150923.295455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37729.590459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37752.876227                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 150923.295455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37729.590459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37752.876227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1710248                       # number of writebacks
system.l2.writebacks::total                   1710248                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16996                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693748                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711096                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    844161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    844161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46594069000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46594069000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47438230500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47487835500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47438230500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47487835500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.229459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.838095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.838095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.058793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058793                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.838095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.059231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.838095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.059231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059242                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 49668.245470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49668.245470                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 140923.295455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 140923.295455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27509.445915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27509.445915                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 140923.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27729.590459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27752.876227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 140923.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27729.590459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27752.876227                       # average overall mshr miss latency
system.l2.replacements                        1715391                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14488.225229                       # Cycle average of tags in use
system.l3.tags.total_refs                     3421651                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17421                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    196.409563                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        308.953104                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14179.272125                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.000147                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.006761                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.006909                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         17421                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        17353                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.008307                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   6860723                       # Number of tag accesses
system.l3.tags.data_accesses                  6860723                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1710247                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1710247                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 20                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693651                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693655                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693671                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693675                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    4                       # number of overall hits
system.l3.overall_hits::cpu.data              1693671                       # number of overall hits
system.l3.overall_hits::total                 1693675                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16976                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16976                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             445                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17073                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17421                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                348                       # number of overall misses
system.l3.overall_misses::cpu.data              17073                       # number of overall misses
system.l3.overall_misses::total                 17421                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    656875500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     656875500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45667000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     17599500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     63266500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45667000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     674475000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        720142000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45667000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    674475000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       720142000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1710247                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1710247                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693748                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694100                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710744                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711096                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710744                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711096                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998823                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998823                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.988636                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000057                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000263                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.988636                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009980                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010181                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.988636                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009980                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010181                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 38694.362630                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 38694.362630                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 131227.011494                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 181438.144330                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142171.910112                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 131227.011494                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 39505.359339                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41337.581080                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 131227.011494                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 39505.359339                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41337.581080                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        16976                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16976                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17073                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17421                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17073                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17421                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    385259500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    385259500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     40099000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16047500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     56146500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     40099000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    401307000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    441406000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     40099000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    401307000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    441406000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998823                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998823                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000057                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009980                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010181                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009980                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010181                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 22694.362630                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 22694.362630                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 115227.011494                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 165438.144330                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 126171.910112                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 115227.011494                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 23505.359339                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 25337.581080                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 115227.011494                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 23505.359339                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 25337.581080                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         17421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                445                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           445                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        34842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        34842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1114944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1114944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1114944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17421                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17437500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87121500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57765959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28882918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4835                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28808971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28899083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          356                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1698865                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74070                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28808551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     86647809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              86649005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3588573184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3588622848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1715391                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109455872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30598437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012569                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30593602     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4835      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30598437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56072170500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43323934000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2281711065000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694100                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1710247                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             308                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694100                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5132747                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218965952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3421651                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3421651    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3421651                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3421072500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566644000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
