#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: asadd_op320_opt_compute_units.h
#include "asadd_op320_opt_compute_units.h"

#include "hw_classes.h"

struct asadd_op32_asadd_op32_update_0_write0_to_asadd_op320_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write1_to_asadd_op320_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write10_to_asadd_op320_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write11_to_asadd_op320_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write12_to_asadd_op320_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write13_to_asadd_op320_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write14_to_asadd_op320_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write15_to_asadd_op320_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write16_to_asadd_op320_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write17_to_asadd_op320_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write18_to_asadd_op320_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write19_to_asadd_op320_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write2_to_asadd_op320_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write20_to_asadd_op320_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write21_to_asadd_op320_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write22_to_asadd_op320_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write23_to_asadd_op320_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write24_to_asadd_op320_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write25_to_asadd_op320_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write26_to_asadd_op320_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write27_to_asadd_op320_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write28_to_asadd_op320_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write29_to_asadd_op320_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write3_to_asadd_op320_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write30_to_asadd_op320_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write31_to_asadd_op320_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write4_to_asadd_op320_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write5_to_asadd_op320_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write6_to_asadd_op320_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write7_to_asadd_op320_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write8_to_asadd_op320_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_asadd_op32_update_0_write9_to_asadd_op320_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct asadd_op32_cache {
  // # of banks: 32
  asadd_op32_asadd_op32_update_0_write0_to_asadd_op320_rd0_cache asadd_op32_asadd_op32_update_0_write0_to_asadd_op320_rd0;
  asadd_op32_asadd_op32_update_0_write1_to_asadd_op320_rd1_cache asadd_op32_asadd_op32_update_0_write1_to_asadd_op320_rd1;
  asadd_op32_asadd_op32_update_0_write10_to_asadd_op320_rd10_cache asadd_op32_asadd_op32_update_0_write10_to_asadd_op320_rd10;
  asadd_op32_asadd_op32_update_0_write11_to_asadd_op320_rd11_cache asadd_op32_asadd_op32_update_0_write11_to_asadd_op320_rd11;
  asadd_op32_asadd_op32_update_0_write12_to_asadd_op320_rd12_cache asadd_op32_asadd_op32_update_0_write12_to_asadd_op320_rd12;
  asadd_op32_asadd_op32_update_0_write13_to_asadd_op320_rd13_cache asadd_op32_asadd_op32_update_0_write13_to_asadd_op320_rd13;
  asadd_op32_asadd_op32_update_0_write14_to_asadd_op320_rd14_cache asadd_op32_asadd_op32_update_0_write14_to_asadd_op320_rd14;
  asadd_op32_asadd_op32_update_0_write15_to_asadd_op320_rd15_cache asadd_op32_asadd_op32_update_0_write15_to_asadd_op320_rd15;
  asadd_op32_asadd_op32_update_0_write16_to_asadd_op320_rd16_cache asadd_op32_asadd_op32_update_0_write16_to_asadd_op320_rd16;
  asadd_op32_asadd_op32_update_0_write17_to_asadd_op320_rd17_cache asadd_op32_asadd_op32_update_0_write17_to_asadd_op320_rd17;
  asadd_op32_asadd_op32_update_0_write18_to_asadd_op320_rd18_cache asadd_op32_asadd_op32_update_0_write18_to_asadd_op320_rd18;
  asadd_op32_asadd_op32_update_0_write19_to_asadd_op320_rd19_cache asadd_op32_asadd_op32_update_0_write19_to_asadd_op320_rd19;
  asadd_op32_asadd_op32_update_0_write2_to_asadd_op320_rd2_cache asadd_op32_asadd_op32_update_0_write2_to_asadd_op320_rd2;
  asadd_op32_asadd_op32_update_0_write20_to_asadd_op320_rd20_cache asadd_op32_asadd_op32_update_0_write20_to_asadd_op320_rd20;
  asadd_op32_asadd_op32_update_0_write21_to_asadd_op320_rd21_cache asadd_op32_asadd_op32_update_0_write21_to_asadd_op320_rd21;
  asadd_op32_asadd_op32_update_0_write22_to_asadd_op320_rd22_cache asadd_op32_asadd_op32_update_0_write22_to_asadd_op320_rd22;
  asadd_op32_asadd_op32_update_0_write23_to_asadd_op320_rd23_cache asadd_op32_asadd_op32_update_0_write23_to_asadd_op320_rd23;
  asadd_op32_asadd_op32_update_0_write24_to_asadd_op320_rd24_cache asadd_op32_asadd_op32_update_0_write24_to_asadd_op320_rd24;
  asadd_op32_asadd_op32_update_0_write25_to_asadd_op320_rd25_cache asadd_op32_asadd_op32_update_0_write25_to_asadd_op320_rd25;
  asadd_op32_asadd_op32_update_0_write26_to_asadd_op320_rd26_cache asadd_op32_asadd_op32_update_0_write26_to_asadd_op320_rd26;
  asadd_op32_asadd_op32_update_0_write27_to_asadd_op320_rd27_cache asadd_op32_asadd_op32_update_0_write27_to_asadd_op320_rd27;
  asadd_op32_asadd_op32_update_0_write28_to_asadd_op320_rd28_cache asadd_op32_asadd_op32_update_0_write28_to_asadd_op320_rd28;
  asadd_op32_asadd_op32_update_0_write29_to_asadd_op320_rd29_cache asadd_op32_asadd_op32_update_0_write29_to_asadd_op320_rd29;
  asadd_op32_asadd_op32_update_0_write3_to_asadd_op320_rd3_cache asadd_op32_asadd_op32_update_0_write3_to_asadd_op320_rd3;
  asadd_op32_asadd_op32_update_0_write30_to_asadd_op320_rd30_cache asadd_op32_asadd_op32_update_0_write30_to_asadd_op320_rd30;
  asadd_op32_asadd_op32_update_0_write31_to_asadd_op320_rd31_cache asadd_op32_asadd_op32_update_0_write31_to_asadd_op320_rd31;
  asadd_op32_asadd_op32_update_0_write4_to_asadd_op320_rd4_cache asadd_op32_asadd_op32_update_0_write4_to_asadd_op320_rd4;
  asadd_op32_asadd_op32_update_0_write5_to_asadd_op320_rd5_cache asadd_op32_asadd_op32_update_0_write5_to_asadd_op320_rd5;
  asadd_op32_asadd_op32_update_0_write6_to_asadd_op320_rd6_cache asadd_op32_asadd_op32_update_0_write6_to_asadd_op320_rd6;
  asadd_op32_asadd_op32_update_0_write7_to_asadd_op320_rd7_cache asadd_op32_asadd_op32_update_0_write7_to_asadd_op320_rd7;
  asadd_op32_asadd_op32_update_0_write8_to_asadd_op320_rd8_cache asadd_op32_asadd_op32_update_0_write8_to_asadd_op320_rd8;
  asadd_op32_asadd_op32_update_0_write9_to_asadd_op320_rd9_cache asadd_op32_asadd_op32_update_0_write9_to_asadd_op320_rd9;
};



inline void asadd_op32_asadd_op32_update_0_write0_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write0, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write0_to_asadd_op320_rd0.push(asadd_op32_asadd_op32_update_0_write0);
}

inline void asadd_op32_asadd_op32_update_0_write1_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write1, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write1_to_asadd_op320_rd1.push(asadd_op32_asadd_op32_update_0_write1);
}

inline void asadd_op32_asadd_op32_update_0_write10_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write10, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write10_to_asadd_op320_rd10.push(asadd_op32_asadd_op32_update_0_write10);
}

inline void asadd_op32_asadd_op32_update_0_write11_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write11, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write11_to_asadd_op320_rd11.push(asadd_op32_asadd_op32_update_0_write11);
}

inline void asadd_op32_asadd_op32_update_0_write12_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write12, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write12_to_asadd_op320_rd12.push(asadd_op32_asadd_op32_update_0_write12);
}

inline void asadd_op32_asadd_op32_update_0_write13_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write13, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write13_to_asadd_op320_rd13.push(asadd_op32_asadd_op32_update_0_write13);
}

inline void asadd_op32_asadd_op32_update_0_write14_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write14, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write14_to_asadd_op320_rd14.push(asadd_op32_asadd_op32_update_0_write14);
}

inline void asadd_op32_asadd_op32_update_0_write15_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write15, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write15_to_asadd_op320_rd15.push(asadd_op32_asadd_op32_update_0_write15);
}

inline void asadd_op32_asadd_op32_update_0_write16_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write16, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write16_to_asadd_op320_rd16.push(asadd_op32_asadd_op32_update_0_write16);
}

inline void asadd_op32_asadd_op32_update_0_write17_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write17, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write17_to_asadd_op320_rd17.push(asadd_op32_asadd_op32_update_0_write17);
}

inline void asadd_op32_asadd_op32_update_0_write18_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write18, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write18_to_asadd_op320_rd18.push(asadd_op32_asadd_op32_update_0_write18);
}

inline void asadd_op32_asadd_op32_update_0_write19_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write19, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write19_to_asadd_op320_rd19.push(asadd_op32_asadd_op32_update_0_write19);
}

inline void asadd_op32_asadd_op32_update_0_write2_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write2, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write2_to_asadd_op320_rd2.push(asadd_op32_asadd_op32_update_0_write2);
}

inline void asadd_op32_asadd_op32_update_0_write20_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write20, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write20_to_asadd_op320_rd20.push(asadd_op32_asadd_op32_update_0_write20);
}

inline void asadd_op32_asadd_op32_update_0_write21_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write21, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write21_to_asadd_op320_rd21.push(asadd_op32_asadd_op32_update_0_write21);
}

inline void asadd_op32_asadd_op32_update_0_write22_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write22, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write22_to_asadd_op320_rd22.push(asadd_op32_asadd_op32_update_0_write22);
}

inline void asadd_op32_asadd_op32_update_0_write23_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write23, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write23_to_asadd_op320_rd23.push(asadd_op32_asadd_op32_update_0_write23);
}

inline void asadd_op32_asadd_op32_update_0_write24_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write24, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write24_to_asadd_op320_rd24.push(asadd_op32_asadd_op32_update_0_write24);
}

inline void asadd_op32_asadd_op32_update_0_write25_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write25, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write25_to_asadd_op320_rd25.push(asadd_op32_asadd_op32_update_0_write25);
}

inline void asadd_op32_asadd_op32_update_0_write26_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write26, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write26_to_asadd_op320_rd26.push(asadd_op32_asadd_op32_update_0_write26);
}

inline void asadd_op32_asadd_op32_update_0_write27_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write27, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write27_to_asadd_op320_rd27.push(asadd_op32_asadd_op32_update_0_write27);
}

inline void asadd_op32_asadd_op32_update_0_write28_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write28, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write28_to_asadd_op320_rd28.push(asadd_op32_asadd_op32_update_0_write28);
}

inline void asadd_op32_asadd_op32_update_0_write29_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write29, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write29_to_asadd_op320_rd29.push(asadd_op32_asadd_op32_update_0_write29);
}

inline void asadd_op32_asadd_op32_update_0_write3_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write3, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write3_to_asadd_op320_rd3.push(asadd_op32_asadd_op32_update_0_write3);
}

inline void asadd_op32_asadd_op32_update_0_write30_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write30, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write30_to_asadd_op320_rd30.push(asadd_op32_asadd_op32_update_0_write30);
}

inline void asadd_op32_asadd_op32_update_0_write31_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write31, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write31_to_asadd_op320_rd31.push(asadd_op32_asadd_op32_update_0_write31);
}

inline void asadd_op32_asadd_op32_update_0_write4_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write4, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write4_to_asadd_op320_rd4.push(asadd_op32_asadd_op32_update_0_write4);
}

inline void asadd_op32_asadd_op32_update_0_write5_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write5, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write5_to_asadd_op320_rd5.push(asadd_op32_asadd_op32_update_0_write5);
}

inline void asadd_op32_asadd_op32_update_0_write6_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write6, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write6_to_asadd_op320_rd6.push(asadd_op32_asadd_op32_update_0_write6);
}

inline void asadd_op32_asadd_op32_update_0_write7_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write7, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write7_to_asadd_op320_rd7.push(asadd_op32_asadd_op32_update_0_write7);
}

inline void asadd_op32_asadd_op32_update_0_write8_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write8, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write8_to_asadd_op320_rd8.push(asadd_op32_asadd_op32_update_0_write8);
}

inline void asadd_op32_asadd_op32_update_0_write9_write(hw_uint<16>& asadd_op32_asadd_op32_update_0_write9, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  asadd_op32.asadd_op32_asadd_op32_update_0_write9_to_asadd_op320_rd9.push(asadd_op32_asadd_op32_update_0_write9);
}

inline hw_uint<16> asadd_op320_rd0_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd0 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write0 = asadd_op32.asadd_op32_asadd_op32_update_0_write0_to_asadd_op320_rd0.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write0;
  return 0;
}

inline hw_uint<16> asadd_op320_rd1_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd1 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write1 = asadd_op32.asadd_op32_asadd_op32_update_0_write1_to_asadd_op320_rd1.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write1;
  return 0;
}

inline hw_uint<16> asadd_op320_rd10_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd10 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write10 = asadd_op32.asadd_op32_asadd_op32_update_0_write10_to_asadd_op320_rd10.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write10;
  return 0;
}

inline hw_uint<16> asadd_op320_rd11_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd11 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write11 = asadd_op32.asadd_op32_asadd_op32_update_0_write11_to_asadd_op320_rd11.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write11;
  return 0;
}

inline hw_uint<16> asadd_op320_rd12_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd12 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write12 = asadd_op32.asadd_op32_asadd_op32_update_0_write12_to_asadd_op320_rd12.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write12;
  return 0;
}

inline hw_uint<16> asadd_op320_rd13_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd13 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write13 = asadd_op32.asadd_op32_asadd_op32_update_0_write13_to_asadd_op320_rd13.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write13;
  return 0;
}

inline hw_uint<16> asadd_op320_rd14_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd14 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write14 = asadd_op32.asadd_op32_asadd_op32_update_0_write14_to_asadd_op320_rd14.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write14;
  return 0;
}

inline hw_uint<16> asadd_op320_rd15_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd15 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write15 = asadd_op32.asadd_op32_asadd_op32_update_0_write15_to_asadd_op320_rd15.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write15;
  return 0;
}

inline hw_uint<16> asadd_op320_rd16_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd16 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write16 = asadd_op32.asadd_op32_asadd_op32_update_0_write16_to_asadd_op320_rd16.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write16;
  return 0;
}

inline hw_uint<16> asadd_op320_rd17_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd17 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write17 = asadd_op32.asadd_op32_asadd_op32_update_0_write17_to_asadd_op320_rd17.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write17;
  return 0;
}

inline hw_uint<16> asadd_op320_rd18_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd18 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write18 = asadd_op32.asadd_op32_asadd_op32_update_0_write18_to_asadd_op320_rd18.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write18;
  return 0;
}

inline hw_uint<16> asadd_op320_rd19_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd19 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write19 = asadd_op32.asadd_op32_asadd_op32_update_0_write19_to_asadd_op320_rd19.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write19;
  return 0;
}

inline hw_uint<16> asadd_op320_rd2_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd2 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write2 = asadd_op32.asadd_op32_asadd_op32_update_0_write2_to_asadd_op320_rd2.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write2;
  return 0;
}

inline hw_uint<16> asadd_op320_rd20_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd20 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write20 = asadd_op32.asadd_op32_asadd_op32_update_0_write20_to_asadd_op320_rd20.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write20;
  return 0;
}

inline hw_uint<16> asadd_op320_rd21_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd21 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write21 = asadd_op32.asadd_op32_asadd_op32_update_0_write21_to_asadd_op320_rd21.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write21;
  return 0;
}

inline hw_uint<16> asadd_op320_rd22_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd22 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write22 = asadd_op32.asadd_op32_asadd_op32_update_0_write22_to_asadd_op320_rd22.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write22;
  return 0;
}

inline hw_uint<16> asadd_op320_rd23_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd23 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write23 = asadd_op32.asadd_op32_asadd_op32_update_0_write23_to_asadd_op320_rd23.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write23;
  return 0;
}

inline hw_uint<16> asadd_op320_rd24_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd24 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write24 = asadd_op32.asadd_op32_asadd_op32_update_0_write24_to_asadd_op320_rd24.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write24;
  return 0;
}

inline hw_uint<16> asadd_op320_rd25_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd25 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write25 = asadd_op32.asadd_op32_asadd_op32_update_0_write25_to_asadd_op320_rd25.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write25;
  return 0;
}

inline hw_uint<16> asadd_op320_rd26_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd26 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write26 = asadd_op32.asadd_op32_asadd_op32_update_0_write26_to_asadd_op320_rd26.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write26;
  return 0;
}

inline hw_uint<16> asadd_op320_rd27_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd27 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write27 = asadd_op32.asadd_op32_asadd_op32_update_0_write27_to_asadd_op320_rd27.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write27;
  return 0;
}

inline hw_uint<16> asadd_op320_rd28_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd28 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write28 = asadd_op32.asadd_op32_asadd_op32_update_0_write28_to_asadd_op320_rd28.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write28;
  return 0;
}

inline hw_uint<16> asadd_op320_rd29_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd29 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write29 = asadd_op32.asadd_op32_asadd_op32_update_0_write29_to_asadd_op320_rd29.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write29;
  return 0;
}

inline hw_uint<16> asadd_op320_rd3_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd3 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write3 = asadd_op32.asadd_op32_asadd_op32_update_0_write3_to_asadd_op320_rd3.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write3;
  return 0;
}

inline hw_uint<16> asadd_op320_rd30_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd30 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write30 = asadd_op32.asadd_op32_asadd_op32_update_0_write30_to_asadd_op320_rd30.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write30;
  return 0;
}

inline hw_uint<16> asadd_op320_rd31_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd31 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write31 = asadd_op32.asadd_op32_asadd_op32_update_0_write31_to_asadd_op320_rd31.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write31;
  return 0;
}

inline hw_uint<16> asadd_op320_rd4_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd4 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write4 = asadd_op32.asadd_op32_asadd_op32_update_0_write4_to_asadd_op320_rd4.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write4;
  return 0;
}

inline hw_uint<16> asadd_op320_rd5_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd5 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write5 = asadd_op32.asadd_op32_asadd_op32_update_0_write5_to_asadd_op320_rd5.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write5;
  return 0;
}

inline hw_uint<16> asadd_op320_rd6_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd6 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write6 = asadd_op32.asadd_op32_asadd_op32_update_0_write6_to_asadd_op320_rd6.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write6;
  return 0;
}

inline hw_uint<16> asadd_op320_rd7_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd7 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write7 = asadd_op32.asadd_op32_asadd_op32_update_0_write7_to_asadd_op320_rd7.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write7;
  return 0;
}

inline hw_uint<16> asadd_op320_rd8_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd8 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write8 = asadd_op32.asadd_op32_asadd_op32_update_0_write8_to_asadd_op320_rd8.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write8;
  return 0;
}

inline hw_uint<16> asadd_op320_rd9_select(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op320_rd9 read pattern: { asadd_op320_update_0[d0, d1] -> asadd_op32[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_asadd_op32_asadd_op32_update_0_write9 = asadd_op32.asadd_op32_asadd_op32_update_0_write9_to_asadd_op320_rd9.peek(/* one reader or all rams */ 0);
  return value_asadd_op32_asadd_op32_update_0_write9;
  return 0;
}

// # of bundles = 2
// asadd_op320_update_0_read
//	asadd_op320_rd0
//	asadd_op320_rd1
//	asadd_op320_rd2
//	asadd_op320_rd3
//	asadd_op320_rd4
//	asadd_op320_rd5
//	asadd_op320_rd6
//	asadd_op320_rd7
//	asadd_op320_rd8
//	asadd_op320_rd9
//	asadd_op320_rd10
//	asadd_op320_rd11
//	asadd_op320_rd12
//	asadd_op320_rd13
//	asadd_op320_rd14
//	asadd_op320_rd15
//	asadd_op320_rd16
//	asadd_op320_rd17
//	asadd_op320_rd18
//	asadd_op320_rd19
//	asadd_op320_rd20
//	asadd_op320_rd21
//	asadd_op320_rd22
//	asadd_op320_rd23
//	asadd_op320_rd24
//	asadd_op320_rd25
//	asadd_op320_rd26
//	asadd_op320_rd27
//	asadd_op320_rd28
//	asadd_op320_rd29
//	asadd_op320_rd30
//	asadd_op320_rd31
inline hw_uint<512> asadd_op32_asadd_op320_update_0_read_bundle_read(asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // asadd_op320_rd0
    // asadd_op320_rd1
    // asadd_op320_rd2
    // asadd_op320_rd3
    // asadd_op320_rd4
    // asadd_op320_rd5
    // asadd_op320_rd6
    // asadd_op320_rd7
    // asadd_op320_rd8
    // asadd_op320_rd9
    // asadd_op320_rd10
    // asadd_op320_rd11
    // asadd_op320_rd12
    // asadd_op320_rd13
    // asadd_op320_rd14
    // asadd_op320_rd15
    // asadd_op320_rd16
    // asadd_op320_rd17
    // asadd_op320_rd18
    // asadd_op320_rd19
    // asadd_op320_rd20
    // asadd_op320_rd21
    // asadd_op320_rd22
    // asadd_op320_rd23
    // asadd_op320_rd24
    // asadd_op320_rd25
    // asadd_op320_rd26
    // asadd_op320_rd27
    // asadd_op320_rd28
    // asadd_op320_rd29
    // asadd_op320_rd30
    // asadd_op320_rd31

	hw_uint<512> result;
	hw_uint<16> asadd_op320_rd0_res = asadd_op320_rd0_select(asadd_op32, d0, d1, dynamic_address);
	set_at<0, 512>(result, asadd_op320_rd0_res);
	hw_uint<16> asadd_op320_rd1_res = asadd_op320_rd1_select(asadd_op32, d0, d1, dynamic_address);
	set_at<16, 512>(result, asadd_op320_rd1_res);
	hw_uint<16> asadd_op320_rd2_res = asadd_op320_rd2_select(asadd_op32, d0, d1, dynamic_address);
	set_at<32, 512>(result, asadd_op320_rd2_res);
	hw_uint<16> asadd_op320_rd3_res = asadd_op320_rd3_select(asadd_op32, d0, d1, dynamic_address);
	set_at<48, 512>(result, asadd_op320_rd3_res);
	hw_uint<16> asadd_op320_rd4_res = asadd_op320_rd4_select(asadd_op32, d0, d1, dynamic_address);
	set_at<64, 512>(result, asadd_op320_rd4_res);
	hw_uint<16> asadd_op320_rd5_res = asadd_op320_rd5_select(asadd_op32, d0, d1, dynamic_address);
	set_at<80, 512>(result, asadd_op320_rd5_res);
	hw_uint<16> asadd_op320_rd6_res = asadd_op320_rd6_select(asadd_op32, d0, d1, dynamic_address);
	set_at<96, 512>(result, asadd_op320_rd6_res);
	hw_uint<16> asadd_op320_rd7_res = asadd_op320_rd7_select(asadd_op32, d0, d1, dynamic_address);
	set_at<112, 512>(result, asadd_op320_rd7_res);
	hw_uint<16> asadd_op320_rd8_res = asadd_op320_rd8_select(asadd_op32, d0, d1, dynamic_address);
	set_at<128, 512>(result, asadd_op320_rd8_res);
	hw_uint<16> asadd_op320_rd9_res = asadd_op320_rd9_select(asadd_op32, d0, d1, dynamic_address);
	set_at<144, 512>(result, asadd_op320_rd9_res);
	hw_uint<16> asadd_op320_rd10_res = asadd_op320_rd10_select(asadd_op32, d0, d1, dynamic_address);
	set_at<160, 512>(result, asadd_op320_rd10_res);
	hw_uint<16> asadd_op320_rd11_res = asadd_op320_rd11_select(asadd_op32, d0, d1, dynamic_address);
	set_at<176, 512>(result, asadd_op320_rd11_res);
	hw_uint<16> asadd_op320_rd12_res = asadd_op320_rd12_select(asadd_op32, d0, d1, dynamic_address);
	set_at<192, 512>(result, asadd_op320_rd12_res);
	hw_uint<16> asadd_op320_rd13_res = asadd_op320_rd13_select(asadd_op32, d0, d1, dynamic_address);
	set_at<208, 512>(result, asadd_op320_rd13_res);
	hw_uint<16> asadd_op320_rd14_res = asadd_op320_rd14_select(asadd_op32, d0, d1, dynamic_address);
	set_at<224, 512>(result, asadd_op320_rd14_res);
	hw_uint<16> asadd_op320_rd15_res = asadd_op320_rd15_select(asadd_op32, d0, d1, dynamic_address);
	set_at<240, 512>(result, asadd_op320_rd15_res);
	hw_uint<16> asadd_op320_rd16_res = asadd_op320_rd16_select(asadd_op32, d0, d1, dynamic_address);
	set_at<256, 512>(result, asadd_op320_rd16_res);
	hw_uint<16> asadd_op320_rd17_res = asadd_op320_rd17_select(asadd_op32, d0, d1, dynamic_address);
	set_at<272, 512>(result, asadd_op320_rd17_res);
	hw_uint<16> asadd_op320_rd18_res = asadd_op320_rd18_select(asadd_op32, d0, d1, dynamic_address);
	set_at<288, 512>(result, asadd_op320_rd18_res);
	hw_uint<16> asadd_op320_rd19_res = asadd_op320_rd19_select(asadd_op32, d0, d1, dynamic_address);
	set_at<304, 512>(result, asadd_op320_rd19_res);
	hw_uint<16> asadd_op320_rd20_res = asadd_op320_rd20_select(asadd_op32, d0, d1, dynamic_address);
	set_at<320, 512>(result, asadd_op320_rd20_res);
	hw_uint<16> asadd_op320_rd21_res = asadd_op320_rd21_select(asadd_op32, d0, d1, dynamic_address);
	set_at<336, 512>(result, asadd_op320_rd21_res);
	hw_uint<16> asadd_op320_rd22_res = asadd_op320_rd22_select(asadd_op32, d0, d1, dynamic_address);
	set_at<352, 512>(result, asadd_op320_rd22_res);
	hw_uint<16> asadd_op320_rd23_res = asadd_op320_rd23_select(asadd_op32, d0, d1, dynamic_address);
	set_at<368, 512>(result, asadd_op320_rd23_res);
	hw_uint<16> asadd_op320_rd24_res = asadd_op320_rd24_select(asadd_op32, d0, d1, dynamic_address);
	set_at<384, 512>(result, asadd_op320_rd24_res);
	hw_uint<16> asadd_op320_rd25_res = asadd_op320_rd25_select(asadd_op32, d0, d1, dynamic_address);
	set_at<400, 512>(result, asadd_op320_rd25_res);
	hw_uint<16> asadd_op320_rd26_res = asadd_op320_rd26_select(asadd_op32, d0, d1, dynamic_address);
	set_at<416, 512>(result, asadd_op320_rd26_res);
	hw_uint<16> asadd_op320_rd27_res = asadd_op320_rd27_select(asadd_op32, d0, d1, dynamic_address);
	set_at<432, 512>(result, asadd_op320_rd27_res);
	hw_uint<16> asadd_op320_rd28_res = asadd_op320_rd28_select(asadd_op32, d0, d1, dynamic_address);
	set_at<448, 512>(result, asadd_op320_rd28_res);
	hw_uint<16> asadd_op320_rd29_res = asadd_op320_rd29_select(asadd_op32, d0, d1, dynamic_address);
	set_at<464, 512>(result, asadd_op320_rd29_res);
	hw_uint<16> asadd_op320_rd30_res = asadd_op320_rd30_select(asadd_op32, d0, d1, dynamic_address);
	set_at<480, 512>(result, asadd_op320_rd30_res);
	hw_uint<16> asadd_op320_rd31_res = asadd_op320_rd31_select(asadd_op32, d0, d1, dynamic_address);
	set_at<496, 512>(result, asadd_op320_rd31_res);
	return result;
}

// asadd_op32_update_0_write
//	asadd_op32_asadd_op32_update_0_write0
//	asadd_op32_asadd_op32_update_0_write1
//	asadd_op32_asadd_op32_update_0_write2
//	asadd_op32_asadd_op32_update_0_write3
//	asadd_op32_asadd_op32_update_0_write4
//	asadd_op32_asadd_op32_update_0_write5
//	asadd_op32_asadd_op32_update_0_write6
//	asadd_op32_asadd_op32_update_0_write7
//	asadd_op32_asadd_op32_update_0_write8
//	asadd_op32_asadd_op32_update_0_write9
//	asadd_op32_asadd_op32_update_0_write10
//	asadd_op32_asadd_op32_update_0_write11
//	asadd_op32_asadd_op32_update_0_write12
//	asadd_op32_asadd_op32_update_0_write13
//	asadd_op32_asadd_op32_update_0_write14
//	asadd_op32_asadd_op32_update_0_write15
//	asadd_op32_asadd_op32_update_0_write16
//	asadd_op32_asadd_op32_update_0_write17
//	asadd_op32_asadd_op32_update_0_write18
//	asadd_op32_asadd_op32_update_0_write19
//	asadd_op32_asadd_op32_update_0_write20
//	asadd_op32_asadd_op32_update_0_write21
//	asadd_op32_asadd_op32_update_0_write22
//	asadd_op32_asadd_op32_update_0_write23
//	asadd_op32_asadd_op32_update_0_write24
//	asadd_op32_asadd_op32_update_0_write25
//	asadd_op32_asadd_op32_update_0_write26
//	asadd_op32_asadd_op32_update_0_write27
//	asadd_op32_asadd_op32_update_0_write28
//	asadd_op32_asadd_op32_update_0_write29
//	asadd_op32_asadd_op32_update_0_write30
//	asadd_op32_asadd_op32_update_0_write31
inline void asadd_op32_asadd_op32_update_0_write_bundle_write(hw_uint<512>& asadd_op32_update_0_write, asadd_op32_cache& asadd_op32, int d0, int d1, int dynamic_address) {
	hw_uint<16> asadd_op32_asadd_op32_update_0_write0_res = asadd_op32_update_0_write.extract<0, 15>();
	asadd_op32_asadd_op32_update_0_write0_write(asadd_op32_asadd_op32_update_0_write0_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write1_res = asadd_op32_update_0_write.extract<16, 31>();
	asadd_op32_asadd_op32_update_0_write1_write(asadd_op32_asadd_op32_update_0_write1_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write2_res = asadd_op32_update_0_write.extract<32, 47>();
	asadd_op32_asadd_op32_update_0_write2_write(asadd_op32_asadd_op32_update_0_write2_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write3_res = asadd_op32_update_0_write.extract<48, 63>();
	asadd_op32_asadd_op32_update_0_write3_write(asadd_op32_asadd_op32_update_0_write3_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write4_res = asadd_op32_update_0_write.extract<64, 79>();
	asadd_op32_asadd_op32_update_0_write4_write(asadd_op32_asadd_op32_update_0_write4_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write5_res = asadd_op32_update_0_write.extract<80, 95>();
	asadd_op32_asadd_op32_update_0_write5_write(asadd_op32_asadd_op32_update_0_write5_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write6_res = asadd_op32_update_0_write.extract<96, 111>();
	asadd_op32_asadd_op32_update_0_write6_write(asadd_op32_asadd_op32_update_0_write6_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write7_res = asadd_op32_update_0_write.extract<112, 127>();
	asadd_op32_asadd_op32_update_0_write7_write(asadd_op32_asadd_op32_update_0_write7_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write8_res = asadd_op32_update_0_write.extract<128, 143>();
	asadd_op32_asadd_op32_update_0_write8_write(asadd_op32_asadd_op32_update_0_write8_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write9_res = asadd_op32_update_0_write.extract<144, 159>();
	asadd_op32_asadd_op32_update_0_write9_write(asadd_op32_asadd_op32_update_0_write9_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write10_res = asadd_op32_update_0_write.extract<160, 175>();
	asadd_op32_asadd_op32_update_0_write10_write(asadd_op32_asadd_op32_update_0_write10_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write11_res = asadd_op32_update_0_write.extract<176, 191>();
	asadd_op32_asadd_op32_update_0_write11_write(asadd_op32_asadd_op32_update_0_write11_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write12_res = asadd_op32_update_0_write.extract<192, 207>();
	asadd_op32_asadd_op32_update_0_write12_write(asadd_op32_asadd_op32_update_0_write12_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write13_res = asadd_op32_update_0_write.extract<208, 223>();
	asadd_op32_asadd_op32_update_0_write13_write(asadd_op32_asadd_op32_update_0_write13_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write14_res = asadd_op32_update_0_write.extract<224, 239>();
	asadd_op32_asadd_op32_update_0_write14_write(asadd_op32_asadd_op32_update_0_write14_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write15_res = asadd_op32_update_0_write.extract<240, 255>();
	asadd_op32_asadd_op32_update_0_write15_write(asadd_op32_asadd_op32_update_0_write15_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write16_res = asadd_op32_update_0_write.extract<256, 271>();
	asadd_op32_asadd_op32_update_0_write16_write(asadd_op32_asadd_op32_update_0_write16_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write17_res = asadd_op32_update_0_write.extract<272, 287>();
	asadd_op32_asadd_op32_update_0_write17_write(asadd_op32_asadd_op32_update_0_write17_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write18_res = asadd_op32_update_0_write.extract<288, 303>();
	asadd_op32_asadd_op32_update_0_write18_write(asadd_op32_asadd_op32_update_0_write18_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write19_res = asadd_op32_update_0_write.extract<304, 319>();
	asadd_op32_asadd_op32_update_0_write19_write(asadd_op32_asadd_op32_update_0_write19_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write20_res = asadd_op32_update_0_write.extract<320, 335>();
	asadd_op32_asadd_op32_update_0_write20_write(asadd_op32_asadd_op32_update_0_write20_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write21_res = asadd_op32_update_0_write.extract<336, 351>();
	asadd_op32_asadd_op32_update_0_write21_write(asadd_op32_asadd_op32_update_0_write21_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write22_res = asadd_op32_update_0_write.extract<352, 367>();
	asadd_op32_asadd_op32_update_0_write22_write(asadd_op32_asadd_op32_update_0_write22_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write23_res = asadd_op32_update_0_write.extract<368, 383>();
	asadd_op32_asadd_op32_update_0_write23_write(asadd_op32_asadd_op32_update_0_write23_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write24_res = asadd_op32_update_0_write.extract<384, 399>();
	asadd_op32_asadd_op32_update_0_write24_write(asadd_op32_asadd_op32_update_0_write24_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write25_res = asadd_op32_update_0_write.extract<400, 415>();
	asadd_op32_asadd_op32_update_0_write25_write(asadd_op32_asadd_op32_update_0_write25_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write26_res = asadd_op32_update_0_write.extract<416, 431>();
	asadd_op32_asadd_op32_update_0_write26_write(asadd_op32_asadd_op32_update_0_write26_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write27_res = asadd_op32_update_0_write.extract<432, 447>();
	asadd_op32_asadd_op32_update_0_write27_write(asadd_op32_asadd_op32_update_0_write27_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write28_res = asadd_op32_update_0_write.extract<448, 463>();
	asadd_op32_asadd_op32_update_0_write28_write(asadd_op32_asadd_op32_update_0_write28_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write29_res = asadd_op32_update_0_write.extract<464, 479>();
	asadd_op32_asadd_op32_update_0_write29_write(asadd_op32_asadd_op32_update_0_write29_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write30_res = asadd_op32_update_0_write.extract<480, 495>();
	asadd_op32_asadd_op32_update_0_write30_write(asadd_op32_asadd_op32_update_0_write30_res, asadd_op32, d0, d1, dynamic_address);
	hw_uint<16> asadd_op32_asadd_op32_update_0_write31_res = asadd_op32_update_0_write.extract<496, 511>();
	asadd_op32_asadd_op32_update_0_write31_write(asadd_op32_asadd_op32_update_0_write31_res, asadd_op32, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_to_asadd_op32_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write1_to_asadd_op32_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write10_to_asadd_op32_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write11_to_asadd_op32_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write12_to_asadd_op32_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write13_to_asadd_op32_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write14_to_asadd_op32_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write15_to_asadd_op32_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write16_to_asadd_op32_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write17_to_asadd_op32_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write18_to_asadd_op32_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write19_to_asadd_op32_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write2_to_asadd_op32_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write20_to_asadd_op32_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write21_to_asadd_op32_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write22_to_asadd_op32_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write23_to_asadd_op32_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write24_to_asadd_op32_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write25_to_asadd_op32_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write26_to_asadd_op32_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write27_to_asadd_op32_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write28_to_asadd_op32_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write29_to_asadd_op32_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write3_to_asadd_op32_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write30_to_asadd_op32_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write31_to_asadd_op32_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write4_to_asadd_op32_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write5_to_asadd_op32_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write6_to_asadd_op32_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write7_to_asadd_op32_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write8_to_asadd_op32_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write9_to_asadd_op32_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_cache {
  // # of banks: 32
  in_off_chip0_in_off_chip0_update_0_write0_to_asadd_op32_rd0_cache in_off_chip0_in_off_chip0_update_0_write0_to_asadd_op32_rd0;
  in_off_chip0_in_off_chip0_update_0_write1_to_asadd_op32_rd1_cache in_off_chip0_in_off_chip0_update_0_write1_to_asadd_op32_rd1;
  in_off_chip0_in_off_chip0_update_0_write10_to_asadd_op32_rd10_cache in_off_chip0_in_off_chip0_update_0_write10_to_asadd_op32_rd10;
  in_off_chip0_in_off_chip0_update_0_write11_to_asadd_op32_rd11_cache in_off_chip0_in_off_chip0_update_0_write11_to_asadd_op32_rd11;
  in_off_chip0_in_off_chip0_update_0_write12_to_asadd_op32_rd12_cache in_off_chip0_in_off_chip0_update_0_write12_to_asadd_op32_rd12;
  in_off_chip0_in_off_chip0_update_0_write13_to_asadd_op32_rd13_cache in_off_chip0_in_off_chip0_update_0_write13_to_asadd_op32_rd13;
  in_off_chip0_in_off_chip0_update_0_write14_to_asadd_op32_rd14_cache in_off_chip0_in_off_chip0_update_0_write14_to_asadd_op32_rd14;
  in_off_chip0_in_off_chip0_update_0_write15_to_asadd_op32_rd15_cache in_off_chip0_in_off_chip0_update_0_write15_to_asadd_op32_rd15;
  in_off_chip0_in_off_chip0_update_0_write16_to_asadd_op32_rd16_cache in_off_chip0_in_off_chip0_update_0_write16_to_asadd_op32_rd16;
  in_off_chip0_in_off_chip0_update_0_write17_to_asadd_op32_rd17_cache in_off_chip0_in_off_chip0_update_0_write17_to_asadd_op32_rd17;
  in_off_chip0_in_off_chip0_update_0_write18_to_asadd_op32_rd18_cache in_off_chip0_in_off_chip0_update_0_write18_to_asadd_op32_rd18;
  in_off_chip0_in_off_chip0_update_0_write19_to_asadd_op32_rd19_cache in_off_chip0_in_off_chip0_update_0_write19_to_asadd_op32_rd19;
  in_off_chip0_in_off_chip0_update_0_write2_to_asadd_op32_rd2_cache in_off_chip0_in_off_chip0_update_0_write2_to_asadd_op32_rd2;
  in_off_chip0_in_off_chip0_update_0_write20_to_asadd_op32_rd20_cache in_off_chip0_in_off_chip0_update_0_write20_to_asadd_op32_rd20;
  in_off_chip0_in_off_chip0_update_0_write21_to_asadd_op32_rd21_cache in_off_chip0_in_off_chip0_update_0_write21_to_asadd_op32_rd21;
  in_off_chip0_in_off_chip0_update_0_write22_to_asadd_op32_rd22_cache in_off_chip0_in_off_chip0_update_0_write22_to_asadd_op32_rd22;
  in_off_chip0_in_off_chip0_update_0_write23_to_asadd_op32_rd23_cache in_off_chip0_in_off_chip0_update_0_write23_to_asadd_op32_rd23;
  in_off_chip0_in_off_chip0_update_0_write24_to_asadd_op32_rd24_cache in_off_chip0_in_off_chip0_update_0_write24_to_asadd_op32_rd24;
  in_off_chip0_in_off_chip0_update_0_write25_to_asadd_op32_rd25_cache in_off_chip0_in_off_chip0_update_0_write25_to_asadd_op32_rd25;
  in_off_chip0_in_off_chip0_update_0_write26_to_asadd_op32_rd26_cache in_off_chip0_in_off_chip0_update_0_write26_to_asadd_op32_rd26;
  in_off_chip0_in_off_chip0_update_0_write27_to_asadd_op32_rd27_cache in_off_chip0_in_off_chip0_update_0_write27_to_asadd_op32_rd27;
  in_off_chip0_in_off_chip0_update_0_write28_to_asadd_op32_rd28_cache in_off_chip0_in_off_chip0_update_0_write28_to_asadd_op32_rd28;
  in_off_chip0_in_off_chip0_update_0_write29_to_asadd_op32_rd29_cache in_off_chip0_in_off_chip0_update_0_write29_to_asadd_op32_rd29;
  in_off_chip0_in_off_chip0_update_0_write3_to_asadd_op32_rd3_cache in_off_chip0_in_off_chip0_update_0_write3_to_asadd_op32_rd3;
  in_off_chip0_in_off_chip0_update_0_write30_to_asadd_op32_rd30_cache in_off_chip0_in_off_chip0_update_0_write30_to_asadd_op32_rd30;
  in_off_chip0_in_off_chip0_update_0_write31_to_asadd_op32_rd31_cache in_off_chip0_in_off_chip0_update_0_write31_to_asadd_op32_rd31;
  in_off_chip0_in_off_chip0_update_0_write4_to_asadd_op32_rd4_cache in_off_chip0_in_off_chip0_update_0_write4_to_asadd_op32_rd4;
  in_off_chip0_in_off_chip0_update_0_write5_to_asadd_op32_rd5_cache in_off_chip0_in_off_chip0_update_0_write5_to_asadd_op32_rd5;
  in_off_chip0_in_off_chip0_update_0_write6_to_asadd_op32_rd6_cache in_off_chip0_in_off_chip0_update_0_write6_to_asadd_op32_rd6;
  in_off_chip0_in_off_chip0_update_0_write7_to_asadd_op32_rd7_cache in_off_chip0_in_off_chip0_update_0_write7_to_asadd_op32_rd7;
  in_off_chip0_in_off_chip0_update_0_write8_to_asadd_op32_rd8_cache in_off_chip0_in_off_chip0_update_0_write8_to_asadd_op32_rd8;
  in_off_chip0_in_off_chip0_update_0_write9_to_asadd_op32_rd9_cache in_off_chip0_in_off_chip0_update_0_write9_to_asadd_op32_rd9;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_to_asadd_op32_rd0.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_to_asadd_op32_rd1.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_to_asadd_op32_rd10.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_to_asadd_op32_rd11.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_to_asadd_op32_rd12.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_to_asadd_op32_rd13.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_to_asadd_op32_rd14.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_to_asadd_op32_rd15.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write16_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write16, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_to_asadd_op32_rd16.push(in_off_chip0_in_off_chip0_update_0_write16);
}

inline void in_off_chip0_in_off_chip0_update_0_write17_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write17, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_to_asadd_op32_rd17.push(in_off_chip0_in_off_chip0_update_0_write17);
}

inline void in_off_chip0_in_off_chip0_update_0_write18_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write18, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_to_asadd_op32_rd18.push(in_off_chip0_in_off_chip0_update_0_write18);
}

inline void in_off_chip0_in_off_chip0_update_0_write19_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write19, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_to_asadd_op32_rd19.push(in_off_chip0_in_off_chip0_update_0_write19);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_to_asadd_op32_rd2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write20_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write20, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_to_asadd_op32_rd20.push(in_off_chip0_in_off_chip0_update_0_write20);
}

inline void in_off_chip0_in_off_chip0_update_0_write21_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write21, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_to_asadd_op32_rd21.push(in_off_chip0_in_off_chip0_update_0_write21);
}

inline void in_off_chip0_in_off_chip0_update_0_write22_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write22, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_to_asadd_op32_rd22.push(in_off_chip0_in_off_chip0_update_0_write22);
}

inline void in_off_chip0_in_off_chip0_update_0_write23_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write23, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_to_asadd_op32_rd23.push(in_off_chip0_in_off_chip0_update_0_write23);
}

inline void in_off_chip0_in_off_chip0_update_0_write24_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write24, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_to_asadd_op32_rd24.push(in_off_chip0_in_off_chip0_update_0_write24);
}

inline void in_off_chip0_in_off_chip0_update_0_write25_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write25, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_to_asadd_op32_rd25.push(in_off_chip0_in_off_chip0_update_0_write25);
}

inline void in_off_chip0_in_off_chip0_update_0_write26_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write26, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_to_asadd_op32_rd26.push(in_off_chip0_in_off_chip0_update_0_write26);
}

inline void in_off_chip0_in_off_chip0_update_0_write27_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write27, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_to_asadd_op32_rd27.push(in_off_chip0_in_off_chip0_update_0_write27);
}

inline void in_off_chip0_in_off_chip0_update_0_write28_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write28, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_to_asadd_op32_rd28.push(in_off_chip0_in_off_chip0_update_0_write28);
}

inline void in_off_chip0_in_off_chip0_update_0_write29_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write29, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_to_asadd_op32_rd29.push(in_off_chip0_in_off_chip0_update_0_write29);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_to_asadd_op32_rd3.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write30_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write30, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_to_asadd_op32_rd30.push(in_off_chip0_in_off_chip0_update_0_write30);
}

inline void in_off_chip0_in_off_chip0_update_0_write31_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write31, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_to_asadd_op32_rd31.push(in_off_chip0_in_off_chip0_update_0_write31);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_to_asadd_op32_rd4.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_to_asadd_op32_rd5.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_to_asadd_op32_rd6.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_to_asadd_op32_rd7.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_to_asadd_op32_rd8.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_to_asadd_op32_rd9.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> asadd_op32_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd0 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_to_asadd_op32_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> asadd_op32_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd1 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_to_asadd_op32_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> asadd_op32_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd10 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_to_asadd_op32_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> asadd_op32_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd11 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_to_asadd_op32_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> asadd_op32_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd12 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_to_asadd_op32_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> asadd_op32_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd13 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_to_asadd_op32_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> asadd_op32_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd14 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_to_asadd_op32_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> asadd_op32_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd15 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_to_asadd_op32_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> asadd_op32_rd16_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd16 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write16 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_to_asadd_op32_rd16.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write16;
  return 0;
}

inline hw_uint<16> asadd_op32_rd17_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd17 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write17 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_to_asadd_op32_rd17.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write17;
  return 0;
}

inline hw_uint<16> asadd_op32_rd18_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd18 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write18 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_to_asadd_op32_rd18.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write18;
  return 0;
}

inline hw_uint<16> asadd_op32_rd19_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd19 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write19 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_to_asadd_op32_rd19.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write19;
  return 0;
}

inline hw_uint<16> asadd_op32_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd2 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_to_asadd_op32_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> asadd_op32_rd20_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd20 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write20 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_to_asadd_op32_rd20.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write20;
  return 0;
}

inline hw_uint<16> asadd_op32_rd21_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd21 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write21 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_to_asadd_op32_rd21.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write21;
  return 0;
}

inline hw_uint<16> asadd_op32_rd22_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd22 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write22 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_to_asadd_op32_rd22.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write22;
  return 0;
}

inline hw_uint<16> asadd_op32_rd23_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd23 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write23 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_to_asadd_op32_rd23.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write23;
  return 0;
}

inline hw_uint<16> asadd_op32_rd24_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd24 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write24 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_to_asadd_op32_rd24.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write24;
  return 0;
}

inline hw_uint<16> asadd_op32_rd25_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd25 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write25 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_to_asadd_op32_rd25.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write25;
  return 0;
}

inline hw_uint<16> asadd_op32_rd26_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd26 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write26 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_to_asadd_op32_rd26.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write26;
  return 0;
}

inline hw_uint<16> asadd_op32_rd27_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd27 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write27 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_to_asadd_op32_rd27.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write27;
  return 0;
}

inline hw_uint<16> asadd_op32_rd28_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd28 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write28 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_to_asadd_op32_rd28.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write28;
  return 0;
}

inline hw_uint<16> asadd_op32_rd29_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd29 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write29 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_to_asadd_op32_rd29.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write29;
  return 0;
}

inline hw_uint<16> asadd_op32_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd3 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_to_asadd_op32_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> asadd_op32_rd30_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd30 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write30 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_to_asadd_op32_rd30.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write30;
  return 0;
}

inline hw_uint<16> asadd_op32_rd31_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd31 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write31 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_to_asadd_op32_rd31.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write31;
  return 0;
}

inline hw_uint<16> asadd_op32_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd4 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_to_asadd_op32_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> asadd_op32_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd5 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_to_asadd_op32_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> asadd_op32_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd6 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_to_asadd_op32_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> asadd_op32_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd7 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_to_asadd_op32_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> asadd_op32_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd8 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_to_asadd_op32_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> asadd_op32_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // asadd_op32_rd9 read pattern: { asadd_op32_update_0[d0, d1] -> in_off_chip0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_to_asadd_op32_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

// # of bundles = 2
// asadd_op32_update_0_read
//	asadd_op32_rd0
//	asadd_op32_rd1
//	asadd_op32_rd2
//	asadd_op32_rd3
//	asadd_op32_rd4
//	asadd_op32_rd5
//	asadd_op32_rd6
//	asadd_op32_rd7
//	asadd_op32_rd8
//	asadd_op32_rd9
//	asadd_op32_rd10
//	asadd_op32_rd11
//	asadd_op32_rd12
//	asadd_op32_rd13
//	asadd_op32_rd14
//	asadd_op32_rd15
//	asadd_op32_rd16
//	asadd_op32_rd17
//	asadd_op32_rd18
//	asadd_op32_rd19
//	asadd_op32_rd20
//	asadd_op32_rd21
//	asadd_op32_rd22
//	asadd_op32_rd23
//	asadd_op32_rd24
//	asadd_op32_rd25
//	asadd_op32_rd26
//	asadd_op32_rd27
//	asadd_op32_rd28
//	asadd_op32_rd29
//	asadd_op32_rd30
//	asadd_op32_rd31
inline hw_uint<512> in_off_chip0_asadd_op32_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // asadd_op32_rd0
    // asadd_op32_rd1
    // asadd_op32_rd2
    // asadd_op32_rd3
    // asadd_op32_rd4
    // asadd_op32_rd5
    // asadd_op32_rd6
    // asadd_op32_rd7
    // asadd_op32_rd8
    // asadd_op32_rd9
    // asadd_op32_rd10
    // asadd_op32_rd11
    // asadd_op32_rd12
    // asadd_op32_rd13
    // asadd_op32_rd14
    // asadd_op32_rd15
    // asadd_op32_rd16
    // asadd_op32_rd17
    // asadd_op32_rd18
    // asadd_op32_rd19
    // asadd_op32_rd20
    // asadd_op32_rd21
    // asadd_op32_rd22
    // asadd_op32_rd23
    // asadd_op32_rd24
    // asadd_op32_rd25
    // asadd_op32_rd26
    // asadd_op32_rd27
    // asadd_op32_rd28
    // asadd_op32_rd29
    // asadd_op32_rd30
    // asadd_op32_rd31

	hw_uint<512> result;
	hw_uint<16> asadd_op32_rd0_res = asadd_op32_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 512>(result, asadd_op32_rd0_res);
	hw_uint<16> asadd_op32_rd1_res = asadd_op32_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 512>(result, asadd_op32_rd1_res);
	hw_uint<16> asadd_op32_rd2_res = asadd_op32_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 512>(result, asadd_op32_rd2_res);
	hw_uint<16> asadd_op32_rd3_res = asadd_op32_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 512>(result, asadd_op32_rd3_res);
	hw_uint<16> asadd_op32_rd4_res = asadd_op32_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 512>(result, asadd_op32_rd4_res);
	hw_uint<16> asadd_op32_rd5_res = asadd_op32_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 512>(result, asadd_op32_rd5_res);
	hw_uint<16> asadd_op32_rd6_res = asadd_op32_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 512>(result, asadd_op32_rd6_res);
	hw_uint<16> asadd_op32_rd7_res = asadd_op32_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 512>(result, asadd_op32_rd7_res);
	hw_uint<16> asadd_op32_rd8_res = asadd_op32_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 512>(result, asadd_op32_rd8_res);
	hw_uint<16> asadd_op32_rd9_res = asadd_op32_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 512>(result, asadd_op32_rd9_res);
	hw_uint<16> asadd_op32_rd10_res = asadd_op32_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 512>(result, asadd_op32_rd10_res);
	hw_uint<16> asadd_op32_rd11_res = asadd_op32_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 512>(result, asadd_op32_rd11_res);
	hw_uint<16> asadd_op32_rd12_res = asadd_op32_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 512>(result, asadd_op32_rd12_res);
	hw_uint<16> asadd_op32_rd13_res = asadd_op32_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 512>(result, asadd_op32_rd13_res);
	hw_uint<16> asadd_op32_rd14_res = asadd_op32_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 512>(result, asadd_op32_rd14_res);
	hw_uint<16> asadd_op32_rd15_res = asadd_op32_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 512>(result, asadd_op32_rd15_res);
	hw_uint<16> asadd_op32_rd16_res = asadd_op32_rd16_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<256, 512>(result, asadd_op32_rd16_res);
	hw_uint<16> asadd_op32_rd17_res = asadd_op32_rd17_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<272, 512>(result, asadd_op32_rd17_res);
	hw_uint<16> asadd_op32_rd18_res = asadd_op32_rd18_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<288, 512>(result, asadd_op32_rd18_res);
	hw_uint<16> asadd_op32_rd19_res = asadd_op32_rd19_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<304, 512>(result, asadd_op32_rd19_res);
	hw_uint<16> asadd_op32_rd20_res = asadd_op32_rd20_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<320, 512>(result, asadd_op32_rd20_res);
	hw_uint<16> asadd_op32_rd21_res = asadd_op32_rd21_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<336, 512>(result, asadd_op32_rd21_res);
	hw_uint<16> asadd_op32_rd22_res = asadd_op32_rd22_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<352, 512>(result, asadd_op32_rd22_res);
	hw_uint<16> asadd_op32_rd23_res = asadd_op32_rd23_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<368, 512>(result, asadd_op32_rd23_res);
	hw_uint<16> asadd_op32_rd24_res = asadd_op32_rd24_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<384, 512>(result, asadd_op32_rd24_res);
	hw_uint<16> asadd_op32_rd25_res = asadd_op32_rd25_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<400, 512>(result, asadd_op32_rd25_res);
	hw_uint<16> asadd_op32_rd26_res = asadd_op32_rd26_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<416, 512>(result, asadd_op32_rd26_res);
	hw_uint<16> asadd_op32_rd27_res = asadd_op32_rd27_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<432, 512>(result, asadd_op32_rd27_res);
	hw_uint<16> asadd_op32_rd28_res = asadd_op32_rd28_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<448, 512>(result, asadd_op32_rd28_res);
	hw_uint<16> asadd_op32_rd29_res = asadd_op32_rd29_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<464, 512>(result, asadd_op32_rd29_res);
	hw_uint<16> asadd_op32_rd30_res = asadd_op32_rd30_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<480, 512>(result, asadd_op32_rd30_res);
	hw_uint<16> asadd_op32_rd31_res = asadd_op32_rd31_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<496, 512>(result, asadd_op32_rd31_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
//	in_off_chip0_in_off_chip0_update_0_write16
//	in_off_chip0_in_off_chip0_update_0_write17
//	in_off_chip0_in_off_chip0_update_0_write18
//	in_off_chip0_in_off_chip0_update_0_write19
//	in_off_chip0_in_off_chip0_update_0_write20
//	in_off_chip0_in_off_chip0_update_0_write21
//	in_off_chip0_in_off_chip0_update_0_write22
//	in_off_chip0_in_off_chip0_update_0_write23
//	in_off_chip0_in_off_chip0_update_0_write24
//	in_off_chip0_in_off_chip0_update_0_write25
//	in_off_chip0_in_off_chip0_update_0_write26
//	in_off_chip0_in_off_chip0_update_0_write27
//	in_off_chip0_in_off_chip0_update_0_write28
//	in_off_chip0_in_off_chip0_update_0_write29
//	in_off_chip0_in_off_chip0_update_0_write30
//	in_off_chip0_in_off_chip0_update_0_write31
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<512>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write16_res = in_off_chip0_update_0_write.extract<256, 271>();
	in_off_chip0_in_off_chip0_update_0_write16_write(in_off_chip0_in_off_chip0_update_0_write16_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write17_res = in_off_chip0_update_0_write.extract<272, 287>();
	in_off_chip0_in_off_chip0_update_0_write17_write(in_off_chip0_in_off_chip0_update_0_write17_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write18_res = in_off_chip0_update_0_write.extract<288, 303>();
	in_off_chip0_in_off_chip0_update_0_write18_write(in_off_chip0_in_off_chip0_update_0_write18_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write19_res = in_off_chip0_update_0_write.extract<304, 319>();
	in_off_chip0_in_off_chip0_update_0_write19_write(in_off_chip0_in_off_chip0_update_0_write19_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write20_res = in_off_chip0_update_0_write.extract<320, 335>();
	in_off_chip0_in_off_chip0_update_0_write20_write(in_off_chip0_in_off_chip0_update_0_write20_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write21_res = in_off_chip0_update_0_write.extract<336, 351>();
	in_off_chip0_in_off_chip0_update_0_write21_write(in_off_chip0_in_off_chip0_update_0_write21_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write22_res = in_off_chip0_update_0_write.extract<352, 367>();
	in_off_chip0_in_off_chip0_update_0_write22_write(in_off_chip0_in_off_chip0_update_0_write22_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write23_res = in_off_chip0_update_0_write.extract<368, 383>();
	in_off_chip0_in_off_chip0_update_0_write23_write(in_off_chip0_in_off_chip0_update_0_write23_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write24_res = in_off_chip0_update_0_write.extract<384, 399>();
	in_off_chip0_in_off_chip0_update_0_write24_write(in_off_chip0_in_off_chip0_update_0_write24_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write25_res = in_off_chip0_update_0_write.extract<400, 415>();
	in_off_chip0_in_off_chip0_update_0_write25_write(in_off_chip0_in_off_chip0_update_0_write25_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write26_res = in_off_chip0_update_0_write.extract<416, 431>();
	in_off_chip0_in_off_chip0_update_0_write26_write(in_off_chip0_in_off_chip0_update_0_write26_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write27_res = in_off_chip0_update_0_write.extract<432, 447>();
	in_off_chip0_in_off_chip0_update_0_write27_write(in_off_chip0_in_off_chip0_update_0_write27_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write28_res = in_off_chip0_update_0_write.extract<448, 463>();
	in_off_chip0_in_off_chip0_update_0_write28_write(in_off_chip0_in_off_chip0_update_0_write28_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write29_res = in_off_chip0_update_0_write.extract<464, 479>();
	in_off_chip0_in_off_chip0_update_0_write29_write(in_off_chip0_in_off_chip0_update_0_write29_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write30_res = in_off_chip0_update_0_write.extract<480, 495>();
	in_off_chip0_in_off_chip0_update_0_write30_write(in_off_chip0_in_off_chip0_update_0_write30_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write31_res = in_off_chip0_update_0_write.extract<496, 511>();
	in_off_chip0_in_off_chip0_update_0_write31_write(in_off_chip0_in_off_chip0_update_0_write31_res, in_off_chip0, d0, d1, dynamic_address);
}



// Operation logic
inline void asadd_op32_update_0(in_off_chip0_cache& in_off_chip0, asadd_op32_cache& asadd_op32, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_asadd_op32_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in_off_chip0_0_c__0_value);
	// Produce: asadd_op32
	asadd_op32_asadd_op32_update_0_write_bundle_write(/* arg names */compute_result, asadd_op32, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_32(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void asadd_op320_update_0(asadd_op32_cache& asadd_op32, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */asadd_op320, int d0, int d1) {
  // Dynamic address computation

	// Consume: asadd_op32
	auto asadd_op32_0_c__0_value = asadd_op32_asadd_op320_update_0_read_bundle_read(asadd_op32/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(asadd_op32_0_c__0_value);
	// Produce: asadd_op320
	asadd_op320.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void asadd_op320_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */asadd_op320) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("asadd_op320_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  asadd_op32_cache asadd_op32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
//   { asadd_op32_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for asadd_op32_update_0(((-2 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { asadd_op320_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for asadd_op320_update_0(((-3 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
  // Schedules...
    // asadd_op320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
    // asadd_op32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
for (int c0 = 0; c0 <= 1079; c0++) {
  for (int c1 = 0; c1 <= 59; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      asadd_op32_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      asadd_op320_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

  }
}

  */
	  // Schedules...
	    // asadd_op320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	    // asadd_op32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = 0; c0 <= 1079; c0++) {
	  for (int c1 = 0; c1 <= 59; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      asadd_op32_update_0(in_off_chip0 /* buf name */, asadd_op32, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      asadd_op320_update_0(asadd_op32 /* buf name */, asadd_op320, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void asadd_op320_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */asadd_op320, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    asadd_op320_opt(in_off_chip0_oc, asadd_op320);
  }
}
#ifdef __VIVADO_SYNTH__
  // { asadd_op320_update_0[root = 0, asadd_op320_0, asadd_op320_1] -> asadd_op320[0, 0] : 0 <= asadd_op320_0 <= 59 and 0 <= asadd_op320_1 <= 1079 }
const int asadd_op320_update_0_write_pipe0_num_transfers = 64800;
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : 0 <= in_off_chip0_0 <= 59 and 0 <= in_off_chip0_1 <= 1079 }
const int in_off_chip0_update_0_read_pipe0_num_transfers = 64800;


extern "C" {

void asadd_op320_opt_accel(hw_uint<512>* in_off_chip0_update_0_read_pipe0, hw_uint<512>* asadd_op320_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = asadd_op320_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = asadd_op320_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_off_chip0_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > asadd_op320_update_0_write_pipe0_channel;

  burst_read<512>(in_off_chip0_update_0_read_pipe0, in_off_chip0_update_0_read_pipe0_channel, in_off_chip0_update_0_read_pipe0_num_transfers*size);

  asadd_op320_opt_wrapper(in_off_chip0_update_0_read_pipe0_channel, asadd_op320_update_0_write_pipe0_channel, size);

  burst_write<512>(asadd_op320_update_0_write_pipe0, asadd_op320_update_0_write_pipe0_channel, asadd_op320_update_0_write_pipe0_num_transfers*size);
}

}
#endif //__VIVADO_SYNTH__

