Lab on writing verilog for an asynchronous RAM with a ready line to demonstrate handshaking.
