git clone --depth 1 --no-tags https://github.com/andrewyzhu/VerilogALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123654953
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-ColorTransformEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124823363
git clone --depth 1 --no-tags https://github.com/sujaypat/cs233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121921763
git clone --depth 1 --no-tags https://github.com/IbrahimFathy19/MIPS-Processor-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123796236
git clone --depth 1 --no-tags https://github.com/frank870622/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124019923
git clone --depth 1 --no-tags https://github.com/MiaoJiamin/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125503226
git clone --depth 1 --no-tags https://github.com/mohammadmoustafa/CSCB58-Winter-2018-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124675088
git clone --depth 1 --no-tags https://github.com/vishrutdixit/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122686038
git clone --depth 1 --no-tags https://github.com/josephadisaputro/EECS2021-LABK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122671768
git clone --depth 1 --no-tags https://github.com/buinich-bohdan/MipS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122920952
git clone --depth 1 --no-tags https://github.com/mickeykagamine/Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122978104
git clone --depth 1 --no-tags https://github.com/hazooree/Parameterized-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125174649
git clone --depth 1 --no-tags https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126160535
git clone --depth 1 --no-tags https://github.com/jotego/jtcores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129527056
git clone --depth 1 --no-tags https://github.com/AleksandarKostovic/Riscy-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129797190
git clone --depth 1 --no-tags https://github.com/adumont/hrm-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128659832
git clone --depth 1 --no-tags https://github.com/tomverbeure/panologic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129553257
git clone --depth 1 --no-tags https://github.com/scluconn/DA_PUF_Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128781882
git clone --depth 1 --no-tags https://github.com/thu-cs-lab/thinpad_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128057855
git clone --depth 1 --no-tags https://github.com/ic7x24/verilog-mini-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127601528
git clone --depth 1 --no-tags https://github.com/RuiMachado39/TDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126007503
git clone --depth 1 --no-tags https://github.com/tomverbeure/color3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128564305
git clone --depth 1 --no-tags https://github.com/buttercutter/riffa2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128929297
git clone --depth 1 --no-tags https://github.com/praveenkhemalapure/DDR3-controller-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127371837
git clone --depth 1 --no-tags https://github.com/stremovsky/moneroasic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126216465
git clone --depth 1 --no-tags https://github.com/tomverbeure/upduino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125693639
git clone --depth 1 --no-tags https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129584237
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/AHB_APB-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130273820
git clone --depth 1 --no-tags https://github.com/kailiuXD/xdcom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129050181
git clone --depth 1 --no-tags https://github.com/YucanLiu/VLSI_SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128135131
git clone --depth 1 --no-tags https://github.com/tjsparks5/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127572922
git clone --depth 1 --no-tags https://github.com/wenalan123/LED-light-water.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125732403
git clone --depth 1 --no-tags https://github.com/ProfessorHuang/Basys2-Verilog-E-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129607899
git clone --depth 1 --no-tags https://github.com/go4retro/CoCoMEMJr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126902346
git clone --depth 1 --no-tags https://github.com/Peefy/modulation_2ASK_QPSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126689099
git clone --depth 1 --no-tags https://github.com/shirriff/vga-fpga-fizzbuzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127683055
git clone --depth 1 --no-tags https://github.com/juanmard/collection-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127044786
git clone --depth 1 --no-tags https://github.com/hustmf/Electric-Piano-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128053291
git clone --depth 1 --no-tags https://github.com/imjustadog/AE-PCIE-DMA-AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127915572
git clone --depth 1 --no-tags https://github.com/Austinsuyoyo/EdgeDetectByVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130035268
git clone --depth 1 --no-tags https://github.com/maomran/APB-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129658257
git clone --depth 1 --no-tags https://github.com/AlexanderKnapik/Amiga-A501-RAM-Expansion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127217549
git clone --depth 1 --no-tags https://github.com/borisfba/fpga-distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127636227
git clone --depth 1 --no-tags https://github.com/IdlessChaye/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129750547
git clone --depth 1 --no-tags https://github.com/fusesoc/wb_altera_ddr_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126644138
git clone --depth 1 --no-tags https://github.com/adki/BmpHandleVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129032487
git clone --depth 1 --no-tags https://github.com/ANAN030/Vivado_Basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127427736
git clone --depth 1 --no-tags https://github.com/sarthi92/cpu_cisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126213035
git clone --depth 1 --no-tags https://github.com/programmerjake/rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126104309
git clone --depth 1 --no-tags https://github.com/scott0123/GravSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128100618
git clone --depth 1 --no-tags https://github.com/apurvn/Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128828629
git clone --depth 1 --no-tags https://github.com/volltin/cod-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129199254
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-A7-35-Pmod-I2S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128250531
git clone --depth 1 --no-tags https://github.com/yutongshen/ICContest-2012-Preliminary-NANDFlashMemoryController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126098770
git clone --depth 1 --no-tags https://github.com/amanmibra/lcd-de2-115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129030866
git clone --depth 1 --no-tags https://github.com/ZJUNIX/ZJUNIX-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127311496
git clone --depth 1 --no-tags https://github.com/bauman-robotics/FPGA_ping_pong_De2_115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130360932
git clone --depth 1 --no-tags https://github.com/StanfordAHA/TestBenchGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129309275
git clone --depth 1 --no-tags https://github.com/wishx97/Computer-Organization-NCTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128361114
git clone --depth 1 --no-tags https://github.com/IamVNIE/V7_ETHERNET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128831777
git clone --depth 1 --no-tags https://github.com/FPGAwars/toolchain-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128204663
git clone --depth 1 --no-tags https://github.com/Xyene/t258-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127237152
git clone --depth 1 --no-tags https://github.com/nickschiffer/fsm_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128497744
git clone --depth 1 --no-tags https://github.com/cczzaa101/OSU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129670804
git clone --depth 1 --no-tags https://github.com/MeenakshiSivapriya/Networking-in-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130080034
git clone --depth 1 --no-tags https://github.com/chinkwo/FPGA_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128510369
git clone --depth 1 --no-tags https://github.com/mattvenn/icestick-multisegment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126504619
git clone --depth 1 --no-tags https://github.com/BlackWild/frequency-meter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129607091
git clone --depth 1 --no-tags https://github.com/mmicko/spi_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128420034
git clone --depth 1 --no-tags https://github.com/laekov/capiano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129846834
git clone --depth 1 --no-tags https://github.com/koopahi/Secure-IJTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127959218
git clone --depth 1 --no-tags https://github.com/wenalan123/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128620946
git clone --depth 1 --no-tags https://github.com/harishyvs/Polar-codes---Hardware---Decoders-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125693702
git clone --depth 1 --no-tags https://github.com/sensille/stpcntrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129584870
git clone --depth 1 --no-tags https://github.com/ChandulaNethmal/Implemet-a-UART-link-on-FPGA-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129056637
git clone --depth 1 --no-tags https://github.com/e173101/OlabCorrelator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128602030
git clone --depth 1 --no-tags https://github.com/arutema47/mips_cpudesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125946692
git clone --depth 1 --no-tags https://github.com/krshrimali/VLSI-Implementation-Of-Deep-Neural-Networks-Using-Stochastic-Computing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128661997
git clone --depth 1 --no-tags https://github.com/raymondtruong/connect-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126038148
git clone --depth 1 --no-tags https://github.com/evsvikash/audioCard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126462886
git clone --depth 1 --no-tags https://github.com/mfro0/deca_mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126793061
git clone --depth 1 --no-tags https://github.com/tianjin95/MNOC_3rd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129542656
git clone --depth 1 --no-tags https://github.com/hajime725/verilogSPDIFdecorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126259723
git clone --depth 1 --no-tags https://github.com/dandolbilov/blake512_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126950537
git clone --depth 1 --no-tags https://github.com/utashih/danmaku-bird-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125722378
git clone --depth 1 --no-tags https://github.com/marsohod4you/Raspberry-to-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129892336
git clone --depth 1 --no-tags https://github.com/marcypm/Viterbi_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129146044
git clone --depth 1 --no-tags https://github.com/imewl/spiflash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130214303
git clone --depth 1 --no-tags https://github.com/AlexeyBurovMoscow/ReedSolomon_coder_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128765414
git clone --depth 1 --no-tags https://github.com/palca2093/CircuitosDigitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129052870
git clone --depth 1 --no-tags https://github.com/jkchawla/Verilog-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130260754
git clone --depth 1 --no-tags https://github.com/sos1sos2Sixteen/pipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127618344
git clone --depth 1 --no-tags https://github.com/yutongshen/ICContest-2018-Preliminary-HuffmanCoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126275135
git clone --depth 1 --no-tags https://github.com/ANAN030/Vivado_NewMyIP_NO-Constraint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129279962
git clone --depth 1 --no-tags https://github.com/kmahsi/CA_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126593540
git clone --depth 1 --no-tags https://github.com/Mahaoqu/y86-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126915821
git clone --depth 1 --no-tags https://github.com/turkmavisi/FPGA-Guitar-Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126164601
