$date
	Tue Sep 08 14:08:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$var reg 1 + D $end
$var integer 32 , i [31:0] $end
$scope module b27 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#5
0"
0'
0$
0#
1+
b1 ,
#10
0%
1$
1'
1#
1!
1*
0+
b10 ,
#15
0#
1%
1+
b11 ,
#20
0$
1"
0'
1)
0*
0+
b100 ,
#25
1'
1$
0&
1+
b101 ,
#30
1#
1*
0+
b110 ,
#35
0$
0"
1&
0#
0!
1+
b111 ,
#40
1#
1!
1$
1"
1%
1(
0)
0*
0+
b1000 ,
#45
0#
1+
b1001 ,
#50
x%
x&
x#
x!
x'
x$
x"
x(
x)
x*
x+
b1010 ,
#55
b1011 ,
#60
b1100 ,
#65
b1101 ,
#70
b1110 ,
#75
b1111 ,
#80
