<!DOCTYPE HTML>
<html>

<head>
  <title>Akash Poptani</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
          <!-- class="logo_colour", allows you to change the colour of the text -->
        <h1><br/>Akash Poptani</h1>
<!--        <h2>Simple. Contemporary. Website Template.</h2> -->
      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li><a href="index.html">About</a></li>
          <li><a href="research.html">Research interests</a></li>
          <li class="selected"><a href="publications.html">Projects and Publications</a></li>
          <li><a href="internships.html">Internships</a></li>
          <li><a href="teaching.html">Teaching</a></li>
          <li><a href="organisation.html">Organisations</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        
        <h2>Publications</h2>
          <ol style="font-size: 16px;">
          <b>SANNA: Secure Acceleration of Neural Network Applications</b> <a href = "https://ieeexplore.ieee.org/document/10089929">paper</a><br/>
          Akash Poptani, Abhishek Mittal, Rishit Saiya, Rajshekar Kalayappan and Sandeep Chandran<br/>
          International Conference on VLSI Design (VLSID'23), Hyderabad, India, 2023. 
          </ol>
          <ol style="font-size: 16px;">
            <b>Under Submission</b><br/>
            <b>TFCM: Transformer-Focused Cache Management
              with Broad Compatibility for Multi-Core AI
              Accelerators</b> <!--<a href = "https://ieeexplore.ieee.org/document/10089929">paper</a>--><br/>
              Chengtao Lai, Zhongchun Zhou, Akash Poptani, Wei Zhang <br/>
              International Symposium on High-Performance Computer Architecture (HPCA), 2024. 
            </ol>
          <ol style="font-size: 16px;">
            <b>Under Submission</b><br/>
              <b>CASH: Criticality-Aware Split Hybrid L1 Data Cache</b> <!--<a href = "https://ieeexplore.ieee.org/document/10089929">paper</a>--><br/>
              Shruthi K, Meenakshi Atkade, Akash Poptani, Rajshekar Kalayappan and Sandeep Chandran<br/>
              International Symposium on High-Performance Computer Architecture (HPCA), 2024. 
          </ol>

          <h2>Current Projects</h2>
          <ol>
                <ul style="font-size: 16px;">
                  <li>
                      <b>Design and Development of Runtime Monitor Processors</b><br/>
                      Demonstrated comprehension of Runtime Verification, Monitorability, and the rt-R2U2 framework. Actively engaged in implementing Temporal-Logic Based Runtime Observer Pairs for effective System Health Management (SHM) in real-time systems. Executed FSM model implementations, specifically in Haskell on the CLASH compiler, as part of monitoring processor development.<br/>
                  </li>
                  <li>
                      <b>Extending the Tejas architectural simulator with power (McPAT) and temperature
                        (Hotspot) modeling capabilities</b><br/>
                        Effectively familiarized with Tejas and McPat frameworks, successfully integrating them to support accurate power calculations. Expanded proficiency to include temperature computations, enabling ongoing tracking of power and temperature variations during program execution.                
                  </li>
                  <li>
                    <b>Drought Prediction using ML/DL Techniques</b><br/>
                    Led research initiative utilizing machine learning to enhance drought prediction accuracy, emphasizing socio-economic and environmental impacts. Investigated diverse ML algorithms, including Support Vector Regressor, KNN, and LSTM. Developed and improved ML prototypes through innovative simulations and expanded datasets. Evaluated practicality in real-world drought prediction, addressing economic, environmental, and societal aspects. Pioneering work poised to revolutionize water resource management by advancing drought prediction accuracy.                 
                </li>
                  <li>
                    <b>Exploiting Criticality using Hardware Prefetching and Branch Prediction Techniques </b><br/>
                    Implementing Criticality Aware Tiered Cache Hierarchy.
                    Understanding other Memory Technologies and integrate them within cache to gain better performance.
                    Performing experiments on Branch predictors to optimise the use of criticality on different sizes of cache.
               </li>
                </ul>
                </ol>
                <h2>Mini Projects</h2>
          <ol>
                <ul style="font-size: 16px;">
                  <li>
                      <b>Breadboard Implementation of Calculator Design</b><br/>
                      Digital Design (RTL Model) was created using different gates. The gates were initially designed using CMOS logic.
                    </li>
                  <li>
                      <b>Understanding Modern Aspects of Processors using Simulators</b><br/>
                      Comparative study of passive cooling techniques(Heat sink, Heat spreader, Fans, fluids in pipes using cooling mechanisms) to prevent over heating of systems. Learning Sniper(changing existing system models), HotSpot(monitoring on-chip temperature for different
                      parameters) and 3D-ICE(3D-Interlayer Cooling Emulator with inter-tier Microchannel Liquid Cooling)
                      simulators.
                  </li>
                  <li>
                    <b>Implementation of MIPS using Verilog</b><br/>
                    Understanding digital circuits, implementing combinational and sequential circuits on xilinx, writing assembly code and integrating the whole system.
                </li>
                </ul>
          </ol>
          <h2>Course Projects</h2>
          <ol>
            <ul style="font-size: 16px;">
              <li>
                  <b>Treasure Hunt, Snakes and Ladders</b><br/><i style = "text-align: right">Computer Programming Lab</i><br/>
                  Usage of Binary file and multiple library functions to program Minesweeper and Snakes and Ladders games using C Language
                </li>
              <li>
                  <b>Implementation of Digital Modulation Schemes</b><br/><i style = "text-align: right">Communications Lab</i><br/>
                  Modulator, Demodulator, Symbols to Bits functions were created for Modulation Schemes(BPSK, QPSK, 16QAM) using MATLAB. Repetition and Interleaver Techniques were implemented later.
              </li>
              <li>
                <b>Implementation of Object Detection on Raspberry Pi</b><br/><i style = "text-align: right">Hands On Engineering Lab</i><br/>
                Installed Raspian OS, then used pretrained model of Tensorflow lite to detect the object and face mask.
            </li>
            </ul>
      </ol>
      </div>
    </div>
  </div>
</body>
</html>
