PROJECT_DIR=rtl/verilog/adv_debug_sys/Hardware/altera_virtual_jtag/rtl/vhdl/
PROJECT_SRC=altera_virtual_jtag.vhd
