# do {top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:21:58 on May 15,2024
# vlog -incr -mfcu -work xil_defaultlib ../../../../../HDL_Gen/DVBS/alphaScramble.v ../../../../../HDL_Gen/DVBS/SinDataIn.v ../../../../vivado.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v ../../../../vivado.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v ../../../../vivado.ip_user_files/bd/top/ip/top_SinDataIn_0_0/sim/top_SinDataIn_0_0.v ../../../../vivado.ip_user_files/bd/top/sim/top.v ../../../../vivado.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v ../../../../vivado.gen/sources_1/bd/top/hdl/top_wrapper.v ../../../../vivado.srcs/sim_1/new/top_tb.v 
# -- Skipping module alphaScramble
# -- Skipping module SinDataIn
# -- Skipping module top_alphaScramble_0_0
# -- Skipping module top_xlconstant_0_0
# -- Skipping module top_SinDataIn_0_0
# -- Skipping module top
# -- Skipping module top_sim_clk_gen_0_0
# -- Skipping module top_wrapper
# -- Skipping module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 11:21:58 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:21:58 on May 15,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:21:58 on May 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
