<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2464" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2464{left:443px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_2464{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2464{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2464{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2464{left:359px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_2464{left:69px;bottom:978px;letter-spacing:-0.13px;}
#t7_2464{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t8_2464{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_2464{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_2464{left:69px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2464{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_2464{left:69px;bottom:865px;letter-spacing:-0.12px;}
#td_2464{left:69px;bottom:842px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_2464{left:69px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tf_2464{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_2464{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_2464{left:69px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#ti_2464{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_2464{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tk_2464{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_2464{left:69px;bottom:689px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tm_2464{left:69px;bottom:672px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_2464{left:69px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#to_2464{left:69px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_2464{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_2464{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_2464{left:69px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_2464{left:69px;bottom:541px;letter-spacing:-0.13px;}
#tt_2464{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tu_2464{left:69px;bottom:499px;letter-spacing:-0.11px;}
#tv_2464{left:69px;bottom:481px;letter-spacing:-0.12px;}
#tw_2464{left:90px;bottom:463px;letter-spacing:-0.1px;}
#tx_2464{left:69px;bottom:444px;letter-spacing:-0.11px;}
#ty_2464{left:69px;bottom:426px;letter-spacing:-0.12px;}
#tz_2464{left:90px;bottom:408px;letter-spacing:-0.1px;}
#t10_2464{left:69px;bottom:389px;letter-spacing:-0.11px;}
#t11_2464{left:69px;bottom:371px;letter-spacing:-0.12px;}
#t12_2464{left:90px;bottom:353px;letter-spacing:-0.1px;}
#t13_2464{left:69px;bottom:334px;letter-spacing:-0.11px;}
#t14_2464{left:69px;bottom:316px;letter-spacing:-0.13px;}
#t15_2464{left:69px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_2464{left:90px;bottom:279px;letter-spacing:-0.09px;}
#t17_2464{left:90px;bottom:261px;letter-spacing:-0.11px;}
#t18_2464{left:90px;bottom:243px;letter-spacing:-0.11px;}
#t19_2464{left:117px;bottom:224px;letter-spacing:-0.11px;}
#t1a_2464{left:145px;bottom:206px;letter-spacing:-0.12px;}
#t1b_2464{left:196px;bottom:188px;letter-spacing:-0.12px;}
#t1c_2464{left:117px;bottom:169px;letter-spacing:-0.09px;}
#t1d_2464{left:145px;bottom:151px;letter-spacing:-0.12px;}
#t1e_2464{left:365px;bottom:151px;letter-spacing:-0.12px;}
#t1f_2464{left:172px;bottom:133px;letter-spacing:-0.12px;}
#t1g_2464{left:172px;bottom:114px;letter-spacing:-0.1px;}
#t1h_2464{left:365px;bottom:114px;letter-spacing:-0.12px;}
#t1i_2464{left:82px;bottom:1065px;letter-spacing:-0.14px;}
#t1j_2464{left:140px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1k_2464{left:260px;bottom:1065px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1l_2464{left:415px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1m_2464{left:576px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1n_2464{left:735px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1o_2464{left:97px;bottom:1040px;}
#t1p_2464{left:148px;bottom:1040px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_2464{left:245px;bottom:1040px;letter-spacing:-0.12px;}
#t1r_2464{left:408px;bottom:1040px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_2464{left:567px;bottom:1040px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_2464{left:756px;bottom:1040px;letter-spacing:-0.17px;}
#t1u_2464{left:97px;bottom:1016px;}
#t1v_2464{left:164px;bottom:1016px;letter-spacing:-0.11px;}
#t1w_2464{left:243px;bottom:1016px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_2464{left:408px;bottom:1016px;letter-spacing:-0.12px;}
#t1y_2464{left:567px;bottom:1016px;letter-spacing:-0.12px;}
#t1z_2464{left:756px;bottom:1016px;letter-spacing:-0.16px;}

.s1_2464{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2464{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2464{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2464{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2464{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2464{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2464{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2464" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2464Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2464" style="-webkit-user-select: none;"><object width="935" height="1210" data="2464/2464.svg" type="image/svg+xml" id="pdf2464" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2464" class="t s1_2464">VPERMT2W/D/Q/PS/PDâ€”Full Permute From Two Tables Overwriting One Table </span>
<span id="t2_2464" class="t s2_2464">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2464" class="t s1_2464">5-502 </span><span id="t4_2464" class="t s1_2464">Vol. 2C </span>
<span id="t5_2464" class="t s3_2464">Instruction Operand Encoding </span>
<span id="t6_2464" class="t s4_2464">Description </span>
<span id="t7_2464" class="t s5_2464">Permutes 16-bit/32-bit/64-bit values in the first operand and the third operand (the second source operand) using </span>
<span id="t8_2464" class="t s5_2464">indices in the second operand (the first source operand) to select elements from the first and third operands. The </span>
<span id="t9_2464" class="t s5_2464">selected elements are written to the destination operand (the first operand) according to the writemask k1. </span>
<span id="ta_2464" class="t s5_2464">The first and second operands are ZMM/YMM/XMM registers. The second operand contains input indices to select </span>
<span id="tb_2464" class="t s5_2464">elements from the two input tables in the 1st and 3rd operands. The first operand is also the destination of the </span>
<span id="tc_2464" class="t s5_2464">result. </span>
<span id="td_2464" class="t s5_2464">D/Q/PS/PD element versions: The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit </span>
<span id="te_2464" class="t s5_2464">memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. Broadcast from the </span>
<span id="tf_2464" class="t s5_2464">low 32/64-bit memory location is performed if EVEX.b and the id bit for table selection are set (selecting table_2). </span>
<span id="tg_2464" class="t s5_2464">Dword/PS versions: The id bit for table selection is bit 4/3/2, depending on VL=512, 256, 128. Bits </span>
<span id="th_2464" class="t s5_2464">[3:0]/[2:0]/[1:0] of each element in the input index vector select an element within the two source operands, If </span>
<span id="ti_2464" class="t s5_2464">the id bit is 0, table_1 (the first source) is selected; otherwise the second source operand is selected. </span>
<span id="tj_2464" class="t s5_2464">Qword/PD versions: The id bit for table selection is bit 3/2/1, and bits [2:0]/[1:0] /bit 0 selects element within each </span>
<span id="tk_2464" class="t s5_2464">input table. </span>
<span id="tl_2464" class="t s5_2464">Word element versions: The second source operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit </span>
<span id="tm_2464" class="t s5_2464">memory location. The id bit for table selection is bit 5/4/3, and bits [4:0]/[3:0]/[2:0] selects element within each </span>
<span id="tn_2464" class="t s5_2464">input table. </span>
<span id="to_2464" class="t s5_2464">Note that these instructions permit a 16-bit/32-bit/64-bit value in the source operands to be copied to more than </span>
<span id="tp_2464" class="t s5_2464">one location in the destination operand. Note also that in this case, the same index can be reused for example for </span>
<span id="tq_2464" class="t s5_2464">a second iteration, while the table elements being permuted are overwritten. </span>
<span id="tr_2464" class="t s5_2464">Bits (MAXVL-1:256/128) of the destination are zeroed for VL=256,128. </span>
<span id="ts_2464" class="t s4_2464">Operation </span>
<span id="tt_2464" class="t s6_2464">VPERMT2W (EVEX encoded versions) </span>
<span id="tu_2464" class="t s7_2464">(KL, VL) = (8, 128), (16, 256), (32, 512) </span>
<span id="tv_2464" class="t s7_2464">IF VL = 128 </span>
<span id="tw_2464" class="t s7_2464">id := 2 </span>
<span id="tx_2464" class="t s7_2464">FI; </span>
<span id="ty_2464" class="t s7_2464">IF VL = 256 </span>
<span id="tz_2464" class="t s7_2464">id := 3 </span>
<span id="t10_2464" class="t s7_2464">FI; </span>
<span id="t11_2464" class="t s7_2464">IF VL = 512 </span>
<span id="t12_2464" class="t s7_2464">id := 4 </span>
<span id="t13_2464" class="t s7_2464">FI; </span>
<span id="t14_2464" class="t s7_2464">TMP_DEST := DEST </span>
<span id="t15_2464" class="t s7_2464">FOR j := 0 TO KL-1 </span>
<span id="t16_2464" class="t s7_2464">i := j * 16 </span>
<span id="t17_2464" class="t s7_2464">off := 16*SRC1[i+id:i] </span>
<span id="t18_2464" class="t s7_2464">IF k1[j] OR *no writemask* </span>
<span id="t19_2464" class="t s7_2464">THEN </span>
<span id="t1a_2464" class="t s7_2464">DEST[i+15:i]=SRC1[i+id+1] ? SRC2[off+15:off] </span>
<span id="t1b_2464" class="t s7_2464">: TMP_DEST[off+15:off] </span>
<span id="t1c_2464" class="t s7_2464">ELSE </span>
<span id="t1d_2464" class="t s7_2464">IF *merging-masking* </span><span id="t1e_2464" class="t s7_2464">; merging-masking </span>
<span id="t1f_2464" class="t s7_2464">THEN *DEST[i+15:i] remains unchanged* </span>
<span id="t1g_2464" class="t s7_2464">ELSE </span><span id="t1h_2464" class="t s7_2464">; zeroing-masking </span>
<span id="t1i_2464" class="t s6_2464">Op/En </span><span id="t1j_2464" class="t s6_2464">Tuple Type </span><span id="t1k_2464" class="t s6_2464">Operand 1 </span><span id="t1l_2464" class="t s6_2464">Operand 2 </span><span id="t1m_2464" class="t s6_2464">Operand 3 </span><span id="t1n_2464" class="t s6_2464">Operand 4 </span>
<span id="t1o_2464" class="t s7_2464">A </span><span id="t1p_2464" class="t s7_2464">Full Mem </span><span id="t1q_2464" class="t s7_2464">ModRM:reg (r,w) </span><span id="t1r_2464" class="t s7_2464">EVEX.vvvv (r) </span><span id="t1s_2464" class="t s7_2464">ModRM:r/m (r) </span><span id="t1t_2464" class="t s7_2464">N/A </span>
<span id="t1u_2464" class="t s7_2464">B </span><span id="t1v_2464" class="t s7_2464">Full </span><span id="t1w_2464" class="t s7_2464">ModRM:reg (r, w) </span><span id="t1x_2464" class="t s7_2464">EVEX.vvvv (r) </span><span id="t1y_2464" class="t s7_2464">ModRM:r/m (r) </span><span id="t1z_2464" class="t s7_2464">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
