---
aliases:
  - "LUT"
  - "Look-Up Table"
  - "—Ç–∞–±–ª–∏—Ü–∞ –ø–æ–¥—Å—Ç–∞–Ω–æ–≤–∫–∏"
tags:
  - "#hardware #fpga #logic"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ/–ª–æ–≥–∏–∫–∞"
---

## üìå LUT  
[[LUT]] (Look-Up Table) ‚Äî –±–∞–∑–æ–≤—ã–π –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º—ã–π –ª–æ–≥–∏—á–µ—Å–∫–∏–π —ç–ª–µ–º–µ–Ω—Ç –≤ [[FPGA]], —Ä–µ–∞–ª–∏–∑—É—é—â–∏–π –ø—Ä–æ–∏–∑–≤–æ–ª—å–Ω—ã–µ –±—É–ª–µ–≤—ã —Ñ—É–Ω–∫—Ü–∏–∏ —Å —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω—ã–º —á–∏—Å–ª–æ–º –≤—Ö–æ–¥–æ–≤.

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
[[LUT]] –ø—Ä–µ–¥—Å—Ç–∞–≤–ª—è–µ—Ç —Å–æ–±–æ–π –Ω–µ–±–æ–ª—å—à—É—é –ø–∞–º—è—Ç—å (–æ–±—ã—á–Ω–æ 4‚Äì6 –±–∏—Ç –≤—Ö–æ–¥–∞), –≤ –∫–æ—Ç–æ—Ä–æ–π –∑–∞—Ä–∞–Ω–µ–µ –∑–∞–ø–∏—Å–∞–Ω—ã –≤—ã—Ö–æ–¥–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è —Ñ—É–Ω–∫—Ü–∏–∏ –¥–ª—è –≤—Å–µ—Ö –≤–æ–∑–º–æ–∂–Ω—ã—Ö –∫–æ–º–±–∏–Ω–∞—Ü–∏–π –≤—Ö–æ–¥–æ–≤.  
–ü—Ä–∏ –ø–æ–¥–∞—á–µ –≤—Ö–æ–¥–Ω–æ–≥–æ –Ω–∞–±–æ—Ä–∞ –∞–¥—Ä–µ—Å—É–µ—Ç—Å—è —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É—é—â–∞—è —è—á–µ–π–∫–∞ ‚Äî –∏ –Ω–∞ –≤—ã—Ö–æ–¥–µ –ø–æ–ª—É—á–∞–µ—Ç—Å—è —Ä–µ–∑—É–ª—å—Ç–∞—Ç –ª–æ–≥–∏—á–µ—Å–∫–æ–π –æ–ø–µ—Ä–∞—Ü–∏–∏.

–ü—Ä–∏–º–µ—Ä: 2-–≤—Ö–æ–¥–æ–≤–∞—è LUT –º–æ–∂–µ—Ç —Ä–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å –ª—é–±—É—é —Ñ—É–Ω–∫—Ü–∏—é `f(A, B)` ‚Äî AND, OR, XOR –∏ –¥—Ä., –∑–∞–¥–∞–≤ —Ç–∞–±–ª–∏—Ü—É –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏.

### –ö–æ–Ω—Å—Ç—Ä—É–∫—Ü–∏—è LUT:

- `n` –≤—Ö–æ–¥–æ–≤ (–æ–±—ã—á–Ω–æ 4, 5 –∏–ª–∏ 6)
- `2^n` –±–∏—Ç –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏ (—Ç–∞–±–ª–∏—Ü–∞ –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏)
- 1 –≤—ã—Ö–æ–¥ (–∏–Ω–æ–≥–¥–∞ –±–æ–ª—å—à–µ, –µ—Å–ª–∏ LUT –∫–æ–º–±–∏–Ω–∏—Ä–æ–≤–∞–Ω–∞)
- –ò–Ω–æ–≥–¥–∞ —Å–æ–¥–µ—Ä–∂–∏—Ç [[MUX]] –∏ —Ç—Ä–∏–≥–≥–µ—Ä –Ω–∞ –≤—ã—Ö–æ–¥–µ

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –û–±–ª–∞—Å—Ç—å –ø—Ä–∏–º–µ–Ω–µ–Ω–∏—è           | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ                            |
| ---------------------------- | ------------------------------------- |
| [[FPGA]]                     | –ë–∞–∑–æ–≤—ã–π —Å—Ç—Ä–æ–∏—Ç–µ–ª—å–Ω—ã–π –±–ª–æ–∫ –≤ [[CLB]]   |
| [[Programmable Logic]]       | –†–µ–∞–ª–∏–∑–∞—Ü–∏—è –±—É–ª–µ–≤—ã—Ö –≤—ã—Ä–∞–∂–µ–Ω–∏–π          |
| Finite State Machine [[FSM]] | –ü–æ—Å—Ç—Ä–æ–µ–Ω–∏–µ –ª–æ–≥–∏–∫–∏ —Å–æ—Å—Ç–æ—è–Ω–∏–π           |
| [[DSP]] Blocks               | –ë—ã—Å—Ç—Ä–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è —É–ø—Ä–∞–≤–ª—è—é—â–µ–π –ª–æ–≥–∏–∫–∏ |

## üíª –ü—Ä–∏–º–µ—Ä (–Ω–∞ Verilog)

```verilog
// –†–µ–∞–ª–∏–∑–∞—Ü–∏—è —Ñ—É–Ω–∫—Ü–∏–∏ XOR —á–µ—Ä–µ–∑ LUT-–ø–æ–¥–æ–±–Ω—É—é —Ç–∞–±–ª–∏—Ü—É
module xor_gate(input a, input b, output y);
  assign y = a ^ b;
endmodule
````

## üìê –°—Ö–µ–º–∞ LUT-4

```
 –í—Ö–æ–¥—ã: A, B, C, D
     ‚Üì‚Üì‚Üì‚Üì
+------------------+
|  –¢–∞–±–ª–∏—Ü–∞ 16 –±–∏—Ç  | ‚Üê (–∞–¥—Ä–µ—Å–∏—Ä—É–µ—Ç—Å—è –≤—Ö–æ–¥–∞–º–∏)
+------------------+
         ‚Üì
       –í—ã—Ö–æ–¥
```

### ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ì–∏–±–∫–æ—Å—Ç—å: —Ä–µ–∞–ª–∏–∑—É–µ—Ç –ª—é–±—É—é —Ñ—É–Ω–∫—Ü–∏—é —Å n –≤—Ö–æ–¥–∞–º–∏
    
- –ë—ã—Å—Ç—Ä–∞—è —Ä–∞–±–æ—Ç–∞ ‚Äî –æ–¥–Ω–æ–∫—Ä–∞—Ç–Ω–æ–µ –æ–±—Ä–∞—â–µ–Ω–∏–µ –∫ —Ç–∞–±–ª–∏—Ü–µ
    
- –ú–∏–Ω–∏–º–∞–ª—å–Ω–æ–µ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏–µ –Ω–∞ —É—Ä–æ–≤–Ω–µ –ª–æ–≥–∏–∫–∏
    

### ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–µ –ø–æ —á–∏—Å–ª—É –≤—Ö–æ–¥–æ–≤ (–æ–±—ã—á–Ω–æ –¥–æ 6)
    
- –°–ª–æ–∂–Ω—ã–µ —Ñ—É–Ω–∫—Ü–∏–∏ —Ç—Ä–µ–±—É—é—Ç –Ω–µ—Å–∫–æ–ª—å–∫–∏—Ö LUT –∏ [[Routing Matrix]]
    
- –ù–∏–∑–∫–∞—è —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å –ø—Ä–∏ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ –∞—Ä–∏—Ñ–º–µ—Ç–∏–∫–∏ –±–µ–∑ [[DSP Blocks]]