

================================================================
== Vivado HLS Report for 'prefetch'
================================================================
* Date:           Thu Mar 26 16:06:31 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     618|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     21|
|Register         |        -|      -|     101|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     719|    938|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |prefetch_AXILiteS_s_axi_U    |prefetch_AXILiteS_s_axi    |        0|      0|  106|  168|
    |prefetch_SOURCE_BUS_m_axi_U  |prefetch_SOURCE_BUS_m_axi  |        2|      0|  512|  580|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|      0|  618|  748|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_flag_1_2_fu_147_p2  |     +    |      0|  0|   2|           2|           1|
    |c_flag_1_3_fu_170_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_4_fu_189_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_5_fu_209_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_6_fu_227_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_7_fu_248_p2  |     +    |      0|  0|   4|           4|           1|
    |c_flag_1_8_fu_267_p2  |     +    |      0|  0|   4|           4|           1|
    |c_flag_1_9_fu_287_p2  |     +    |      0|  0|   4|           4|           1|
    |tmp_1_1_fu_118_p2     |   icmp   |      0|  0|  11|          32|           1|
    |tmp_1_2_fu_141_p2     |   icmp   |      0|  0|  11|          32|           2|
    |tmp_1_3_fu_161_p2     |   icmp   |      0|  0|  11|          32|           2|
    |tmp_1_4_fu_183_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_5_fu_203_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_6_fu_221_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_7_fu_239_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_8_fu_261_p2     |   icmp   |      0|  0|  11|          32|           4|
    |tmp_1_9_fu_281_p2     |   icmp   |      0|  0|  11|          32|           4|
    |tmp_1_fu_112_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_fu_299_p2         |   icmp   |      0|  0|   2|           4|           4|
    |c_flag_1_1_fu_127_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_1_fu_134_p3  |  select  |      0|  0|   2|           1|           2|
    |p_c_flag_2_fu_153_p3  |  select  |      0|  0|   2|           1|           2|
    |p_c_flag_3_fu_176_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_4_fu_195_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_5_fu_214_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_6_fu_232_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_7_fu_254_p3  |  select  |      0|  0|   4|           1|           4|
    |p_c_flag_8_fu_273_p3  |  select  |      0|  0|   4|           1|           4|
    |p_c_flag_9_fu_292_p3  |  select  |      0|  0|   4|           1|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 169|         360|          69|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |SOURCE_BUS_blk_n_AR                |   1|          2|    1|          2|
    |SOURCE_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                          |  18|         20|    1|         20|
    |ap_sig_ioackin_SOURCE_BUS_ARREADY  |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  21|         26|    4|         26|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  19|   0|   19|          0|
    |ap_reg_ioackin_SOURCE_BUS_ARREADY  |   1|   0|    1|          0|
    |p_c_flag_2_reg_331                 |   2|   0|    2|          0|
    |p_c_flag_4_reg_341                 |   3|   0|    3|          0|
    |p_c_flag_5_reg_347                 |   3|   0|    3|          0|
    |p_c_flag_6_reg_353                 |   3|   0|    3|          0|
    |p_c_flag_8_reg_363                 |   4|   0|    4|          0|
    |reg_88                             |  32|   0|   32|          0|
    |source1_reg_309                    |  30|   0|   30|          0|
    |tmp_1_1_reg_326                    |   1|   0|    1|          0|
    |tmp_1_3_reg_336                    |   1|   0|    1|          0|
    |tmp_1_7_reg_358                    |   1|   0|    1|          0|
    |tmp_1_reg_320                      |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 101|   0|  101|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |   prefetch   | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |   prefetch   | return value |
|interrupt                  | out |    1| ap_ctrl_hs |   prefetch   | return value |
|m_axi_SOURCE_BUS_AWVALID   | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWREADY   |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWADDR    | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWID      | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWLEN     | out |    8|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWSIZE    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWBURST   | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWLOCK    | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWCACHE   | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWPROT    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWQOS     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWREGION  | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWUSER    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WVALID    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WREADY    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WDATA     | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WSTRB     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WLAST     | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WID       | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WUSER     | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARVALID   | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARREADY   |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARADDR    | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARID      | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARLEN     | out |    8|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARSIZE    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARBURST   | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARLOCK    | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARCACHE   | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARPROT    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARQOS     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARREGION  | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARUSER    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RVALID    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RREADY    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RDATA     |  in |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RLAST     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RID       |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RUSER     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RRESP     |  in |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BVALID    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BREADY    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BRESP     |  in |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BID       |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BUSER     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

