

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Thu Nov 21 22:03:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.427 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   241601|   241601|  2.416 ms|  2.416 ms|  241601|  241601|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129   |conv2d_Pipeline_VITIS_LOOP_35_4   |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139  |conv2d_Pipeline_VITIS_LOOP_35_46  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |   241600|   241600|       302|          -|          -|   800|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    1302|    1452|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     306|    -|
|Register         |        -|     -|     238|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1540|    2262|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129   |conv2d_Pipeline_VITIS_LOOP_35_4   |        0|   0|  651|  679|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139  |conv2d_Pipeline_VITIS_LOOP_35_46  |        0|   0|  651|  693|    0|
    |mul_5ns_8ns_11_1_1_U52                       |mul_5ns_8ns_11_1_1                |        0|   0|    0|   40|    0|
    |mul_5ns_8ns_11_1_1_U53                       |mul_5ns_8ns_11_1_1                |        0|   0|    0|   40|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        0|   0| 1302| 1452|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_2_fu_284_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln30_fu_250_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln31_2_fu_410_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_336_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln32_fu_404_p2        |         +|   0|  0|  12|           4|           2|
    |add_ln42_2_fu_550_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln42_fu_537_p2        |         +|   0|  0|  18|          11|          11|
    |empty_fu_238_p2           |         +|   0|  0|  17|          11|          11|
    |p_mid1_fu_381_p2          |         +|   0|  0|  17|          11|          11|
    |tmp_fu_232_p2             |         +|   0|  0|  17|          11|          11|
    |tmp_mid1_fu_375_p2        |         +|   0|  0|  17|          11|          11|
    |and_ln6_4_fu_591_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln6_fu_522_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_244_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln31_fu_262_p2       |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln32_fu_316_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln6_10_fu_573_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln6_11_fu_579_p2     |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln6_9_fu_510_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln6_fu_504_p2        |      icmp|   0|  0|  15|           8|           2|
    |or_ln31_fu_322_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_463_p2         |        or|   0|  0|   4|           4|           1|
    |or_ln6_4_fu_585_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln6_fu_516_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln30_fu_328_p3     |    select|   0|  0|   5|           1|           5|
    |select_ln31_10_fu_395_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln31_11_fu_416_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln31_5_fu_276_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln31_6_fu_300_p3   |    select|   0|  0|  10|           1|          11|
    |select_ln31_7_fu_308_p3   |    select|   0|  0|  10|           1|          11|
    |select_ln31_8_fu_342_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln31_9_fu_387_p3   |    select|   0|  0|  10|           1|          11|
    |select_ln31_fu_268_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln35_2_fu_475_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_455_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln6_2_fu_597_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln6_fu_528_p3      |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 504|         201|         280|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         12|    1|         12|
    |f_fu_84                 |   9|          2|    5|         10|
    |grp_fu_149_p0           |  14|          3|   32|         96|
    |grp_fu_722_ce           |  14|          3|    1|          3|
    |grp_fu_722_opcode       |  14|          3|    2|          6|
    |grp_fu_722_p0           |  14|          3|   32|         96|
    |grp_fu_722_p1           |  14|          3|   32|         96|
    |grp_fu_726_ce           |  14|          3|    1|          3|
    |grp_fu_726_p0           |  14|          3|   32|         96|
    |grp_fu_726_p1           |  14|          3|   32|         96|
    |i_fu_76                 |   9|          2|    4|          8|
    |indvar_flatten26_fu_88  |   9|          2|   10|         20|
    |indvar_flatten_fu_80    |   9|          2|    7|         14|
    |input_r_address0        |  14|          3|   11|         33|
    |input_r_address1        |  14|          3|   11|         33|
    |input_r_ce0             |  14|          3|    1|          3|
    |input_r_ce1             |  14|          3|    1|          3|
    |j_fu_72                 |   9|          2|    4|          8|
    |output_r_address0       |  14|          3|   11|         33|
    |output_r_d0             |  14|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 306|         64|  262|        765|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_2_reg_717                                        |  11|   0|   11|          0|
    |ap_CS_fsm                                                 |  11|   0|   11|          0|
    |f_fu_84                                                   |   5|   0|    5|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_76                                                   |   4|   0|    4|          0|
    |indvar_flatten26_fu_88                                    |  10|   0|   10|          0|
    |indvar_flatten_fu_80                                      |   7|   0|    7|          0|
    |j_fu_72                                                   |   4|   0|    4|          0|
    |or_ln32_reg_701                                           |   3|   0|    4|          1|
    |reg_159                                                   |  32|   0|   32|          0|
    |select_ln31_10_reg_685                                    |   4|   0|    4|          0|
    |select_ln31_8_reg_672                                     |   4|   0|    4|          0|
    |select_ln31_9_reg_679                                     |  11|   0|   11|          0|
    |sum_10_loc_fu_96                                          |  32|   0|   32|          0|
    |sum_22_4_loc_fu_100                                       |  32|   0|   32|          0|
    |sum_29_4_loc_fu_92                                        |  32|   0|   32|          0|
    |sum_loc_fu_104                                            |  32|   0|   32|          0|
    |targetBlock2_reg_707                                      |   1|   0|    1|          0|
    |targetBlock_reg_691                                       |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 238|   0|  239|          1|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_694_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_694_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_694_p_opcode  |  out|    2|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_694_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_694_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_308_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_308_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_308_p_opcode  |  out|    5|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_308_p_dout0   |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_308_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_303_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_303_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_303_p_opcode  |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_303_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_303_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_698_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_698_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_698_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_698_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|input_r_address0     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

