
*** Running vivado
    with args -log design_1_4c_multicycle_pipeline_0_22.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_4c_multicycle_pipeline_0_22.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_4c_multicycle_pipeline_0_22.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.254 ; gain = 5.980 ; free physical = 3093 ; free virtual = 41227
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bernard/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_4c_multicycle_pipeline_0_22 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22170
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2650.258 ; gain = 0.000 ; free physical = 258 ; free virtual = 37547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_4c_multicycle_pipeline_0_22' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ip/design_1_4c_multicycle_pipeline_0_22/synth/design_1_4c_multicycle_pipeline_0_22.v:53]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip.v:10]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_mux_325_1_1_1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_mux_325_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_mux_325_1_1_1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_mux_325_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_mux_325_32_1_1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_mux_325_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_mux_325_32_1_1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_mux_325_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_flow_control_loop_pipe_sequential_init' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_flow_control_loop_pipe_sequential_init' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_control_s_axi' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_control_s_axi_ram' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:606]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_control_s_axi_ram' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:606]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:279]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_control_s_axi' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_store' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_mem' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_mem' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized2' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized2' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_store' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_load' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized3' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_mem__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_mem__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized3' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_load' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_write' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized4' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized2' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized2' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized4' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_throttle' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized5' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized3' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized3' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized5' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized6' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized4' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_srl__parameterized4' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_fifo__parameterized6' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_throttle' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized1' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_write' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_read' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized2' [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi_read' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip_gmem_m_axi' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multicycle_pipeline_ip' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_4c_multicycle_pipeline_0_22' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ip/design_1_4c_multicycle_pipeline_0_22/synth/design_1_4c_multicycle_pipeline_0_22.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_control_s_axi.v:366]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module multicycle_pipeline_ip_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module multicycle_pipeline_ip_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module multicycle_pipeline_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.258 ; gain = 0.000 ; free physical = 2173 ; free virtual = 39463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.258 ; gain = 0.000 ; free physical = 2152 ; free virtual = 39442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.258 ; gain = 0.000 ; free physical = 2152 ; free virtual = 39442
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2650.258 ; gain = 0.000 ; free physical = 2119 ; free virtual = 39407
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ip/design_1_4c_multicycle_pipeline_0_22/constraints/multicycle_pipeline_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ip/design_1_4c_multicycle_pipeline_0_22/constraints/multicycle_pipeline_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.098 ; gain = 0.000 ; free physical = 2203 ; free virtual = 39493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2739.098 ; gain = 0.000 ; free physical = 2190 ; free virtual = 39478
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 2328 ; free virtual = 39623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 2328 ; free virtual = 39623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 2328 ; free virtual = 39623
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'e_to_m_address_V_1_reg_18860_pp0_iter2_reg_reg' and it is trimmed from '18' to '16' bits. [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1.v:3474]
WARNING: [Synth 8-3936] Found unconnected internal register 'e_to_m_address_V_1_reg_18860_pp0_iter1_reg_reg' and it is trimmed from '18' to '16' bits. [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1.v:3473]
WARNING: [Synth 8-3936] Found unconnected internal register 'e_from_i_d_i_func7_V_fu_620_reg' and it is trimmed from '7' to '6' bits. [/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.gen/sources_1/bd/design_1_4c/ipshared/d844/hdl/verilog/multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1.v:3544]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'multicycle_pipeline_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'multicycle_pipeline_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'multicycle_pipeline_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'multicycle_pipeline_ip_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multicycle_pipeline_ip_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 2253 ; free virtual = 39586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 71    
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 16    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 31    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 325   
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 150   
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 12    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 65    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 335   
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module multicycle_pipeline_ip_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module multicycle_pipeline_ip_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module multicycle_pipeline_ip_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1 is either unconnected or has no load
WARNING: [Synth 8-6841] Block RAM (control_s_axi_U/int_ip_code_ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-7082] The signal gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module multicycle_pipeline_ip.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module multicycle_pipeline_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3335 ; free virtual = 40669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_ip_code_ram/mem_reg               | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3233 ; free virtual = 40561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3184 ; free virtual = 40514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_ip_code_ram/mem_reg               | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|inst        | gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3178 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3176 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3176 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3176 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3176 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3175 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3175 ; free virtual = 40507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/e_to_m_func3_V_reg_18856_pp0_iter2_reg_reg[2]     | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/e_to_m_address_V_1_reg_18860_pp0_iter2_reg_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/and_ln41_1_reg_19121_pp0_iter5_reg_reg[0]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/shl_ln100_reg_18889_pp0_iter3_reg_reg[3]          | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/shl_ln90_reg_18909_pp0_iter3_reg_reg[3]           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|multicycle_pipeline_ip | grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_108_1_fu_128/nbi_V_1_reg_19266_pp0_iter5_reg_reg[31]           | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   268|
|2     |LUT1     |    35|
|3     |LUT2     |   269|
|4     |LUT3     |  1820|
|5     |LUT4     |   630|
|6     |LUT5     |   705|
|7     |LUT6     |  2472|
|8     |MUXF7    |    18|
|9     |MUXF8    |     2|
|10    |RAMB18E1 |     2|
|12    |RAMB36E1 |    16|
|14    |SRL16E   |   282|
|15    |FDRE     |  4900|
|16    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3175 ; free virtual = 40507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2739.098 ; gain = 0.000 ; free physical = 3227 ; free virtual = 40558
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2739.098 ; gain = 88.840 ; free physical = 3227 ; free virtual = 40558
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2739.098 ; gain = 0.000 ; free physical = 3318 ; free virtual = 40650
INFO: [Netlist 29-17] Analyzing 306 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.098 ; gain = 0.000 ; free physical = 3265 ; free virtual = 40597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1bb58736
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2769.098 ; gain = 118.844 ; free physical = 3515 ; free virtual = 40846
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1/design_1_4c_multicycle_pipeline_0_22.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_4c_multicycle_pipeline_0_22, cache-ID = ce7614eec2dde913
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_4c_ip.runs/design_1_4c_multicycle_pipeline_0_22_synth_1/design_1_4c_multicycle_pipeline_0_22.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_4c_multicycle_pipeline_0_22_utilization_synth.rpt -pb design_1_4c_multicycle_pipeline_0_22_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  7 22:09:14 2022...
