Flow report for IFetch_Stage
Wed Apr 25 07:24:54 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Apr 25 07:24:54 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; IFetch_Stage                                ;
; Top-level Entity Name              ; MIPS_Pipeline                               ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF672C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,164 / 49,760 ( 4 % )                      ;
;     Total combinational functions  ; 2,075 / 49,760 ( 4 % )                      ;
;     Dedicated logic registers      ; 1,394 / 49,760 ( 3 % )                      ;
; Total registers                    ; 1394                                        ;
; Total pins                         ; 490 / 500 ( 98 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384 / 1,677,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/25/2018 07:17:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; IFetch_Stage        ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                               ;
+--------------------------------------+----------------------------------------+---------------+---------------+----------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name   ; Section Id     ;
+--------------------------------------+----------------------------------------+---------------+---------------+----------------+
; COMPILER_SIGNATURE_ID                ; 52235878331.152465866914327            ; --            ; --            ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --            ; TB_MIPS        ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --            ; TB_MIPS_Pipe   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --            ; TB_IF_ID_EX    ;
; EDA_DESIGN_INSTANCE_NAME             ; IFetch_Stage                           ; --            ; --            ; TB_IFetch      ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; On                                     ; --            ; --            ; eda_simulation ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; TB_MIPS_Pipe                           ; --            ; --            ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                   ; --            ; --            ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                 ; <None>        ; --            ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --            ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; TB_MIPS.vhd                            ; --            ; --            ; TB_MIPS        ;
; EDA_TEST_BENCH_FILE                  ; TB_MIPS_Pipe.vhd                       ; --            ; --            ; TB_MIPS_Pipe   ;
; EDA_TEST_BENCH_FILE                  ; TB_IF_ID_EX.vhd                        ; --            ; --            ; TB_IF_ID_EX    ;
; EDA_TEST_BENCH_FILE                  ; TB_IFetch.vhd                          ; --            ; --            ; TB_IFetch      ;
; EDA_TEST_BENCH_MODULE_NAME           ; TB_MIPS                                ; --            ; --            ; TB_MIPS        ;
; EDA_TEST_BENCH_MODULE_NAME           ; TB_MIPS_Pipe                           ; --            ; --            ; TB_MIPS_Pipe   ;
; EDA_TEST_BENCH_MODULE_NAME           ; TB_IF_ID_EX                            ; --            ; --            ; TB_IF_ID_EX    ;
; EDA_TEST_BENCH_MODULE_NAME           ; TB_IFetch                              ; --            ; --            ; TB_IFetch      ;
; EDA_TEST_BENCH_NAME                  ; TB_IFetch                              ; --            ; --            ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; TB_IF_ID_EX                            ; --            ; --            ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; TB_MIPS                                ; --            ; --            ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; TB_MIPS_Pipe                           ; --            ; --            ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 2 us                                   ; --            ; --            ; TB_MIPS        ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 3 us                                   ; --            ; --            ; TB_MIPS_Pipe   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 2 us                                   ; --            ; --            ; TB_IF_ID_EX    ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 5 us                                   ; --            ; --            ; TB_IFetch      ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --            ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --            ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --            ; --             ;
; MISC_FILE                            ; Program_Mem.cmp                        ; --            ; --            ; --             ;
; MISC_FILE                            ; Program_Mem_syn.v                      ; --            ; --            ; --             ;
; MISC_FILE                            ; Data_Mem.cmp                           ; --            ; --            ; --             ;
; MISC_FILE                            ; I_Mem.cmp                              ; --            ; --            ; --             ;
; MISC_FILE                            ; D_Mem.cmp                              ; --            ; --            ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --            ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --            ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --            ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --            ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; MIPS_Pipeline ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; MIPS_Pipeline ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; MIPS_Pipeline ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --            ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --            ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --            ; --             ;
; TOP_LEVEL_ENTITY                     ; MIPS_Pipeline                          ; IFetch_Stage  ; --            ; --             ;
+--------------------------------------+----------------------------------------+---------------+---------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:21     ; 1.0                     ; 1026 MB             ; 00:01:58                           ;
; Fitter                    ; 00:04:21     ; 1.1                     ; 1688 MB             ; 00:05:03                           ;
; Assembler                 ; 00:00:15     ; 1.0                     ; 829 MB              ; 00:00:14                           ;
; TimeQuest Timing Analyzer ; 00:00:19     ; 1.8                     ; 916 MB              ; 00:00:27                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 1103 MB             ; 00:00:03                           ;
; Total                     ; 00:06:20     ; --                      ; --                  ; 00:07:45                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; ubuntu           ; Ubuntu 16.04.3 ; 16         ; x86_64         ;
; Fitter                    ; ubuntu           ; Ubuntu 16.04.3 ; 16         ; x86_64         ;
; Assembler                 ; ubuntu           ; Ubuntu 16.04.3 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; ubuntu           ; Ubuntu 16.04.3 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; ubuntu           ; Ubuntu 16.04.3 ; 16         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ECE4120_Project_pt1 -c IFetch_Stage
quartus_fit --read_settings_files=off --write_settings_files=off ECE4120_Project_pt1 -c IFetch_Stage
quartus_asm --read_settings_files=off --write_settings_files=off ECE4120_Project_pt1 -c IFetch_Stage
quartus_sta ECE4120_Project_pt1 -c IFetch_Stage
quartus_eda --read_settings_files=off --write_settings_files=off ECE4120_Project_pt1 -c IFetch_Stage



