<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p28" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_28{left:638px;bottom:1140px;letter-spacing:-0.13px;}
#t2_28{left:664px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3_28{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_28{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_28{left:138px;bottom:1083px;}
#t6_28{left:165px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.02px;}
#t7_28{left:137px;bottom:1046px;}
#t8_28{left:165px;bottom:1046px;letter-spacing:0.09px;word-spacing:0.02px;}
#t9_28{left:165px;bottom:1028px;letter-spacing:0.14px;word-spacing:-0.08px;}
#ta_28{left:138px;bottom:991px;}
#tb_28{left:165px;bottom:991px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tc_28{left:138px;bottom:955px;}
#td_28{left:165px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.01px;}
#te_28{left:165px;bottom:936px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_28{left:165px;bottom:918px;letter-spacing:0.11px;word-spacing:0.03px;}
#tg_28{left:110px;bottom:878px;letter-spacing:0.14px;}
#th_28{left:160px;bottom:878px;letter-spacing:0.14px;word-spacing:0.04px;}
#ti_28{left:138px;bottom:839px;letter-spacing:0.1px;}
#tj_28{left:138px;bottom:808px;}
#tk_28{left:165px;bottom:808px;letter-spacing:0.1px;}
#tl_28{left:165px;bottom:790px;letter-spacing:0.1px;word-spacing:0.01px;}
#tm_28{left:137px;bottom:759px;}
#tn_28{left:165px;bottom:759px;letter-spacing:0.13px;word-spacing:-0.07px;}
#to_28{left:165px;bottom:729px;}
#tp_28{left:192px;bottom:729px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_28{left:165px;bottom:698px;}
#tr_28{left:192px;bottom:698px;letter-spacing:0.1px;word-spacing:0.02px;}
#ts_28{left:165px;bottom:661px;}
#tt_28{left:192px;bottom:661px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tu_28{left:192px;bottom:643px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tv_28{left:192px;bottom:625px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_28{left:192px;bottom:606px;letter-spacing:0.11px;word-spacing:-0.52px;}
#tx_28{left:192px;bottom:588px;letter-spacing:0.11px;word-spacing:-0.03px;}
#ty_28{left:165px;bottom:551px;}
#tz_28{left:192px;bottom:551px;letter-spacing:0.08px;word-spacing:0.03px;}
#t10_28{left:192px;bottom:533px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_28{left:192px;bottom:515px;letter-spacing:0.05px;word-spacing:0.06px;}
#t12_28{left:165px;bottom:478px;}
#t13_28{left:192px;bottom:478px;letter-spacing:0.1px;}
#t14_28{left:165px;bottom:441px;}
#t15_28{left:192px;bottom:441px;letter-spacing:0.1px;}
#t16_28{left:165px;bottom:405px;}
#t17_28{left:192px;bottom:405px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t18_28{left:192px;bottom:386px;letter-spacing:0.08px;word-spacing:-0.22px;}
#t19_28{left:192px;bottom:368px;letter-spacing:0.11px;word-spacing:-0.4px;}
#t1a_28{left:192px;bottom:350px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1b_28{left:165px;bottom:313px;}
#t1c_28{left:192px;bottom:313px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t1d_28{left:440px;bottom:313px;letter-spacing:0.12px;}
#t1e_28{left:455px;bottom:313px;}
#t1f_28{left:459px;bottom:313px;letter-spacing:0.12px;}
#t1g_28{left:483px;bottom:313px;letter-spacing:0.09px;word-spacing:-0.47px;}
#t1h_28{left:192px;bottom:295px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1i_28{left:165px;bottom:258px;}
#t1j_28{left:192px;bottom:258px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1k_28{left:165px;bottom:221px;}
#t1l_28{left:192px;bottom:221px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1m_28{left:165px;bottom:185px;}
#t1n_28{left:192px;bottom:185px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1o_28{left:192px;bottom:166px;letter-spacing:0.11px;}

.s1_28{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_28{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_28{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_28{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s5_28{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts28" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg28Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg28" style="-webkit-user-select: none;"><object width="935" height="1210" data="28/28.svg" type="image/svg+xml" id="pdf28" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_28" class="t s1_28">2.3 </span><span id="t2_28" class="t s1_28">Evolution of the Architecture </span>
<span id="t3_28" class="t s2_28">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_28" class="t s2_28">28 </span>
<span id="t5_28" class="t s3_28">• </span><span id="t6_28" class="t s3_28">The MDMX ASE is formally deprecated. The equivalent functionality is provided by the MSA module. </span>
<span id="t7_28" class="t s3_28">• </span><span id="t8_28" class="t s3_28">The 64-bit versions of the DSP ASE are formally deprecated. The equivalent functionality is provided by the </span>
<span id="t9_28" class="t s3_28">MSA module. </span>
<span id="ta_28" class="t s3_28">• </span><span id="tb_28" class="t s3_28">If an FPU is present, it must be a 64-bit FPU. </span>
<span id="tc_28" class="t s3_28">• </span><span id="td_28" class="t s3_28">The MIPS32 and MIPS64 Release 5 architectures provide no features that support IEEE-754-2008 fused multi- </span>
<span id="te_28" class="t s3_28">ply-add without intermediate rounding. (In Release 6, unfused multiply-adds are removed, and fused multiply- </span>
<span id="tf_28" class="t s3_28">adds are added.) </span>
<span id="tg_28" class="t s4_28">2.3.6 </span><span id="th_28" class="t s4_28">MIPS32 Architecture Release 6 </span>
<span id="ti_28" class="t s3_28">Release 6 is a family of architectures (MIPS32 and MIPS64) that adds the following capabilities: </span>
<span id="tj_28" class="t s3_28">• </span><span id="tk_28" class="t s3_28">The instruction set has been simplified by removing infrequently used instructions and rearranging instruction </span>
<span id="tl_28" class="t s3_28">encodings so as to free a significant part of the opcode map for future expansion. </span>
<span id="tm_28" class="t s3_28">• </span><span id="tn_28" class="t s3_28">CPU Enhancements </span>
<span id="to_28" class="t s3_28">• </span><span id="tp_28" class="t s3_28">Some 3-source instructions (conditional moves) are removed. </span>
<span id="tq_28" class="t s3_28">• </span><span id="tr_28" class="t s3_28">Branch Likely instructions are removed (they were deprecated in earlier releases). </span>
<span id="ts_28" class="t s3_28">• </span><span id="tt_28" class="t s3_28">A powerful family of compact branches with no delay slot, including: unconditional branch (BC) and </span>
<span id="tu_28" class="t s3_28">branch-and-link (BALC) with a very large 26-bit offset (+/- 128 MB span); conditional branch on zero/non- </span>
<span id="tv_28" class="t s3_28">zero with a large 21-bit offset (+/- 4MB span); a full set of signed and unsigned conditional branches that </span>
<span id="tw_28" class="t s3_28">compare two registers (e.g., BGTUC), or which compare a register against zero (e.g., BGTZC); and a full set </span>
<span id="tx_28" class="t s3_28">of branch and link instructions that compare a register against zero (e.g., BGTZALC). </span>
<span id="ty_28" class="t s3_28">• </span><span id="tz_28" class="t s3_28">Integer overflow: Some trapping instructions are removed, specifically those with 16-bit immediate fields </span>
<span id="t10_28" class="t s3_28">(e.g., ADDI (trap on integer overflow), TGEI (compare and trap)), mitigated by compact branches on over- </span>
<span id="t11_28" class="t s3_28">flow / no- overflow, which is easier to use by software. </span>
<span id="t12_28" class="t s3_28">• </span><span id="t13_28" class="t s3_28">Compact Indexed Jump instructions with no delay slot: Designed to support large absolute addresses. </span>
<span id="t14_28" class="t s3_28">• </span><span id="t15_28" class="t s3_28">Instructions to generate large constants, loading (adding) constants to bits 16-31, 32-47, and 48-63. </span>
<span id="t16_28" class="t s3_28">• </span><span id="t17_28" class="t s3_28">PC-relative instructions: In addition to branches and jumps, loads of 32- and 64-bit data and address genera- </span>
<span id="t18_28" class="t s3_28">tion with large relative offsets. Release 6 has true PC+offset relative-addressing control-transfer instructions </span>
<span id="t19_28" class="t s3_28">that can span up to 26 bits (256MB), without the alignment restriction of the Jump (J) instruction (which can </span>
<span id="t1a_28" class="t s3_28">still be used in Release 6). </span>
<span id="t1b_28" class="t s3_28">• </span><span id="t1c_28" class="t s3_28">Integer accumulator instructions and the </span><span id="t1d_28" class="t s5_28">HI</span><span id="t1e_28" class="t s3_28">/</span><span id="t1f_28" class="t s5_28">LO </span><span id="t1g_28" class="t s3_28">registers are removed from the Release 6 base instruction set </span>
<span id="t1h_28" class="t s3_28">and moved to the DSP Module. </span>
<span id="t1i_28" class="t s3_28">• </span><span id="t1j_28" class="t s3_28">Bit-reversal and byte-alignment instructions migrated from DSP to Release 6 base instruction set. </span>
<span id="t1k_28" class="t s3_28">• </span><span id="t1l_28" class="t s3_28">Multiply and Divide instructions are redefined to produce a single GPR result. </span>
<span id="t1m_28" class="t s3_28">• </span><span id="t1n_28" class="t s3_28">The unaligned memory instructions are removed (e.g., LWL/LWR) and replaced by requiring misaligned </span>
<span id="t1o_28" class="t s3_28">memory access for most ordinary load/store instructions (possibly via trap-and-emulate). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
