Write a Verilog function to shift the input data 1 bit to the right.

ANSWER : 
module shift;
function [7:0] shift_right;
    input [7:0] data;
    begin
        shift_right = data >> 1;
    end
endfunction
endmodule
