INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/new/black_jack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blackjack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk_div' is not allowed [C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/clk_div.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
