#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5560e72c9e10 .scope module, "parallel_mult" "parallel_mult" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 64 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 128 "dout"
    .port_info 5 /OUTPUT 4 "dout_valid"
P_0x5560e72d7ab0 .param/l "DIN1_WIDTH" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x5560e72d7af0 .param/l "DIN2_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x5560e72d7b30 .param/l "DOUT_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0x5560e72d7b70 .param/l "PARALLEL" 0 2 6, +C4<00000000000000000000000000000100>;
o0x7f2cbce49018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560e7312920_0 .net "clk", 0 0, o0x7f2cbce49018;  0 drivers
o0x7f2cbce49d38 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5560e73129e0_0 .net "din1", 63 0, o0x7f2cbce49d38;  0 drivers
o0x7f2cbce49d68 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5560e7312ac0_0 .net "din2", 63 0, o0x7f2cbce49d68;  0 drivers
o0x7f2cbce49168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560e7312b80_0 .net "din_valid", 0 0, o0x7f2cbce49168;  0 drivers
v0x5560e7312cb0_0 .net "dout", 127 0, L_0x5560e731ff80;  1 drivers
v0x5560e7312d90_0 .net "dout_valid", 3 0, L_0x5560e7320120;  1 drivers
L_0x5560e731f3a0 .part o0x7f2cbce49d38, 0, 16;
L_0x5560e731f470 .part o0x7f2cbce49d68, 0, 16;
L_0x5560e731f6d0 .part o0x7f2cbce49d38, 16, 16;
L_0x5560e731f7a0 .part o0x7f2cbce49d68, 16, 16;
L_0x5560e731f9f0 .part o0x7f2cbce49d38, 32, 16;
L_0x5560e731fac0 .part o0x7f2cbce49d68, 32, 16;
L_0x5560e731fd00 .part o0x7f2cbce49d38, 48, 16;
L_0x5560e731fdd0 .part o0x7f2cbce49d68, 48, 16;
L_0x5560e731ff80 .concat8 [ 32 32 32 32], v0x5560e730ed20_0, v0x5560e730ff60_0, v0x5560e73112c0_0, v0x5560e73125a0_0;
L_0x5560e7320120 .concat8 [ 1 1 1 1], L_0x5560e731f300, L_0x5560e731f5d0, L_0x5560e731f8f0, L_0x5560e731fc00;
S_0x5560e72d7600 .scope generate, "genblk1[0]" "genblk1[0]" 2 20, 2 20 0, S_0x5560e72c9e10;
 .timescale 0 0;
P_0x5560e729e0b0 .param/l "i" 0 2 20, +C4<00>;
S_0x5560e72f1780 .scope module, "dsp48_mult_inst" "dsp48_mult" 2 25, 2 40 0, S_0x5560e72d7600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 32 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5560e7260d60 .param/l "DIN1_WIDTH" 0 2 41, +C4<00000000000000000000000000010000>;
P_0x5560e7260da0 .param/l "DIN2_WIDTH" 0 2 42, +C4<00000000000000000000000000010000>;
P_0x5560e7260de0 .param/l "DOUT_WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x5560e72d18d0_0 .net "clk", 0 0, o0x7f2cbce49018;  alias, 0 drivers
v0x5560e72cd750_0 .net "din1", 15 0, L_0x5560e731f3a0;  1 drivers
v0x5560e72c8950_0 .var "din1_reg_0", 15 0;
v0x5560e72f1230_0 .var "din1_reg_1", 15 0;
v0x5560e72f12d0_0 .net "din2", 15 0, L_0x5560e731f470;  1 drivers
v0x5560e730e8e0_0 .var "din2_reg_0", 15 0;
v0x5560e730e9c0_0 .var "din2_reg_1", 15 0;
v0x5560e730eaa0_0 .net "din_valid", 0 0, o0x7f2cbce49168;  alias, 0 drivers
v0x5560e730eb60_0 .net "dout", 31 0, v0x5560e730ed20_0;  1 drivers
v0x5560e730ec40_0 .var "dout_reg_0", 31 0;
v0x5560e730ed20_0 .var "dout_reg_1", 31 0;
v0x5560e730ee00_0 .net "dout_valid", 0 0, L_0x5560e731f300;  1 drivers
v0x5560e730eec0_0 .var "dout_valid_r", 3 0;
E_0x5560e726a930 .event posedge, v0x5560e72d18d0_0;
L_0x5560e731f300 .part v0x5560e730eec0_0, 3, 1;
S_0x5560e730f060 .scope generate, "genblk1[1]" "genblk1[1]" 2 20, 2 20 0, S_0x5560e72c9e10;
 .timescale 0 0;
P_0x5560e730f220 .param/l "i" 0 2 20, +C4<01>;
S_0x5560e730f2e0 .scope module, "dsp48_mult_inst" "dsp48_mult" 2 25, 2 40 0, S_0x5560e730f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 32 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5560e730f4b0 .param/l "DIN1_WIDTH" 0 2 41, +C4<00000000000000000000000000010000>;
P_0x5560e730f4f0 .param/l "DIN2_WIDTH" 0 2 42, +C4<00000000000000000000000000010000>;
P_0x5560e730f530 .param/l "DOUT_WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x5560e730f710_0 .net "clk", 0 0, o0x7f2cbce49018;  alias, 0 drivers
v0x5560e730f7d0_0 .net "din1", 15 0, L_0x5560e731f6d0;  1 drivers
v0x5560e730f890_0 .var "din1_reg_0", 15 0;
v0x5560e730f950_0 .var "din1_reg_1", 15 0;
v0x5560e730fa30_0 .net "din2", 15 0, L_0x5560e731f7a0;  1 drivers
v0x5560e730fb60_0 .var "din2_reg_0", 15 0;
v0x5560e730fc40_0 .var "din2_reg_1", 15 0;
v0x5560e730fd20_0 .net "din_valid", 0 0, o0x7f2cbce49168;  alias, 0 drivers
v0x5560e730fdc0_0 .net "dout", 31 0, v0x5560e730ff60_0;  1 drivers
v0x5560e730fe80_0 .var "dout_reg_0", 31 0;
v0x5560e730ff60_0 .var "dout_reg_1", 31 0;
v0x5560e7310040_0 .net "dout_valid", 0 0, L_0x5560e731f5d0;  1 drivers
v0x5560e7310100_0 .var "dout_valid_r", 3 0;
L_0x5560e731f5d0 .part v0x5560e7310100_0, 3, 1;
S_0x5560e73102a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 20, 2 20 0, S_0x5560e72c9e10;
 .timescale 0 0;
P_0x5560e7310440 .param/l "i" 0 2 20, +C4<010>;
S_0x5560e7310500 .scope module, "dsp48_mult_inst" "dsp48_mult" 2 25, 2 40 0, S_0x5560e73102a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 32 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5560e73106d0 .param/l "DIN1_WIDTH" 0 2 41, +C4<00000000000000000000000000010000>;
P_0x5560e7310710 .param/l "DIN2_WIDTH" 0 2 42, +C4<00000000000000000000000000010000>;
P_0x5560e7310750 .param/l "DOUT_WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x5560e7310990_0 .net "clk", 0 0, o0x7f2cbce49018;  alias, 0 drivers
v0x5560e7310aa0_0 .net "din1", 15 0, L_0x5560e731f9f0;  1 drivers
v0x5560e7310b80_0 .var "din1_reg_0", 15 0;
v0x5560e7310c40_0 .var "din1_reg_1", 15 0;
v0x5560e7310d20_0 .net "din2", 15 0, L_0x5560e731fac0;  1 drivers
v0x5560e7310e50_0 .var "din2_reg_0", 15 0;
v0x5560e7310f30_0 .var "din2_reg_1", 15 0;
v0x5560e7311010_0 .net "din_valid", 0 0, o0x7f2cbce49168;  alias, 0 drivers
v0x5560e7311100_0 .net "dout", 31 0, v0x5560e73112c0_0;  1 drivers
v0x5560e73111e0_0 .var "dout_reg_0", 31 0;
v0x5560e73112c0_0 .var "dout_reg_1", 31 0;
v0x5560e73113a0_0 .net "dout_valid", 0 0, L_0x5560e731f8f0;  1 drivers
v0x5560e7311460_0 .var "dout_valid_r", 3 0;
L_0x5560e731f8f0 .part v0x5560e7311460_0, 3, 1;
S_0x5560e7311600 .scope generate, "genblk1[3]" "genblk1[3]" 2 20, 2 20 0, S_0x5560e72c9e10;
 .timescale 0 0;
P_0x5560e73117a0 .param/l "i" 0 2 20, +C4<011>;
S_0x5560e7311880 .scope module, "dsp48_mult_inst" "dsp48_mult" 2 25, 2 40 0, S_0x5560e7311600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 32 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5560e7311a50 .param/l "DIN1_WIDTH" 0 2 41, +C4<00000000000000000000000000010000>;
P_0x5560e7311a90 .param/l "DIN2_WIDTH" 0 2 42, +C4<00000000000000000000000000010000>;
P_0x5560e7311ad0 .param/l "DOUT_WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x5560e7311ce0_0 .net "clk", 0 0, o0x7f2cbce49018;  alias, 0 drivers
v0x5560e7311da0_0 .net "din1", 15 0, L_0x5560e731fd00;  1 drivers
v0x5560e7311e80_0 .var "din1_reg_0", 15 0;
v0x5560e7311f70_0 .var "din1_reg_1", 15 0;
v0x5560e7312050_0 .net "din2", 15 0, L_0x5560e731fdd0;  1 drivers
v0x5560e7312180_0 .var "din2_reg_0", 15 0;
v0x5560e7312260_0 .var "din2_reg_1", 15 0;
v0x5560e7312340_0 .net "din_valid", 0 0, o0x7f2cbce49168;  alias, 0 drivers
v0x5560e73123e0_0 .net "dout", 31 0, v0x5560e73125a0_0;  1 drivers
v0x5560e73124c0_0 .var "dout_reg_0", 31 0;
v0x5560e73125a0_0 .var "dout_reg_1", 31 0;
v0x5560e7312680_0 .net "dout_valid", 0 0, L_0x5560e731fc00;  1 drivers
v0x5560e7312740_0 .var "dout_valid_r", 3 0;
L_0x5560e731fc00 .part v0x5560e7312740_0, 3, 1;
S_0x5560e72dfd90 .scope module, "single_perceptron_tb" "single_perceptron_tb" 3 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 16 "weight"
    .port_info 5 /INPUT 16 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x5560e72f68d0 .param/l "ACC_IN_INT" 0 3 20, +C4<00000000000000000000000000000010>;
P_0x5560e72f6910 .param/l "ACC_IN_WIDTH" 0 3 19, +C4<00000000000000000000000000010000>;
P_0x5560e72f6950 .param/l "ACC_OUT_INT" 0 3 22, +C4<00000000000000000000000000001010>;
P_0x5560e72f6990 .param/l "ACC_OUT_WIDTH" 0 3 21, +C4<00000000000000000000000000100000>;
P_0x5560e72f69d0 .param/str "ACTIVATION_TYPE" 0 3 25, "relu";
P_0x5560e72f6a10 .param/l "ACT_IN_INT" 0 3 27, +C4<00000000000000000000000000000101>;
P_0x5560e72f6a50 .param/l "ACT_IN_WIDTH" 0 3 26, +C4<00000000000000000000000000010000>;
P_0x5560e72f6a90 .param/l "ACT_OUT_INT" 0 3 29, +C4<00000000000000000000000000000100>;
P_0x5560e72f6ad0 .param/l "ACT_OUT_WIDTH" 0 3 28, +C4<00000000000000000000000000001000>;
P_0x5560e72f6b10 .param/l "BIAS_INT" 0 3 17, +C4<00000000000000000000000000000010>;
P_0x5560e72f6b50 .param/l "BIAS_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x5560e72f6b90 .param/l "DIN_INT" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x5560e72f6bd0 .param/l "DIN_WIDTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x5560e72f6c10 .param/str "FILENAME" 0 3 30, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x5560e72f6c50 .param/l "WEIGHT_ADDRS" 0 3 15, +C4<00000000000000000000001000000000>;
P_0x5560e72f6c90 .param/l "WEIGHT_INT" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x5560e72f6cd0 .param/l "WEIGHT_WIDTH" 0 3 13, +C4<00000000000000000000000000010000>;
o0x7f2cbce4b448 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5560e731eaf0_0 .net/s "bias", 15 0, o0x7f2cbce4b448;  0 drivers
o0x7f2cbce4a038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560e731ebd0_0 .net "clk", 0 0, o0x7f2cbce4a038;  0 drivers
o0x7f2cbce4aa28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5560e731ec70_0 .net/s "din", 7 0, o0x7f2cbce4aa28;  0 drivers
o0x7f2cbce4ab48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560e731ed10_0 .net "din_valid", 0 0, o0x7f2cbce4ab48;  0 drivers
v0x5560e731ee00_0 .net/s "dout", 7 0, L_0x5560e73320a0;  1 drivers
v0x5560e731eef0_0 .net "dout_valid", 0 0, L_0x5560e7331fa0;  1 drivers
o0x7f2cbce4a278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5560e731ef90_0 .net "rst", 0 0, o0x7f2cbce4a278;  0 drivers
o0x7f2cbce4aab8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5560e731f080_0 .net/s "weight", 15 0, o0x7f2cbce4aab8;  0 drivers
S_0x5560e7312f30 .scope module, "single_perceptron_int" "single_perceptron" 3 66, 4 11 0, S_0x5560e72dfd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 16 "weight"
    .port_info 5 /INPUT 16 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x5560e73130d0 .param/l "ACC_IN_INT" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x5560e7313110 .param/l "ACC_IN_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x5560e7313150 .param/l "ACC_OUT_INT" 0 4 23, +C4<00000000000000000000000000001010>;
P_0x5560e7313190 .param/l "ACC_OUT_POINT" 1 4 146, +C4<000000000000000000000000000010110>;
P_0x5560e73131d0 .param/l "ACC_OUT_WIDTH" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x5560e7313210 .param/str "ACTIVATION_TYPE" 0 4 26, "relu";
P_0x5560e7313250 .param/l "ACT_IN_INT" 0 4 28, +C4<00000000000000000000000000000101>;
P_0x5560e7313290 .param/l "ACT_IN_WIDTH" 0 4 27, +C4<00000000000000000000000000010000>;
P_0x5560e73132d0 .param/l "ACT_OUT_INT" 0 4 30, +C4<00000000000000000000000000000100>;
P_0x5560e7313310 .param/l "ACT_OUT_WIDTH" 0 4 29, +C4<00000000000000000000000000001000>;
P_0x5560e7313350 .param/l "BIAS_INT" 0 4 18, +C4<00000000000000000000000000000010>;
P_0x5560e7313390 .param/l "BIAS_POINT" 1 4 145, +C4<000000000000000000000000000001110>;
P_0x5560e73133d0 .param/l "BIAS_WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
P_0x5560e7313410 .param/l "DIN_INT" 0 4 13, +C4<00000000000000000000000000000001>;
P_0x5560e7313450 .param/l "DIN_POINT" 1 4 45, +C4<000000000000000000000000000000111>;
P_0x5560e7313490 .param/l "DIN_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x5560e73134d0 .param/str "FILENAME" 0 4 31, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x5560e7313510 .param/l "MULT_INT" 1 4 49, +C4<00000000000000000000000000000000100>;
P_0x5560e7313550 .param/l "MULT_POINT" 1 4 48, +C4<0000000000000000000000000000010101>;
P_0x5560e7313590 .param/l "MULT_WIDTH" 1 4 47, +C4<0000000000000000000000000000011001>;
P_0x5560e73135d0 .param/l "WEIGHT_ADDRS" 0 4 16, +C4<00000000000000000000001000000000>;
P_0x5560e7313610 .param/l "WEIGHT_INT" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x5560e7313650 .param/l "WEIGHT_POINT" 1 4 46, +C4<000000000000000000000000000001110>;
P_0x5560e7313690 .param/l "WEIGHT_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
L_0x5560e726bf10 .functor BUFZ 1, v0x5560e731d5b0_0, C4<0>, C4<0>, C4<0>;
L_0x5560e7330ed0 .functor AND 1, L_0x5560e7330a80, L_0x5560e7330d60, C4<1>, C4<1>;
L_0x5560e7331600 .functor AND 1, L_0x5560e7331170, L_0x5560e73314c0, C4<1>, C4<1>;
L_0x5560e7331bb0 .functor BUFZ 33, v0x5560e731dd40_0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x5560e7331c70 .functor BUFZ 1, v0x5560e731deb0_0, C4<0>, C4<0>, C4<0>;
v0x5560e731c440_0 .net *"_s10", 0 0, L_0x5560e7330a80;  1 drivers
v0x5560e731c520_0 .net *"_s12", 31 0, L_0x5560e7330bf0;  1 drivers
L_0x7f2cbce000f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731c600_0 .net *"_s15", 21 0, L_0x7f2cbce000f0;  1 drivers
L_0x7f2cbce00138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731c6c0_0 .net/2u *"_s16", 31 0, L_0x7f2cbce00138;  1 drivers
v0x5560e731c7a0_0 .net *"_s18", 0 0, L_0x5560e7330d60;  1 drivers
v0x5560e731c860_0 .net *"_s22", 31 0, L_0x5560e7331030;  1 drivers
L_0x7f2cbce00180 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731c940_0 .net *"_s25", 21 0, L_0x7f2cbce00180;  1 drivers
L_0x7f2cbce001c8 .functor BUFT 1, C4<00000000000000000000000111111110>, C4<0>, C4<0>, C4<0>;
v0x5560e731ca20_0 .net/2u *"_s26", 31 0, L_0x7f2cbce001c8;  1 drivers
v0x5560e731cb00_0 .net *"_s28", 0 0, L_0x5560e7331170;  1 drivers
v0x5560e731cc50_0 .net *"_s30", 31 0, L_0x5560e73312f0;  1 drivers
L_0x7f2cbce00210 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731cd30_0 .net *"_s33", 21 0, L_0x7f2cbce00210;  1 drivers
L_0x7f2cbce00258 .functor BUFT 1, C4<00000000000000000000000111111111>, C4<0>, C4<0>, C4<0>;
v0x5560e731ce10_0 .net/2u *"_s34", 31 0, L_0x7f2cbce00258;  1 drivers
v0x5560e731cef0_0 .net *"_s36", 0 0, L_0x5560e73314c0;  1 drivers
v0x5560e731cfb0_0 .net *"_s4", 31 0, L_0x5560e7320920;  1 drivers
L_0x7f2cbce00060 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731d090_0 .net *"_s7", 21 0, L_0x7f2cbce00060;  1 drivers
L_0x7f2cbce000a8 .functor BUFT 1, C4<00000000000000000000000111111111>, C4<0>, C4<0>, C4<0>;
v0x5560e731d170_0 .net/2u *"_s8", 31 0, L_0x7f2cbce000a8;  1 drivers
v0x5560e731d250_0 .net/s "acc_din", 15 0, v0x5560e731d420_0;  1 drivers
v0x5560e731d420_0 .var/s "acc_din_r", 15 0;
v0x5560e731d4e0_0 .net "acc_din_valid", 0 0, L_0x5560e726bf10;  1 drivers
v0x5560e731d5b0_0 .var "acc_din_valid_r", 0 0;
v0x5560e731d650_0 .net "acc_eof", 0 0, L_0x5560e7331600;  1 drivers
v0x5560e731d720_0 .net/s "acc_in", 15 0, L_0x5560e73206d0;  1 drivers
v0x5560e731d7f0_0 .net "acc_in_valid", 0 0, L_0x5560e726bd20;  1 drivers
v0x5560e731d8c0_0 .net/s "acc_out", 31 0, L_0x5560e7331a30;  1 drivers
v0x5560e731d990_0 .net "acc_out_valid", 0 0, L_0x5560e7331af0;  1 drivers
v0x5560e731da60_0 .net "acc_sof", 0 0, L_0x5560e7330ed0;  1 drivers
v0x5560e731db30_0 .net "act_in", 15 0, L_0x5560e7331d70;  1 drivers
v0x5560e731dbd0_0 .net "act_valid", 0 0, L_0x5560e7331ea0;  1 drivers
v0x5560e731dc70_0 .net/s "add_out", 32 0, L_0x5560e7331bb0;  1 drivers
v0x5560e731dd40_0 .var/s "add_out_r", 32 0;
v0x5560e731dde0_0 .net "add_out_valid", 0 0, L_0x5560e7331c70;  1 drivers
v0x5560e731deb0_0 .var "add_out_valid_r", 0 0;
v0x5560e731df50_0 .net/s "bias", 15 0, o0x7f2cbce4b448;  alias, 0 drivers
v0x5560e731e010_0 .net/s "bias_align", 31 0, L_0x5560e73204f0;  1 drivers
v0x5560e731e0f0_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e731e190_0 .net/s "din", 7 0, o0x7f2cbce4aa28;  alias, 0 drivers
v0x5560e731e280_0 .net "din_valid", 0 0, o0x7f2cbce4ab48;  alias, 0 drivers
v0x5560e731e350_0 .net/s "dout", 7 0, L_0x5560e73320a0;  alias, 1 drivers
v0x5560e731e3f0_0 .net "dout_valid", 0 0, L_0x5560e7331fa0;  alias, 1 drivers
v0x5560e731e4e0_0 .net/s "mult_out", 24 0, L_0x5560e726a420;  1 drivers
v0x5560e731e5d0_0 .net "mult_out_valid", 0 0, L_0x5560e7320630;  1 drivers
v0x5560e731e6c0_0 .net "rst", 0 0, o0x7f2cbce4a278;  alias, 0 drivers
v0x5560e731e760_0 .net/s "weight", 15 0, o0x7f2cbce4aab8;  alias, 0 drivers
v0x5560e731e800_0 .var "weight_addr", 9 0;
v0x5560e731e8c0_0 .var "weight_r", 9 0;
L_0x5560e7320920 .concat [ 10 22 0 0], v0x5560e731e8c0_0, L_0x7f2cbce00060;
L_0x5560e7330a80 .cmp/eq 32, L_0x5560e7320920, L_0x7f2cbce000a8;
L_0x5560e7330bf0 .concat [ 10 22 0 0], v0x5560e731e800_0, L_0x7f2cbce000f0;
L_0x5560e7330d60 .cmp/eq 32, L_0x5560e7330bf0, L_0x7f2cbce00138;
L_0x5560e7331030 .concat [ 10 22 0 0], v0x5560e731e8c0_0, L_0x7f2cbce00180;
L_0x5560e7331170 .cmp/eq 32, L_0x5560e7331030, L_0x7f2cbce001c8;
L_0x5560e73312f0 .concat [ 10 22 0 0], v0x5560e731e800_0, L_0x7f2cbce00210;
L_0x5560e73314c0 .cmp/eq 32, L_0x5560e73312f0, L_0x7f2cbce00258;
S_0x5560e7314650 .scope module, "acc_inst" "acc" 4 133, 5 10 0, S_0x5560e7312f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "din_sof"
    .port_info 5 /INPUT 1 "din_eof"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x5560e73147d0 .param/l "DIN_INT" 0 5 12, +C4<00000000000000000000000000000010>;
P_0x5560e7314810 .param/l "DIN_POINT" 1 5 26, +C4<000000000000000000000000000001110>;
P_0x5560e7314850 .param/l "DIN_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_0x5560e7314890 .param/l "DOUT_INT" 0 5 14, +C4<00000000000000000000000000001010>;
P_0x5560e73148d0 .param/l "DOUT_POINT" 1 5 27, +C4<000000000000000000000000000010110>;
P_0x5560e7314910 .param/l "DOUT_WIDTH" 0 5 13, +C4<00000000000000000000000000100000>;
L_0x5560e7331a30 .functor BUFZ 32, v0x5560e7315920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560e7331af0 .functor BUFZ 1, v0x5560e7316130_0, C4<0>, C4<0>, C4<0>;
v0x5560e7315140_0 .var/s "acc_mem", 31 0;
v0x5560e7315240_0 .var/s "acc_mem_r", 31 0;
v0x5560e7315320_0 .net/s "align_din", 31 0, L_0x5560e73318f0;  1 drivers
v0x5560e7315410_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e73154d0_0 .net/s "din", 15 0, v0x5560e731d420_0;  alias, 1 drivers
v0x5560e7315600_0 .net "din_eof", 0 0, L_0x5560e7331600;  alias, 1 drivers
v0x5560e73156c0_0 .net "din_sof", 0 0, L_0x5560e7330ed0;  alias, 1 drivers
v0x5560e7315780_0 .net "din_valid", 0 0, L_0x5560e726bf10;  alias, 1 drivers
v0x5560e7315840_0 .net/s "dout", 31 0, L_0x5560e7331a30;  alias, 1 drivers
v0x5560e7315920_0 .var/s "dout_r", 31 0;
v0x5560e7315a00_0 .net "dout_valid", 0 0, L_0x5560e7331af0;  alias, 1 drivers
v0x5560e7315ac0_0 .var "flag", 1 0;
v0x5560e7315ba0_0 .var "prev_sign_acc", 0 0;
v0x5560e7315c60_0 .var "prev_sign_din", 0 0;
v0x5560e7315d20_0 .var "prev_sof", 0 0;
v0x5560e7315de0_0 .net "rst", 0 0, o0x7f2cbce4a278;  alias, 0 drivers
v0x5560e7315ea0_0 .var "valid", 0 0;
v0x5560e7316070_0 .var "valid_r", 0 0;
v0x5560e7316130_0 .var "valid_rr", 0 0;
E_0x5560e7314000 .event posedge, v0x5560e7315410_0;
S_0x5560e7314dc0 .scope generate, "genblk1" "genblk1" 5 34, 5 34 0, S_0x5560e7314650;
 .timescale 0 0;
v0x5560e73141c0_0 .net/s *"_s0", 31 0, L_0x5560e7331760;  1 drivers
v0x5560e7314120_0 .net *"_s4", 23 0, L_0x5560e7331800;  1 drivers
L_0x7f2cbce002a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5560e7315050_0 .net *"_s6", 7 0, L_0x7f2cbce002a0;  1 drivers
L_0x5560e7331760 .extend/s 32, v0x5560e731d420_0;
L_0x5560e7331800 .part L_0x5560e7331760, 0, 24;
L_0x5560e73318f0 .concat [ 8 24 0 0], L_0x7f2cbce002a0, L_0x5560e7331800;
S_0x5560e73162f0 .scope module, "act_func_inst" "activation_function" 4 202, 6 8 0, S_0x5560e7312f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5560e7316490 .param/str "ACTIVATION_TYPE" 0 6 13, "relu";
P_0x5560e73164d0 .param/l "DIN_INT" 0 6 10, +C4<00000000000000000000000000000101>;
P_0x5560e7316510 .param/l "DIN_WIDTH" 0 6 9, +C4<00000000000000000000000000010000>;
P_0x5560e7316550 .param/l "DOUT_INT" 0 6 12, +C4<00000000000000000000000000000100>;
P_0x5560e7316590 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
P_0x5560e73165d0 .param/str "FILENAME" 0 6 14, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
v0x5560e7317a40_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e7317b50_0 .net "din", 15 0, L_0x5560e7331d70;  alias, 1 drivers
v0x5560e7317c10_0 .net "din_valid", 0 0, L_0x5560e7331ea0;  alias, 1 drivers
v0x5560e7317ce0_0 .net "dout", 7 0, L_0x5560e73320a0;  alias, 1 drivers
v0x5560e7317db0_0 .net "dout_valid", 0 0, L_0x5560e7331fa0;  alias, 1 drivers
S_0x5560e7316b30 .scope generate, "genblk3" "genblk3" 6 39, 6 39 0, S_0x5560e73162f0;
 .timescale 0 0;
S_0x5560e7316cb0 .scope module, "relu_inst" "relu" 6 45, 7 3 0, S_0x5560e7316b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5560e7316e50 .param/l "DIN_INT" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x5560e7316e90 .param/l "DIN_POINT" 1 7 15, +C4<000000000000000000000000000001011>;
P_0x5560e7316ed0 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5560e7316f10 .param/l "DOUT_INT" 0 7 7, +C4<00000000000000000000000000000100>;
P_0x5560e7316f50 .param/l "DOUT_POINT" 1 7 16, +C4<000000000000000000000000000000100>;
P_0x5560e7316f90 .param/l "DOUT_WIDTH" 0 7 6, +C4<00000000000000000000000000001000>;
L_0x5560e7331fa0 .functor BUFZ 1, v0x5560e73178e0_0, C4<0>, C4<0>, C4<0>;
L_0x5560e73320a0 .functor BUFZ 8, v0x5560e73176f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5560e7316a90_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e73169f0_0 .net/s "din", 15 0, L_0x5560e7331d70;  alias, 1 drivers
v0x5560e7317540_0 .net "din_valid", 0 0, L_0x5560e7331ea0;  alias, 1 drivers
v0x5560e7317610_0 .net/s "dout", 7 0, L_0x5560e73320a0;  alias, 1 drivers
v0x5560e73176f0_0 .var/s "dout_r", 7 0;
v0x5560e7317820_0 .net "dout_valid", 0 0, L_0x5560e7331fa0;  alias, 1 drivers
v0x5560e73178e0_0 .var "valid_r", 0 0;
S_0x5560e73172e0 .scope generate, "genblk1" "genblk1" 7 25, 7 25 0, S_0x5560e7316cb0;
 .timescale 0 0;
S_0x5560e7317ef0 .scope module, "add_out_casting" "signed_cast" 4 186, 8 20 0, S_0x5560e7312f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5560e73180c0 .param/l "DIN_INT" 0 8 23, +C4<000000000000000000000000000001011>;
P_0x5560e7318100 .param/l "DIN_POINT" 1 8 34, +C4<0000000000000000000000000000010110>;
P_0x5560e7318140 .param/l "DIN_WIDTH" 0 8 22, +C4<000000000000000000000000000100001>;
P_0x5560e7318180 .param/l "DOUT_INT" 0 8 25, +C4<00000000000000000000000000000101>;
P_0x5560e73181c0 .param/l "DOUT_POINT" 1 8 35, +C4<000000000000000000000000000001011>;
P_0x5560e7318200 .param/l "DOUT_WIDTH" 0 8 24, +C4<00000000000000000000000000010000>;
P_0x5560e7318240 .param/l "PARALLEL" 0 8 21, +C4<00000000000000000000000000000001>;
L_0x5560e7331ea0 .functor BUFZ 1, v0x5560e73195e0_0, C4<0>, C4<0>, C4<0>;
v0x5560e7318dc0_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e7318e60_0 .net "din", 32 0, L_0x5560e7331bb0;  alias, 1 drivers
v0x5560e7318f40_0 .net "din_valid", 0 0, L_0x5560e7331c70;  alias, 1 drivers
v0x5560e7319010_0 .net "dout", 15 0, L_0x5560e7331d70;  alias, 1 drivers
v0x5560e7319120_0 .var "dout_frac", 10 0;
v0x5560e7319250_0 .var "dout_int", 4 0;
v0x5560e7319330_0 .net "dout_valid", 0 0, L_0x5560e7331ea0;  alias, 1 drivers
v0x5560e7319420_0 .var/i "i", 31 0;
v0x5560e7319500_0 .var/i "j", 31 0;
v0x5560e73195e0_0 .var "valid_out", 0 0;
S_0x5560e7318640 .scope generate, "genblk1" "genblk1" 8 57, 8 57 0, S_0x5560e7317ef0;
 .timescale 0 0;
v0x5560e7318810_0 .var "debug", 1 0;
S_0x5560e7318910 .scope generate, "genblk3" "genblk3" 8 97, 8 97 0, S_0x5560e7317ef0;
 .timescale 0 0;
S_0x5560e7318b00 .scope generate, "genblk5[0]" "genblk5[0]" 8 119, 8 119 0, S_0x5560e7317ef0;
 .timescale 0 0;
P_0x5560e7318d00 .param/l "k" 0 8 119, +C4<00>;
L_0x5560e7331d70 .concat [ 11 5 0 0], v0x5560e7319120_0, v0x5560e7319250_0;
S_0x5560e7319740 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 59, 2 40 0, S_0x5560e7312f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x5560e73198c0 .param/l "DIN1_WIDTH" 0 2 41, +C4<00000000000000000000000000001000>;
P_0x5560e7319900 .param/l "DIN2_WIDTH" 0 2 42, +C4<00000000000000000000000000010000>;
P_0x5560e7319940 .param/l "DOUT_WIDTH" 0 2 43, +C4<00000000000000000000000000011001>;
L_0x5560e726a420 .functor BUFZ 25, v0x5560e731a440_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x5560e7319b20_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e7319be0_0 .net "din1", 7 0, o0x7f2cbce4aa28;  alias, 0 drivers
v0x5560e7319cc0_0 .var "din1_reg_0", 7 0;
v0x5560e7319db0_0 .var "din1_reg_1", 7 0;
v0x5560e7319e90_0 .net "din2", 15 0, o0x7f2cbce4aab8;  alias, 0 drivers
v0x5560e7319f70_0 .var "din2_reg_0", 15 0;
v0x5560e731a050_0 .var "din2_reg_1", 15 0;
v0x5560e731a130_0 .net "din_valid", 0 0, o0x7f2cbce4ab48;  alias, 0 drivers
v0x5560e731a1f0_0 .net "dout", 24 0, L_0x5560e726a420;  alias, 1 drivers
v0x5560e731a360_0 .var "dout_reg_0", 24 0;
v0x5560e731a440_0 .var "dout_reg_1", 24 0;
v0x5560e731a520_0 .net "dout_valid", 0 0, L_0x5560e7320630;  alias, 1 drivers
v0x5560e731a5e0_0 .var "dout_valid_r", 3 0;
L_0x5560e7320630 .part v0x5560e731a5e0_0, 3, 1;
S_0x5560e731a780 .scope generate, "genblk1" "genblk1" 4 150, 4 150 0, S_0x5560e7312f30;
 .timescale 0 0;
v0x5560e731a950_0 .net/s *"_s0", 31 0, L_0x5560e7320360;  1 drivers
v0x5560e731aa50_0 .net *"_s4", 23 0, L_0x5560e7320400;  1 drivers
L_0x7f2cbce00018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5560e731ab30_0 .net *"_s6", 7 0, L_0x7f2cbce00018;  1 drivers
L_0x5560e7320360 .extend/s 32, o0x7f2cbce4b448;
L_0x5560e7320400 .part L_0x5560e7320360, 0, 24;
L_0x5560e73204f0 .concat [ 8 24 0 0], L_0x7f2cbce00018, L_0x5560e7320400;
S_0x5560e731abf0 .scope module, "mult_cast_inst" "signed_cast" 4 78, 8 20 0, S_0x5560e7312f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 25 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5560e731adc0 .param/l "DIN_INT" 0 8 23, +C4<00000000000000000000000000000000100>;
P_0x5560e731ae00 .param/l "DIN_POINT" 1 8 34, +C4<000000000000000000000000000000010101>;
P_0x5560e731ae40 .param/l "DIN_WIDTH" 0 8 22, +C4<0000000000000000000000000000011001>;
P_0x5560e731ae80 .param/l "DOUT_INT" 0 8 25, +C4<00000000000000000000000000000010>;
P_0x5560e731aec0 .param/l "DOUT_POINT" 1 8 35, +C4<000000000000000000000000000001110>;
P_0x5560e731af00 .param/l "DOUT_WIDTH" 0 8 24, +C4<00000000000000000000000000010000>;
P_0x5560e731af40 .param/l "PARALLEL" 0 8 21, +C4<00000000000000000000000000000001>;
L_0x5560e726bd20 .functor BUFZ 1, v0x5560e731c2e0_0, C4<0>, C4<0>, C4<0>;
v0x5560e731bb40_0 .net "clk", 0 0, o0x7f2cbce4a038;  alias, 0 drivers
v0x5560e731bbe0_0 .net "din", 24 0, L_0x5560e726a420;  alias, 1 drivers
v0x5560e731bcd0_0 .net "din_valid", 0 0, L_0x5560e7320630;  alias, 1 drivers
v0x5560e731bdd0_0 .net "dout", 15 0, L_0x5560e73206d0;  alias, 1 drivers
v0x5560e731be70_0 .var "dout_frac", 13 0;
v0x5560e731bf80_0 .var "dout_int", 1 0;
v0x5560e731c060_0 .net "dout_valid", 0 0, L_0x5560e726bd20;  alias, 1 drivers
v0x5560e731c120_0 .var/i "i", 31 0;
v0x5560e731c200_0 .var/i "j", 31 0;
v0x5560e731c2e0_0 .var "valid_out", 0 0;
S_0x5560e731b440 .scope generate, "genblk1" "genblk1" 8 57, 8 57 0, S_0x5560e731abf0;
 .timescale 0 0;
v0x5560e731afe0_0 .var "debug", 1 0;
S_0x5560e731b690 .scope generate, "genblk3" "genblk3" 8 97, 8 97 0, S_0x5560e731abf0;
 .timescale 0 0;
S_0x5560e731b880 .scope generate, "genblk5[0]" "genblk5[0]" 8 119, 8 119 0, S_0x5560e731abf0;
 .timescale 0 0;
P_0x5560e731ba80 .param/l "k" 0 8 119, +C4<00>;
L_0x5560e73206d0 .concat [ 14 2 0 0], v0x5560e731be70_0, v0x5560e731bf80_0;
    .scope S_0x5560e72f1780;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e72c8950_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5560e72f1780;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e72f1230_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x5560e72f1780;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730e8e0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x5560e72f1780;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730e9c0_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5560e72f1780;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e730ec40_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5560e72f1780;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e730ed20_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5560e72f1780;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560e730eec0_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x5560e72f1780;
T_7 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e730eec0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e730eec0_0, 4, 5;
    %load/vec4 v0x5560e730eec0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e730eec0_0, 4, 5;
    %load/vec4 v0x5560e730eec0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e730eec0_0, 4, 5;
    %load/vec4 v0x5560e730eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5560e72cd750_0;
    %assign/vec4 v0x5560e72c8950_0, 0;
    %load/vec4 v0x5560e72f12d0_0;
    %assign/vec4 v0x5560e730e8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e730eec0_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e730eec0_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e72c8950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e730e8e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5560e72f1780;
T_8 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e72c8950_0;
    %assign/vec4 v0x5560e72f1230_0, 0;
    %load/vec4 v0x5560e730e8e0_0;
    %assign/vec4 v0x5560e730e9c0_0, 0;
    %load/vec4 v0x5560e72f1230_0;
    %pad/s 32;
    %load/vec4 v0x5560e730e9c0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5560e730ec40_0, 0;
    %load/vec4 v0x5560e730ec40_0;
    %assign/vec4 v0x5560e730ed20_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5560e730f2e0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730f890_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x5560e730f2e0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730f950_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x5560e730f2e0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730fb60_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x5560e730f2e0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e730fc40_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5560e730f2e0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e730fe80_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x5560e730f2e0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e730ff60_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x5560e730f2e0;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560e7310100_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x5560e730f2e0;
T_16 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e7310100_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7310100_0, 4, 5;
    %load/vec4 v0x5560e7310100_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7310100_0, 4, 5;
    %load/vec4 v0x5560e7310100_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7310100_0, 4, 5;
    %load/vec4 v0x5560e730fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5560e730f7d0_0;
    %assign/vec4 v0x5560e730f890_0, 0;
    %load/vec4 v0x5560e730fa30_0;
    %assign/vec4 v0x5560e730fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7310100_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7310100_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e730f890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e730fb60_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5560e730f2e0;
T_17 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e730f890_0;
    %assign/vec4 v0x5560e730f950_0, 0;
    %load/vec4 v0x5560e730fb60_0;
    %assign/vec4 v0x5560e730fc40_0, 0;
    %load/vec4 v0x5560e730f950_0;
    %pad/s 32;
    %load/vec4 v0x5560e730fc40_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5560e730fe80_0, 0;
    %load/vec4 v0x5560e730fe80_0;
    %assign/vec4 v0x5560e730ff60_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5560e7310500;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7310b80_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x5560e7310500;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7310c40_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x5560e7310500;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7310e50_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x5560e7310500;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7310f30_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5560e7310500;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e73111e0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5560e7310500;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e73112c0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x5560e7310500;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560e7311460_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x5560e7310500;
T_25 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e7311460_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7311460_0, 4, 5;
    %load/vec4 v0x5560e7311460_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7311460_0, 4, 5;
    %load/vec4 v0x5560e7311460_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7311460_0, 4, 5;
    %load/vec4 v0x5560e7311010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5560e7310aa0_0;
    %assign/vec4 v0x5560e7310b80_0, 0;
    %load/vec4 v0x5560e7310d20_0;
    %assign/vec4 v0x5560e7310e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7311460_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7311460_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e7310b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e7310e50_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5560e7310500;
T_26 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e7310b80_0;
    %assign/vec4 v0x5560e7310c40_0, 0;
    %load/vec4 v0x5560e7310e50_0;
    %assign/vec4 v0x5560e7310f30_0, 0;
    %load/vec4 v0x5560e7310c40_0;
    %pad/s 32;
    %load/vec4 v0x5560e7310f30_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5560e73111e0_0, 0;
    %load/vec4 v0x5560e73111e0_0;
    %assign/vec4 v0x5560e73112c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5560e7311880;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7311e80_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x5560e7311880;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7311f70_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x5560e7311880;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7312180_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x5560e7311880;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7312260_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x5560e7311880;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e73124c0_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x5560e7311880;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e73125a0_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x5560e7311880;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560e7312740_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x5560e7311880;
T_34 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e7312740_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7312740_0, 4, 5;
    %load/vec4 v0x5560e7312740_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7312740_0, 4, 5;
    %load/vec4 v0x5560e7312740_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7312740_0, 4, 5;
    %load/vec4 v0x5560e7312340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5560e7311da0_0;
    %assign/vec4 v0x5560e7311e80_0, 0;
    %load/vec4 v0x5560e7312050_0;
    %assign/vec4 v0x5560e7312180_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7312740_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7312740_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e7311e80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e7312180_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5560e7311880;
T_35 ;
    %wait E_0x5560e726a930;
    %load/vec4 v0x5560e7311e80_0;
    %assign/vec4 v0x5560e7311f70_0, 0;
    %load/vec4 v0x5560e7312180_0;
    %assign/vec4 v0x5560e7312260_0, 0;
    %load/vec4 v0x5560e7311f70_0;
    %pad/s 32;
    %load/vec4 v0x5560e7312260_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5560e73124c0_0, 0;
    %load/vec4 v0x5560e73124c0_0;
    %assign/vec4 v0x5560e73125a0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5560e7319740;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5560e7319cc0_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x5560e7319740;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5560e7319db0_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x5560e7319740;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e7319f70_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x5560e7319740;
T_39 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e731a050_0, 0, 16;
    %end;
    .thread T_39;
    .scope S_0x5560e7319740;
T_40 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5560e731a360_0, 0, 25;
    %end;
    .thread T_40;
    .scope S_0x5560e7319740;
T_41 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5560e731a440_0, 0, 25;
    %end;
    .thread T_41;
    .scope S_0x5560e7319740;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5560e731a5e0_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x5560e7319740;
T_43 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e731a5e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e731a5e0_0, 4, 5;
    %load/vec4 v0x5560e731a5e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e731a5e0_0, 4, 5;
    %load/vec4 v0x5560e731a5e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e731a5e0_0, 4, 5;
    %load/vec4 v0x5560e731a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5560e7319be0_0;
    %assign/vec4 v0x5560e7319cc0_0, 0;
    %load/vec4 v0x5560e7319e90_0;
    %assign/vec4 v0x5560e7319f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e731a5e0_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e731a5e0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5560e7319cc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5560e7319f70_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5560e7319740;
T_44 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7319cc0_0;
    %assign/vec4 v0x5560e7319db0_0, 0;
    %load/vec4 v0x5560e7319f70_0;
    %assign/vec4 v0x5560e731a050_0, 0;
    %load/vec4 v0x5560e7319db0_0;
    %pad/s 25;
    %load/vec4 v0x5560e731a050_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5560e731a360_0, 0;
    %load/vec4 v0x5560e731a360_0;
    %assign/vec4 v0x5560e731a440_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5560e731b440;
T_45 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5560e731afe0_0, 0, 2;
    %end;
    .thread T_45;
    .scope S_0x5560e731b440;
T_46 ;
    %wait E_0x5560e7314000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e731c120_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x5560e731c120_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_46.1, 5;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %inv;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 2, 0, 36;
    %part/s 3;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731bf80_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731afe0_0, 4, 5;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 2, 0, 36;
    %part/s 3;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731bf80_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731afe0_0, 4, 5;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c120_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %addi 21, 0, 36;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731bf80_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c120_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731afe0_0, 4, 5;
T_46.5 ;
T_46.3 ;
    %load/vec4 v0x5560e731c120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560e731c120_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5560e731b690;
T_47 ;
    %wait E_0x5560e7314000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e731c200_0, 0, 32;
T_47.0 ;
    %load/vec4 v0x5560e731c200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_47.1, 5;
    %load/vec4 v0x5560e731bbe0_0;
    %load/vec4 v0x5560e731c200_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 12, 0, 4;
    %sub;
    %pad/s 38;
    %subi 13, 0, 38;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e731c200_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e731be70_0, 4, 5;
    %load/vec4 v0x5560e731c200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560e731c200_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5560e731abf0;
T_48 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5560e731bf80_0, 0, 2;
    %end;
    .thread T_48;
    .scope S_0x5560e731abf0;
T_49 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5560e731be70_0, 0, 14;
    %end;
    .thread T_49;
    .scope S_0x5560e731abf0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e731c2e0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5560e731abf0;
T_51 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e731bcd0_0;
    %assign/vec4 v0x5560e731c2e0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5560e7314650;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e7315140_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0x5560e7314650;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7315ea0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x5560e7314650;
T_54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5560e7315ac0_0, 0, 2;
    %end;
    .thread T_54;
    .scope S_0x5560e7314650;
T_55 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7315de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560e7315ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560e7315140_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5560e7315780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5560e73156c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x5560e7315320_0;
    %assign/vec4 v0x5560e7315140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560e7315ea0_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x5560e7315600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x5560e7315140_0;
    %load/vec4 v0x5560e7315320_0;
    %add;
    %assign/vec4 v0x5560e7315140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560e7315ea0_0, 0;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x5560e7315140_0;
    %load/vec4 v0x5560e7315320_0;
    %add;
    %assign/vec4 v0x5560e7315140_0, 0;
T_55.7 ;
T_55.5 ;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5560e7314650;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7315ba0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x5560e7314650;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7315c60_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5560e7314650;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7315d20_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5560e7314650;
T_59 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7315140_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5560e7315ba0_0, 0;
    %load/vec4 v0x5560e73154d0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x5560e7315c60_0, 0;
    %load/vec4 v0x5560e73156c0_0;
    %assign/vec4 v0x5560e7315d20_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5560e7314650;
T_60 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7315de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560e7315ac0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5560e7315780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x5560e7315d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560e7315ac0_0, 0;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x5560e7315140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5560e7315ba0_0;
    %inv;
    %load/vec4 v0x5560e7315c60_0;
    %inv;
    %and;
    %and;
    %load/vec4 v0x5560e7315ac0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7315ac0_0, 4, 5;
    %jmp T_60.7;
T_60.6 ;
    %load/vec4 v0x5560e7315140_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x5560e7315ba0_0;
    %load/vec4 v0x5560e7315c60_0;
    %and;
    %and;
    %load/vec4 v0x5560e7315ac0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5560e7315ac0_0, 4, 5;
    %jmp T_60.9;
T_60.8 ;
    %load/vec4 v0x5560e7315ac0_0;
    %assign/vec4 v0x5560e7315ac0_0, 0;
T_60.9 ;
T_60.7 ;
T_60.5 ;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5560e7314650;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e7315920_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x5560e7314650;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e7315240_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_0x5560e7314650;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7316070_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5560e7314650;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e7316130_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x5560e7314650;
T_65 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7315ea0_0;
    %assign/vec4 v0x5560e7316070_0, 0;
    %load/vec4 v0x5560e7316070_0;
    %assign/vec4 v0x5560e7316130_0, 0;
    %load/vec4 v0x5560e7315140_0;
    %assign/vec4 v0x5560e7315240_0, 0;
    %load/vec4 v0x5560e7316070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x5560e7315ac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5560e7315920_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x5560e7315ac0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5560e7315920_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x5560e7315240_0;
    %assign/vec4 v0x5560e7315920_0, 0;
T_65.5 ;
T_65.3 ;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5560e7315920_0;
    %assign/vec4 v0x5560e7315920_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5560e7318640;
T_66 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5560e7318810_0, 0, 2;
    %end;
    .thread T_66;
    .scope S_0x5560e7318640;
T_67 ;
    %wait E_0x5560e7314000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e7319420_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x5560e7319420_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_67.1, 5;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %inv;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 6, 0, 35;
    %part/s 7;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 15, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7319250_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7318810_0, 4, 5;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 6, 0, 35;
    %part/s 7;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 16, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7319250_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7318810_0, 4, 5;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319420_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %addi 22, 0, 34;
    %part/s 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7319250_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319420_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7318810_0, 4, 5;
T_67.5 ;
T_67.3 ;
    %load/vec4 v0x5560e7319420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560e7319420_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5560e7318910;
T_68 ;
    %wait E_0x5560e7314000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560e7319500_0, 0, 32;
T_68.0 ;
    %load/vec4 v0x5560e7319500_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_68.1, 5;
    %load/vec4 v0x5560e7318e60_0;
    %load/vec4 v0x5560e7319500_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %pushi/vec4 4294967290, 0, 32;
    %concati/vec4 3, 0, 2;
    %sub;
    %pad/s 36;
    %subi 10, 0, 36;
    %part/s 11;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5560e7319500_0;
    %pad/s 33;
    %muli 11, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5560e7319120_0, 4, 5;
    %load/vec4 v0x5560e7319500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560e7319500_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5560e7317ef0;
T_69 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5560e7319250_0, 0, 5;
    %end;
    .thread T_69;
    .scope S_0x5560e7317ef0;
T_70 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5560e7319120_0, 0, 11;
    %end;
    .thread T_70;
    .scope S_0x5560e7317ef0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e73195e0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x5560e7317ef0;
T_72 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7318f40_0;
    %assign/vec4 v0x5560e73195e0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5560e73172e0;
T_73 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e7317540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560e73178e0_0, 0;
    %load/vec4 v0x5560e73169f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5560e73176f0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x5560e73169f0_0;
    %parti/s 2, 14, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x5560e73176f0_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x5560e73169f0_0;
    %parti/s 8, 7, 4;
    %assign/vec4 v0x5560e73176f0_0, 0;
T_73.5 ;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5560e73176f0_0;
    %assign/vec4 v0x5560e73176f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560e73178e0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5560e7316cb0;
T_74 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5560e73176f0_0, 0, 8;
    %end;
    .thread T_74;
    .scope S_0x5560e7316cb0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e73178e0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x5560e7312f30;
T_76 ;
    %pushi/vec4 511, 0, 10;
    %store/vec4 v0x5560e731e800_0, 0, 10;
    %end;
    .thread T_76;
    .scope S_0x5560e7312f30;
T_77 ;
    %pushi/vec4 511, 0, 10;
    %store/vec4 v0x5560e731e8c0_0, 0, 10;
    %end;
    .thread T_77;
    .scope S_0x5560e7312f30;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e731d5b0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0x5560e7312f30;
T_79 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5560e731d420_0, 0, 16;
    %end;
    .thread T_79;
    .scope S_0x5560e7312f30;
T_80 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e731e800_0;
    %assign/vec4 v0x5560e731e8c0_0, 0;
    %load/vec4 v0x5560e731d7f0_0;
    %assign/vec4 v0x5560e731d5b0_0, 0;
    %load/vec4 v0x5560e731d720_0;
    %assign/vec4 v0x5560e731d420_0, 0;
    %load/vec4 v0x5560e731e6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 511, 0, 10;
    %assign/vec4 v0x5560e731e800_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5560e731d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x5560e731e800_0;
    %pad/u 32;
    %cmpi/e 511, 0, 32;
    %jmp/0xz  T_80.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5560e731e800_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x5560e731e800_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5560e731e800_0, 0;
T_80.5 ;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x5560e731e800_0;
    %assign/vec4 v0x5560e731e800_0, 0;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5560e7312f30;
T_81 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5560e731dd40_0, 0, 33;
    %end;
    .thread T_81;
    .scope S_0x5560e7312f30;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560e731deb0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x5560e7312f30;
T_83 ;
    %wait E_0x5560e7314000;
    %load/vec4 v0x5560e731d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x5560e731e010_0;
    %pad/s 33;
    %load/vec4 v0x5560e731d8c0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x5560e731dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560e731deb0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5560e731dc70_0;
    %assign/vec4 v0x5560e731dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560e731deb0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5560e72dfd90;
T_84 ;
    %vpi_call 3 78 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 3 79 "$dumpvars" {0 0 0};
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v";
    "single_perceptron_tb.v";
    "./single_perceptron.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/activation.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/relu/relu.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v";
