<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Abhijit Das</title>
</head>
<body>
<div id="layout-content">
<a name="Top"></a>
<hr size="2" noshade color="#ffffff">
<table style="width:100%">
	<tbody>
		<tr>
			<td width="40%" align="center"><p align="right">
				Post-Doctoral Researcher<br>
				<a href="https://team.inria.fr/taran/">TARAN</a> (erstwhile CAIRN) Team<br>
				<a href="https://www.irisa.fr/en">IRISA</a>, <a href="https://www.inria.fr/en">INRIA</a>, and <a href="https://www.univ-rennes1.fr/">Université de Rennes 1</a><br>
				<a href="https://www.linkedin.com/in/abhijitcse">
					<img class="logo" src="Images/linkedin.svg" title="LinkedIn">
				</a>
				<a href="https://twitter.com/abhijitcs">
					<img class="logo" src="Images/twitter.svg" title="Twitter">
				</a>
				<a href="https://www.youtube.com/channel/UCErBuAr_1y66I7cqG0yCjhg">
					<img class="logo" src="Images/youtube.svg" title="YouTube">
				</a>
			</td>
			<td width="20%" align="center">
				<img class="photo" src="Images/Abhijit-Das.jpg" title="Abhijit Das" width="103" height="103">
			</td>
			<td width="40%" align="center"><p align="left">
				Room 307N, <a href="https://www.enssat.fr/">ENSSAT</a> Campus<br>
				6 Rue de Kerampont, Lannion, France - 22300<br>
				<b>Email:</b> abhijit.das at irisa.fr<br>
				<a href="mailto:abhijit.das@irisa.fr">
					<img class="logo" src="Images/mail.svg" title="Send Email"">
				</a>
				<a href="https://scholar.google.com/citations?user=UDIIkgYAAAAJ&hl=en">
					<img class="logo" src="Images/scholar.svg" title="Google Scholar">
				</a>
				<a href="https://dblp.uni-trier.de/pers/hd/d/Das_0002:Abhijit">
					<img class="logo" src="Images/dblp.svg" title="DBLP">
				</a>				
			</td>
		</tr>
	</tbody>
</table>
<h1>Abhijit Das</h1>
<hr size="2" noshade color="#aaaaaa">
<b>
<center>
	<nav>
		<a href="#About">About</a> |
		<a href="#Research">Research</a> |
		<a href="#News">News</a> |
		<a href="#Publications">Publications</a> |
		<a href="education.html#Education">Education</a> |
		<a href="education.html#Achievements">Achievements</a> |
		<a href="education.html#Teaching">Teaching</a> |
		<a href="education.html#Service">Service</a> |
		<a href="others.html#Genealogy">Genealogy</a> |
		<a href="others.html#Others">Others</a> |
		<a href="calendar.html#Calendar">Calendar</a>
	</nav>
</center>
</b>
<hr size="2" noshade color="#aaaaaa">
<h2><a name="About">About</a></h2>
<p>I am a Post-Doctoral Researcher in the <a href="https://team.inria.fr/taran/">TARAN</a> (erstwhile CAIRN) team of <a href="https://www.irisa.fr/en">IRISA</a>, <a href="https://www.inria.fr/en">INRIA</a> and <a href="https://www.univ-rennes1.fr/">Université de Rennes 1</a>, hosted by <a href="http://people.irisa.fr/Cedric.Killian/">Dr. Cedric Killian</a> and <a href="http://people.rennes.inria.fr/Olivier.Sentieys/">Prof. Olivier Sentieys</a>. Previously, I was a Senior Silicon Design Engineer at <a href="https://www.amd.com/">AMD</a>, where I was part of the performance modelling team that designed the <a href="https://en.wikipedia.org/wiki/Zen_(microarchitecture)">Zen</a> microarchitecture.</p>
<p>I received the prestigious <a href="https://www.iitg.ac.in/acad/convocation/24/">Best PhD Thesis Award</a> in <a href="https://www.iitg.ac.in/cse/">Computer Science &amp; Engineering</a> from <a href="https://www.iitg.ac.in/">Indian Institute of Technology (IIT) Guwahati</a>, India, where I was supervised by <a href="http://www.iitg.ac.in/johnjose/">Dr. John Jose</a>. My dissertation focused on the design of data-aware on-chip networks to improve the performance of many-core systems. One of my works presented at ICCD 2020 can be found <a href="https://tinyurl.com/iccd-2020">here</a>, and an extended abstract/summary of my dissertation presented at DAC PhD Forum 2021 can be found <a href="https://tinyurl.com/dac-phd-2021">here</a>. </p>
<p>My broad area of research is Computer Architecture, and I frequently collaborate with <a href="http://utenti.dieei.unict.it/users/mpalesi/">Dr. Maurizio Palesi</a> of University of Catania, Italy and <a href="https://www.cise.ufl.edu/~prabhat/">Prof. Prabhat Mishra</a> of University of Florida, USA. Currently, I am involved in multiple projects that focus on the design of efficient on-chip networks, caches and DNN accelerators.</p>
<p>I work with the <a href="http://www.gem5.org/">gem5 simulator</a> and have recorded multiple tutorial videos to get started with it. My videos have one of the highest number of views (26K+) on <a href="https://www.youtube.com/">YouTube</a> among all the gem5 simulator based tutorials. Anyone interested in learning the gem5 simulator may consider checking some of the videos <a href="https://tinyurl.com/abhijitcse-gem5">here</a>.</p>
<h2><a name="Research">Research Interests</a></h2>
<ul>
<li><p>On-Chip Networks and Memory Systems</p>
</li>
<li><p>Deep Neural Network (DNN) Accelerators</p>
</li>
</ul>
<h2><a name="News">Recent News</a></h2>
<div class="infoblock">
<div class="blockcontent">
<p>26-09-2021 : I have been invited to serve as the Virtual Logistics Chair of <a href="https://nocs2022.github.io/">NOCS 2022</a></p>
<p>18-08-2022 : Our paper is accepted at <a href="https://www.nocarc.org/">NoCArc 2022</a></p>
<p>06-07-2022 : Our paper received the Best Student Paper Award at <a href="https://www.ieee-isvlsi.org/">ISVLSI 2022</a></p>
<p>24-06-2021 : I have been invited to serve as the Publicity Chair of <a href="https://www.nocarc.org/">NoCArc 2022</a></p>
<p>17-06-2022 : My dissertation received the Best PhD Thesis Award at <a href="https://www.iitg.ac.in/">IIT Guwahati</a></p>
</div></div>
<h2><a name="Publications">Publications</a></h2>
<h3>Dissertation</h3>
<ul>
<li><p>[PhD Thesis | PDF | <a href="http://gyan.iitg.ernet.in/handle/123456789/1986">DOI</a> | <font color="red">Best PhD Thesis Award</font>] <img class="logo" src="Images/medal.svg"> <br />
<i>Designing Data-Aware Network-on-Chip for Performance</i> <br />
<a href="">Abhijit Das</a> <br />
Indian Institute of Technology (IIT) Guwahati, Assam, India, October 2021</p>
</li>
</ul>
<h3>Book Chapter</h3>
<ul>
<li><p>[NoC S&amp;P 2021 | <a href="https://www.springer.com/gp/book/9783030691301/">DOI</a>] <br />
<i>Trojan-Aware Network-on-Chip Routing</i> <br />
Manju R., <a href="">Abhijit Das</a>, John Jose and Prabhat Mishra <br />
Network-on-Chip Security and Privacy, Springer 2021</p>
</li>
</ul>
<h3>Journal</h3>
<ul>
<li><p>[IEEE CEM 2022 | <a href="Papers/IEEE-CEM-21.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9362234/">DOI</a>] <br />
<i>Revising NoC in Future Multi-Core based Consumer Electronics for Performance</i> <br />
<a href="">Abhijit Das</a>, Abhishek Kumar, John Jose and Maurizio Palesi <br />
IEEE Consumer Electronics Magazine, Vol: 11, No: 3, 2022</p>
</li>
</ul>
<ul>
<li><p>[IEEE TVLSI 2021 | <a href="Papers/IEEE-TVLSI-21.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9481340/">DOI</a>] <br />
<i>Data Criticality in Multi-Threaded Applications: An Insight for Many-Core Systems</i> <br />
<a href="">Abhijit Das</a>, John Jose and Prabhat Mishra <br />
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol: 29, No: 9, 2021</p>
</li>
</ul>
<ul>
<li><p>[IEEE TC 2021 | <a href="Papers/IEEE-TC-21.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9392359/">DOI</a>] <br />
<i>Opportunistic Caching in NoC: Exploring Ways to Reduce Miss Penalty</i> <br />
<a href="">Abhijit Das</a>, Abhishek Kumar, John Jose and Maurizio Palesi <br />
IEEE Transactions on Computers, Vol: 70, No: 6, 2021</p>
</li>
</ul>
<h3>Conferences</h3>
<ul>
<li><p>[NoCArc@MICRO 2022 | <a href="Papers/NoCArc-22.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/abstract/document/9911480/">DOI</a>] <img class="image" src="Images/new.gif"> <br />
<i>WiBS: A Modular and Scalable Wireless Infrastructure in a Cycle-Accurate NoC Simulator</i> <br />
Manjari Saha, <a href="">Abhijit Das</a> and John Jose <br />
15th International Workshop on Network on Chip Architectures at <br />
55th IEEE/ACM International Symposium on Microarchitecture, Chicago, USA, October 2022</p>
</li>
</ul>
<ul>
<li><p>[ISVLSI 2022 | <a href="Papers/ISVLSI-22-1.pdf">PDF</a>  | <a href="https://ieeexplore.ieee.org/document/9912047/">DOI</a> | <font color="red">Best Student Paper Award</font>] <img class="logo" src="Images/trophy.svg"> <br />
<i>Designing Data-Aware Network-on-Chip for Performance</i> <br />
<a href="">Abhijit Das</a> and John Jose <br />
21st IEEE Computer Society Annual Symposium on VLSI, Paphos, Cyprus, July 2022</p>
</li>
</ul>
<ul>
<li><p>[ISVLSI 2022 | <a href="Papers/ISVLSI-22-2.pdf">PDF</a>  | <a href="https://ieeexplore.ieee.org/document/9912051/">DOI</a>] <br />
<i>LOKI: A Hardware Trojan Affecting Multiple Components of an SoC</i> <br />
Manju R., <a href="">Abhijit Das</a> and John Jose <br />
21st IEEE Computer Society Annual Symposium on VLSI, Paphos, Cyprus, July 2022</p>
</li>
</ul>
<ul>
<li><p>[ICCD 2020 | <a href="Papers/ICCD-20.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9283534/">DOI</a> | <a href="https://tinyurl.com/iccd-2020">Video</a>] <br />
<i>Reducing Off-Chip Miss Penalty by Exploiting Underutilised On-Chip Router Buffers</i> <br />
<a href="">Abhijit Das</a>, Abhishek Kumar and John Jose <br />
38th IEEE International Conference on Computer Design, Connecticut, USA, October 2020</p>
</li>
</ul>
<ul>
<li><p>[NOCS 2020 | <a href="Papers/NOCS-20.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9241711/">DOI</a> | <a href="https://tinyurl.com/nocs-2020">Video</a>] <br />
<i>SECTAR: Secure NoC using Trojan Aware Routing</i> <br />
Manju R., <a href="">Abhijit Das</a>, John Jose and Prabhat Mishra <br />
14th IEEE/ACM International Symposium on Networks-on-Chip, Hamburg, Germany, September 2020</p>
</li>
</ul>
<ul>
<li><p>[ISVLSI 2020 | <a href="Papers/ISVLSI-20.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/9154953/">DOI</a> | <a href="https://tinyurl.com/isvlsi-2020">Video</a> | <font color="red">Best Paper Candidate</font>] <img class="logo" src="Images/trophy.svg"> <br />
<i>Exploiting On-Chip Routers to Store Dirty Cache Blocks in Tiled Chip Multi-Processors</i> <br />
<a href="">Abhijit Das</a>, Abhishek Kumar, John Jose and Maurizio Palesi <br />
19th IEEE Computer Society Annual Symposium on VLSI, Limassol, Cyprus, July 2020</p>
</li>
</ul>
<ul>
<li><p>[NOCS 2018 | <a href="Papers/NOCS-18.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/8512164/">DOI</a>] <br />
<i>Critical Packet Prioritisation by Slack-Aware Re-routing in On-Chip Networks</i> <br />
<a href="">Abhijit Das</a>, Sarath Babu, John Jose, Sangeetha Jose and Maurizio Palesi <br />
12th IEEE/ACM International Symposium on Networks-on-Chip, Torino, Italy, October 2018</p>
</li>
</ul>
<ul>
<li><p>[VLSID 2018 | <a href="Papers/VLSID-18.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/8326956/">DOI</a>] <br />
<i>An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCs</i> <br />
John Jose and <a href="">Abhijit Das</a> <br />
31st IEEE International Conference on VLSI Design, Pune, India, January 2018</p>
</li>
</ul>
<ul>
<li><p>[VLSI-SoC 2017 | <a href="Papers/VLSI-SOC-17.pdf">PDF</a> | <a href="https://ieeexplore.ieee.org/document/8203461/">DOI</a>] <br />
<i>Implementation and Analysis of Hotspot Mitigation in Mesh NoCs by Cost-Effective Deflection Routing Technique</i> <br />
Reshma Raj R. S., <a href="">Abhijit Das</a> and John Jose <br />
25th IFIP/IEEE International Conference on Very Large Scale Integration, Abu Dhabi, UAE, October 2017</p>
</li>
</ul>
<ul>
<li><p>[VDAT 2017 | <a href="Papers/VDAT-17.pdf">PDF</a> | <a href="https://link.springer.com/chapter/10.1007%2F978-981-10-7470-7_33/">DOI</a>] <br />
<i>Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs</i> <br />
Aswathy N. S., Reshma Raj R. S., <a href="">Abhijit Das</a>, John Jose and Josna V. R. <br />
21st International Symposium on VLSI Design and Test, Roorkee, India, June 2017</p>
</li>
</ul>
<h3>Others</h3>
<ul>
<li><p>[arXiv 2022 | <a href="Papers/ARXIV-22.pdf">PDF</a> | <a href="https://arxiv.org/abs/2210.14657">DOI</a>] <img class="image" src="Images/new.gif"> <br />
<i>Multi-Objective Hardware-Mapping Co-Optimisation for Multi-Tenant DNN Accelerators</i> <br />
<a href="">Abhijit Das</a>, Enrico Russo and Maurizio Palesi</p>
</li>
</ul>
<ul>
<li><p>[DAC 2021 | PhD Forum | <a href="https://tinyurl.com/dac-phd-2021">Video</a>] <br />
<i>Designing Data-Aware Network-on-Chip for Performance</i> <br />
<a href="">Abhijit Das</a> <br />
58th ACM/IEEE Design Automation Conference, San Francisco, USA, December 2021</p>
</li>
</ul>
<ul>
<li><p>[IRISS 2019 | ACM India Annual Event] <br />
<i>Critical Packet Prioritisation by Slack-Aware Re-routing in On-Chip Networks</i> <br />
<a href="">Abhijit Das</a> <br />
13th Inter-Research-Institute Student Seminar in Computer Science, Kochi, India, February 2019</p>
</li>
</ul>
<ul>
<li><p>[VLSI-SoC 2018 | PhD Forum | <font color="red">3rd Best Poster Award</font>] <img class="logo" src="Images/trophy.svg"> <br />
<i>Optimising NoC in Many-Core Systems</i> <br />
<a href="">Abhijit Das</a> <br />
26th IFIP/IEEE International Conference on Very Large Scale Integration, Verona, Italy, October 2018</p>
</li>
</ul>
<ul>
<li><p>[RC 2018 | Poster | <font color="red">Best Poster Award</font>] <img class="logo" src="Images/trophy.svg"> <br />
<i>An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCs</i> <br />
<a href="">Abhijit Das</a>, Dipika Deb and John Jose <br />
4th Research Conclave, Indian Institute of Technology (IIT) Guwahati, Assam, India, March 2018</p>
</li>
</ul>
<ul>
<li><p>[VLSID 2018 | PhD Forum] <br />
<i>Adaptive NoC Routers for Congestion Management</i> <br />
<a href="">Abhijit Das</a> <br />
31st IEEE International Conference on VLSI Design, Pune, India, January 2018</p>
</li>
</ul>
<hr size="2" noshade color="#aaaaaa">
<center><p><b><a href="#Top">Back to Top</a></b></p></center>
<hr size="2" noshade color="#aaaaaa">

<footer>
	<center><font size="-1">&copy; 2015 - 2022 Abhijit Das. All Rights Reserved</font></center>
</footer>
</div>
</body>
</html>
