// Seed: 636658058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wor id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4 << id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd84
) (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4
);
  tri id_6;
  wire [-1 : 1  <  1] id_7;
  localparam id_8 = 1;
  logic id_9;
  ;
  class id_10;
  endclass : SymbolIdentifier
  module_0 modCall_1 (
      id_10,
      id_6,
      id_6,
      id_9,
      id_9
  );
  logic [id_8 : 1] id_11;
  assign id_6 = -1;
  logic id_12;
  ;
endmodule
