Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Cherupalli, H., Duwe, H., Ye, W., Kumar, R., Sartori, J.","Bespoke processors for applications with ultra-low area and power constraints",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"41","54",,,10.1145/3079856.3080247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025598002&doi=10.1145%2f3079856.3080247&partnerID=40&md5=3169b68e7e5ff8126aa3bb800e2ef767",Conference Paper,Scopus,2-s2.0-85025598002
"Cherupalli, H., Duwe, H., Ye, W., Kumar, R., Sartori, J.","Enabling Effective Module-Oblivious Power Gating for Embedded Processors",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920822,"157","168",,,10.1109/HPCA.2017.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019611025&doi=10.1109%2fHPCA.2017.48&partnerID=40&md5=552cf7c8dd1f0c46c095b8b8c329e0ed",Conference Paper,Scopus,2-s2.0-85019611025
"Cherupalli, H., Duwe, H., Ye, W., Kumar, R., Sartori, J.","Determining application-specific peak power and energy requirements for ultra-low power processors",2017,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","Part F127193",,,"3","16",,,10.1145/3037697.3037711,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022025036&doi=10.1145%2f3037697.3037711&partnerID=40&md5=1c38923ca9cebe8404a30074025804e7",Conference Paper,Scopus,2-s2.0-85022025036
"Kapare, A., Cherupalli, H., Sartori, J.","Automated error prediction for approximate sequential circuits",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967007,"","",,1,10.1145/2966986.2967007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000956464&doi=10.1145%2f2966986.2967007&partnerID=40&md5=8042a1262b97c203018ea3ef66fa1543",Conference Paper,Scopus,2-s2.0-85000956464
"Cherupalli, H., Kumar, R., Sartori, J.","Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems",2016,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",,, 7551431,"671","681",,4,10.1109/ISCA.2016.64,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988385245&doi=10.1109%2fISCA.2016.64&partnerID=40&md5=5a01222e52fe879b5f41f1c1d7a22a65",Conference Paper,Scopus,2-s2.0-84988385245
"Najafi, M.H., Murali, A., Lilja, D.J., Sartori, J.","GPU-Accelerated nick local image thresholding algorithm",2016,"Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS","2016-January",, 7384341,"576","584",,,10.1109/ICPADS.2015.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964684010&doi=10.1109%2fICPADS.2015.78&partnerID=40&md5=0e63c0f4c1500adf7201c091f52e9ec9",Conference Paper,Scopus,2-s2.0-84964684010
"Cherupalli, H., Sartori, J.","Graph-based dynamic analysis: Efficient characterization of dynamic timing and activity distributions",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372642,"729","735",,2,10.1109/ICCAD.2015.7372642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964497576&doi=10.1109%2fICCAD.2015.7372642&partnerID=40&md5=cd1fc7de6397e4d7ce5c302ce91dce99",Conference Paper,Scopus,2-s2.0-84964497576
"Suresh, A., Sartori, J.","Automated algorithmic error resilience based on outlier detection",2016,"IEEE Micro","36","1", 7006347,"46","59",,1,10.1109/MM.2015.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963764418&doi=10.1109%2fMM.2015.5&partnerID=40&md5=7c5c794a4bdf87ac30f144e18286f95a",Article,Scopus,2-s2.0-84963764418
"Sartori, J., Kumar, R.","Software canaries: Software-based path delay fault testing for variation-aware energy-efficient design",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298242,"159","164",,,10.1145/2627369.2627646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953393728&doi=10.1145%2f2627369.2627646&partnerID=40&md5=998291291559ac1f3ff6b830b9adedb2",Conference Paper,Scopus,2-s2.0-84953393728
"Sartori, J., Kumar, R.","Software canaries: Software-based path delay fault testing for variation-aware energy-efficient design",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"159","164",,,10.1145/2627369.2627646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906820317&doi=10.1145%2f2627369.2627646&partnerID=40&md5=888faa806b946a39400342555dfcfd12",Conference Paper,Scopus,2-s2.0-84906820317
"Suresh, A., Sartori, J.","Automated algorithmic error resilience for structured grid problems based on outlier detection",2014,"Proceedings of the 12th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2014",,,,"240","250",,2,10.1145/2544137.2544140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900568041&doi=10.1145%2f2544137.2544140&partnerID=40&md5=b7f6d9cdc7ed353486a090c97fe6e0d1",Conference Paper,Scopus,2-s2.0-84900568041
"Jian, X., Sartori, J., Duwe, H., Kumar, R.","High performance, energy efficient chipkill correct memory with multidimensional parity",2013,"IEEE Computer Architecture Letters","12","2", 6231590,"39","42",,5,10.1109/L-CA.2012.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891156827&doi=10.1109%2fL-CA.2012.21&partnerID=40&md5=39a7406a732966b288551a58534963ff",Article,Scopus,2-s2.0-84891156827
"Sartori, J., Kumar, R.","Exploiting timing error resilience in processor architecture",2013,"Transactions on Embedded Computing Systems","12","2 SUPPL.", 89,"","",,3,10.1145/2465787.2465791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891885514&doi=10.1145%2f2465787.2465791&partnerID=40&md5=2aa08d5c45bc9e8c30eafcdfa12a9254",Article,Scopus,2-s2.0-84891885514
"Sartori, J., Kumar, R.","Branch and data herding: Reducing control and memory divergence for error-tolerant GPU applications",2013,"IEEE Transactions on Multimedia","15","2", 6376229,"279","290",,17,10.1109/TMM.2012.2232647,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872693395&doi=10.1109%2fTMM.2012.2232647&partnerID=40&md5=f70fd6f1028d5ada406a4d4aa89eadbd",Article,Scopus,2-s2.0-84872693395
"Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Enhancing the efficiency of energy-constrained DVFS designs",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","10", 6352933,"1769","1782",,22,10.1109/TVLSI.2012.2219084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884588560&doi=10.1109%2fTVLSI.2012.2219084&partnerID=40&md5=42e731d88d1a2f01e2b2c617a49f721f",Article,Scopus,2-s2.0-84884588560
"Chan, W.-T.J., Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Statistical analysis and modeling for error composition in approximate computation circuits",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657024,"47","53",,14,10.1109/ICCD.2013.6657024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892511742&doi=10.1109%2fICCD.2013.6657024&partnerID=40&md5=b60535825accdd0a554b662988e3e768",Conference Paper,Scopus,2-s2.0-84892511742
"Jian, X., Duwe, H., Sartori, J., Sridharan, V., Kumar, R.","Low-power, Low-storage-overhead chipkill correct via Multi-line error correction",2013,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",,, 24,"","",,17,10.1145/2503210.2503243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899670484&doi=10.1145%2f2503210.2503243&partnerID=40&md5=2d49f502286b555a2f28101fc9c505de",Conference Paper,Scopus,2-s2.0-84899670484
"Sartori, J., Kumar, R.","Branch and data herding: Reducing control and memory divergence for error-tolerant GPU applications",2012,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"427","428",,9,10.1145/2370816.2370879,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867496543&doi=10.1145%2f2370816.2370879&partnerID=40&md5=8a00d55bacd507e954452279d2c73f55",Conference Paper,Scopus,2-s2.0-84867496543
"Sartori, J., Kumar, R.","Compiling for energy efficiency on timing speculative processors",2012,"Proceedings - Design Automation Conference",,,,"1301","1308",,7,10.1145/2228360.2228602,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541933&doi=10.1145%2f2228360.2228602&partnerID=40&md5=edccee67c4e6582b6c81be429f8b5f42",Conference Paper,Scopus,2-s2.0-84863541933
"Sloan, J., Sartori, J., Kumar, R.","On software design for stochastic processors",2012,"Proceedings - Design Automation Conference",,,,"918","923",,6,10.1145/2228360.2228524,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863539214&doi=10.1145%2f2228360.2228524&partnerID=40&md5=a40f13b80002d0fb19c1809fc9627d3f",Conference Paper,Scopus,2-s2.0-84863539214
"Sartori, J., Ahrens, B., Kumar, R.","Power balanced pipelines",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169032,"261","272",,12,10.1109/HPCA.2012.6169032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860333039&doi=10.1109%2fHPCA.2012.6169032&partnerID=40&md5=3a273ab12f0b8e10faec9aded54e7f8e",Conference Paper,Scopus,2-s2.0-84860333039
"Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Recovery-driven design: Exploiting error resilience in design of energy-efficient processors",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","3", 6152777,"404","417",,10,10.1109/TCAD.2011.2172610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863411602&doi=10.1109%2fTCAD.2011.2172610&partnerID=40&md5=2cd27fbad09882826842ecdae515b3fe",Article,Scopus,2-s2.0-84863411602
"Sartori, J., Kumar, R.","Stochastic computing",2011,"Foundations and Trends in Electronic Design Automation","5","3",,"153","210",,1,10.1561/1000000021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84555178985&doi=10.1561%2f1000000021&partnerID=40&md5=cd3a5b60791c8c90dd6c4375d72a6d92",Article,Scopus,2-s2.0-84555178985
"Sartori, J., Kumar, R.","Architecting processors to allow voltage/reliability tradeoffs",2011,"Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11",,,,"115","124",,12,10.1145/2038698.2038718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255203566&doi=10.1145%2f2038698.2038718&partnerID=40&md5=3856264f0914c9158ba4dafbd4add4d5",Conference Paper,Scopus,2-s2.0-81255203566
"Sartori, J., Sloan, J., Kumar, R.","Stochastic computing: Embracing errors in architecture and design of processors and applications",2011,"Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11",,,,"135","144",,30,10.1145/2038698.2038720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255207081&doi=10.1145%2f2038698.2038720&partnerID=40&md5=533b654554b1136f07feaa31aa977f75",Conference Paper,Scopus,2-s2.0-81255207081
"Chan, T.-B., Sartori, J., Gupta, P., Kumar, R.","On the efficacy of NBTI mitigation techniques",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763151,"932","937",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957557725&partnerID=40&md5=7c4a5f086c76252862e09354a2d8bb2f",Conference Paper,Scopus,2-s2.0-79957557725
"Sartori, J., Kumar, R.","Energy-efficient architectures for timing error-tolerant processors",2010,"2010 International Conference on Energy Aware Computing, ICEAC 2010",,, 5702294,"","",,,10.1109/ICEAC.2010.5702294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952033087&doi=10.1109%2fICEAC.2010.5702294&partnerID=40&md5=73525bbb880a2766bbd0c051e48365ed",Conference Paper,Scopus,2-s2.0-79952033087
"Zea, N., Sartori, J., Ahrens, B., Kumar, R.","Optimal power/Performance pipelining for error resilient processors",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647702,"356","363",,4,10.1109/ICCD.2010.5647702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650739105&doi=10.1109%2fICCD.2010.5647702&partnerID=40&md5=a556ae1282fc9dd40209c9db5e8dbc9c",Conference Paper,Scopus,2-s2.0-78650739105
"Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Recovery-driven design: A power minimization methodology for error-tolerant processor modules",2010,"Proceedings - Design Automation Conference",,,,"825","830",,23,10.1145/1837274.1837481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956207873&doi=10.1145%2f1837274.1837481&partnerID=40&md5=2858d253c616277a64484f622680b34f",Conference Paper,Scopus,2-s2.0-77956207873
"Sartori, J., Kumar, R.","Overscaling-friendly timing speculation architectures",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"209","214",,6,10.1145/1785481.1785533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954480755&doi=10.1145%2f1785481.1785533&partnerID=40&md5=a202c2c9d439bd66ffbab3b95e3b44b9",Conference Paper,Scopus,2-s2.0-77954480755
"Narayanan, S., Sartori, J., Kumar, R., Jones, D.L.","Scalable stochastic processors",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457181,"335","338",,83,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953119273&partnerID=40&md5=b692de30a983141535cfd4a815a192fe",Conference Paper,Scopus,2-s2.0-77953119273
"Sartori, J., Pant, A., Kumar, R., Gupta, P.","Variation-aware speed binning of multi-core processors",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450442,"307","314",,14,10.1109/ISQED.2010.5450442,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952656638&doi=10.1109%2fISQED.2010.5450442&partnerID=40&md5=179fcda1766c211e4a863aa1379daddc",Conference Paper,Scopus,2-s2.0-77952656638
"Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Designing a processor from the ground up to allow voltage/reliability tradeoffs",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416652,"","",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952561335&partnerID=40&md5=eb093f4dcbaf47c790d813f2caf3e928",Conference Paper,Scopus,2-s2.0-77952561335
"Kahng, A.B., Kang, S., Kumar, R., Sartori, J.","Slack redistribution for graceful degradation under voltage overscaling",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419690,"825","831",,79,10.1109/ASPDAC.2010.5419690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951223419&doi=10.1109%2fASPDAC.2010.5419690&partnerID=40&md5=e1e0cf332bb3e944043b55f2d0f819c2",Conference Paper,Scopus,2-s2.0-77951223419
"Sartori, J., Kumar, R.","Low-overhead, high-speed multi-core barrier synchronization",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5952 LNCS",,,"18","34",,16,10.1007/978-3-642-11515-8_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949600101&doi=10.1007%2f978-3-642-11515-8_4&partnerID=40&md5=ca1258d6aff1072e9f73cd19872ebc96",Conference Paper,Scopus,2-s2.0-77949600101
"Sartori, J., Kumar, R.","Three scalable approaches to improving many-core throughput for a given peak power budget",2009,"16th International Conference on High Performance Computing, HiPC 2009 - Proceedings",,, 5433221,"89","98",,8,10.1109/HIPC.2009.5433221,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952222285&doi=10.1109%2fHIPC.2009.5433221&partnerID=40&md5=b78e0e02c5ac982c09a69cd0ddcf0c87",Conference Paper,Scopus,2-s2.0-77952222285
"Sartori, J., Kumar, R.","Distributed peak power management for many-core architectures",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090910,"1556","1559",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350057333&partnerID=40&md5=fc7e807b1dfd20dac79f37725442eb07",Conference Paper,Scopus,2-s2.0-70350057333
