{"abstract":[{"type":"text","text":"Initialise the "},{"type":"codeVoice","code":"BitLiteral"},{"type":"text","text":" from the VHDL code."}],"schemaVersion":{"minor":3,"major":0,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral"]]},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/init(rawValue:)","interfaceLanguage":"swift"},"primaryContentSections":[{"declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"},{"parameters":[{"name":"rawValue","content":[{"inlineContent":[{"type":"text","text":"The VHDL code representing this literal."}],"type":"paragraph"}]}],"kind":"parameters"}],"kind":"symbol","sections":[],"metadata":{"role":"symbol","modules":[{"name":"VHDLParsing"}],"symbolKind":"init","roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}],"externalID":"s:11VHDLParsing10BitLiteralO8rawValueACSgSS_tcfc","title":"init(rawValue:)"},"variants":[{"paths":["\/documentation\/vhdlparsing\/bitliteral\/init(rawvalue:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral/init(rawValue:)":{"kind":"symbol","title":"init(rawValue:)","role":"symbol","abstract":[{"text":"Initialise the ","type":"text"},{"code":"BitLiteral","type":"codeVoice"},{"text":" from the VHDL code.","type":"text"}],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/init(rawValue:)","url":"\/documentation\/vhdlparsing\/bitliteral\/init(rawvalue:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"}}}