version 3
C:/Documents and Settings/s169s4b1/Desktop/Lab8/proc2.vhd
proc2
VHDL
VHDL
C:/Documents and Settings/s169s4b1/Desktop/Lab8/proc2test.xwv
Clocked
-
-
50000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
200000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
EN
CLK
b0
CLK
b1
CLK
b2
CLK
b3
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
b0_DIFF
b1_DIFF
b2_DIFF
b3_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
EN
b0
b1
b2
b3
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
