// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state13 = "1000000";
const bool depthwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const bool depthwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_0 = "00000000000000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_0 = "00000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_0 = "0000000000";
const sc_lv<4> depthwise_conv2d_fix_2::ap_const_lv4_0 = "0000";
const sc_lv<3> depthwise_conv2d_fix_2::ap_const_lv3_0 = "000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_1 = "1";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_2 = "10";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_3 = "11";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_4 = "100";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_2 = "10";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_5 = "101";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_6 = "110";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_2 = "10";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_7 = "111";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_2::depthwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mul_mul_16s_16s_30_1_1_U33 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U33");
    network_mul_mul_16s_16s_30_1_1_U33->din0(reg_373);
    network_mul_mul_16s_16s_30_1_1_U33->din1(reg_355);
    network_mul_mul_16s_16s_30_1_1_U33->dout(mul_ln42_2_fu_1114_p2);
    network_mul_mul_16s_16s_30_1_1_U34 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U34");
    network_mul_mul_16s_16s_30_1_1_U34->din0(reg_378);
    network_mul_mul_16s_16s_30_1_1_U34->din1(reg_360);
    network_mul_mul_16s_16s_30_1_1_U34->dout(mul_ln42_3_fu_1121_p2);
    network_mul_mul_16s_16s_30_1_1_U35 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U35");
    network_mul_mul_16s_16s_30_1_1_U35->din0(reg_373);
    network_mul_mul_16s_16s_30_1_1_U35->din1(reg_364);
    network_mul_mul_16s_16s_30_1_1_U35->dout(mul_ln42_4_fu_1128_p2);
    network_mul_mul_16s_16s_30_1_1_U36 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U36");
    network_mul_mul_16s_16s_30_1_1_U36->din0(reg_378);
    network_mul_mul_16s_16s_30_1_1_U36->din1(reg_368);
    network_mul_mul_16s_16s_30_1_1_U36->dout(mul_ln42_5_fu_1135_p2);
    network_mul_mul_16s_16s_30_1_1_U37 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U37");
    network_mul_mul_16s_16s_30_1_1_U37->din0(reg_373);
    network_mul_mul_16s_16s_30_1_1_U37->din1(kernel_load_4_reg_1385);
    network_mul_mul_16s_16s_30_1_1_U37->dout(mul_ln42_6_fu_1142_p2);
    network_mul_mul_16s_16s_30_1_1_U38 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U38");
    network_mul_mul_16s_16s_30_1_1_U38->din0(reg_378);
    network_mul_mul_16s_16s_30_1_1_U38->din1(reg_355);
    network_mul_mul_16s_16s_30_1_1_U38->dout(mul_ln42_7_fu_1149_p2);
    network_mul_mul_16s_16s_30_1_1_U39 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U39");
    network_mul_mul_16s_16s_30_1_1_U39->din0(reg_373);
    network_mul_mul_16s_16s_30_1_1_U39->din1(reg_360);
    network_mul_mul_16s_16s_30_1_1_U39->dout(mul_ln42_8_fu_1156_p2);
    network_mul_mul_16s_16s_30_1_1_U40 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U40");
    network_mul_mul_16s_16s_30_1_1_U40->din0(reg_378);
    network_mul_mul_16s_16s_30_1_1_U40->din1(reg_364);
    network_mul_mul_16s_16s_30_1_1_U40->dout(mul_ln42_9_fu_1163_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U41 = new network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>("network_mac_muladd_6ns_9ns_5ns_14_1_1_U41");
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U41->din0(grp_fu_1170_p0);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U41->din1(grp_fu_1170_p1);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U41->din2(grp_fu_1170_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U41->dout(grp_fu_1170_p3);
    network_mul_mul_16s_16s_30_1_1_U42 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U42");
    network_mul_mul_16s_16s_30_1_1_U42->din0(reg_373);
    network_mul_mul_16s_16s_30_1_1_U42->din1(reg_368);
    network_mul_mul_16s_16s_30_1_1_U42->dout(mul_ln42_10_fu_1176_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_fu_788_p2);
    sensitive << ( indvar_flatten48_reg_298 );

    SC_METHOD(thread_add_ln24_1_fu_638_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_2_fu_670_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_3_fu_680_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_4_fu_736_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_5_fu_746_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_6_fu_802_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_7_fu_812_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln24_fu_628_p2);
    sensitive << ( select_ln24_1_reg_1264 );

    SC_METHOD(thread_add_ln27_1_fu_532_p2);
    sensitive << ( zext_ln27_2_fu_512_p1 );
    sensitive << ( zext_ln27_3_fu_528_p1 );

    SC_METHOD(thread_add_ln27_fu_463_p2);
    sensitive << ( zext_ln27_fu_443_p1 );
    sensitive << ( zext_ln27_1_fu_459_p1 );

    SC_METHOD(thread_add_ln32_1_fu_622_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_add_ln42_10_fu_939_p2);
    sensitive << ( tmp12_2_0_mid2_reg_1350 );
    sensitive << ( zext_ln42_4_reg_1406 );

    SC_METHOD(thread_add_ln42_2_fu_726_p2);
    sensitive << ( tmp12_0_0_mid2_reg_1326 );
    sensitive << ( zext_ln42_2_fu_722_p1 );

    SC_METHOD(thread_add_ln42_3_fu_760_p2);
    sensitive << ( out_w_0_mid2_reg_1292 );

    SC_METHOD(thread_add_ln42_4_fu_769_p2);
    sensitive << ( tmp12_0_0_mid2_reg_1326 );
    sensitive << ( zext_ln42_4_fu_765_p1 );

    SC_METHOD(thread_add_ln42_5_fu_779_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1333 );
    sensitive << ( zext_ln40_reg_1357 );

    SC_METHOD(thread_add_ln42_6_fu_859_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1333 );
    sensitive << ( zext_ln42_2_reg_1374 );

    SC_METHOD(thread_add_ln42_7_fu_868_p2);
    sensitive << ( tmp12_1_0_mid2_reg_1333 );
    sensitive << ( zext_ln42_4_reg_1406 );

    SC_METHOD(thread_add_ln42_8_fu_921_p2);
    sensitive << ( tmp12_2_0_mid2_reg_1350 );
    sensitive << ( zext_ln40_reg_1357 );

    SC_METHOD(thread_add_ln42_9_fu_930_p2);
    sensitive << ( tmp12_2_0_mid2_reg_1350 );
    sensitive << ( zext_ln42_2_reg_1374 );

    SC_METHOD(thread_add_ln42_fu_707_p2);
    sensitive << ( tmp12_0_0_mid2_reg_1326 );
    sensitive << ( zext_ln40_fu_704_p1 );

    SC_METHOD(thread_add_ln51_1_fu_980_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_reg_1448 );

    SC_METHOD(thread_add_ln51_2_fu_985_p2);
    sensitive << ( trunc_ln51_1_reg_1478 );
    sensitive << ( trunc_ln51_2_reg_1483 );

    SC_METHOD(thread_add_ln51_3_fu_989_p2);
    sensitive << ( trunc_ln51_s_reg_1453 );
    sensitive << ( add_ln51_2_fu_985_p2 );

    SC_METHOD(thread_add_ln51_4_fu_994_p2);
    sensitive << ( add_ln51_1_fu_980_p2 );
    sensitive << ( add_ln51_3_fu_989_p2 );

    SC_METHOD(thread_add_ln51_5_fu_1067_p2);
    sensitive << ( trunc_ln51_3_reg_1503 );
    sensitive << ( trunc_ln51_4_reg_1508 );

    SC_METHOD(thread_add_ln51_6_fu_1091_p2);
    sensitive << ( trunc_ln51_6_reg_1533 );
    sensitive << ( trunc_ln51_7_reg_1543 );

    SC_METHOD(thread_add_ln51_7_fu_1095_p2);
    sensitive << ( trunc_ln51_5_reg_1528 );
    sensitive << ( add_ln51_6_fu_1091_p2 );

    SC_METHOD(thread_add_ln51_8_fu_1100_p2);
    sensitive << ( add_ln51_5_reg_1538 );
    sensitive << ( add_ln51_7_fu_1095_p2 );

    SC_METHOD(thread_add_ln51_9_fu_1105_p2);
    sensitive << ( add_ln51_4_reg_1518 );
    sensitive << ( add_ln51_8_fu_1100_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_135);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_condition_150);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter1_state9);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4);
    sensitive << ( indvar_flatten48_reg_298 );
    sensitive << ( icmp_ln23_reg_1237 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln23_reg_1422 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4);
    sensitive << ( indvar_flatten_reg_322 );
    sensitive << ( icmp_ln23_reg_1237 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_13_reg_1468 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_314_p4);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( icmp_ln23_reg_1237 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln24_2_reg_1437 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_337_p4);
    sensitive << ( out_h_0_reg_333 );
    sensitive << ( icmp_ln23_reg_1237 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_reg_1443 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_348_p4);
    sensitive << ( out_w_0_reg_344 );
    sensitive << ( icmp_ln23_reg_1237 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1369 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_9_fu_891_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_57_fu_407_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_59_fu_590_p2);
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( select_ln24_7_fu_577_p3 );

    SC_METHOD(thread_empty_fu_403_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1170_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1237_pp0_iter1_reg );
    sensitive << ( zext_ln51_1_cast_reg_1202 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_grp_fu_1170_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1237_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( grp_fu_1170_p10 );

    SC_METHOD(thread_grp_fu_1170_p10);
    sensitive << ( tmp14_mid2_v_v_reg_1523 );

    SC_METHOD(thread_grp_fu_1170_p2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1237_pp0_iter1_reg );
    sensitive << ( zext_ln40_reg_1357_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_icmp_ln23_fu_484_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_s_reg_1217 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_302_p4 );

    SC_METHOD(thread_icmp_ln32_fu_495_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1212 );
    sensitive << ( icmp_ln23_fu_484_p2 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_icmp_ln33_1_fu_572_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1207 );
    sensitive << ( icmp_ln23_fu_484_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_348_p4 );

    SC_METHOD(thread_icmp_ln33_fu_433_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_403_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln42_3_fu_731_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln42_6_fu_783_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln42_8_fu_872_p1 );
    sensitive << ( zext_ln42_9_fu_925_p1 );
    sensitive << ( zext_ln42_11_fu_976_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln42_1_fu_712_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln42_5_fu_774_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln42_7_fu_863_p1 );
    sensitive << ( zext_ln42_10_fu_934_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_fu_546_p1 );
    sensitive << ( zext_ln24_1_fu_633_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_4_fu_685_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_6_fu_751_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_8_fu_817_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_2_fu_643_p1 );
    sensitive << ( zext_ln24_3_fu_675_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_5_fu_741_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_7_fu_807_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_mul_ln42_1_fu_551_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln42_1_fu_551_p00 );

    SC_METHOD(thread_mul_ln42_1_fu_551_p00);
    sensitive << ( out_d_fu_489_p2 );

    SC_METHOD(thread_mul_ln42_1_fu_551_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln42_reg_1183 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln42_1_fu_551_p2);
    sensitive << ( mul_ln42_1_fu_551_p0 );
    sensitive << ( mul_ln42_1_fu_551_p1 );

    SC_METHOD(thread_mul_ln42_fu_469_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln42_fu_469_p00 );

    SC_METHOD(thread_mul_ln42_fu_469_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_mul_ln42_fu_469_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln42_reg_1183 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln42_fu_469_p2);
    sensitive << ( mul_ln42_fu_469_p0 );
    sensitive << ( mul_ln42_fu_469_p1 );

    SC_METHOD(thread_mul_ln4_fu_419_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_419_p00 );

    SC_METHOD(thread_mul_ln4_fu_419_p00);
    sensitive << ( empty_57_fu_407_p1 );

    SC_METHOD(thread_mul_ln4_fu_419_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_419_p10 );

    SC_METHOD(thread_mul_ln4_fu_419_p10);
    sensitive << ( empty_fu_403_p1 );

    SC_METHOD(thread_mul_ln4_fu_419_p2);
    sensitive << ( mul_ln4_fu_419_p0 );
    sensitive << ( mul_ln4_fu_419_p1 );

    SC_METHOD(thread_mul_ln51_1_fu_756_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln51_2_reg_1259 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln51_1_fu_756_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln51_reg_1196 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln51_1_fu_756_p2);
    sensitive << ( mul_ln51_1_fu_756_p0 );
    sensitive << ( mul_ln51_1_fu_756_p1 );

    SC_METHOD(thread_mul_ln51_fu_1000_p0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln51_1_reg_1227_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln51_fu_1000_p1);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln51_reg_1196 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln51_fu_1000_p2);
    sensitive << ( mul_ln51_fu_1000_p0 );
    sensitive << ( mul_ln51_fu_1000_p1 );

    SC_METHOD(thread_out_d_fu_489_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_out_h_fu_584_p2);
    sensitive << ( select_ln24_fu_500_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_596_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_348_p4 );
    sensitive << ( empty_59_fu_590_p2 );

    SC_METHOD(thread_out_w_fu_717_p2);
    sensitive << ( out_w_0_mid2_reg_1292 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln51_3_fu_1110_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln51_9_reg_1553 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln23_reg_1237_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln24_1_fu_538_p3);
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( add_ln27_1_fu_532_p2 );
    sensitive << ( add_ln27_fu_463_p2 );

    SC_METHOD(thread_select_ln24_2_fu_822_p3);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( out_d_reg_1241 );
    sensitive << ( icmp_ln32_reg_1246 );

    SC_METHOD(thread_select_ln24_3_fu_556_p3);
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( mul_ln42_fu_469_p2 );
    sensitive << ( mul_ln42_1_fu_551_p2 );

    SC_METHOD(thread_select_ln24_4_fu_1017_p3);
    sensitive << ( icmp_ln32_reg_1246_pp0_iter1_reg );
    sensitive << ( mul_ln51_1_reg_1400 );
    sensitive << ( mul_ln51_fu_1000_p2 );

    SC_METHOD(thread_select_ln24_5_fu_564_p3);
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( mul_ln42_1_fu_551_p2 );
    sensitive << ( tmp_0_0_fu_478_p2 );

    SC_METHOD(thread_select_ln24_6_fu_1023_p3);
    sensitive << ( icmp_ln32_reg_1246_pp0_iter1_reg );
    sensitive << ( mul_ln51_1_reg_1400 );
    sensitive << ( tmp13_fu_1004_p2 );

    SC_METHOD(thread_select_ln24_7_fu_577_p3);
    sensitive << ( icmp_ln33_reg_1222 );
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( icmp_ln33_1_fu_572_p2 );

    SC_METHOD(thread_select_ln24_fu_500_p3);
    sensitive << ( icmp_ln32_fu_495_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_337_p4 );

    SC_METHOD(thread_select_ln32_13_fu_877_p3);
    sensitive << ( icmp_ln32_reg_1246 );
    sensitive << ( add_ln32_1_reg_1311 );

    SC_METHOD(thread_select_ln32_fu_828_p3);
    sensitive << ( select_ln24_reg_1254 );
    sensitive << ( select_ln24_7_reg_1281 );
    sensitive << ( out_h_reg_1287 );

    SC_METHOD(thread_sext_ln4_fu_383_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_shl_ln27_mid1_fu_520_p3);
    sensitive << ( trunc_ln27_1_fu_516_p1 );

    SC_METHOD(thread_shl_ln_fu_451_p3);
    sensitive << ( trunc_ln27_fu_447_p1 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_651_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln42_1_cast14_reg_1189 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_651_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp12_0_0_mid2_fu_651_p10 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_651_p10);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1304 );

    SC_METHOD(thread_tmp12_0_0_mid2_fu_651_p2);
    sensitive << ( tmp12_0_0_mid2_fu_651_p0 );
    sensitive << ( tmp12_0_0_mid2_fu_651_p1 );

    SC_METHOD(thread_tmp12_0_0_mid2_v_v_fu_614_p3);
    sensitive << ( select_ln24_7_fu_577_p3 );
    sensitive << ( tmp_0_0_mid1_fu_608_p2 );
    sensitive << ( select_ln24_5_fu_564_p3 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_665_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln42_1_cast14_reg_1189 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_665_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp12_1_0_mid2_fu_665_p10 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_665_p10);
    sensitive << ( tmp12_1_0_mid2_v_v_fu_656_p2 );

    SC_METHOD(thread_tmp12_1_0_mid2_fu_665_p2);
    sensitive << ( tmp12_1_0_mid2_fu_665_p0 );
    sensitive << ( tmp12_1_0_mid2_fu_665_p1 );

    SC_METHOD(thread_tmp12_1_0_mid2_v_v_fu_656_p2);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1304 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_699_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln42_1_cast14_reg_1189 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_699_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp12_2_0_mid2_fu_699_p10 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_699_p10);
    sensitive << ( tmp12_2_0_mid2_v_v_fu_690_p2 );

    SC_METHOD(thread_tmp12_2_0_mid2_fu_699_p2);
    sensitive << ( tmp12_2_0_mid2_fu_699_p0 );
    sensitive << ( tmp12_2_0_mid2_fu_699_p1 );

    SC_METHOD(thread_tmp12_2_0_mid2_v_v_fu_690_p2);
    sensitive << ( tmp12_0_0_mid2_v_v_reg_1304 );

    SC_METHOD(thread_tmp13_fu_1004_p2);
    sensitive << ( zext_ln42_2_cast_reg_1232_pp0_iter1_reg );
    sensitive << ( mul_ln51_fu_1000_p2 );

    SC_METHOD(thread_tmp13_mid1_fu_1029_p2);
    sensitive << ( zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg );
    sensitive << ( select_ln24_4_fu_1017_p3 );

    SC_METHOD(thread_tmp14_mid2_v_v_fu_1034_p3);
    sensitive << ( select_ln24_7_reg_1281_pp0_iter1_reg );
    sensitive << ( tmp13_mid1_fu_1029_p2 );
    sensitive << ( select_ln24_6_fu_1023_p3 );

    SC_METHOD(thread_tmp_0_0_fu_478_p2);
    sensitive << ( zext_ln42_2_cast_fu_474_p1 );
    sensitive << ( mul_ln42_fu_469_p2 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_608_p2);
    sensitive << ( zext_ln42_2_cast_mid_fu_604_p1 );
    sensitive << ( select_ln24_3_fu_556_p3 );

    SC_METHOD(thread_tmp_s_fu_425_p3);
    sensitive << ( mul_ln4_fu_419_p2 );

    SC_METHOD(thread_trunc_ln27_1_fu_516_p1);
    sensitive << ( out_d_fu_489_p2 );

    SC_METHOD(thread_trunc_ln27_fu_447_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln24_1_fu_633_p1);
    sensitive << ( add_ln24_fu_628_p2 );

    SC_METHOD(thread_zext_ln24_2_fu_643_p1);
    sensitive << ( add_ln24_1_fu_638_p2 );

    SC_METHOD(thread_zext_ln24_3_fu_675_p1);
    sensitive << ( add_ln24_2_fu_670_p2 );

    SC_METHOD(thread_zext_ln24_4_fu_685_p1);
    sensitive << ( add_ln24_3_fu_680_p2 );

    SC_METHOD(thread_zext_ln24_5_fu_741_p1);
    sensitive << ( add_ln24_4_fu_736_p2 );

    SC_METHOD(thread_zext_ln24_6_fu_751_p1);
    sensitive << ( add_ln24_5_fu_746_p2 );

    SC_METHOD(thread_zext_ln24_7_fu_807_p1);
    sensitive << ( add_ln24_6_fu_802_p2 );

    SC_METHOD(thread_zext_ln24_8_fu_817_p1);
    sensitive << ( add_ln24_7_fu_812_p2 );

    SC_METHOD(thread_zext_ln24_9_fu_891_p1);
    sensitive << ( select_ln24_2_reg_1437 );

    SC_METHOD(thread_zext_ln24_fu_546_p1);
    sensitive << ( select_ln24_1_fu_538_p3 );

    SC_METHOD(thread_zext_ln27_1_fu_459_p1);
    sensitive << ( shl_ln_fu_451_p3 );

    SC_METHOD(thread_zext_ln27_2_fu_512_p1);
    sensitive << ( out_d_fu_489_p2 );

    SC_METHOD(thread_zext_ln27_3_fu_528_p1);
    sensitive << ( shl_ln27_mid1_fu_520_p3 );

    SC_METHOD(thread_zext_ln27_fu_443_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln40_fu_704_p1);
    sensitive << ( out_w_0_mid2_reg_1292 );

    SC_METHOD(thread_zext_ln42_10_fu_934_p1);
    sensitive << ( add_ln42_9_fu_930_p2 );

    SC_METHOD(thread_zext_ln42_11_fu_976_p1);
    sensitive << ( add_ln42_10_reg_1498 );

    SC_METHOD(thread_zext_ln42_1_cast14_fu_391_p1);
    sensitive << ( sext_ln4_fu_383_p1 );

    SC_METHOD(thread_zext_ln42_1_fu_712_p1);
    sensitive << ( add_ln42_fu_707_p2 );

    SC_METHOD(thread_zext_ln42_2_cast_fu_474_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_337_p4 );

    SC_METHOD(thread_zext_ln42_2_cast_mid_fu_604_p1);
    sensitive << ( out_h_fu_584_p2 );

    SC_METHOD(thread_zext_ln42_2_fu_722_p1);
    sensitive << ( out_w_fu_717_p2 );

    SC_METHOD(thread_zext_ln42_3_fu_731_p1);
    sensitive << ( add_ln42_2_fu_726_p2 );

    SC_METHOD(thread_zext_ln42_4_fu_765_p1);
    sensitive << ( add_ln42_3_fu_760_p2 );

    SC_METHOD(thread_zext_ln42_5_fu_774_p1);
    sensitive << ( add_ln42_4_fu_769_p2 );

    SC_METHOD(thread_zext_ln42_6_fu_783_p1);
    sensitive << ( add_ln42_5_fu_779_p2 );

    SC_METHOD(thread_zext_ln42_7_fu_863_p1);
    sensitive << ( add_ln42_6_fu_859_p2 );

    SC_METHOD(thread_zext_ln42_8_fu_872_p1);
    sensitive << ( add_ln42_7_fu_868_p2 );

    SC_METHOD(thread_zext_ln42_9_fu_925_p1);
    sensitive << ( add_ln42_8_fu_921_p2 );

    SC_METHOD(thread_zext_ln42_fu_387_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln51_1_cast_fu_399_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln51_1_fu_439_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln51_2_fu_508_p1);
    sensitive << ( out_d_fu_489_p2 );

    SC_METHOD(thread_zext_ln51_3_fu_1110_p1);
    sensitive << ( add_ln51_reg_1548 );

    SC_METHOD(thread_zext_ln51_fu_395_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_298, "indvar_flatten48_reg_298");
    sc_trace(mVcdFile, out_d_0_reg_310, "out_d_0_reg_310");
    sc_trace(mVcdFile, indvar_flatten_reg_322, "indvar_flatten_reg_322");
    sc_trace(mVcdFile, out_h_0_reg_333, "out_h_0_reg_333");
    sc_trace(mVcdFile, out_w_0_reg_344, "out_w_0_reg_344");
    sc_trace(mVcdFile, reg_355, "reg_355");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1237, "icmp_ln23_reg_1237");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, reg_360, "reg_360");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_364, "reg_364");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, reg_368, "reg_368");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, reg_373, "reg_373");
    sc_trace(mVcdFile, icmp_ln23_reg_1237_pp0_iter1_reg, "icmp_ln23_reg_1237_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_378, "reg_378");
    sc_trace(mVcdFile, zext_ln42_fu_387_p1, "zext_ln42_fu_387_p1");
    sc_trace(mVcdFile, zext_ln42_reg_1183, "zext_ln42_reg_1183");
    sc_trace(mVcdFile, zext_ln42_1_cast14_fu_391_p1, "zext_ln42_1_cast14_fu_391_p1");
    sc_trace(mVcdFile, zext_ln42_1_cast14_reg_1189, "zext_ln42_1_cast14_reg_1189");
    sc_trace(mVcdFile, zext_ln51_fu_395_p1, "zext_ln51_fu_395_p1");
    sc_trace(mVcdFile, zext_ln51_reg_1196, "zext_ln51_reg_1196");
    sc_trace(mVcdFile, zext_ln51_1_cast_fu_399_p1, "zext_ln51_1_cast_fu_399_p1");
    sc_trace(mVcdFile, zext_ln51_1_cast_reg_1202, "zext_ln51_1_cast_reg_1202");
    sc_trace(mVcdFile, empty_fu_403_p1, "empty_fu_403_p1");
    sc_trace(mVcdFile, empty_reg_1207, "empty_reg_1207");
    sc_trace(mVcdFile, mul_ln4_fu_419_p2, "mul_ln4_fu_419_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1212, "mul_ln4_reg_1212");
    sc_trace(mVcdFile, tmp_s_fu_425_p3, "tmp_s_fu_425_p3");
    sc_trace(mVcdFile, tmp_s_reg_1217, "tmp_s_reg_1217");
    sc_trace(mVcdFile, icmp_ln33_fu_433_p2, "icmp_ln33_fu_433_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1222, "icmp_ln33_reg_1222");
    sc_trace(mVcdFile, zext_ln51_1_fu_439_p1, "zext_ln51_1_fu_439_p1");
    sc_trace(mVcdFile, zext_ln51_1_reg_1227, "zext_ln51_1_reg_1227");
    sc_trace(mVcdFile, zext_ln51_1_reg_1227_pp0_iter1_reg, "zext_ln51_1_reg_1227_pp0_iter1_reg");
    sc_trace(mVcdFile, zext_ln42_2_cast_fu_474_p1, "zext_ln42_2_cast_fu_474_p1");
    sc_trace(mVcdFile, zext_ln42_2_cast_reg_1232, "zext_ln42_2_cast_reg_1232");
    sc_trace(mVcdFile, zext_ln42_2_cast_reg_1232_pp0_iter1_reg, "zext_ln42_2_cast_reg_1232_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln23_fu_484_p2, "icmp_ln23_fu_484_p2");
    sc_trace(mVcdFile, out_d_fu_489_p2, "out_d_fu_489_p2");
    sc_trace(mVcdFile, out_d_reg_1241, "out_d_reg_1241");
    sc_trace(mVcdFile, icmp_ln32_fu_495_p2, "icmp_ln32_fu_495_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1246, "icmp_ln32_reg_1246");
    sc_trace(mVcdFile, icmp_ln32_reg_1246_pp0_iter1_reg, "icmp_ln32_reg_1246_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln24_fu_500_p3, "select_ln24_fu_500_p3");
    sc_trace(mVcdFile, select_ln24_reg_1254, "select_ln24_reg_1254");
    sc_trace(mVcdFile, zext_ln51_2_fu_508_p1, "zext_ln51_2_fu_508_p1");
    sc_trace(mVcdFile, zext_ln51_2_reg_1259, "zext_ln51_2_reg_1259");
    sc_trace(mVcdFile, select_ln24_1_fu_538_p3, "select_ln24_1_fu_538_p3");
    sc_trace(mVcdFile, select_ln24_1_reg_1264, "select_ln24_1_reg_1264");
    sc_trace(mVcdFile, select_ln24_7_fu_577_p3, "select_ln24_7_fu_577_p3");
    sc_trace(mVcdFile, select_ln24_7_reg_1281, "select_ln24_7_reg_1281");
    sc_trace(mVcdFile, select_ln24_7_reg_1281_pp0_iter1_reg, "select_ln24_7_reg_1281_pp0_iter1_reg");
    sc_trace(mVcdFile, out_h_fu_584_p2, "out_h_fu_584_p2");
    sc_trace(mVcdFile, out_h_reg_1287, "out_h_reg_1287");
    sc_trace(mVcdFile, out_w_0_mid2_fu_596_p3, "out_w_0_mid2_fu_596_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1292, "out_w_0_mid2_reg_1292");
    sc_trace(mVcdFile, zext_ln42_2_cast_mid_fu_604_p1, "zext_ln42_2_cast_mid_fu_604_p1");
    sc_trace(mVcdFile, zext_ln42_2_cast_mid_reg_1299, "zext_ln42_2_cast_mid_reg_1299");
    sc_trace(mVcdFile, zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg, "zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp12_0_0_mid2_v_v_fu_614_p3, "tmp12_0_0_mid2_v_v_fu_614_p3");
    sc_trace(mVcdFile, tmp12_0_0_mid2_v_v_reg_1304, "tmp12_0_0_mid2_v_v_reg_1304");
    sc_trace(mVcdFile, add_ln32_1_fu_622_p2, "add_ln32_1_fu_622_p2");
    sc_trace(mVcdFile, add_ln32_1_reg_1311, "add_ln32_1_reg_1311");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_651_p2, "tmp12_0_0_mid2_fu_651_p2");
    sc_trace(mVcdFile, tmp12_0_0_mid2_reg_1326, "tmp12_0_0_mid2_reg_1326");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_665_p2, "tmp12_1_0_mid2_fu_665_p2");
    sc_trace(mVcdFile, tmp12_1_0_mid2_reg_1333, "tmp12_1_0_mid2_reg_1333");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_699_p2, "tmp12_2_0_mid2_fu_699_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_reg_1350, "tmp12_2_0_mid2_reg_1350");
    sc_trace(mVcdFile, zext_ln40_fu_704_p1, "zext_ln40_fu_704_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1357, "zext_ln40_reg_1357");
    sc_trace(mVcdFile, zext_ln40_reg_1357_pp0_iter1_reg, "zext_ln40_reg_1357_pp0_iter1_reg");
    sc_trace(mVcdFile, out_w_fu_717_p2, "out_w_fu_717_p2");
    sc_trace(mVcdFile, out_w_reg_1369, "out_w_reg_1369");
    sc_trace(mVcdFile, zext_ln42_2_fu_722_p1, "zext_ln42_2_fu_722_p1");
    sc_trace(mVcdFile, zext_ln42_2_reg_1374, "zext_ln42_2_reg_1374");
    sc_trace(mVcdFile, kernel_load_4_reg_1385, "kernel_load_4_reg_1385");
    sc_trace(mVcdFile, mul_ln51_1_fu_756_p2, "mul_ln51_1_fu_756_p2");
    sc_trace(mVcdFile, mul_ln51_1_reg_1400, "mul_ln51_1_reg_1400");
    sc_trace(mVcdFile, zext_ln42_4_fu_765_p1, "zext_ln42_4_fu_765_p1");
    sc_trace(mVcdFile, zext_ln42_4_reg_1406, "zext_ln42_4_reg_1406");
    sc_trace(mVcdFile, add_ln23_fu_788_p2, "add_ln23_fu_788_p2");
    sc_trace(mVcdFile, add_ln23_reg_1422, "add_ln23_reg_1422");
    sc_trace(mVcdFile, select_ln24_2_fu_822_p3, "select_ln24_2_fu_822_p3");
    sc_trace(mVcdFile, select_ln24_2_reg_1437, "select_ln24_2_reg_1437");
    sc_trace(mVcdFile, select_ln32_fu_828_p3, "select_ln32_fu_828_p3");
    sc_trace(mVcdFile, select_ln32_reg_1443, "select_ln32_reg_1443");
    sc_trace(mVcdFile, trunc_ln_reg_1448, "trunc_ln_reg_1448");
    sc_trace(mVcdFile, trunc_ln51_s_reg_1453, "trunc_ln51_s_reg_1453");
    sc_trace(mVcdFile, select_ln32_13_fu_877_p3, "select_ln32_13_fu_877_p3");
    sc_trace(mVcdFile, select_ln32_13_reg_1468, "select_ln32_13_reg_1468");
    sc_trace(mVcdFile, trunc_ln51_1_reg_1478, "trunc_ln51_1_reg_1478");
    sc_trace(mVcdFile, trunc_ln51_2_reg_1483, "trunc_ln51_2_reg_1483");
    sc_trace(mVcdFile, add_ln42_10_fu_939_p2, "add_ln42_10_fu_939_p2");
    sc_trace(mVcdFile, add_ln42_10_reg_1498, "add_ln42_10_reg_1498");
    sc_trace(mVcdFile, trunc_ln51_3_reg_1503, "trunc_ln51_3_reg_1503");
    sc_trace(mVcdFile, trunc_ln51_4_reg_1508, "trunc_ln51_4_reg_1508");
    sc_trace(mVcdFile, add_ln51_4_fu_994_p2, "add_ln51_4_fu_994_p2");
    sc_trace(mVcdFile, add_ln51_4_reg_1518, "add_ln51_4_reg_1518");
    sc_trace(mVcdFile, tmp14_mid2_v_v_fu_1034_p3, "tmp14_mid2_v_v_fu_1034_p3");
    sc_trace(mVcdFile, tmp14_mid2_v_v_reg_1523, "tmp14_mid2_v_v_reg_1523");
    sc_trace(mVcdFile, trunc_ln51_5_reg_1528, "trunc_ln51_5_reg_1528");
    sc_trace(mVcdFile, trunc_ln51_6_reg_1533, "trunc_ln51_6_reg_1533");
    sc_trace(mVcdFile, add_ln51_5_fu_1067_p2, "add_ln51_5_fu_1067_p2");
    sc_trace(mVcdFile, add_ln51_5_reg_1538, "add_ln51_5_reg_1538");
    sc_trace(mVcdFile, trunc_ln51_7_reg_1543, "trunc_ln51_7_reg_1543");
    sc_trace(mVcdFile, grp_fu_1170_p3, "grp_fu_1170_p3");
    sc_trace(mVcdFile, add_ln51_reg_1548, "add_ln51_reg_1548");
    sc_trace(mVcdFile, add_ln51_9_fu_1105_p2, "add_ln51_9_fu_1105_p2");
    sc_trace(mVcdFile, add_ln51_9_reg_1553, "add_ln51_9_reg_1553");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter1_state9, "ap_condition_pp0_exit_iter1_state9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_302_p4, "ap_phi_mux_indvar_flatten48_phi_fu_302_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_314_p4, "ap_phi_mux_out_d_0_phi_fu_314_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_326_p4, "ap_phi_mux_indvar_flatten_phi_fu_326_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_337_p4, "ap_phi_mux_out_h_0_phi_fu_337_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_348_p4, "ap_phi_mux_out_w_0_phi_fu_348_p4");
    sc_trace(mVcdFile, zext_ln24_fu_546_p1, "zext_ln24_fu_546_p1");
    sc_trace(mVcdFile, zext_ln24_1_fu_633_p1, "zext_ln24_1_fu_633_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln24_2_fu_643_p1, "zext_ln24_2_fu_643_p1");
    sc_trace(mVcdFile, zext_ln24_3_fu_675_p1, "zext_ln24_3_fu_675_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln24_4_fu_685_p1, "zext_ln24_4_fu_685_p1");
    sc_trace(mVcdFile, zext_ln42_1_fu_712_p1, "zext_ln42_1_fu_712_p1");
    sc_trace(mVcdFile, zext_ln42_3_fu_731_p1, "zext_ln42_3_fu_731_p1");
    sc_trace(mVcdFile, zext_ln24_5_fu_741_p1, "zext_ln24_5_fu_741_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln24_6_fu_751_p1, "zext_ln24_6_fu_751_p1");
    sc_trace(mVcdFile, zext_ln42_5_fu_774_p1, "zext_ln42_5_fu_774_p1");
    sc_trace(mVcdFile, zext_ln42_6_fu_783_p1, "zext_ln42_6_fu_783_p1");
    sc_trace(mVcdFile, zext_ln24_7_fu_807_p1, "zext_ln24_7_fu_807_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln24_8_fu_817_p1, "zext_ln24_8_fu_817_p1");
    sc_trace(mVcdFile, zext_ln42_7_fu_863_p1, "zext_ln42_7_fu_863_p1");
    sc_trace(mVcdFile, zext_ln42_8_fu_872_p1, "zext_ln42_8_fu_872_p1");
    sc_trace(mVcdFile, zext_ln24_9_fu_891_p1, "zext_ln24_9_fu_891_p1");
    sc_trace(mVcdFile, zext_ln42_9_fu_925_p1, "zext_ln42_9_fu_925_p1");
    sc_trace(mVcdFile, zext_ln42_10_fu_934_p1, "zext_ln42_10_fu_934_p1");
    sc_trace(mVcdFile, zext_ln42_11_fu_976_p1, "zext_ln42_11_fu_976_p1");
    sc_trace(mVcdFile, zext_ln51_3_fu_1110_p1, "zext_ln51_3_fu_1110_p1");
    sc_trace(mVcdFile, sext_ln4_fu_383_p1, "sext_ln4_fu_383_p1");
    sc_trace(mVcdFile, empty_57_fu_407_p1, "empty_57_fu_407_p1");
    sc_trace(mVcdFile, mul_ln4_fu_419_p0, "mul_ln4_fu_419_p0");
    sc_trace(mVcdFile, mul_ln4_fu_419_p1, "mul_ln4_fu_419_p1");
    sc_trace(mVcdFile, trunc_ln27_fu_447_p1, "trunc_ln27_fu_447_p1");
    sc_trace(mVcdFile, shl_ln_fu_451_p3, "shl_ln_fu_451_p3");
    sc_trace(mVcdFile, zext_ln27_fu_443_p1, "zext_ln27_fu_443_p1");
    sc_trace(mVcdFile, zext_ln27_1_fu_459_p1, "zext_ln27_1_fu_459_p1");
    sc_trace(mVcdFile, mul_ln42_fu_469_p0, "mul_ln42_fu_469_p0");
    sc_trace(mVcdFile, mul_ln42_fu_469_p1, "mul_ln42_fu_469_p1");
    sc_trace(mVcdFile, mul_ln42_fu_469_p2, "mul_ln42_fu_469_p2");
    sc_trace(mVcdFile, trunc_ln27_1_fu_516_p1, "trunc_ln27_1_fu_516_p1");
    sc_trace(mVcdFile, shl_ln27_mid1_fu_520_p3, "shl_ln27_mid1_fu_520_p3");
    sc_trace(mVcdFile, zext_ln27_2_fu_512_p1, "zext_ln27_2_fu_512_p1");
    sc_trace(mVcdFile, zext_ln27_3_fu_528_p1, "zext_ln27_3_fu_528_p1");
    sc_trace(mVcdFile, add_ln27_1_fu_532_p2, "add_ln27_1_fu_532_p2");
    sc_trace(mVcdFile, add_ln27_fu_463_p2, "add_ln27_fu_463_p2");
    sc_trace(mVcdFile, mul_ln42_1_fu_551_p0, "mul_ln42_1_fu_551_p0");
    sc_trace(mVcdFile, mul_ln42_1_fu_551_p1, "mul_ln42_1_fu_551_p1");
    sc_trace(mVcdFile, mul_ln42_1_fu_551_p2, "mul_ln42_1_fu_551_p2");
    sc_trace(mVcdFile, tmp_0_0_fu_478_p2, "tmp_0_0_fu_478_p2");
    sc_trace(mVcdFile, icmp_ln33_1_fu_572_p2, "icmp_ln33_1_fu_572_p2");
    sc_trace(mVcdFile, empty_59_fu_590_p2, "empty_59_fu_590_p2");
    sc_trace(mVcdFile, select_ln24_3_fu_556_p3, "select_ln24_3_fu_556_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_608_p2, "tmp_0_0_mid1_fu_608_p2");
    sc_trace(mVcdFile, select_ln24_5_fu_564_p3, "select_ln24_5_fu_564_p3");
    sc_trace(mVcdFile, add_ln24_fu_628_p2, "add_ln24_fu_628_p2");
    sc_trace(mVcdFile, add_ln24_1_fu_638_p2, "add_ln24_1_fu_638_p2");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_651_p0, "tmp12_0_0_mid2_fu_651_p0");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_651_p1, "tmp12_0_0_mid2_fu_651_p1");
    sc_trace(mVcdFile, tmp12_1_0_mid2_v_v_fu_656_p2, "tmp12_1_0_mid2_v_v_fu_656_p2");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_665_p0, "tmp12_1_0_mid2_fu_665_p0");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_665_p1, "tmp12_1_0_mid2_fu_665_p1");
    sc_trace(mVcdFile, add_ln24_2_fu_670_p2, "add_ln24_2_fu_670_p2");
    sc_trace(mVcdFile, add_ln24_3_fu_680_p2, "add_ln24_3_fu_680_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_v_v_fu_690_p2, "tmp12_2_0_mid2_v_v_fu_690_p2");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_699_p0, "tmp12_2_0_mid2_fu_699_p0");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_699_p1, "tmp12_2_0_mid2_fu_699_p1");
    sc_trace(mVcdFile, add_ln42_fu_707_p2, "add_ln42_fu_707_p2");
    sc_trace(mVcdFile, add_ln42_2_fu_726_p2, "add_ln42_2_fu_726_p2");
    sc_trace(mVcdFile, add_ln24_4_fu_736_p2, "add_ln24_4_fu_736_p2");
    sc_trace(mVcdFile, add_ln24_5_fu_746_p2, "add_ln24_5_fu_746_p2");
    sc_trace(mVcdFile, mul_ln51_1_fu_756_p0, "mul_ln51_1_fu_756_p0");
    sc_trace(mVcdFile, mul_ln51_1_fu_756_p1, "mul_ln51_1_fu_756_p1");
    sc_trace(mVcdFile, add_ln42_3_fu_760_p2, "add_ln42_3_fu_760_p2");
    sc_trace(mVcdFile, add_ln42_4_fu_769_p2, "add_ln42_4_fu_769_p2");
    sc_trace(mVcdFile, add_ln42_5_fu_779_p2, "add_ln42_5_fu_779_p2");
    sc_trace(mVcdFile, add_ln24_6_fu_802_p2, "add_ln24_6_fu_802_p2");
    sc_trace(mVcdFile, add_ln24_7_fu_812_p2, "add_ln24_7_fu_812_p2");
    sc_trace(mVcdFile, mul_ln42_2_fu_1114_p2, "mul_ln42_2_fu_1114_p2");
    sc_trace(mVcdFile, mul_ln42_3_fu_1121_p2, "mul_ln42_3_fu_1121_p2");
    sc_trace(mVcdFile, add_ln42_6_fu_859_p2, "add_ln42_6_fu_859_p2");
    sc_trace(mVcdFile, add_ln42_7_fu_868_p2, "add_ln42_7_fu_868_p2");
    sc_trace(mVcdFile, mul_ln42_4_fu_1128_p2, "mul_ln42_4_fu_1128_p2");
    sc_trace(mVcdFile, mul_ln42_5_fu_1135_p2, "mul_ln42_5_fu_1135_p2");
    sc_trace(mVcdFile, add_ln42_8_fu_921_p2, "add_ln42_8_fu_921_p2");
    sc_trace(mVcdFile, add_ln42_9_fu_930_p2, "add_ln42_9_fu_930_p2");
    sc_trace(mVcdFile, mul_ln42_6_fu_1142_p2, "mul_ln42_6_fu_1142_p2");
    sc_trace(mVcdFile, mul_ln42_7_fu_1149_p2, "mul_ln42_7_fu_1149_p2");
    sc_trace(mVcdFile, add_ln51_2_fu_985_p2, "add_ln51_2_fu_985_p2");
    sc_trace(mVcdFile, add_ln51_1_fu_980_p2, "add_ln51_1_fu_980_p2");
    sc_trace(mVcdFile, add_ln51_3_fu_989_p2, "add_ln51_3_fu_989_p2");
    sc_trace(mVcdFile, mul_ln51_fu_1000_p0, "mul_ln51_fu_1000_p0");
    sc_trace(mVcdFile, mul_ln51_fu_1000_p1, "mul_ln51_fu_1000_p1");
    sc_trace(mVcdFile, mul_ln51_fu_1000_p2, "mul_ln51_fu_1000_p2");
    sc_trace(mVcdFile, tmp13_fu_1004_p2, "tmp13_fu_1004_p2");
    sc_trace(mVcdFile, select_ln24_4_fu_1017_p3, "select_ln24_4_fu_1017_p3");
    sc_trace(mVcdFile, tmp13_mid1_fu_1029_p2, "tmp13_mid1_fu_1029_p2");
    sc_trace(mVcdFile, select_ln24_6_fu_1023_p3, "select_ln24_6_fu_1023_p3");
    sc_trace(mVcdFile, mul_ln42_8_fu_1156_p2, "mul_ln42_8_fu_1156_p2");
    sc_trace(mVcdFile, mul_ln42_9_fu_1163_p2, "mul_ln42_9_fu_1163_p2");
    sc_trace(mVcdFile, mul_ln42_10_fu_1176_p2, "mul_ln42_10_fu_1176_p2");
    sc_trace(mVcdFile, add_ln51_6_fu_1091_p2, "add_ln51_6_fu_1091_p2");
    sc_trace(mVcdFile, add_ln51_7_fu_1095_p2, "add_ln51_7_fu_1095_p2");
    sc_trace(mVcdFile, add_ln51_8_fu_1100_p2, "add_ln51_8_fu_1100_p2");
    sc_trace(mVcdFile, grp_fu_1170_p0, "grp_fu_1170_p0");
    sc_trace(mVcdFile, grp_fu_1170_p1, "grp_fu_1170_p1");
    sc_trace(mVcdFile, grp_fu_1170_p2, "grp_fu_1170_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1170_p10, "grp_fu_1170_p10");
    sc_trace(mVcdFile, mul_ln42_1_fu_551_p00, "mul_ln42_1_fu_551_p00");
    sc_trace(mVcdFile, mul_ln42_fu_469_p00, "mul_ln42_fu_469_p00");
    sc_trace(mVcdFile, mul_ln4_fu_419_p00, "mul_ln4_fu_419_p00");
    sc_trace(mVcdFile, mul_ln4_fu_419_p10, "mul_ln4_fu_419_p10");
    sc_trace(mVcdFile, tmp12_0_0_mid2_fu_651_p10, "tmp12_0_0_mid2_fu_651_p10");
    sc_trace(mVcdFile, tmp12_1_0_mid2_fu_665_p10, "tmp12_1_0_mid2_fu_665_p10");
    sc_trace(mVcdFile, tmp12_2_0_mid2_fu_699_p10, "tmp12_2_0_mid2_fu_699_p10");
    sc_trace(mVcdFile, ap_condition_150, "ap_condition_150");
    sc_trace(mVcdFile, ap_condition_135, "ap_condition_135");
#endif

    }
}

depthwise_conv2d_fix_2::~depthwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mul_mul_16s_16s_30_1_1_U33;
    delete network_mul_mul_16s_16s_30_1_1_U34;
    delete network_mul_mul_16s_16s_30_1_1_U35;
    delete network_mul_mul_16s_16s_30_1_1_U36;
    delete network_mul_mul_16s_16s_30_1_1_U37;
    delete network_mul_mul_16s_16s_30_1_1_U38;
    delete network_mul_mul_16s_16s_30_1_1_U39;
    delete network_mul_mul_16s_16s_30_1_1_U40;
    delete network_mac_muladd_6ns_9ns_5ns_14_1_1_U41;
    delete network_mul_mul_16s_16s_30_1_1_U42;
}

void depthwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                     esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && 
                     esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read()) && 
             ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
              (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten48_reg_298 = add_ln23_reg_1422.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_298 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_322 = select_ln32_13_reg_1468.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_322 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_d_0_reg_310 = select_ln24_2_reg_1437.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_310 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_333 = select_ln32_reg_1443.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_333 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_344 = out_w_reg_1369.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_344 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0))) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
            reg_355 = kernel_q1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
            reg_355 = kernel_q0.read();
        }
    }
    if (esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0)) {
        if (esl_seteq<1,1,1>(ap_condition_135.read(), ap_const_boolean_1)) {
            reg_368 = kernel_q0.read();
        } else if (esl_seteq<1,1,1>(ap_condition_150.read(), ap_const_boolean_1)) {
            reg_368 = kernel_q1.read();
        }
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read())))) {
        reg_373 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_373 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        reg_378 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_378 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln23_reg_1422 = add_ln23_fu_788_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_484_p2.read()))) {
        add_ln32_1_reg_1311 = add_ln32_1_fu_622_p2.read();
        icmp_ln32_reg_1246 = icmp_ln32_fu_495_p2.read();
        out_d_reg_1241 = out_d_fu_489_p2.read();
        out_h_reg_1287 = out_h_fu_584_p2.read();
        out_w_0_mid2_reg_1292 = out_w_0_mid2_fu_596_p3.read();
        select_ln24_1_reg_1264 = select_ln24_1_fu_538_p3.read();
        select_ln24_7_reg_1281 = select_ln24_7_fu_577_p3.read();
        select_ln24_reg_1254 = select_ln24_fu_500_p3.read();
        tmp12_0_0_mid2_v_v_reg_1304 = tmp12_0_0_mid2_v_v_fu_614_p3.read();
        zext_ln42_2_cast_mid_reg_1299 = zext_ln42_2_cast_mid_fu_604_p1.read();
        zext_ln51_2_reg_1259 = zext_ln51_2_fu_508_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln42_10_reg_1498 = add_ln42_10_fu_939_p2.read();
        trunc_ln51_1_reg_1478 = mul_ln42_4_fu_1128_p2.read().range(29, 14);
        trunc_ln51_2_reg_1483 = mul_ln42_5_fu_1135_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        add_ln51_4_reg_1518 = add_ln51_4_fu_994_p2.read();
        trunc_ln51_3_reg_1503 = mul_ln42_6_fu_1142_p2.read().range(29, 14);
        trunc_ln51_4_reg_1508 = mul_ln42_7_fu_1149_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        add_ln51_5_reg_1538 = add_ln51_5_fu_1067_p2.read();
        tmp14_mid2_v_v_reg_1523 = tmp14_mid2_v_v_fu_1034_p3.read();
        trunc_ln51_5_reg_1528 = mul_ln42_8_fu_1156_p2.read().range(29, 14);
        trunc_ln51_6_reg_1533 = mul_ln42_9_fu_1163_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        add_ln51_9_reg_1553 = add_ln51_9_fu_1105_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        add_ln51_reg_1548 = grp_fu_1170_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1207 = empty_fu_403_p1.read();
        icmp_ln33_reg_1222 = icmp_ln33_fu_433_p2.read();
        mul_ln4_reg_1212 = mul_ln4_fu_419_p2.read();
        tmp_s_reg_1217 = tmp_s_fu_425_p3.read();
        zext_ln42_1_cast14_reg_1189 = zext_ln42_1_cast14_fu_391_p1.read();
        zext_ln42_reg_1183 = zext_ln42_fu_387_p1.read();
        zext_ln51_1_cast_reg_1202 = zext_ln51_1_cast_fu_399_p1.read();
        zext_ln51_reg_1196 = zext_ln51_fu_395_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln23_reg_1237 = icmp_ln23_fu_484_p2.read();
        icmp_ln23_reg_1237_pp0_iter1_reg = icmp_ln23_reg_1237.read();
        icmp_ln32_reg_1246_pp0_iter1_reg = icmp_ln32_reg_1246.read();
        select_ln24_7_reg_1281_pp0_iter1_reg = select_ln24_7_reg_1281.read();
        zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg = zext_ln42_2_cast_mid_reg_1299.read();
        zext_ln42_2_cast_reg_1232 = zext_ln42_2_cast_fu_474_p1.read();
        zext_ln42_2_cast_reg_1232_pp0_iter1_reg = zext_ln42_2_cast_reg_1232.read();
        zext_ln51_1_reg_1227 = zext_ln51_1_fu_439_p1.read();
        zext_ln51_1_reg_1227_pp0_iter1_reg = zext_ln51_1_reg_1227.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        kernel_load_4_reg_1385 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        mul_ln51_1_reg_1400 = mul_ln51_1_fu_756_p2.read();
        zext_ln42_4_reg_1406 = zext_ln42_4_fu_765_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        out_w_reg_1369 = out_w_fu_717_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_360 = kernel_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_364 = kernel_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        select_ln24_2_reg_1437 = select_ln24_2_fu_822_p3.read();
        select_ln32_13_reg_1468 = select_ln32_13_fu_877_p3.read();
        select_ln32_reg_1443 = select_ln32_fu_828_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0))) {
        tmp12_0_0_mid2_reg_1326 = tmp12_0_0_mid2_fu_651_p2.read();
        tmp12_1_0_mid2_reg_1333 = tmp12_1_0_mid2_fu_665_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp12_2_0_mid2_reg_1350 = tmp12_2_0_mid2_fu_699_p2.read();
        zext_ln40_reg_1357 = zext_ln40_fu_704_p1.read();
        zext_ln42_2_reg_1374 = zext_ln42_2_fu_722_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()))) {
        trunc_ln51_7_reg_1543 = mul_ln42_10_fu_1176_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        trunc_ln51_s_reg_1453 = mul_ln42_3_fu_1121_p2.read().range(29, 14);
        trunc_ln_reg_1448 = mul_ln42_2_fu_1114_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        zext_ln40_reg_1357_pp0_iter1_reg = zext_ln40_reg_1357.read();
    }
}

void depthwise_conv2d_fix_2::thread_add_ln23_fu_788_p2() {
    add_ln23_fu_788_p2 = (!ap_const_lv14_1.is_01() || !indvar_flatten48_reg_298.read().is_01())? sc_lv<14>(): (sc_biguint<14>(ap_const_lv14_1) + sc_biguint<14>(indvar_flatten48_reg_298.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_1_fu_638_p2() {
    add_ln24_1_fu_638_p2 = (!ap_const_lv8_2.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_2) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_2_fu_670_p2() {
    add_ln24_2_fu_670_p2 = (!ap_const_lv8_3.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_3) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_3_fu_680_p2() {
    add_ln24_3_fu_680_p2 = (!ap_const_lv8_4.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_4) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_4_fu_736_p2() {
    add_ln24_4_fu_736_p2 = (!ap_const_lv8_5.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_5) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_5_fu_746_p2() {
    add_ln24_5_fu_746_p2 = (!ap_const_lv8_6.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_6) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_6_fu_802_p2() {
    add_ln24_6_fu_802_p2 = (!ap_const_lv8_7.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_7) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_7_fu_812_p2() {
    add_ln24_7_fu_812_p2 = (!ap_const_lv8_8.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_8) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_fu_628_p2() {
    add_ln24_fu_628_p2 = (!ap_const_lv8_1.is_01() || !select_ln24_1_reg_1264.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(select_ln24_1_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_1_fu_532_p2() {
    add_ln27_1_fu_532_p2 = (!zext_ln27_2_fu_512_p1.read().is_01() || !zext_ln27_3_fu_528_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln27_2_fu_512_p1.read()) + sc_biguint<8>(zext_ln27_3_fu_528_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_fu_463_p2() {
    add_ln27_fu_463_p2 = (!zext_ln27_fu_443_p1.read().is_01() || !zext_ln27_1_fu_459_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln27_fu_443_p1.read()) + sc_biguint<8>(zext_ln27_1_fu_459_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln32_1_fu_622_p2() {
    add_ln32_1_fu_622_p2 = (!ap_const_lv10_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_10_fu_939_p2() {
    add_ln42_10_fu_939_p2 = (!tmp12_2_0_mid2_reg_1350.read().is_01() || !zext_ln42_4_reg_1406.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_2_0_mid2_reg_1350.read()) + sc_biguint<14>(zext_ln42_4_reg_1406.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_2_fu_726_p2() {
    add_ln42_2_fu_726_p2 = (!tmp12_0_0_mid2_reg_1326.read().is_01() || !zext_ln42_2_fu_722_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_0_0_mid2_reg_1326.read()) + sc_biguint<14>(zext_ln42_2_fu_722_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_3_fu_760_p2() {
    add_ln42_3_fu_760_p2 = (!ap_const_lv5_2.is_01() || !out_w_0_mid2_reg_1292.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_2) + sc_biguint<5>(out_w_0_mid2_reg_1292.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_4_fu_769_p2() {
    add_ln42_4_fu_769_p2 = (!tmp12_0_0_mid2_reg_1326.read().is_01() || !zext_ln42_4_fu_765_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_0_0_mid2_reg_1326.read()) + sc_biguint<14>(zext_ln42_4_fu_765_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_5_fu_779_p2() {
    add_ln42_5_fu_779_p2 = (!zext_ln40_reg_1357.read().is_01() || !tmp12_1_0_mid2_reg_1333.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_reg_1357.read()) + sc_biguint<14>(tmp12_1_0_mid2_reg_1333.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_6_fu_859_p2() {
    add_ln42_6_fu_859_p2 = (!tmp12_1_0_mid2_reg_1333.read().is_01() || !zext_ln42_2_reg_1374.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_1_0_mid2_reg_1333.read()) + sc_biguint<14>(zext_ln42_2_reg_1374.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_7_fu_868_p2() {
    add_ln42_7_fu_868_p2 = (!tmp12_1_0_mid2_reg_1333.read().is_01() || !zext_ln42_4_reg_1406.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_1_0_mid2_reg_1333.read()) + sc_biguint<14>(zext_ln42_4_reg_1406.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_8_fu_921_p2() {
    add_ln42_8_fu_921_p2 = (!zext_ln40_reg_1357.read().is_01() || !tmp12_2_0_mid2_reg_1350.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_reg_1357.read()) + sc_biguint<14>(tmp12_2_0_mid2_reg_1350.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_9_fu_930_p2() {
    add_ln42_9_fu_930_p2 = (!tmp12_2_0_mid2_reg_1350.read().is_01() || !zext_ln42_2_reg_1374.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp12_2_0_mid2_reg_1350.read()) + sc_biguint<14>(zext_ln42_2_reg_1374.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln42_fu_707_p2() {
    add_ln42_fu_707_p2 = (!zext_ln40_fu_704_p1.read().is_01() || !tmp12_0_0_mid2_reg_1326.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_fu_704_p1.read()) + sc_biguint<14>(tmp12_0_0_mid2_reg_1326.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_1_fu_980_p2() {
    add_ln51_1_fu_980_p2 = (!trunc_ln_reg_1448.read().is_01() || !bias_q0.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_reg_1448.read()) + sc_biguint<16>(bias_q0.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_2_fu_985_p2() {
    add_ln51_2_fu_985_p2 = (!trunc_ln51_2_reg_1483.read().is_01() || !trunc_ln51_1_reg_1478.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_2_reg_1483.read()) + sc_biguint<16>(trunc_ln51_1_reg_1478.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_3_fu_989_p2() {
    add_ln51_3_fu_989_p2 = (!trunc_ln51_s_reg_1453.read().is_01() || !add_ln51_2_fu_985_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_s_reg_1453.read()) + sc_biguint<16>(add_ln51_2_fu_985_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_4_fu_994_p2() {
    add_ln51_4_fu_994_p2 = (!add_ln51_1_fu_980_p2.read().is_01() || !add_ln51_3_fu_989_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_1_fu_980_p2.read()) + sc_biguint<16>(add_ln51_3_fu_989_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_5_fu_1067_p2() {
    add_ln51_5_fu_1067_p2 = (!trunc_ln51_4_reg_1508.read().is_01() || !trunc_ln51_3_reg_1503.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_4_reg_1508.read()) + sc_biguint<16>(trunc_ln51_3_reg_1503.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_6_fu_1091_p2() {
    add_ln51_6_fu_1091_p2 = (!trunc_ln51_7_reg_1543.read().is_01() || !trunc_ln51_6_reg_1533.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_7_reg_1543.read()) + sc_biguint<16>(trunc_ln51_6_reg_1533.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_7_fu_1095_p2() {
    add_ln51_7_fu_1095_p2 = (!trunc_ln51_5_reg_1528.read().is_01() || !add_ln51_6_fu_1091_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln51_5_reg_1528.read()) + sc_biguint<16>(add_ln51_6_fu_1091_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_8_fu_1100_p2() {
    add_ln51_8_fu_1100_p2 = (!add_ln51_5_reg_1538.read().is_01() || !add_ln51_7_fu_1095_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_5_reg_1538.read()) + sc_biguint<16>(add_ln51_7_fu_1095_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln51_9_fu_1105_p2() {
    add_ln51_9_fu_1105_p2 = (!add_ln51_4_reg_1518.read().is_01() || !add_ln51_8_fu_1100_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln51_4_reg_1518.read()) + sc_biguint<16>(add_ln51_8_fu_1100_p2.read()));
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_condition_135() {
    ap_condition_135 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0));
}

void depthwise_conv2d_fix_2::thread_ap_condition_150() {
    ap_condition_150 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0));
}

void depthwise_conv2d_fix_2::thread_ap_condition_pp0_exit_iter1_state9() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = add_ln23_reg_1422.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = indvar_flatten48_reg_298.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = select_ln32_13_reg_1468.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = indvar_flatten_reg_322.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_d_0_phi_fu_314_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = select_ln24_2_reg_1437.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = out_d_0_reg_310.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_h_0_phi_fu_337_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_337_p4 = select_ln32_reg_1443.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_337_p4 = out_h_0_reg_333.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_348_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1237.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_348_p4 = out_w_reg_1369.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_348_p4 = out_w_0_reg_344.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_bias_address0() {
    bias_address0 =  (sc_lv<4>) (zext_ln24_9_fu_891_p1.read());
}

void depthwise_conv2d_fix_2::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_empty_57_fu_407_p1() {
    empty_57_fu_407_p1 = output_height.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_empty_59_fu_590_p2() {
    empty_59_fu_590_p2 = (select_ln24_7_fu_577_p3.read() | icmp_ln32_fu_495_p2.read());
}

void depthwise_conv2d_fix_2::thread_empty_fu_403_p1() {
    empty_fu_403_p1 = output_width.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_grp_fu_1170_p0() {
    grp_fu_1170_p0 =  (sc_lv<6>) (zext_ln51_1_cast_reg_1202.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1170_p1() {
    grp_fu_1170_p1 =  (sc_lv<9>) (grp_fu_1170_p10.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1170_p10() {
    grp_fu_1170_p10 = esl_zext<14,9>(tmp14_mid2_v_v_reg_1523.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1170_p2() {
    grp_fu_1170_p2 =  (sc_lv<5>) (zext_ln40_reg_1357_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_fu_484_p2() {
    icmp_ln23_fu_484_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read().is_01() || !tmp_s_reg_1217.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read() == tmp_s_reg_1217.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln32_fu_495_p2() {
    icmp_ln32_fu_495_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01() || !mul_ln4_reg_1212.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read() == mul_ln4_reg_1212.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln33_1_fu_572_p2() {
    icmp_ln33_1_fu_572_p2 = (!ap_phi_mux_out_w_0_phi_fu_348_p4.read().is_01() || !empty_reg_1207.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_348_p4.read() == empty_reg_1207.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln33_fu_433_p2() {
    icmp_ln33_fu_433_p2 = (!empty_fu_403_p1.read().is_01() || !ap_const_lv5_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_403_p1.read() == ap_const_lv5_0);
}

void depthwise_conv2d_fix_2::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_11_fu_976_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_9_fu_925_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_8_fu_872_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_6_fu_783_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln42_3_fu_731_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln42_10_fu_934_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln42_7_fu_863_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln42_5_fu_774_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln42_1_fu_712_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_8_fu_817_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_6_fu_751_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_4_fu_685_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_1_fu_633_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_fu_546_p1.read());
        } else {
            kernel_address0 =  (sc_lv<8>) ("XXXXXXXX");
        }
    } else {
        kernel_address0 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_7_fu_807_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_5_fu_741_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_3_fu_675_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_2_fu_643_p1.read());
        } else {
            kernel_address1 =  (sc_lv<8>) ("XXXXXXXX");
        }
    } else {
        kernel_address1 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_mul_ln42_1_fu_551_p0() {
    mul_ln42_1_fu_551_p0 =  (sc_lv<5>) (mul_ln42_1_fu_551_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_1_fu_551_p00() {
    mul_ln42_1_fu_551_p00 = esl_zext<9,5>(out_d_fu_489_p2.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_1_fu_551_p1() {
    mul_ln42_1_fu_551_p1 =  (sc_lv<7>) (zext_ln42_reg_1183.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_1_fu_551_p2() {
    mul_ln42_1_fu_551_p2 = (!mul_ln42_1_fu_551_p0.read().is_01() || !mul_ln42_1_fu_551_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln42_1_fu_551_p0.read()) * sc_biguint<7>(mul_ln42_1_fu_551_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_fu_469_p0() {
    mul_ln42_fu_469_p0 =  (sc_lv<5>) (mul_ln42_fu_469_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_fu_469_p00() {
    mul_ln42_fu_469_p00 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_fu_469_p1() {
    mul_ln42_fu_469_p1 =  (sc_lv<7>) (zext_ln42_reg_1183.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln42_fu_469_p2() {
    mul_ln42_fu_469_p2 = (!mul_ln42_fu_469_p0.read().is_01() || !mul_ln42_fu_469_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln42_fu_469_p0.read()) * sc_biguint<7>(mul_ln42_fu_469_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_419_p0() {
    mul_ln4_fu_419_p0 =  (sc_lv<5>) (mul_ln4_fu_419_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_419_p00() {
    mul_ln4_fu_419_p00 = esl_zext<10,5>(empty_57_fu_407_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_419_p1() {
    mul_ln4_fu_419_p1 =  (sc_lv<5>) (mul_ln4_fu_419_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_419_p10() {
    mul_ln4_fu_419_p10 = esl_zext<10,5>(empty_fu_403_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_419_p2() {
    mul_ln4_fu_419_p2 = (!mul_ln4_fu_419_p0.read().is_01() || !mul_ln4_fu_419_p1.read().is_01())? sc_lv<10>(): sc_biguint<5>(mul_ln4_fu_419_p0.read()) * sc_biguint<5>(mul_ln4_fu_419_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_1_fu_756_p0() {
    mul_ln51_1_fu_756_p0 =  (sc_lv<5>) (zext_ln51_2_reg_1259.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_1_fu_756_p1() {
    mul_ln51_1_fu_756_p1 =  (sc_lv<6>) (zext_ln51_reg_1196.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_1_fu_756_p2() {
    mul_ln51_1_fu_756_p2 = (!mul_ln51_1_fu_756_p0.read().is_01() || !mul_ln51_1_fu_756_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln51_1_fu_756_p0.read()) * sc_biguint<6>(mul_ln51_1_fu_756_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_fu_1000_p0() {
    mul_ln51_fu_1000_p0 =  (sc_lv<5>) (zext_ln51_1_reg_1227_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_fu_1000_p1() {
    mul_ln51_fu_1000_p1 =  (sc_lv<6>) (zext_ln51_reg_1196.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln51_fu_1000_p2() {
    mul_ln51_fu_1000_p2 = (!mul_ln51_fu_1000_p0.read().is_01() || !mul_ln51_fu_1000_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln51_fu_1000_p0.read()) * sc_biguint<6>(mul_ln51_fu_1000_p1.read());
}

void depthwise_conv2d_fix_2::thread_out_d_fu_489_p2() {
    out_d_fu_489_p2 = (!ap_const_lv5_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_314_p4.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(ap_phi_mux_out_d_0_phi_fu_314_p4.read()));
}

void depthwise_conv2d_fix_2::thread_out_h_fu_584_p2() {
    out_h_fu_584_p2 = (!ap_const_lv5_1.is_01() || !select_ln24_fu_500_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln24_fu_500_p3.read()));
}

void depthwise_conv2d_fix_2::thread_out_w_0_mid2_fu_596_p3() {
    out_w_0_mid2_fu_596_p3 = (!empty_59_fu_590_p2.read()[0].is_01())? sc_lv<5>(): ((empty_59_fu_590_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_348_p4.read());
}

void depthwise_conv2d_fix_2::thread_out_w_fu_717_p2() {
    out_w_fu_717_p2 = (!ap_const_lv5_1.is_01() || !out_w_0_mid2_reg_1292.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_w_0_mid2_reg_1292.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln51_3_fu_1110_p1.read());
}

void depthwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = add_ln51_9_reg_1553.read();
}

void depthwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1237_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_select_ln24_1_fu_538_p3() {
    select_ln24_1_fu_538_p3 = (!icmp_ln32_fu_495_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln32_fu_495_p2.read()[0].to_bool())? add_ln27_1_fu_532_p2.read(): add_ln27_fu_463_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_2_fu_822_p3() {
    select_ln24_2_fu_822_p3 = (!icmp_ln32_reg_1246.read()[0].is_01())? sc_lv<5>(): ((icmp_ln32_reg_1246.read()[0].to_bool())? out_d_reg_1241.read(): out_d_0_reg_310.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_3_fu_556_p3() {
    select_ln24_3_fu_556_p3 = (!icmp_ln32_fu_495_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_fu_495_p2.read()[0].to_bool())? mul_ln42_1_fu_551_p2.read(): mul_ln42_fu_469_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_4_fu_1017_p3() {
    select_ln24_4_fu_1017_p3 = (!icmp_ln32_reg_1246_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_reg_1246_pp0_iter1_reg.read()[0].to_bool())? mul_ln51_1_reg_1400.read(): mul_ln51_fu_1000_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_5_fu_564_p3() {
    select_ln24_5_fu_564_p3 = (!icmp_ln32_fu_495_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_fu_495_p2.read()[0].to_bool())? mul_ln42_1_fu_551_p2.read(): tmp_0_0_fu_478_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_6_fu_1023_p3() {
    select_ln24_6_fu_1023_p3 = (!icmp_ln32_reg_1246_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_reg_1246_pp0_iter1_reg.read()[0].to_bool())? mul_ln51_1_reg_1400.read(): tmp13_fu_1004_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_7_fu_577_p3() {
    select_ln24_7_fu_577_p3 = (!icmp_ln32_fu_495_p2.read()[0].is_01())? sc_lv<1>(): ((icmp_ln32_fu_495_p2.read()[0].to_bool())? icmp_ln33_reg_1222.read(): icmp_ln33_1_fu_572_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_fu_500_p3() {
    select_ln24_fu_500_p3 = (!icmp_ln32_fu_495_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln32_fu_495_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_h_0_phi_fu_337_p4.read());
}

void depthwise_conv2d_fix_2::thread_select_ln32_13_fu_877_p3() {
    select_ln32_13_fu_877_p3 = (!icmp_ln32_reg_1246.read()[0].is_01())? sc_lv<10>(): ((icmp_ln32_reg_1246.read()[0].to_bool())? ap_const_lv10_1: add_ln32_1_reg_1311.read());
}

void depthwise_conv2d_fix_2::thread_select_ln32_fu_828_p3() {
    select_ln32_fu_828_p3 = (!select_ln24_7_reg_1281.read()[0].is_01())? sc_lv<5>(): ((select_ln24_7_reg_1281.read()[0].to_bool())? out_h_reg_1287.read(): select_ln24_reg_1254.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln4_fu_383_p1() {
    sext_ln4_fu_383_p1 = esl_sext<7,6>(input_width.read());
}

void depthwise_conv2d_fix_2::thread_shl_ln27_mid1_fu_520_p3() {
    shl_ln27_mid1_fu_520_p3 = esl_concat<4,3>(trunc_ln27_1_fu_516_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_2::thread_shl_ln_fu_451_p3() {
    shl_ln_fu_451_p3 = esl_concat<4,3>(trunc_ln27_fu_447_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_2::thread_tmp12_0_0_mid2_fu_651_p0() {
    tmp12_0_0_mid2_fu_651_p0 =  (sc_lv<7>) (zext_ln42_1_cast14_reg_1189.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_0_0_mid2_fu_651_p1() {
    tmp12_0_0_mid2_fu_651_p1 =  (sc_lv<9>) (tmp12_0_0_mid2_fu_651_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_0_0_mid2_fu_651_p10() {
    tmp12_0_0_mid2_fu_651_p10 = esl_zext<14,9>(tmp12_0_0_mid2_v_v_reg_1304.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_0_0_mid2_fu_651_p2() {
    tmp12_0_0_mid2_fu_651_p2 = (!tmp12_0_0_mid2_fu_651_p0.read().is_01() || !tmp12_0_0_mid2_fu_651_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp12_0_0_mid2_fu_651_p0.read()) * sc_biguint<9>(tmp12_0_0_mid2_fu_651_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_0_0_mid2_v_v_fu_614_p3() {
    tmp12_0_0_mid2_v_v_fu_614_p3 = (!select_ln24_7_fu_577_p3.read()[0].is_01())? sc_lv<9>(): ((select_ln24_7_fu_577_p3.read()[0].to_bool())? tmp_0_0_mid1_fu_608_p2.read(): select_ln24_5_fu_564_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_1_0_mid2_fu_665_p0() {
    tmp12_1_0_mid2_fu_665_p0 =  (sc_lv<7>) (zext_ln42_1_cast14_reg_1189.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_1_0_mid2_fu_665_p1() {
    tmp12_1_0_mid2_fu_665_p1 =  (sc_lv<9>) (tmp12_1_0_mid2_fu_665_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_1_0_mid2_fu_665_p10() {
    tmp12_1_0_mid2_fu_665_p10 = esl_zext<14,9>(tmp12_1_0_mid2_v_v_fu_656_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_1_0_mid2_fu_665_p2() {
    tmp12_1_0_mid2_fu_665_p2 = (!tmp12_1_0_mid2_fu_665_p0.read().is_01() || !tmp12_1_0_mid2_fu_665_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp12_1_0_mid2_fu_665_p0.read()) * sc_biguint<9>(tmp12_1_0_mid2_fu_665_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_1_0_mid2_v_v_fu_656_p2() {
    tmp12_1_0_mid2_v_v_fu_656_p2 = (!ap_const_lv9_1.is_01() || !tmp12_0_0_mid2_v_v_reg_1304.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_1) + sc_biguint<9>(tmp12_0_0_mid2_v_v_reg_1304.read()));
}

void depthwise_conv2d_fix_2::thread_tmp12_2_0_mid2_fu_699_p0() {
    tmp12_2_0_mid2_fu_699_p0 =  (sc_lv<7>) (zext_ln42_1_cast14_reg_1189.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_2_0_mid2_fu_699_p1() {
    tmp12_2_0_mid2_fu_699_p1 =  (sc_lv<9>) (tmp12_2_0_mid2_fu_699_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_2_0_mid2_fu_699_p10() {
    tmp12_2_0_mid2_fu_699_p10 = esl_zext<14,9>(tmp12_2_0_mid2_v_v_fu_690_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_2_0_mid2_fu_699_p2() {
    tmp12_2_0_mid2_fu_699_p2 = (!tmp12_2_0_mid2_fu_699_p0.read().is_01() || !tmp12_2_0_mid2_fu_699_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp12_2_0_mid2_fu_699_p0.read()) * sc_biguint<9>(tmp12_2_0_mid2_fu_699_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp12_2_0_mid2_v_v_fu_690_p2() {
    tmp12_2_0_mid2_v_v_fu_690_p2 = (!ap_const_lv9_2.is_01() || !tmp12_0_0_mid2_v_v_reg_1304.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_2) + sc_biguint<9>(tmp12_0_0_mid2_v_v_reg_1304.read()));
}

void depthwise_conv2d_fix_2::thread_tmp13_fu_1004_p2() {
    tmp13_fu_1004_p2 = (!zext_ln42_2_cast_reg_1232_pp0_iter1_reg.read().is_01() || !mul_ln51_fu_1000_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln42_2_cast_reg_1232_pp0_iter1_reg.read()) + sc_biguint<9>(mul_ln51_fu_1000_p2.read()));
}

void depthwise_conv2d_fix_2::thread_tmp13_mid1_fu_1029_p2() {
    tmp13_mid1_fu_1029_p2 = (!zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg.read().is_01() || !select_ln24_4_fu_1017_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg.read()) + sc_biguint<9>(select_ln24_4_fu_1017_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp14_mid2_v_v_fu_1034_p3() {
    tmp14_mid2_v_v_fu_1034_p3 = (!select_ln24_7_reg_1281_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((select_ln24_7_reg_1281_pp0_iter1_reg.read()[0].to_bool())? tmp13_mid1_fu_1029_p2.read(): select_ln24_6_fu_1023_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_fu_478_p2() {
    tmp_0_0_fu_478_p2 = (!zext_ln42_2_cast_fu_474_p1.read().is_01() || !mul_ln42_fu_469_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln42_2_cast_fu_474_p1.read()) + sc_biguint<9>(mul_ln42_fu_469_p2.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_mid1_fu_608_p2() {
    tmp_0_0_mid1_fu_608_p2 = (!zext_ln42_2_cast_mid_fu_604_p1.read().is_01() || !select_ln24_3_fu_556_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln42_2_cast_mid_fu_604_p1.read()) + sc_biguint<9>(select_ln24_3_fu_556_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_s_fu_425_p3() {
    tmp_s_fu_425_p3 = esl_concat<10,4>(mul_ln4_fu_419_p2.read(), ap_const_lv4_0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln27_1_fu_516_p1() {
    trunc_ln27_1_fu_516_p1 = out_d_fu_489_p2.read().range(4-1, 0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln27_fu_447_p1() {
    trunc_ln27_fu_447_p1 = ap_phi_mux_out_d_0_phi_fu_314_p4.read().range(4-1, 0);
}

void depthwise_conv2d_fix_2::thread_zext_ln24_1_fu_633_p1() {
    zext_ln24_1_fu_633_p1 = esl_zext<64,8>(add_ln24_fu_628_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_2_fu_643_p1() {
    zext_ln24_2_fu_643_p1 = esl_zext<64,8>(add_ln24_1_fu_638_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_3_fu_675_p1() {
    zext_ln24_3_fu_675_p1 = esl_zext<64,8>(add_ln24_2_fu_670_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_4_fu_685_p1() {
    zext_ln24_4_fu_685_p1 = esl_zext<64,8>(add_ln24_3_fu_680_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_5_fu_741_p1() {
    zext_ln24_5_fu_741_p1 = esl_zext<64,8>(add_ln24_4_fu_736_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_6_fu_751_p1() {
    zext_ln24_6_fu_751_p1 = esl_zext<64,8>(add_ln24_5_fu_746_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_7_fu_807_p1() {
    zext_ln24_7_fu_807_p1 = esl_zext<64,8>(add_ln24_6_fu_802_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_8_fu_817_p1() {
    zext_ln24_8_fu_817_p1 = esl_zext<64,8>(add_ln24_7_fu_812_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_9_fu_891_p1() {
    zext_ln24_9_fu_891_p1 = esl_zext<64,5>(select_ln24_2_reg_1437.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_fu_546_p1() {
    zext_ln24_fu_546_p1 = esl_zext<64,8>(select_ln24_1_fu_538_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_1_fu_459_p1() {
    zext_ln27_1_fu_459_p1 = esl_zext<8,7>(shl_ln_fu_451_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_2_fu_512_p1() {
    zext_ln27_2_fu_512_p1 = esl_zext<8,5>(out_d_fu_489_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_3_fu_528_p1() {
    zext_ln27_3_fu_528_p1 = esl_zext<8,7>(shl_ln27_mid1_fu_520_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_fu_443_p1() {
    zext_ln27_fu_443_p1 = esl_zext<8,5>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_fu_704_p1() {
    zext_ln40_fu_704_p1 = esl_zext<14,5>(out_w_0_mid2_reg_1292.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_10_fu_934_p1() {
    zext_ln42_10_fu_934_p1 = esl_zext<64,14>(add_ln42_9_fu_930_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_11_fu_976_p1() {
    zext_ln42_11_fu_976_p1 = esl_zext<64,14>(add_ln42_10_reg_1498.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_1_cast14_fu_391_p1() {
    zext_ln42_1_cast14_fu_391_p1 = esl_zext<14,7>(sext_ln4_fu_383_p1.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_1_fu_712_p1() {
    zext_ln42_1_fu_712_p1 = esl_zext<64,14>(add_ln42_fu_707_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_2_cast_fu_474_p1() {
    zext_ln42_2_cast_fu_474_p1 = esl_zext<9,5>(ap_phi_mux_out_h_0_phi_fu_337_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_2_cast_mid_fu_604_p1() {
    zext_ln42_2_cast_mid_fu_604_p1 = esl_zext<9,5>(out_h_fu_584_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_2_fu_722_p1() {
    zext_ln42_2_fu_722_p1 = esl_zext<14,5>(out_w_fu_717_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_3_fu_731_p1() {
    zext_ln42_3_fu_731_p1 = esl_zext<64,14>(add_ln42_2_fu_726_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_4_fu_765_p1() {
    zext_ln42_4_fu_765_p1 = esl_zext<14,5>(add_ln42_3_fu_760_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_5_fu_774_p1() {
    zext_ln42_5_fu_774_p1 = esl_zext<64,14>(add_ln42_4_fu_769_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_6_fu_783_p1() {
    zext_ln42_6_fu_783_p1 = esl_zext<64,14>(add_ln42_5_fu_779_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_7_fu_863_p1() {
    zext_ln42_7_fu_863_p1 = esl_zext<64,14>(add_ln42_6_fu_859_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_8_fu_872_p1() {
    zext_ln42_8_fu_872_p1 = esl_zext<64,14>(add_ln42_7_fu_868_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_9_fu_925_p1() {
    zext_ln42_9_fu_925_p1 = esl_zext<64,14>(add_ln42_8_fu_921_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln42_fu_387_p1() {
    zext_ln42_fu_387_p1 = esl_zext<9,7>(input_height.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln51_1_cast_fu_399_p1() {
    zext_ln51_1_cast_fu_399_p1 = esl_zext<14,6>(output_width.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln51_1_fu_439_p1() {
    zext_ln51_1_fu_439_p1 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln51_2_fu_508_p1() {
    zext_ln51_2_fu_508_p1 = esl_zext<9,5>(out_d_fu_489_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln51_3_fu_1110_p1() {
    zext_ln51_3_fu_1110_p1 = esl_zext<64,14>(add_ln51_reg_1548.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln51_fu_395_p1() {
    zext_ln51_fu_395_p1 = esl_zext<9,6>(output_height.read());
}

void depthwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

