INFO: [HLS 200-10] Running '/home/pratik0509/xillinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pratik0509' on host 'localhost.localdomain' (Linux_x86_64 version 4.18.6-arch1-1-ARCH) on Tue Nov 13 22:42:49 IST 2018
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/pratik0509/Projects/HLx_Examples/Acceleration/memcached/hls'
INFO: [HLS 200-10] Opening project '/home/pratik0509/Projects/HLx_Examples/Acceleration/memcached/hls/memcachedPipeline_prj'.
INFO: [HLS 200-10] Adding design file 'sources/responseFormatter/binResponse.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/cc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/compare.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/valueStore/flashValueStore.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/globals.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/hash.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/hashTable.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/memRead.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/hashTable/memWrite.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/memcachedPipeline.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/requestParser/requestParser.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sources/valueStore/valueStore.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'sources/memcachedPipeline_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/pratik0509/Projects/HLx_Examples/Acceleration/memcached/hls/memcachedPipeline_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [HLS 200-10] Analyzing design file 'sources/valueStore/valueStore.cpp' ... 
WARNING: [HLS 200-40] In file included from sources/valueStore/valueStore.cpp:1:
sources/valueStore/valueStore.cpp:598:9: warning: enumeration values 'RMUX_REST_MD2' and 'RMUX_GET_MD2' not handled in switch [-Wswitch]
 switch(remuxState) {
        ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'sources/requestParser/requestParser.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/memcachedPipeline.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/memWrite.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/memRead.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/hashTable.cpp' ... 
WARNING: [HLS 200-40] In file included from sources/hashTable/hashTable.cpp:1:
sources/hashTable/hashTable.cpp:167:10: warning: enumeration value 'OL_W1' not handled in switch [-Wswitch]
 switch (olState) {
         ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/hash.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/globals.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/valueStore/flashValueStore.cpp' ... 
WARNING: [HLS 200-40] In file included from sources/valueStore/flashValueStore.cpp:1:
sources/valueStore/flashValueStore.cpp:257:9: warning: enumeration values 'FRMUX_REST_MD2' and 'FRMUX_GET_MD2' not handled in switch [-Wswitch]
 switch(flashRemuxState) {
        ^
1 warning generated.\n
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/compare.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/hashTable/cc.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sources/responseFormatter/binResponse.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:19 ; elapsed = 00:03:40 . Memory (MB): peak = 346.684 ; gain = 0.199 ; free physical = 255 ; free virtual = 2598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:19 ; elapsed = 00:03:40 . Memory (MB): peak = 346.684 ; gain = 0.199 ; free physical = 250 ; free virtual = 2594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'binaryParser' into 'memcachedPipeline' (sources/memcachedPipeline.cpp:100).
INFO: [XFORM 203-603] Inlining function 'hash' into 'hashTable' (sources/hashTable/hashTable.cpp:322).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::compare' into 'concurrencyControl' (sources/hashTable/cc.cpp:59).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::full' into 'concurrencyControl' (sources/hashTable/cc.cpp:59).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::full' into 'concurrencyControl' (sources/hashTable/cc.cpp:78).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::compare' into 'concurrencyControl' (sources/hashTable/cc.cpp:78).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::push' into 'concurrencyControl' (sources/hashTable/cc.cpp:86).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::pop' into 'concurrencyControl' (sources/hashTable/cc.cpp:108).
INFO: [XFORM 203-603] Inlining function 'concurrencyFilter::pop' into 'concurrencyControl' (sources/hashTable/cc.cpp:117).
INFO: [XFORM 203-603] Inlining function 'hashTable' into 'memcachedPipeline' (sources/memcachedPipeline.cpp:101).
INFO: [XFORM 203-603] Inlining function 'accessFilter::compare' into 'accessControl' (sources/valueStore/valueStore.cpp:73).
INFO: [XFORM 203-603] Inlining function 'accessFilter::full' into 'accessControl' (sources/valueStore/valueStore.cpp:73).
INFO: [XFORM 203-603] Inlining function 'accessFilter::push' into 'accessControl' (sources/valueStore/valueStore.cpp:93).
INFO: [XFORM 203-603] Inlining function 'accessFilter::compare' into 'accessControl' (sources/valueStore/valueStore.cpp:113).
INFO: [XFORM 203-603] Inlining function 'accessFilter::full' into 'accessControl' (sources/valueStore/valueStore.cpp:113).
INFO: [XFORM 203-603] Inlining function 'accessFilter::pop' into 'accessControl' (sources/valueStore/valueStore.cpp:128).
INFO: [XFORM 203-603] Inlining function 'accessFilter::pop' into 'accessControl' (sources/valueStore/valueStore.cpp:142).
INFO: [XFORM 203-603] Inlining function 'getPath' into 'valueStoreDram' (sources/valueStore/valueStore.cpp:777).
INFO: [XFORM 203-603] Inlining function 'valueStoreDram' into 'memcachedPipeline' (sources/memcachedPipeline.cpp:102).
INFO: [XFORM 203-603] Inlining function 'binaryResponse' into 'memcachedPipeline' (sources/memcachedPipeline.cpp:103).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:26 ; elapsed = 00:04:04 . Memory (MB): peak = 543.062 ; gain = 196.578 ; free physical = 220 ; free virtual = 2485
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'byteSwap32' into 'bp_f' (sources/requestParser/requestParser.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'myPow' into 'memWrite' (sources/hashTable/memWrite.cpp:218) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap32' into 'response_r' (sources/responseFormatter/binResponse.cpp:159) automatically.
WARNING: [SYNCHK 200-23] sources/valueStore/valueStore.cpp:293: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:31 ; elapsed = 00:04:40 . Memory (MB): peak = 666.484 ; gain = 320.000 ; free physical = 217 ; free virtual = 2355
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'hashTableMemRdData.V.V' (sources/memcachedPipeline.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'hashTableMemWrData.V.V' (sources/memcachedPipeline.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dramValueStoreMemRdData.V.V' (sources/memcachedPipeline.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dramValueStoreMemWrData.V.V' (sources/memcachedPipeline.cpp:32).
INFO: [XFORM 203-1101] Packing variable 'hashTableMemRdCmd.V' (sources/memcachedPipeline.cpp:33) into a 40-bit variable.
INFO: [XFORM 203-1101] Packing variable 'hashTableMemWrCmd.V' (sources/memcachedPipeline.cpp:33) into a 40-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dramValueStoreMemRdCmd.V' (sources/memcachedPipeline.cpp:32) into a 40-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dramValueStoreMemWrCmd.V' (sources/memcachedPipeline.cpp:32) into a 40-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'valueStoreDram2merger.V'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'myPow' (sources/globals.cpp:117).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ht_compare' (sources/hashTable/compare.cpp:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'concurrencyControl' (sources/globals.cpp:35:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accessControl' (sources/globals.cpp:32:139).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'memWrite' (sources/hashTable/memWrite.cpp:32).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (sources/globals.cpp:119) in function 'myPow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (sources/hashTable/compare.cpp:39) in function 'ht_compare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (sources/hashTable/compare.cpp:52) in function 'ht_compare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (sources/hashTable/compare.cpp:61) in function 'ht_compare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (sources/hashTable/compare.cpp:75) in function 'ht_compare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (sources/globals.cpp:101) in function 'concurrencyControl' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (sources/globals.cpp:101) in function 'concurrencyControl' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (sources/globals.cpp:59) in function 'accessControl' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (sources/globals.cpp:59) in function 'accessControl' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (sources/hashTable/memWrite.cpp:38) in function 'memWrite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (sources/hashTable/../globals.h:167) in function 'memWrite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (sources/hashTable/memWrite.cpp:94) in function 'memWrite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (sources/hashTable/memWrite.cpp:115) in function 'memWrite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (sources/hashTable/memWrite.cpp:163) in function 'memWrite' completely.
INFO: [XFORM 203-102] Partitioning array 'statusOutput.bin.match.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'statusOutput.bin.free.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'htMemWriteInputStatusWord.bin.match.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'htMemWriteInputStatusWord.bin.free.V' automatically.
INFO: [XFORM 203-101] Partitioning array 'accessCtrl.filterEntries.address.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accessCtrl.filterEntries.operation.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accessCtrl.filterEntries.status.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hashFilter.filterEntries.address.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hashFilter.filterEntries.valueLength.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hashFilter.filterEntries.operation.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hashFilter.filterEntries.status.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'byteSwap32' into 'bp_f' (sources/requestParser/requestParser.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap32' into 'response_r' (sources/responseFormatter/binResponse.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'length2keep_mapping' into 'response_r' (sources/responseFormatter/binResponse.cpp:188) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'memcachedPipeline', detected/extracted 18 process function(s): 
	 'bp_f1244'
	 'bp_r'
	 'ht_inputLogic'
	 'hashKeyResizer'
	 'bobj'
	 'concurrencyControl'
	 'memRead'
	 'ht_compare'
	 'memWrite'
	 'ht_outputLogic'
	 'accessControl'
	 'demux'
	 'setPath'
	 'dispatch'
	 'receive'
	 'remux'
	 'response_f'
	 'response_r'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/valueStore/valueStore.cpp:291:5) to (sources/valueStore/valueStore.cpp:300:4) in function 'setPath'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/valueStore/valueStore.cpp:328:5) to (sources/valueStore/valueStore.cpp:337:4) in function 'setPath'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/responseFormatter/binResponse.cpp:123:28) to (sources/responseFormatter/binResponse.cpp:138:4) in function 'response_r'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'memWrite'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/memRead.cpp:60:9) to (sources/hashTable/memRead.cpp:67:9) in function 'memRead'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/hashTable.cpp:58:31) to (sources/hashTable/hashTable.cpp:69:10) in function 'ht_inputLogic'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/compare.cpp:60:5) to (sources/hashTable/compare.cpp:69:4) in function 'ht_compare'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/hash.cpp:232:5) to (sources/hashTable/hash.cpp:245:4) in function 'hashKeyResizer'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/hash.cpp:251:5) to (sources/hashTable/hash.cpp:264:4) in function 'hashKeyResizer'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/hashTable/cc.cpp:53:5) to (sources/hashTable/cc.cpp:70:4) in function 'concurrencyControl'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (sources/requestParser/requestParser.cpp:246:4) in function 'bp_r'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/requestParser/requestParser.cpp:125:7) to (sources/requestParser/requestParser.cpp:127:11) in function 'bp_f1244'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/globals.cpp:61:106) to (sources/valueStore/valueStore.cpp:81:4) in function 'accessControl'... converting 20 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'memWrite' (sources/hashTable/memWrite.cpp:32)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'concurrencyControl' (sources/hashTable/cc.cpp:35:6)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'accessControl' (sources/valueStore/valueStore.cpp:32:6)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:49 ; elapsed = 00:07:26 . Memory (MB): peak = 686.746 ; gain = 340.262 ; free physical = 370 ; free virtual = 1979
WARNING: [XFORM 203-631] Renaming function 'memcachedPipeline.entry3' to 'memcachedPipeline.en' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:07:36 . Memory (MB): peak = 938.488 ; gain = 592.004 ; free physical = 141 ; free virtual = 1767
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'memcachedPipeline' ...
WARNING: [SYN 201-103] Legalizing function name 'memcachedPipeline.en' to 'memcachedPipeline_en'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memcachedPipeline_en' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 460.77 seconds; current allocated memory: 577.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 578.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bp_f1244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bp_f1244'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'sub' operation ('tmp_530') to 'store' operation of variable 'storemerge1_i_i_i_i' on static variable 'bpf_valueLengthBuffe' (combination delay: 8.53595 ns) to honor II or Latency constraint in region 'bp_f1244'.
WARNING: [SCHED 204-21] Estimated clock period (9.7378ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.8325ns, effective delay budget: 5.8275ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('i_op', sources/requestParser/requestParser.cpp:70) on static variable 'keyLengthBuffer' (0 ns)
	'sub' operation ('tmp_261_i_i_i_i', sources/requestParser/requestParser.cpp:125) (1.1 ns)
	'sub' operation ('Lo', sources/requestParser/requestParser.cpp:128) (1.36 ns)
	'sub' operation ('tmp_577', sources/requestParser/requestParser.cpp:128) (1.27 ns)
	'select' operation ('tmp_581', sources/requestParser/requestParser.cpp:128) (0 ns)
	'lshr' operation ('tmp_585', sources/requestParser/requestParser.cpp:128) (2.35 ns)
	'and' operation ('__Result__', sources/requestParser/requestParser.cpp:128) (0 ns)
	'and' operation ('tmp_593', sources/requestParser/requestParser.cpp:128) (0 ns)
	'or' operation ('__Result__', sources/requestParser/requestParser.cpp:128) (1.58 ns)
	multiplexor before 'phi' operation ('storemerge28_i_i_i_i') (0.85 ns)
	'phi' operation ('storemerge28_i_i_i_i') (0 ns)
	'store' operation (sources/requestParser/requestParser.cpp:130) of variable 'storemerge28_cast_ca', sources/requestParser/requestParser.cpp:130 on static variable 'bpf_wordCounter' (1.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 579.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 581.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bp_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bp_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 581.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 582.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ht_inputLogic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ht_inputLogic'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 583.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 584.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hashKeyResizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hashKeyResizer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 584.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 585.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bobj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bobj'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 586.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 586.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concurrencyControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concurrencyControl'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from fifo read on port 'hash2cc_V_V' to 'store' operation of variable 'storemerge22_cast_i_s' on static variable 'ccState' (combination delay: 6.4017 ns) to honor II or Latency constraint in region 'concurrencyControl'.
WARNING: [SCHED 204-21] Estimated clock period (6.4017ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.8325ns, effective delay budget: 5.8275ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	fifo read on port 'hash2cc_V_V' (sources/hashTable/cc.cpp:55) (2.39 ns)
	'icmp' operation ('tmp_333_i', sources/globals.cpp:103->sources/hashTable/cc.cpp:59) (0.867 ns)
	'and' operation ('or_cond_i', sources/globals.cpp:103->sources/hashTable/cc.cpp:59) (0.485 ns)
	'and' operation ('sel_tmp16', sources/globals.cpp:103->sources/hashTable/cc.cpp:59) (0 ns)
	'or' operation ('tmp3', sources/globals.cpp:104->sources/hashTable/cc.cpp:59) (0.485 ns)
	'or' operation ('tmp2', sources/globals.cpp:104->sources/hashTable/cc.cpp:59) (0 ns)
	'or' operation ('tmp1', sources/globals.cpp:104->sources/hashTable/cc.cpp:59) (0.485 ns)
	'or' operation ('sel_tmp40', sources/globals.cpp:111->sources/hashTable/cc.cpp:59) (0 ns)
	'select' operation ('storemerge22_cast_i_s', sources/hashTable/cc.cpp:60) (0.51 ns)
	'store' operation (sources/hashTable/cc.cpp:60) of variable 'storemerge22_cast_i_s', sources/hashTable/cc.cpp:60 on static variable 'ccState' (1.18 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 592.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 593.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memRead' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'memRead'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.85 seconds; current allocated memory: 594.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 594.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ht_compare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ht_compare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 594.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 596.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'memWrite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 598.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 600.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ht_outputLogic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ht_outputLogic'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from fifo read on port 'hashMdBuffer_V_V' to 'br' operation (combination delay: 5.974 ns) to honor II or Latency constraint in region 'ht_outputLogic'.
WARNING: [SCHED 204-21] Estimated clock period (5.974ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.8325ns, effective delay budget: 5.8275ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	fifo read on port 'hashMdBuffer_V_V' (sources/hashTable/hashTable.cpp:182) (2.39 ns)
	'add' operation ('tmp_148_i', sources/hashTable/hashTable.cpp:204) (1.36 ns)
	'select' operation ('tmp_218_i', sources/hashTable/hashTable.cpp:204) (0.372 ns)
	multiplexor before 'phi' operation ('ol_keyLength_V_new_i', sources/hashTable/hashTable.cpp:183) with incoming values : ('tmp_348', sources/hashTable/hashTable.cpp:183) ('tmp_218_i', sources/hashTable/hashTable.cpp:204) (0.85 ns)
	'phi' operation ('ol_keyLength_V_new_i', sources/hashTable/hashTable.cpp:183) with incoming values : ('tmp_348', sources/hashTable/hashTable.cpp:183) ('tmp_218_i', sources/hashTable/hashTable.cpp:204) (0 ns)
	multiplexor before 'phi' operation ('ol_keyLength_V_new_7', sources/hashTable/hashTable.cpp:183) with incoming values : ('ol_keyLength_V_load', sources/hashTable/hashTable.cpp:215) ('tmp_210_i', sources/hashTable/hashTable.cpp:247) ('tmp_213_i', sources/hashTable/hashTable.cpp:222) ('tmp_348', sources/hashTable/hashTable.cpp:183) ('tmp_218_i', sources/hashTable/hashTable.cpp:204) (1 ns)
	'phi' operation ('ol_keyLength_V_new_7', sources/hashTable/hashTable.cpp:183) with incoming values : ('ol_keyLength_V_load', sources/hashTable/hashTable.cpp:215) ('tmp_210_i', sources/hashTable/hashTable.cpp:247) ('tmp_213_i', sources/hashTable/hashTable.cpp:222) ('tmp_348', sources/hashTable/hashTable.cpp:183) ('tmp_218_i', sources/hashTable/hashTable.cpp:204) (0 ns)
	'store' operation (sources/hashTable/hashTable.cpp:183) of variable 'ol_keyLength_V_new_7', sources/hashTable/hashTable.cpp:183 on static variable 'ol_keyLength_V' (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 601.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 602.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accessControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accessControl'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 608.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 610.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'demux'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 610.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 611.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'setPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 611.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 612.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dispatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dispatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 612.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 612.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receive' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'receive'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 612.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 613.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'remux'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from fifo read on port 'metadataBuffer_V' to 'br' operation (combination delay: 7.5154 ns) to honor II or Latency constraint in region 'remux'.
WARNING: [SCHED 204-21] Estimated clock period (7.5154ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.8325ns, effective delay budget: 5.8275ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	fifo read on port 'metadataBuffer_V' (2.39 ns)
	'select' operation ('p_s', sources/valueStore/valueStore.cpp:603) (0.494 ns)
	multiplexor before 'phi' operation ('rmKeyLength_loc_2_i', sources/valueStore/valueStore.cpp:611) with incoming values : ('rmKeyLength_load', sources/valueStore/valueStore.cpp:611) ('p_rmKeyLength_load', sources/valueStore/valueStore.cpp:603) (0.85 ns)
	'phi' operation ('rmKeyLength_loc_2_i', sources/valueStore/valueStore.cpp:611) with incoming values : ('rmKeyLength_load', sources/valueStore/valueStore.cpp:611) ('p_rmKeyLength_load', sources/valueStore/valueStore.cpp:603) (0 ns)
	'add' operation ('tmp_87_i', sources/valueStore/valueStore.cpp:633) (1.36 ns)
	'select' operation ('storemerge3_i', sources/valueStore/valueStore.cpp:633) (0.372 ns)
	multiplexor before 'phi' operation ('rmKeyLength_flag_5_i', sources/valueStore/valueStore.cpp:603) with incoming values : ('p_s', sources/valueStore/valueStore.cpp:603) (0.85 ns)
	'phi' operation ('rmKeyLength_flag_5_i', sources/valueStore/valueStore.cpp:603) with incoming values : ('p_s', sources/valueStore/valueStore.cpp:603) (0 ns)
	multiplexor before 'phi' operation ('tmp.EOP.V') with incoming values : ('tmp.EOP.V', sources/valueStore/valueStore.cpp:729) ('tmp.EOP.V', sources/valueStore/valueStore.cpp:682) ('p_s', sources/valueStore/valueStore.cpp:603) (1.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 614.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 615.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'response_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'response_f'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 615.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 615.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'response_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'response_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 616.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 618.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memcachedPipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 618.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 622.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memcachedPipeline_en' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memcachedPipeline_en'.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 623.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bp_f1244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bp_f1244'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 626.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bp_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bp_r'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 632.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ht_inputLogic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ht_inputLogic'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 635.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hashKeyResizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hashKeyResizer'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 639.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bobj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bobj'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 642.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concurrencyControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concurrencyControl'.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 654.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memRead' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memRead'.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 660.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ht_compare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ht_compare'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 662.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'memWrite' is 9597 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Finished creating RTL model for 'memWrite'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 671.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ht_outputLogic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ht_outputLogic'.
INFO: [HLS 200-111]  Elapsed time: 20.8 seconds; current allocated memory: 682.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accessControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accessControl'.
INFO: [HLS 200-111]  Elapsed time: 5.62 seconds; current allocated memory: 753.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'demux'.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 757.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setPath'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 760.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dispatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dispatch'.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 763.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receive' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'receive'.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 764.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remux' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remux'.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 768.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'response_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'response_f'.
INFO: [HLS 200-111]  Elapsed time: 12.44 seconds; current allocated memory: 771.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'response_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'memcachedPipeline_mux_2568_8_1_1' to 'memcachedPipelinebkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'memcachedPipelinebkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'response_r'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 778.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memcachedPipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/inData_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/inData_V_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/inData_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/inData_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/outData_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/outData_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/outData_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/outData_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemRdCmd_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemRdData_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemWrCmd_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemWrData_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/hashTableMemRdData_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/hashTableMemRdCmd_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/hashTableMemWrData_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/hashTableMemWrCmd_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/addressReturnOut_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/addressAssignDramIn_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/addressAssignFlashIn_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/flushReq_V' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'flushReq_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/flushAck_V' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'memcachedPipeline/flushDone_V' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'flushDone_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'memcachedPipeline' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_ht_inputLogic_U0' to 'start_for_ht_inpucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_hashKeyResizer_U0' to 'start_for_hashKeydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_concurrencyControl_U0' to 'start_for_concurreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_memRead_U0' to 'start_for_memReadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ht_outputLogic_U0' to 'start_for_ht_outpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_accessControl_U0' to 'start_for_accessChbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_setPath_U0' to 'start_for_setPathibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dispatch_U0' to 'start_for_dispatcjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_response_f_U0' to 'start_for_responskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_response_r_U0' to 'start_for_responslbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'memcachedPipeline'.
INFO: [HLS 200-111]  Elapsed time: 20.77 seconds; current allocated memory: 786.280 MB.
INFO: [RTMG 210-285] Implementing FIFO 'filterSeq_V_V_U(fifo_w2_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flushAck_V_c1_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flushAck_V_c_U(fifo_w1_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'metadataBuffer_rp_V_s_U(fifo_w248_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'valueBuffer_rp_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'keyBuffer_rp_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'requestParser2hashTa_1_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hashKeyBuffer_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in2hashKeyLength_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2cc_V_U(fifo_w130_d10_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in2ccMd_V_U(fifo_w64_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2hash_V_U(fifo_w130_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hashValueBuffer_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hashMdBuffer_V_V_U(fifo_w128_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'resizedKeyLength_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resizedInitValue_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resizedKey_V_V_U(fifo_w96_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash2cc_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dec2cc_V_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cc2memReadMd_V_U(fifo_w64_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cc2memRead_V_U(fifo_w130_d10_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'memRd2comp_V_U(fifo_w130_d10_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'memRd2compMd_V_U(fifo_w64_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'comp2memWrMemData_V_s_U(fifo_w512_d10_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'comp2memWrKey_V_U(fifo_w130_d10_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'comp2memWrMd_V_U(fifo_w64_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'comp2memWrStatus_V_b_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'memWr2out_V_U(fifo_w57_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hashTable2Dram_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'filterPopSet_V_V_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'filterPopGet_V_V_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accCtrl2demux_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'metadataBuffer_V_U(fifo_w128_d24_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'keyBuffer_V_V_U(fifo_w64_d48_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'demux2getPath_V_U(fifo_w45_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'demux2setPathMetadat_1_U(fifo_w45_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'demux2setPathValue_V_U(fifo_w66_d96_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'disp2rec_V_V_U(fifo_w12_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'getPath2remux_V_V_U(fifo_w64_d96_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'valueStoreDram2merge_1_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'valueBuffer_rf_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'metadataBuffer_rf_V_s_U(fifo_w248_d8_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bp_r_U0_U(start_for_bp_r_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ht_inpucud_U(start_for_ht_inpucud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hashKeydEe_U(start_for_hashKeydEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_concurreOg_U(start_for_concurreOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bobj_U0_U(start_for_bobj_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_memReadfYi_U(start_for_memReadfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ht_outpg8j_U(start_for_ht_outpg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accessChbi_U(start_for_accessChbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_demux_U0_U(start_for_demux_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_setPathibs_U(start_for_setPathibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dispatcjbC_U(start_for_dispatcjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remux_U0_U(start_for_remux_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_responskbM_U(start_for_responskbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_responslbW_U(start_for_responslbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:56 ; elapsed = 00:10:53 . Memory (MB): peak = 1194.488 ; gain = 848.004 ; free physical = 150 ; free virtual = 1594
INFO: [SYSC 207-301] Generating SystemC RTL for memcachedPipeline.
INFO: [VHDL 208-304] Generating VHDL RTL for memcachedPipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for memcachedPipeline.
INFO: [HLS 200-112] Total elapsed time: 688.08 seconds; peak allocated memory: 786.280 MB.
