//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_relu_sub_51 // -- Begin function triton_poi_fused__unsafe_index_add_mul_relu_sub_51
                                        // @triton_poi_fused__unsafe_index_add_mul_relu_sub_51
.visible .entry triton_poi_fused__unsafe_index_add_mul_relu_sub_51(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_5,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<70>;
	.reg .f32 	%f<57>;
	.reg .b64 	%rd<179>;
	.loc	1 19 0                          // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:19:0

// %bb.0:
	ld.param.u64 	%rd61, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_0];
	ld.param.u64 	%rd62, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_1];
$L__tmp0:
	.loc	1 21 28                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:21:33
	shl.b32 	%r34, %r1, 10;
	ld.param.u64 	%rd63, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_2];
	ld.param.u64 	%rd64, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_3];
	.loc	1 22 36                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:22:36
	mov.u32 	%r35, %tid.x;
	shl.b32 	%r36, %r35, 2;
	ld.param.u64 	%rd65, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_4];
	and.b32  	%r37, %r36, 508;
	ld.param.u64 	%rd66, [triton_poi_fused__unsafe_index_add_mul_relu_sub_51_param_5];
	.loc	1 22 23                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:22:23
	or.b32  	%r38, %r34, %r37;
	or.b32  	%r39, %r38, 2;
	or.b32  	%r40, %r38, 512;
	.loc	1 24 21                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:24:21
	shr.s32 	%r42, %r38, 31;
	shr.u32 	%r43, %r42, 28;
	add.s32 	%r44, %r38, %r43;
	shr.s32 	%r45, %r44, 4;
	bfe.s32 	%r46, %r1, 21, 1;
	.loc	1 25 19                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:25:19
	shr.u32 	%r47, %r46, 28;
	.loc	1 24 21                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:24:21
	add.s32 	%r48, %r40, %r47;
	shr.s32 	%r49, %r48, 4;
	.loc	1 24 27                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:24:27
	shr.u32 	%r50, %r45, 28;
	add.s32 	%r51, %r45, %r50;
	and.b32  	%r52, %r51, -16;
	sub.s32 	%r53, %r45, %r52;
	shr.u32 	%r54, %r49, 28;
	add.s32 	%r55, %r49, %r54;
	and.b32  	%r56, %r55, -16;
	sub.s32 	%r57, %r49, %r56;
	.loc	1 25 19                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:25:19
	and.b32  	%r58, %r44, -16;
	sub.s32 	%r59, %r38, %r58;
	add.s32 	%r60, %r39, %r47;
	and.b32  	%r61, %r60, -16;
	sub.s32 	%r62, %r39, %r61;
	.loc	1 26 19                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:26:19
	shr.u32 	%r63, %r46, 24;
	add.s32 	%r64, %r38, %r63;
	shr.s32 	%r65, %r64, 8;
	add.s32 	%r66, %r40, %r63;
	shr.s32 	%r67, %r66, 8;
	.loc	1 28 30                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:28:30
	mul.wide.s32 	%rd67, %r53, 8;
	add.s64 	%rd2, %rd61, %rd67;
	mul.wide.s32 	%rd68, %r57, 8;
	add.s64 	%rd10, %rd61, %rd68;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 29 30                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:29:30
	mul.wide.s32 	%rd69, %r59, 8;
	add.s64 	%rd19, %rd62, %rd69;
	mul.wide.s32 	%rd70, %r62, 8;
	add.s64 	%rd22, %rd62, %rd70;
	.loc	1 29 35                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:29:35
	// begin inline asm
	mov.u64 %rd17, 0x0;
	mov.u64 %rd18, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd17, %rd18 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd20, 0x0;
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd20, %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd23, %rd24 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd26, 0x0;
	mov.u64 %rd27, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd26, %rd27 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 30 31                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:30:31
	add.s64 	%rd31, %rd64, %rd69;
	add.s64 	%rd34, %rd64, %rd70;
	.loc	1 30 36                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:30:36
	// begin inline asm
	mov.u64 %rd29, 0x0;
	mov.u64 %rd30, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd29, %rd30 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd32, 0x0;
	mov.u64 %rd33, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd32, %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd35, 0x0;
	mov.u64 %rd36, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd35, %rd36 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd38, 0x0;
	mov.u64 %rd39, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd38, %rd39 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 31 31                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:31:31
	mul.wide.s32 	%rd71, %r59, 4;
	add.s64 	%rd41, %rd65, %rd71;
	.loc	1 31 36                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 35 32                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:35:32
	shr.u64 	%rd72, %rd1, 60;
	and.b64  	%rd73, %rd72, 8;
	add.s64 	%rd74, %rd73, %rd1;
	shr.u64 	%rd75, %rd9, 60;
	and.b64  	%rd76, %rd75, 8;
	add.s64 	%rd77, %rd76, %rd9;
	.loc	1 39 49                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:39:49
	shl.b32 	%r68, %r65, 6;
	shl.b32 	%r69, %r67, 6;
	.loc	1 39 30                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:39:30
	shl.b64 	%rd78, %rd17, 2;
	add.s64 	%rd79, %rd63, %rd78;
	shr.u64 	%rd80, %rd17, 58;
	and.b64  	%rd81, %rd80, 32;
	add.s64 	%rd82, %rd79, %rd81;
	shl.b64 	%rd83, %rd74, 5;
	add.s64 	%rd84, %rd82, %rd83;
	mul.wide.s32 	%rd85, %r68, 4;
	add.s64 	%rd43, %rd84, %rd85;
	shl.b64 	%rd86, %rd18, 2;
	add.s64 	%rd87, %rd63, %rd86;
	shr.u64 	%rd88, %rd18, 58;
	and.b64  	%rd89, %rd88, 32;
	add.s64 	%rd90, %rd87, %rd89;
	add.s64 	%rd91, %rd90, %rd83;
	add.s64 	%rd44, %rd91, %rd85;
	shl.b64 	%rd92, %rd20, 2;
	add.s64 	%rd93, %rd63, %rd92;
	shr.u64 	%rd94, %rd20, 58;
	and.b64  	%rd95, %rd94, 32;
	add.s64 	%rd96, %rd93, %rd95;
	add.s64 	%rd97, %rd96, %rd83;
	add.s64 	%rd45, %rd97, %rd85;
	shl.b64 	%rd98, %rd21, 2;
	add.s64 	%rd99, %rd63, %rd98;
	shr.u64 	%rd100, %rd21, 58;
	and.b64  	%rd101, %rd100, 32;
	add.s64 	%rd102, %rd99, %rd101;
	add.s64 	%rd103, %rd102, %rd83;
	add.s64 	%rd46, %rd103, %rd85;
	shl.b64 	%rd104, %rd23, 2;
	add.s64 	%rd105, %rd63, %rd104;
	shr.u64 	%rd106, %rd23, 58;
	and.b64  	%rd107, %rd106, 32;
	add.s64 	%rd108, %rd105, %rd107;
	shl.b64 	%rd109, %rd77, 5;
	add.s64 	%rd110, %rd108, %rd109;
	mul.wide.s32 	%rd111, %r69, 4;
	add.s64 	%rd47, %rd110, %rd111;
	shl.b64 	%rd112, %rd24, 2;
	add.s64 	%rd113, %rd63, %rd112;
	shr.u64 	%rd114, %rd24, 58;
	and.b64  	%rd115, %rd114, 32;
	add.s64 	%rd116, %rd113, %rd115;
	add.s64 	%rd117, %rd116, %rd109;
	add.s64 	%rd48, %rd117, %rd111;
	shl.b64 	%rd118, %rd26, 2;
	add.s64 	%rd119, %rd63, %rd118;
	shr.u64 	%rd120, %rd26, 58;
	and.b64  	%rd121, %rd120, 32;
	add.s64 	%rd122, %rd119, %rd121;
	add.s64 	%rd123, %rd122, %rd109;
	add.s64 	%rd49, %rd123, %rd111;
	shl.b64 	%rd124, %rd27, 2;
	add.s64 	%rd125, %rd63, %rd124;
	shr.u64 	%rd126, %rd27, 58;
	and.b64  	%rd127, %rd126, 32;
	add.s64 	%rd128, %rd125, %rd127;
	add.s64 	%rd129, %rd128, %rd109;
	add.s64 	%rd50, %rd129, %rd111;
	.loc	1 39 54                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:39:54
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd43 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd44 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd45 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd46 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd47 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd48 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd49 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd50 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r17;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p37, %f9, 0f00000000;
	setp.lt.f32 	%p38, %f10, 0f00000000;
	setp.lt.f32 	%p39, %f11, 0f00000000;
	setp.lt.f32 	%p40, %f12, 0f00000000;
	setp.lt.f32 	%p41, %f13, 0f00000000;
	setp.lt.f32 	%p42, %f14, 0f00000000;
	setp.lt.f32 	%p43, %f15, 0f00000000;
	setp.lt.f32 	%p44, %f16, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f17, 0f00000000, %f9, %p37;
	selp.f32 	%f18, 0f00000000, %f10, %p38;
	selp.f32 	%f19, 0f00000000, %f11, %p39;
	selp.f32 	%f20, 0f00000000, %f12, %p40;
	selp.f32 	%f21, 0f00000000, %f13, %p41;
	selp.f32 	%f22, 0f00000000, %f14, %p42;
	selp.f32 	%f23, 0f00000000, %f15, %p43;
	selp.f32 	%f24, 0f00000000, %f16, %p44;
$L__tmp2:
	.loc	1 45 31                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:45:31
	shl.b64 	%rd130, %rd29, 2;
	add.s64 	%rd131, %rd63, %rd130;
	shr.u64 	%rd132, %rd29, 58;
	and.b64  	%rd133, %rd132, 32;
	add.s64 	%rd134, %rd131, %rd133;
	add.s64 	%rd135, %rd134, %rd83;
	add.s64 	%rd51, %rd135, %rd85;
	shl.b64 	%rd136, %rd30, 2;
	add.s64 	%rd137, %rd63, %rd136;
	shr.u64 	%rd138, %rd30, 58;
	and.b64  	%rd139, %rd138, 32;
	add.s64 	%rd140, %rd137, %rd139;
	add.s64 	%rd141, %rd140, %rd83;
	add.s64 	%rd52, %rd141, %rd85;
	shl.b64 	%rd142, %rd32, 2;
	add.s64 	%rd143, %rd63, %rd142;
	shr.u64 	%rd144, %rd32, 58;
	and.b64  	%rd145, %rd144, 32;
	add.s64 	%rd146, %rd143, %rd145;
	add.s64 	%rd147, %rd146, %rd83;
	add.s64 	%rd53, %rd147, %rd85;
	shl.b64 	%rd148, %rd33, 2;
	add.s64 	%rd149, %rd63, %rd148;
	shr.u64 	%rd150, %rd33, 58;
	and.b64  	%rd151, %rd150, 32;
	add.s64 	%rd152, %rd149, %rd151;
	add.s64 	%rd153, %rd152, %rd83;
	add.s64 	%rd54, %rd153, %rd85;
	shl.b64 	%rd154, %rd35, 2;
	add.s64 	%rd155, %rd63, %rd154;
	shr.u64 	%rd156, %rd35, 58;
	and.b64  	%rd157, %rd156, 32;
	add.s64 	%rd158, %rd155, %rd157;
	add.s64 	%rd159, %rd158, %rd109;
	add.s64 	%rd55, %rd159, %rd111;
	shl.b64 	%rd160, %rd36, 2;
	add.s64 	%rd161, %rd63, %rd160;
	shr.u64 	%rd162, %rd36, 58;
	and.b64  	%rd163, %rd162, 32;
	add.s64 	%rd164, %rd161, %rd163;
	add.s64 	%rd165, %rd164, %rd109;
	add.s64 	%rd56, %rd165, %rd111;
	shl.b64 	%rd166, %rd38, 2;
	add.s64 	%rd167, %rd63, %rd166;
	shr.u64 	%rd168, %rd38, 58;
	and.b64  	%rd169, %rd168, 32;
	add.s64 	%rd170, %rd167, %rd169;
	add.s64 	%rd171, %rd170, %rd109;
	add.s64 	%rd57, %rd171, %rd111;
	shl.b64 	%rd172, %rd39, 2;
	add.s64 	%rd173, %rd63, %rd172;
	shr.u64 	%rd174, %rd39, 58;
	and.b64  	%rd175, %rd174, 32;
	add.s64 	%rd176, %rd173, %rd175;
	add.s64 	%rd177, %rd176, %rd109;
	add.s64 	%rd58, %rd177, %rd111;
	.loc	1 45 56                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:45:56
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd51 + 0 ];
	// end inline asm
	mov.b32 	%f25, %r18;
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd52 + 0 ];
	// end inline asm
	mov.b32 	%f26, %r19;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd53 + 0 ];
	// end inline asm
	mov.b32 	%f27, %r20;
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd54 + 0 ];
	// end inline asm
	mov.b32 	%f28, %r21;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd55 + 0 ];
	// end inline asm
	mov.b32 	%f29, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd56 + 0 ];
	// end inline asm
	mov.b32 	%f30, %r23;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd57 + 0 ];
	// end inline asm
	mov.b32 	%f31, %r24;
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd58 + 0 ];
	// end inline asm
	mov.b32 	%f32, %r25;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p45, %f25, 0f00000000;
	setp.lt.f32 	%p46, %f26, 0f00000000;
	setp.lt.f32 	%p47, %f27, 0f00000000;
	setp.lt.f32 	%p48, %f28, 0f00000000;
	setp.lt.f32 	%p49, %f29, 0f00000000;
	setp.lt.f32 	%p50, %f30, 0f00000000;
	setp.lt.f32 	%p51, %f31, 0f00000000;
	setp.lt.f32 	%p52, %f32, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f33, 0f00000000, %f25, %p45;
	selp.f32 	%f34, 0f00000000, %f26, %p46;
	selp.f32 	%f35, 0f00000000, %f27, %p47;
	selp.f32 	%f36, 0f00000000, %f28, %p48;
	selp.f32 	%f37, 0f00000000, %f29, %p49;
	selp.f32 	%f38, 0f00000000, %f30, %p50;
	selp.f32 	%f39, 0f00000000, %f31, %p51;
	selp.f32 	%f40, 0f00000000, %f32, %p52;
$L__tmp4:
	.loc	1 47 20                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:47:20
	sub.f32 	%f41, %f33, %f17;
	sub.f32 	%f42, %f34, %f18;
	sub.f32 	%f43, %f35, %f19;
	sub.f32 	%f44, %f36, %f20;
	sub.f32 	%f45, %f37, %f21;
	sub.f32 	%f46, %f38, %f22;
	sub.f32 	%f47, %f39, %f23;
	sub.f32 	%f48, %f40, %f24;
	.loc	1 49 20                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:49:20
	fma.rn.f32 	%f49, %f41, %f1, %f17;
	fma.rn.f32 	%f50, %f42, %f2, %f18;
	fma.rn.f32 	%f51, %f43, %f3, %f19;
	fma.rn.f32 	%f52, %f44, %f4, %f20;
	fma.rn.f32 	%f53, %f45, %f5, %f21;
	fma.rn.f32 	%f54, %f46, %f6, %f22;
	fma.rn.f32 	%f55, %f47, %f7, %f23;
	fma.rn.f32 	%f56, %f48, %f8, %f24;
	.loc	1 50 25                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:50:25
	mul.wide.s32 	%rd178, %r38, 4;
	add.s64 	%rd59, %rd66, %rd178;
	add.s64 	%rd60, %rd59, 2048;
	.loc	1 50 37                         // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:50:37
	mov.b32 	%r26, %f49;
	mov.b32 	%r27, %f50;
	mov.b32 	%r28, %f51;
	mov.b32 	%r29, %f52;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd59 + 0 ], { %r26, %r27, %r28, %r29 };
	// end inline asm
	mov.b32 	%r30, %f53;
	mov.b32 	%r31, %f54;
	mov.b32 	%r32, %f55;
	mov.b32 	%r33, %f56;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd60 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	.loc	1 50 4                          // c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py:50:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2i/c2i5s7lirjs4i7a4wruwcxclgp6zoc4s4exmln5kno7xnnv5ff77.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 219                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xd4 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 105
.b8 53
.b8 115
.b8 55
.b8 108
.b8 105
.b8 114
.b8 106
.b8 115
.b8 52
.b8 105
.b8 55
.b8 97
.b8 52
.b8 119
.b8 114
.b8 117
.b8 119
.b8 99
.b8 120
.b8 99
.b8 108
.b8 103
.b8 112
.b8 54
.b8 122
.b8 111
.b8 99
.b8 52
.b8 115
.b8 52
.b8 101
.b8 120
.b8 109
.b8 108
.b8 110
.b8 53
.b8 107
.b8 110
.b8 111
.b8 55
.b8 120
.b8 110
.b8 110
.b8 118
.b8 53
.b8 102
.b8 102
.b8 55
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 105
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x35 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 53
.b8 49
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x98:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xad:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 41                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xc5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 46                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
