
Insudose.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bff0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800c130  0800c130  0000d130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c70c  0800c70c  0000d70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c714  0800c714  0000d714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c718  0800c718  0000d718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  20000008  0800c71c  0000e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  200001ec  0800c900  0000e1ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000224  0800c935  0000e224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  20000238  0800c946  0000e238  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800c946  0000e718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000fa67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00010000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00010000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800c946  0000f1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0002b5fa  00000000  00000000  0000fa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006702  00000000  00000000  0003b091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002908  00000000  00000000  00041798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001f2b  00000000  00000000  000440a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0000e4b2  00000000  00000000  00045fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002feee  00000000  00000000  0005447d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000f75bc  00000000  00000000  0008436b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0017b927  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000b948  00000000  00000000  0017b96c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000063  00000000  00000000  001872b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000238 	.word	0x20000238
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c118 	.word	0x0800c118

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000023c 	.word	0x2000023c
 800017c:	0800c118 	.word	0x0800c118

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000b58:	b5b0      	push	{r4, r5, r7, lr}
 8000b5a:	b088      	sub	sp, #32
 8000b5c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <APPD_EnableCPU2+0x34>)
 8000b60:	1d3c      	adds	r4, r7, #4
 8000b62:	461d      	mov	r5, r3
 8000b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b6c:	c403      	stmia	r4!, {r0, r1}
 8000b6e:	8022      	strh	r2, [r4, #0]
 8000b70:	3402      	adds	r4, #2
 8000b72:	0c13      	lsrs	r3, r2, #16
 8000b74:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000b76:	f007 fb99 	bl	80082ac <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f006 fe2a 	bl	80077d6 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000b82:	bf00      	nop
}
 8000b84:	3720      	adds	r7, #32
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	0800c130 	.word	0x0800c130

08000b90 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000b98:	4b07      	ldr	r3, [pc, #28]	@ (8000bb8 <LL_C2_PWR_SetPowerMode+0x28>)
 8000b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b9e:	f023 0207 	bic.w	r2, r3, #7
 8000ba2:	4905      	ldr	r1, [pc, #20]	@ (8000bb8 <LL_C2_PWR_SetPowerMode+0x28>)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	58000400 	.word	0x58000400

08000bbc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000bc4:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <LL_EXTI_EnableIT_32_63+0x24>)
 8000bc6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000bca:	4905      	ldr	r1, [pc, #20]	@ (8000be0 <LL_EXTI_EnableIT_32_63+0x24>)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	58000800 	.word	0x58000800

08000be4 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000bec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000bf2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000bfe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	021b      	lsls	r3, r3, #8
 8000c06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	cafecafe 	.word	0xcafecafe

08000c20 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000c32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	608b      	str	r3, [r1, #8]
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000c4c:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <LL_DBGMCU_GetDeviceID+0x18>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e0042000 	.word	0xe0042000

08000c64 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000c68:	4b04      	ldr	r3, [pc, #16]	@ (8000c7c <LL_DBGMCU_GetRevisionID+0x18>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	0c1b      	lsrs	r3, r3, #16
 8000c6e:	b29b      	uxth	r3, r3
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e0042000 	.word	0xe0042000

08000c80 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000c84:	4b05      	ldr	r3, [pc, #20]	@ (8000c9c <LL_LPM_EnableSleep+0x1c>)
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	4a04      	ldr	r2, [pc, #16]	@ (8000c9c <LL_LPM_EnableSleep+0x1c>)
 8000c8a:	f023 0304 	bic.w	r3, r3, #4
 8000c8e:	6113      	str	r3, [r2, #16]
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	22ff      	movs	r2, #255	@ 0xff
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	22ca      	movs	r2, #202	@ 0xca
 8000cc6:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2253      	movs	r2, #83	@ 0x53
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
 8000ce2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	f023 0207 	bic.w	r2, r3, #7
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	431a      	orrs	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000d04:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <MX_APPE_Config+0x18>)
 8000d06:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d0a:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000d0c:	f000 f824 	bl	8000d58 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000d10:	f000 f829 	bl	8000d66 <Config_HSE>

  return;
 8000d14:	bf00      	nop
}
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	58004000 	.word	0x58004000

08000d1c <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000d20:	f000 f835 	bl	8000d8e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000d24:	f000 f84e 	bl	8000dc4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000d28:	4903      	ldr	r1, [pc, #12]	@ (8000d38 <MX_APPE_Init+0x1c>)
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 fe1c 	bl	8001968 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000d30:	f000 f856 	bl	8000de0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000d34:	bf00      	nop
}
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	200003f4 	.word	0x200003f4

08000d3c <Init_Smps>:

void Init_Smps(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000d40:	bf00      	nop
}
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <Init_Exti>:

void Init_Exti(void)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000d4e:	2050      	movs	r0, #80	@ 0x50
 8000d50:	f7ff ff34 	bl	8000bbc <LL_EXTI_EnableIT_32_63>

  return;
 8000d54:	bf00      	nop
}
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000d5c:	bf00      	nop
}
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f007 fb29 	bl	80083c4 <OTP_Read>
 8000d72:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d005      	beq.n	8000d86 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	799b      	ldrb	r3, [r3, #6]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff ff30 	bl	8000be4 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
}
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <System_Init>:

static void System_Init(void)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	af00      	add	r7, sp, #0
  Init_Smps();
 8000d92:	f7ff ffd3 	bl	8000d3c <Init_Smps>

  Init_Exti();
 8000d96:	f7ff ffd8 	bl	8000d4a <Init_Exti>

  Init_Rtc();
 8000d9a:	f000 f803 	bl	8000da4 <Init_Rtc>

  return;
 8000d9e:	bf00      	nop
}
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <Init_Rtc+0x1c>)
 8000daa:	f7ff ff86 	bl	8000cba <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000dae:	2100      	movs	r1, #0
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <Init_Rtc+0x1c>)
 8000db2:	f7ff ff92 	bl	8000cda <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000db6:	4802      	ldr	r0, [pc, #8]	@ (8000dc0 <Init_Rtc+0x1c>)
 8000db8:	f7ff ff72 	bl	8000ca0 <LL_RTC_EnableWriteProtection>

  return;
 8000dbc:	bf00      	nop
}
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40002800 	.word	0x40002800

08000dc4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000dc8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000dcc:	f7ff ff28 	bl	8000c20 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000dd0:	f008 fab4 	bl	800933c <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000dd4:	2004      	movs	r0, #4
 8000dd6:	f7ff fedb 	bl	8000b90 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000dda:	bf00      	nop
}
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000de6:	f007 f8ab 	bl	8007f40 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000dea:	4a11      	ldr	r2, [pc, #68]	@ (8000e30 <appe_Tl_Init+0x50>)
 8000dec:	2100      	movs	r1, #0
 8000dee:	2004      	movs	r0, #4
 8000df0:	f008 fbe2 	bl	80095b8 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <appe_Tl_Init+0x54>)
 8000df6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000df8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <appe_Tl_Init+0x58>)
 8000dfa:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000dfc:	463b      	mov	r3, r7
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480e      	ldr	r0, [pc, #56]	@ (8000e3c <appe_Tl_Init+0x5c>)
 8000e02:	f006 ff5f 	bl	8007cc4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	@ (8000e40 <appe_Tl_Init+0x60>)
 8000e08:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <appe_Tl_Init+0x64>)
 8000e0c:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <appe_Tl_Init+0x68>)
 8000e10:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000e12:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000e16:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000e18:	f107 0308 	add.w	r3, r7, #8
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f007 f9d1 	bl	80081c4 <TL_MM_Init>

  TL_Enable();
 8000e22:	f007 f887 	bl	8007f34 <TL_Enable>

  return;
 8000e26:	bf00      	nop
}
 8000e28:	3720      	adds	r7, #32
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	08007cfd 	.word	0x08007cfd
 8000e34:	20030734 	.word	0x20030734
 8000e38:	08000e4d 	.word	0x08000e4d
 8000e3c:	08000e65 	.word	0x08000e65
 8000e40:	2003094c 	.word	0x2003094c
 8000e44:	20030840 	.word	0x20030840
 8000e48:	200301f8 	.word	0x200301f8

08000e4c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000e56:	bf00      	nop
}
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b088      	sub	sp, #32
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	330b      	adds	r3, #11
 8000e72:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000e7e:	2b07      	cmp	r3, #7
 8000e80:	d81f      	bhi.n	8000ec2 <APPE_SysUserEvtRx+0x5e>
 8000e82:	a201      	add	r2, pc, #4	@ (adr r2, 8000e88 <APPE_SysUserEvtRx+0x24>)
 8000e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e88:	08000ea9 	.word	0x08000ea9
 8000e8c:	08000ebb 	.word	0x08000ebb
 8000e90:	08000ec3 	.word	0x08000ec3
 8000e94:	08000ec3 	.word	0x08000ec3
 8000e98:	08000ec3 	.word	0x08000ec3
 8000e9c:	08000ec3 	.word	0x08000ec3
 8000ea0:	08000ec3 	.word	0x08000ec3
 8000ea4:	08000ec3 	.word	0x08000ec3
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	4618      	mov	r0, r3
 8000eae:	f006 fcbf 	bl	8007830 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f000 f81b 	bl	8000eee <APPE_SysEvtReadyProcessing>
    break;
 8000eb8:	e004      	b.n	8000ec4 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f000 f806 	bl	8000ecc <APPE_SysEvtError>
    break;
 8000ec0:	e000      	b.n	8000ec4 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8000ec2:	bf00      	nop
  }

  return;
 8000ec4:	bf00      	nop
}
 8000ec6:	3720      	adds	r7, #32
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	330b      	adds	r3, #11
 8000eda:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	3302      	adds	r3, #2
 8000ee0:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8000ee2:	bf00      	nop
}
 8000ee4:	3714      	adds	r7, #20
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b08a      	sub	sp, #40	@ 0x28
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000ef6:	f107 0308 	add.w	r3, r7, #8
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	330b      	adds	r3, #11
 8000f12:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	3302      	adds	r3, #2
 8000f18:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d11d      	bne.n	8000f5e <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000f22:	f7ff fe19 	bl	8000b58 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000f26:	230f      	movs	r3, #15
 8000f28:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000f2a:	237f      	movs	r3, #127	@ 0x7f
 8000f2c:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000f2e:	f7ff fe99 	bl	8000c64 <LL_DBGMCU_GetRevisionID>
 8000f32:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000f3a:	f7ff fe85 	bl	8000c48 <LL_DBGMCU_GetDeviceID>
 8000f3e:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000f40:	6a3b      	ldr	r3, [r7, #32]
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f006 fc5a 	bl	8007804 <SHCI_C2_Config>

    APP_BLE_Init();
 8000f50:	f007 fb42 	bl	80085d8 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000f54:	2100      	movs	r1, #0
 8000f56:	2001      	movs	r0, #1
 8000f58:	f008 fa02 	bl	8009360 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000f5c:	e007      	b.n	8000f6e <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d103      	bne.n	8000f6e <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
  return;
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
}
 8000f70:	3728      	adds	r7, #40	@ 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b084      	sub	sp, #16
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f7e:	f001 fe17 	bl	8002bb0 <HAL_GetTick>
 8000f82:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f8e:	d00a      	beq.n	8000fa6 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8000f90:	f001 fe26 	bl	8002be0 <HAL_GetTickFreq>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f9e:	e002      	b.n	8000fa6 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8000fa0:	f7ff fe6e 	bl	8000c80 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8000fa4:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8000fa6:	f001 fe03 	bl	8002bb0 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d8f4      	bhi.n	8000fa0 <HAL_Delay+0x2a>
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	bf00      	nop
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f008 f9fa 	bl	80093c0 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000fcc:	bf00      	nop
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8000fd4:	bf00      	nop
}
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	2004      	movs	r0, #4
 8000fea:	f008 fb07 	bl	80095fc <UTIL_SEQ_SetTask>
  return;
 8000fee:	bf00      	nop
}
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000ffe:	2002      	movs	r0, #2
 8001000:	f008 fb68 	bl	80096d4 <UTIL_SEQ_SetEvt>
  return;
 8001004:	bf00      	nop
}
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001014:	2002      	movs	r0, #2
 8001016:	f008 fb7d 	bl	8009714 <UTIL_SEQ_WaitEvt>
  return;
 800101a:	bf00      	nop
}
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800102a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4313      	orrs	r3, r2
 8001038:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800103a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800103e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4013      	ands	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <MX_GPIO_Init>:
     PA1   ------> ADCx_IN6
     PA8   ------> SAI1_CK2
     PA9   ------> SAI1_D2
*/
void MX_GPIO_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001068:	2004      	movs	r0, #4
 800106a:	f7ff ffda 	bl	8001022 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	2002      	movs	r0, #2
 8001070:	f7ff ffd7 	bl	8001022 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff ffd4 	bl	8001022 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_15, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f248 0190 	movw	r1, #32912	@ 0x8090
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f002 f9b8 	bl	80033f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001088:	2200      	movs	r2, #0
 800108a:	2179      	movs	r1, #121	@ 0x79
 800108c:	482b      	ldr	r0, [pc, #172]	@ (800113c <MX_GPIO_Init+0xe8>)
 800108e:	f002 f9b3 	bl	80033f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA2 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001092:	2365      	movs	r3, #101	@ 0x65
 8001094:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800109a:	2301      	movs	r3, #1
 800109c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f001 ff41 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010aa:	2302      	movs	r3, #2
 80010ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ae:	2303      	movs	r3, #3
 80010b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010be:	f001 ff35 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA7 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_15;
 80010c2:	f248 0390 	movw	r3, #32912	@ 0x8090
 80010c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c8:	2301      	movs	r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010dc:	f001 ff26 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 80010f2:	2303      	movs	r3, #3
 80010f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	4619      	mov	r1, r3
 80010fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fe:	f001 ff15 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB3 PB4 PB5
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001102:	2379      	movs	r3, #121	@ 0x79
 8001104:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001106:	2301      	movs	r3, #1
 8001108:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4809      	ldr	r0, [pc, #36]	@ (800113c <MX_GPIO_Init+0xe8>)
 8001118:	f001 ff08 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800111c:	2380      	movs	r3, #128	@ 0x80
 800111e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	4619      	mov	r1, r3
 800112c:	4803      	ldr	r0, [pc, #12]	@ (800113c <MX_GPIO_Init+0xe8>)
 800112e:	f001 fefd 	bl	8002f2c <HAL_GPIO_Init>

}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	48000400 	.word	0x48000400

08001140 <LL_EXTI_EnableIT_0_31>:
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <LL_EXTI_EnableIT_0_31+0x24>)
 800114a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800114e:	4905      	ldr	r1, [pc, #20]	@ (8001164 <LL_EXTI_EnableIT_0_31+0x24>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4313      	orrs	r3, r2
 8001154:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	58000800 	.word	0x58000800

08001168 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4904      	ldr	r1, [pc, #16]	@ (8001188 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4313      	orrs	r3, r2
 800117a:	600b      	str	r3, [r1, #0]

}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	58000800 	.word	0x58000800

0800118c <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001192:	4b0d      	ldr	r3, [pc, #52]	@ (80011c8 <ReadRtcSsrValue+0x3c>)
 8001194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001196:	b29b      	uxth	r3, r3
 8001198:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800119a:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <ReadRtcSsrValue+0x3c>)
 800119c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800119e:	b29b      	uxth	r3, r3
 80011a0:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80011a2:	e005      	b.n	80011b0 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80011a8:	4b07      	ldr	r3, [pc, #28]	@ (80011c8 <ReadRtcSsrValue+0x3c>)
 80011aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d1f5      	bne.n	80011a4 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80011b8:	683b      	ldr	r3, [r7, #0]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40002800 	.word	0x40002800

080011cc <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	460a      	mov	r2, r1
 80011d6:	71fb      	strb	r3, [r7, #7]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80011dc:	79ba      	ldrb	r2, [r7, #6]
 80011de:	491d      	ldr	r1, [pc, #116]	@ (8001254 <LinkTimerAfter+0x88>)
 80011e0:	4613      	mov	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4413      	add	r3, r2
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	440b      	add	r3, r1
 80011ea:	3315      	adds	r3, #21
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d009      	beq.n	800120a <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80011f6:	7bfa      	ldrb	r2, [r7, #15]
 80011f8:	4916      	ldr	r1, [pc, #88]	@ (8001254 <LinkTimerAfter+0x88>)
 80011fa:	4613      	mov	r3, r2
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	4413      	add	r3, r2
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	440b      	add	r3, r1
 8001204:	3314      	adds	r3, #20
 8001206:	79fa      	ldrb	r2, [r7, #7]
 8001208:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800120a:	79fa      	ldrb	r2, [r7, #7]
 800120c:	4911      	ldr	r1, [pc, #68]	@ (8001254 <LinkTimerAfter+0x88>)
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	440b      	add	r3, r1
 8001218:	3315      	adds	r3, #21
 800121a:	7bfa      	ldrb	r2, [r7, #15]
 800121c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800121e:	79fa      	ldrb	r2, [r7, #7]
 8001220:	490c      	ldr	r1, [pc, #48]	@ (8001254 <LinkTimerAfter+0x88>)
 8001222:	4613      	mov	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4413      	add	r3, r2
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	440b      	add	r3, r1
 800122c:	3314      	adds	r3, #20
 800122e:	79ba      	ldrb	r2, [r7, #6]
 8001230:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001232:	79ba      	ldrb	r2, [r7, #6]
 8001234:	4907      	ldr	r1, [pc, #28]	@ (8001254 <LinkTimerAfter+0x88>)
 8001236:	4613      	mov	r3, r2
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	4413      	add	r3, r2
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	440b      	add	r3, r1
 8001240:	3315      	adds	r3, #21
 8001242:	79fa      	ldrb	r2, [r7, #7]
 8001244:	701a      	strb	r2, [r3, #0]

  return;
 8001246:	bf00      	nop
}
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	20000254 	.word	0x20000254

08001258 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	460a      	mov	r2, r1
 8001262:	71fb      	strb	r3, [r7, #7]
 8001264:	4613      	mov	r3, r2
 8001266:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001268:	4b29      	ldr	r3, [pc, #164]	@ (8001310 <LinkTimerBefore+0xb8>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	79ba      	ldrb	r2, [r7, #6]
 8001270:	429a      	cmp	r2, r3
 8001272:	d032      	beq.n	80012da <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001274:	79ba      	ldrb	r2, [r7, #6]
 8001276:	4927      	ldr	r1, [pc, #156]	@ (8001314 <LinkTimerBefore+0xbc>)
 8001278:	4613      	mov	r3, r2
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	4413      	add	r3, r2
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	440b      	add	r3, r1
 8001282:	3314      	adds	r3, #20
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001288:	7bfa      	ldrb	r2, [r7, #15]
 800128a:	4922      	ldr	r1, [pc, #136]	@ (8001314 <LinkTimerBefore+0xbc>)
 800128c:	4613      	mov	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	440b      	add	r3, r1
 8001296:	3315      	adds	r3, #21
 8001298:	79fa      	ldrb	r2, [r7, #7]
 800129a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 800129c:	79fa      	ldrb	r2, [r7, #7]
 800129e:	491d      	ldr	r1, [pc, #116]	@ (8001314 <LinkTimerBefore+0xbc>)
 80012a0:	4613      	mov	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4413      	add	r3, r2
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	440b      	add	r3, r1
 80012aa:	3315      	adds	r3, #21
 80012ac:	79ba      	ldrb	r2, [r7, #6]
 80012ae:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80012b0:	79fa      	ldrb	r2, [r7, #7]
 80012b2:	4918      	ldr	r1, [pc, #96]	@ (8001314 <LinkTimerBefore+0xbc>)
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	440b      	add	r3, r1
 80012be:	3314      	adds	r3, #20
 80012c0:	7bfa      	ldrb	r2, [r7, #15]
 80012c2:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80012c4:	79ba      	ldrb	r2, [r7, #6]
 80012c6:	4913      	ldr	r1, [pc, #76]	@ (8001314 <LinkTimerBefore+0xbc>)
 80012c8:	4613      	mov	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	440b      	add	r3, r1
 80012d2:	3314      	adds	r3, #20
 80012d4:	79fa      	ldrb	r2, [r7, #7]
 80012d6:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80012d8:	e014      	b.n	8001304 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80012da:	79fa      	ldrb	r2, [r7, #7]
 80012dc:	490d      	ldr	r1, [pc, #52]	@ (8001314 <LinkTimerBefore+0xbc>)
 80012de:	4613      	mov	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4413      	add	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	440b      	add	r3, r1
 80012e8:	3315      	adds	r3, #21
 80012ea:	79ba      	ldrb	r2, [r7, #6]
 80012ec:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80012ee:	79ba      	ldrb	r2, [r7, #6]
 80012f0:	4908      	ldr	r1, [pc, #32]	@ (8001314 <LinkTimerBefore+0xbc>)
 80012f2:	4613      	mov	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4413      	add	r3, r2
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	440b      	add	r3, r1
 80012fc:	3314      	adds	r3, #20
 80012fe:	79fa      	ldrb	r2, [r7, #7]
 8001300:	701a      	strb	r2, [r3, #0]
  return;
 8001302:	bf00      	nop
}
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200002e4 	.word	0x200002e4
 8001314:	20000254 	.word	0x20000254

08001318 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001322:	4b4e      	ldr	r3, [pc, #312]	@ (800145c <linkTimer+0x144>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b06      	cmp	r3, #6
 800132a:	d118      	bne.n	800135e <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 800132c:	4b4b      	ldr	r3, [pc, #300]	@ (800145c <linkTimer+0x144>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	b2da      	uxtb	r2, r3
 8001332:	4b4b      	ldr	r3, [pc, #300]	@ (8001460 <linkTimer+0x148>)
 8001334:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001336:	4a49      	ldr	r2, [pc, #292]	@ (800145c <linkTimer+0x144>)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 800133c:	79fa      	ldrb	r2, [r7, #7]
 800133e:	4949      	ldr	r1, [pc, #292]	@ (8001464 <linkTimer+0x14c>)
 8001340:	4613      	mov	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4413      	add	r3, r2
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	440b      	add	r3, r1
 800134a:	3315      	adds	r3, #21
 800134c:	2206      	movs	r2, #6
 800134e:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001350:	4b45      	ldr	r3, [pc, #276]	@ (8001468 <linkTimer+0x150>)
 8001352:	f04f 32ff 	mov.w	r2, #4294967295
 8001356:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	81fb      	strh	r3, [r7, #14]
 800135c:	e078      	b.n	8001450 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 800135e:	f000 f909 	bl	8001574 <ReturnTimeElapsed>
 8001362:	4603      	mov	r3, r0
 8001364:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001366:	79fa      	ldrb	r2, [r7, #7]
 8001368:	493e      	ldr	r1, [pc, #248]	@ (8001464 <linkTimer+0x14c>)
 800136a:	4613      	mov	r3, r2
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	4413      	add	r3, r2
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	440b      	add	r3, r1
 8001374:	3308      	adds	r3, #8
 8001376:	6819      	ldr	r1, [r3, #0]
 8001378:	89fb      	ldrh	r3, [r7, #14]
 800137a:	79fa      	ldrb	r2, [r7, #7]
 800137c:	4419      	add	r1, r3
 800137e:	4839      	ldr	r0, [pc, #228]	@ (8001464 <linkTimer+0x14c>)
 8001380:	4613      	mov	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	4413      	add	r3, r2
 8001386:	00db      	lsls	r3, r3, #3
 8001388:	4403      	add	r3, r0
 800138a:	3308      	adds	r3, #8
 800138c:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	4934      	ldr	r1, [pc, #208]	@ (8001464 <linkTimer+0x14c>)
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	440b      	add	r3, r1
 800139c:	3308      	adds	r3, #8
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80013a2:	4b2e      	ldr	r3, [pc, #184]	@ (800145c <linkTimer+0x144>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	4619      	mov	r1, r3
 80013aa:	4a2e      	ldr	r2, [pc, #184]	@ (8001464 <linkTimer+0x14c>)
 80013ac:	460b      	mov	r3, r1
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	440b      	add	r3, r1
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4413      	add	r3, r2
 80013b6:	3308      	adds	r3, #8
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d337      	bcc.n	8001430 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80013c0:	4b26      	ldr	r3, [pc, #152]	@ (800145c <linkTimer+0x144>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80013c6:	7b7a      	ldrb	r2, [r7, #13]
 80013c8:	4926      	ldr	r1, [pc, #152]	@ (8001464 <linkTimer+0x14c>)
 80013ca:	4613      	mov	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	440b      	add	r3, r1
 80013d4:	3315      	adds	r3, #21
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80013da:	e013      	b.n	8001404 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80013dc:	7b7a      	ldrb	r2, [r7, #13]
 80013de:	4921      	ldr	r1, [pc, #132]	@ (8001464 <linkTimer+0x14c>)
 80013e0:	4613      	mov	r3, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	4413      	add	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	440b      	add	r3, r1
 80013ea:	3315      	adds	r3, #21
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80013f0:	7b7a      	ldrb	r2, [r7, #13]
 80013f2:	491c      	ldr	r1, [pc, #112]	@ (8001464 <linkTimer+0x14c>)
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	440b      	add	r3, r1
 80013fe:	3315      	adds	r3, #21
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001404:	7b3b      	ldrb	r3, [r7, #12]
 8001406:	2b06      	cmp	r3, #6
 8001408:	d00b      	beq.n	8001422 <linkTimer+0x10a>
 800140a:	7b3a      	ldrb	r2, [r7, #12]
 800140c:	4915      	ldr	r1, [pc, #84]	@ (8001464 <linkTimer+0x14c>)
 800140e:	4613      	mov	r3, r2
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	4413      	add	r3, r2
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	440b      	add	r3, r1
 8001418:	3308      	adds	r3, #8
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	429a      	cmp	r2, r3
 8001420:	d2dc      	bcs.n	80013dc <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001422:	7b7a      	ldrb	r2, [r7, #13]
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4611      	mov	r1, r2
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff fecf 	bl	80011cc <LinkTimerAfter>
 800142e:	e00f      	b.n	8001450 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001430:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <linkTimer+0x144>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2da      	uxtb	r2, r3
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	4611      	mov	r1, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff ff0c 	bl	8001258 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <linkTimer+0x144>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b2da      	uxtb	r2, r3
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <linkTimer+0x148>)
 8001448:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800144a:	4a04      	ldr	r2, [pc, #16]	@ (800145c <linkTimer+0x144>)
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001450:	89fb      	ldrh	r3, [r7, #14]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200002e4 	.word	0x200002e4
 8001460:	200002e5 	.word	0x200002e5
 8001464:	20000254 	.word	0x20000254
 8001468:	200002e8 	.word	0x200002e8

0800146c <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	460a      	mov	r2, r1
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	4613      	mov	r3, r2
 800147a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 800147c:	4b39      	ldr	r3, [pc, #228]	@ (8001564 <UnlinkTimer+0xf8>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	429a      	cmp	r2, r3
 8001486:	d111      	bne.n	80014ac <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001488:	4b36      	ldr	r3, [pc, #216]	@ (8001564 <UnlinkTimer+0xf8>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4b36      	ldr	r3, [pc, #216]	@ (8001568 <UnlinkTimer+0xfc>)
 8001490:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	4935      	ldr	r1, [pc, #212]	@ (800156c <UnlinkTimer+0x100>)
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	440b      	add	r3, r1
 80014a0:	3315      	adds	r3, #21
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001564 <UnlinkTimer+0xf8>)
 80014a8:	701a      	strb	r2, [r3, #0]
 80014aa:	e03e      	b.n	800152a <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80014ac:	79fa      	ldrb	r2, [r7, #7]
 80014ae:	492f      	ldr	r1, [pc, #188]	@ (800156c <UnlinkTimer+0x100>)
 80014b0:	4613      	mov	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	3314      	adds	r3, #20
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	492a      	ldr	r1, [pc, #168]	@ (800156c <UnlinkTimer+0x100>)
 80014c4:	4613      	mov	r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3315      	adds	r3, #21
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80014d4:	79f9      	ldrb	r1, [r7, #7]
 80014d6:	7bfa      	ldrb	r2, [r7, #15]
 80014d8:	4824      	ldr	r0, [pc, #144]	@ (800156c <UnlinkTimer+0x100>)
 80014da:	460b      	mov	r3, r1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	440b      	add	r3, r1
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4403      	add	r3, r0
 80014e4:	3315      	adds	r3, #21
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2d8      	uxtb	r0, r3
 80014ea:	4920      	ldr	r1, [pc, #128]	@ (800156c <UnlinkTimer+0x100>)
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	440b      	add	r3, r1
 80014f6:	3315      	adds	r3, #21
 80014f8:	4602      	mov	r2, r0
 80014fa:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d013      	beq.n	800152a <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001502:	79f9      	ldrb	r1, [r7, #7]
 8001504:	7bba      	ldrb	r2, [r7, #14]
 8001506:	4819      	ldr	r0, [pc, #100]	@ (800156c <UnlinkTimer+0x100>)
 8001508:	460b      	mov	r3, r1
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	440b      	add	r3, r1
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4403      	add	r3, r0
 8001512:	3314      	adds	r3, #20
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2d8      	uxtb	r0, r3
 8001518:	4914      	ldr	r1, [pc, #80]	@ (800156c <UnlinkTimer+0x100>)
 800151a:	4613      	mov	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4413      	add	r3, r2
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	440b      	add	r3, r1
 8001524:	3314      	adds	r3, #20
 8001526:	4602      	mov	r2, r0
 8001528:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800152a:	79fa      	ldrb	r2, [r7, #7]
 800152c:	490f      	ldr	r1, [pc, #60]	@ (800156c <UnlinkTimer+0x100>)
 800152e:	4613      	mov	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	440b      	add	r3, r1
 8001538:	330c      	adds	r3, #12
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800153e:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <UnlinkTimer+0xf8>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b06      	cmp	r3, #6
 8001546:	d107      	bne.n	8001558 <UnlinkTimer+0xec>
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d104      	bne.n	8001558 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <UnlinkTimer+0x104>)
 8001550:	f04f 32ff 	mov.w	r2, #4294967295
 8001554:	601a      	str	r2, [r3, #0]
  }

  return;
 8001556:	bf00      	nop
 8001558:	bf00      	nop
}
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	200002e4 	.word	0x200002e4
 8001568:	200002e5 	.word	0x200002e5
 800156c:	20000254 	.word	0x20000254
 8001570:	200002e8 	.word	0x200002e8

08001574 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800157a:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <ReturnTimeElapsed+0x70>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001582:	d026      	beq.n	80015d2 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001584:	f7ff fe02 	bl	800118c <ReadRtcSsrValue>
 8001588:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800158a:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <ReturnTimeElapsed+0x70>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	429a      	cmp	r2, r3
 8001592:	d805      	bhi.n	80015a0 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <ReturnTimeElapsed+0x70>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	e00a      	b.n	80015b6 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <ReturnTimeElapsed+0x74>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	461a      	mov	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 80015ac:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <ReturnTimeElapsed+0x70>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	4413      	add	r3, r2
 80015b4:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 80015b6:	4b0d      	ldr	r3, [pc, #52]	@ (80015ec <ReturnTimeElapsed+0x78>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	fb02 f303 	mul.w	r3, r2, r3
 80015c2:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <ReturnTimeElapsed+0x7c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	461a      	mov	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	40d3      	lsrs	r3, r2
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	e001      	b.n	80015d6 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	b29b      	uxth	r3, r3
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200002e8 	.word	0x200002e8
 80015e8:	200002f0 	.word	0x200002f0
 80015ec:	200002ee 	.word	0x200002ee
 80015f0:	200002ed 	.word	0x200002ed

080015f4 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 80015fe:	88fb      	ldrh	r3, [r7, #6]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d108      	bne.n	8001616 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001604:	f7ff fdc2 	bl	800118c <ReadRtcSsrValue>
 8001608:	4603      	mov	r3, r0
 800160a:	4a21      	ldr	r2, [pc, #132]	@ (8001690 <RestartWakeupCounter+0x9c>)
 800160c:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800160e:	2003      	movs	r0, #3
 8001610:	f001 fc6f 	bl	8002ef2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001614:	e039      	b.n	800168a <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d803      	bhi.n	8001624 <RestartWakeupCounter+0x30>
 800161c:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <RestartWakeupCounter+0xa0>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d002      	beq.n	800162a <RestartWakeupCounter+0x36>
      Value -= 1;
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	3b01      	subs	r3, #1
 8001628:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800162a:	bf00      	nop
 800162c:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <RestartWakeupCounter+0xa4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	2b00      	cmp	r3, #0
 8001638:	d0f8      	beq.n	800162c <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800163a:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <RestartWakeupCounter+0xa4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <RestartWakeupCounter+0xa4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800164a:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800164c:	4b13      	ldr	r3, [pc, #76]	@ (800169c <RestartWakeupCounter+0xa8>)
 800164e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001652:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001654:	2003      	movs	r0, #3
 8001656:	f001 fc5a 	bl	8002f0e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 800165a:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <RestartWakeupCounter+0xac>)
 800165c:	695b      	ldr	r3, [r3, #20]
 800165e:	0c1b      	lsrs	r3, r3, #16
 8001660:	041b      	lsls	r3, r3, #16
 8001662:	88fa      	ldrh	r2, [r7, #6]
 8001664:	490e      	ldr	r1, [pc, #56]	@ (80016a0 <RestartWakeupCounter+0xac>)
 8001666:	4313      	orrs	r3, r2
 8001668:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800166a:	f7ff fd8f 	bl	800118c <ReadRtcSsrValue>
 800166e:	4603      	mov	r3, r0
 8001670:	4a07      	ldr	r2, [pc, #28]	@ (8001690 <RestartWakeupCounter+0x9c>)
 8001672:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001674:	4b08      	ldr	r3, [pc, #32]	@ (8001698 <RestartWakeupCounter+0xa4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <RestartWakeupCounter+0xa4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001682:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001684:	f3af 8000 	nop.w
  return ;
 8001688:	bf00      	nop
}
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200002e8 	.word	0x200002e8
 8001694:	200002ed 	.word	0x200002ed
 8001698:	200003f4 	.word	0x200003f4
 800169c:	58000800 	.word	0x58000800
 80016a0:	40002800 	.word	0x40002800

080016a4 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80016aa:	4b45      	ldr	r3, [pc, #276]	@ (80017c0 <RescheduleTimerList+0x11c>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016b6:	d107      	bne.n	80016c8 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80016b8:	bf00      	nop
 80016ba:	4b42      	ldr	r3, [pc, #264]	@ (80017c4 <RescheduleTimerList+0x120>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f8      	bne.n	80016ba <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80016c8:	4b3e      	ldr	r3, [pc, #248]	@ (80017c4 <RescheduleTimerList+0x120>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	4b3d      	ldr	r3, [pc, #244]	@ (80017c4 <RescheduleTimerList+0x120>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016d6:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80016d8:	4b3b      	ldr	r3, [pc, #236]	@ (80017c8 <RescheduleTimerList+0x124>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80016de:	7bfa      	ldrb	r2, [r7, #15]
 80016e0:	493a      	ldr	r1, [pc, #232]	@ (80017cc <RescheduleTimerList+0x128>)
 80016e2:	4613      	mov	r3, r2
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	4413      	add	r3, r2
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	440b      	add	r3, r1
 80016ec:	3308      	adds	r3, #8
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80016f2:	f7ff ff3f 	bl	8001574 <ReturnTimeElapsed>
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	68ba      	ldr	r2, [r7, #8]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d205      	bcs.n	800170e <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001706:	4b32      	ldr	r3, [pc, #200]	@ (80017d0 <RescheduleTimerList+0x12c>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	e04d      	b.n	80017aa <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	4a30      	ldr	r2, [pc, #192]	@ (80017d4 <RescheduleTimerList+0x130>)
 8001712:	8812      	ldrh	r2, [r2, #0]
 8001714:	b292      	uxth	r2, r2
 8001716:	4413      	add	r3, r2
 8001718:	461a      	mov	r2, r3
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	4293      	cmp	r3, r2
 800171e:	d906      	bls.n	800172e <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001720:	4b2c      	ldr	r3, [pc, #176]	@ (80017d4 <RescheduleTimerList+0x130>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001726:	4b2a      	ldr	r3, [pc, #168]	@ (80017d0 <RescheduleTimerList+0x12c>)
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]
 800172c:	e03d      	b.n	80017aa <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	b29a      	uxth	r2, r3
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001738:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <RescheduleTimerList+0x12c>)
 800173a:	2201      	movs	r2, #1
 800173c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800173e:	e034      	b.n	80017aa <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001740:	7bfa      	ldrb	r2, [r7, #15]
 8001742:	4922      	ldr	r1, [pc, #136]	@ (80017cc <RescheduleTimerList+0x128>)
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	440b      	add	r3, r1
 800174e:	3308      	adds	r3, #8
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	429a      	cmp	r2, r3
 8001756:	d20a      	bcs.n	800176e <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001758:	7bfa      	ldrb	r2, [r7, #15]
 800175a:	491c      	ldr	r1, [pc, #112]	@ (80017cc <RescheduleTimerList+0x128>)
 800175c:	4613      	mov	r3, r2
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	4413      	add	r3, r2
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	440b      	add	r3, r1
 8001766:	3308      	adds	r3, #8
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	e013      	b.n	8001796 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800176e:	7bfa      	ldrb	r2, [r7, #15]
 8001770:	4916      	ldr	r1, [pc, #88]	@ (80017cc <RescheduleTimerList+0x128>)
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	440b      	add	r3, r1
 800177c:	3308      	adds	r3, #8
 800177e:	6819      	ldr	r1, [r3, #0]
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	7bfa      	ldrb	r2, [r7, #15]
 8001784:	1ac9      	subs	r1, r1, r3
 8001786:	4811      	ldr	r0, [pc, #68]	@ (80017cc <RescheduleTimerList+0x128>)
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	4403      	add	r3, r0
 8001792:	3308      	adds	r3, #8
 8001794:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001796:	7bfa      	ldrb	r2, [r7, #15]
 8001798:	490c      	ldr	r1, [pc, #48]	@ (80017cc <RescheduleTimerList+0x128>)
 800179a:	4613      	mov	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	4413      	add	r3, r2
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	440b      	add	r3, r1
 80017a4:	3315      	adds	r3, #21
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b06      	cmp	r3, #6
 80017ae:	d1c7      	bne.n	8001740 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80017b0:	89bb      	ldrh	r3, [r7, #12]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff1e 	bl	80015f4 <RestartWakeupCounter>

  return ;
 80017b8:	bf00      	nop
}
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40002800 	.word	0x40002800
 80017c4:	200003f4 	.word	0x200003f4
 80017c8:	200002e4 	.word	0x200002e4
 80017cc:	20000254 	.word	0x20000254
 80017d0:	200002ec 	.word	0x200002ec
 80017d4:	200002f2 	.word	0x200002f2

080017d8 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017de:	f3ef 8310 	mrs	r3, PRIMASK
 80017e2:	617b      	str	r3, [r7, #20]
  return(result);
 80017e4:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80017e8:	b672      	cpsid	i
}
 80017ea:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80017ec:	4b59      	ldr	r3, [pc, #356]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	22ca      	movs	r2, #202	@ 0xca
 80017f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80017f4:	4b57      	ldr	r3, [pc, #348]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2253      	movs	r2, #83	@ 0x53
 80017fa:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 80017fc:	4b55      	ldr	r3, [pc, #340]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689a      	ldr	r2, [r3, #8]
 8001802:	4b54      	ldr	r3, [pc, #336]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800180a:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 800180c:	4b52      	ldr	r3, [pc, #328]	@ (8001958 <HW_TS_RTC_Wakeup_Handler+0x180>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001814:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001818:	4950      	ldr	r1, [pc, #320]	@ (800195c <HW_TS_RTC_Wakeup_Handler+0x184>)
 800181a:	4613      	mov	r3, r2
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4413      	add	r3, r2
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	440b      	add	r3, r1
 8001824:	330c      	adds	r3, #12
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d16e      	bne.n	800190c <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800182e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001832:	494a      	ldr	r1, [pc, #296]	@ (800195c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001834:	4613      	mov	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	440b      	add	r3, r1
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001842:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001846:	4945      	ldr	r1, [pc, #276]	@ (800195c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	440b      	add	r3, r1
 8001852:	3310      	adds	r3, #16
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001858:	4b41      	ldr	r3, [pc, #260]	@ (8001960 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d04c      	beq.n	80018fc <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001862:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001866:	493d      	ldr	r1, [pc, #244]	@ (800195c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001868:	4613      	mov	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	440b      	add	r3, r1
 8001872:	330d      	adds	r3, #13
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b01      	cmp	r3, #1
 800187a:	d124      	bne.n	80018c6 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800187c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001880:	2101      	movs	r1, #1
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fdf2 	bl	800146c <UnlinkTimer>
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	f383 8810 	msr	PRIMASK, r3
}
 8001892:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001894:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001898:	4930      	ldr	r1, [pc, #192]	@ (800195c <HW_TS_RTC_Wakeup_Handler+0x184>)
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	00db      	lsls	r3, r3, #3
 80018a2:	440b      	add	r3, r1
 80018a4:	3304      	adds	r3, #4
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018ac:	4611      	mov	r1, r2
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f9b8 	bl	8001c24 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80018b4:	4b27      	ldr	r3, [pc, #156]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	22ca      	movs	r2, #202	@ 0xca
 80018ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80018bc:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2253      	movs	r2, #83	@ 0x53
 80018c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80018c4:	e012      	b.n	80018ec <HW_TS_RTC_Wakeup_Handler+0x114>
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f383 8810 	msr	PRIMASK, r3
}
 80018d0:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80018d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 f920 	bl	8001b1c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80018dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	22ca      	movs	r2, #202	@ 0xca
 80018e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80018e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2253      	movs	r2, #83	@ 0x53
 80018ea:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80018ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018f0:	69fa      	ldr	r2, [r7, #28]
 80018f2:	4619      	mov	r1, r3
 80018f4:	69b8      	ldr	r0, [r7, #24]
 80018f6:	f000 fa1b 	bl	8001d30 <HW_TS_RTC_Int_AppNot>
 80018fa:	e022      	b.n	8001942 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80018fc:	f7ff fed2 	bl	80016a4 <RescheduleTimerList>
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	f383 8810 	msr	PRIMASK, r3
}
 800190a:	e01a      	b.n	8001942 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800190c:	bf00      	nop
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0f8      	beq.n	800190e <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800191c:	4b0d      	ldr	r3, [pc, #52]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800192c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800192e:	4b0d      	ldr	r3, [pc, #52]	@ (8001964 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001930:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f383 8810 	msr	PRIMASK, r3
}
 8001940:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001942:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	22ff      	movs	r2, #255	@ 0xff
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800194a:	bf00      	nop
}
 800194c:	3728      	adds	r7, #40	@ 0x28
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200003f4 	.word	0x200003f4
 8001958:	200002e4 	.word	0x200002e4
 800195c:	20000254 	.word	0x20000254
 8001960:	200002ec 	.word	0x200002ec
 8001964:	58000800 	.word	0x58000800

08001968 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001974:	4b5e      	ldr	r3, [pc, #376]	@ (8001af0 <HW_TS_Init+0x188>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	22ca      	movs	r2, #202	@ 0xca
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
 800197c:	4b5c      	ldr	r3, [pc, #368]	@ (8001af0 <HW_TS_Init+0x188>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2253      	movs	r2, #83	@ 0x53
 8001982:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001984:	4b5b      	ldr	r3, [pc, #364]	@ (8001af4 <HW_TS_Init+0x18c>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	4a5a      	ldr	r2, [pc, #360]	@ (8001af4 <HW_TS_Init+0x18c>)
 800198a:	f043 0320 	orr.w	r3, r3, #32
 800198e:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001990:	4b58      	ldr	r3, [pc, #352]	@ (8001af4 <HW_TS_Init+0x18c>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	b2db      	uxtb	r3, r3
 800199c:	f1c3 0304 	rsb	r3, r3, #4
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b55      	ldr	r3, [pc, #340]	@ (8001af8 <HW_TS_Init+0x190>)
 80019a4:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80019a6:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HW_TS_Init+0x18c>)
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80019ae:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80019b2:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	fa92 f2a2 	rbit	r2, r2
 80019ba:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	2a00      	cmp	r2, #0
 80019c4:	d101      	bne.n	80019ca <HW_TS_Init+0x62>
  {
    return 32U;
 80019c6:	2220      	movs	r2, #32
 80019c8:	e003      	b.n	80019d2 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	fab2 f282 	clz	r2, r2
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	40d3      	lsrs	r3, r2
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	3301      	adds	r3, #1
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4b48      	ldr	r3, [pc, #288]	@ (8001afc <HW_TS_Init+0x194>)
 80019dc:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80019de:	4b45      	ldr	r3, [pc, #276]	@ (8001af4 <HW_TS_Init+0x18c>)
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	3301      	adds	r3, #1
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	4b44      	ldr	r3, [pc, #272]	@ (8001b00 <HW_TS_Init+0x198>)
 80019f0:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80019f2:	4b43      	ldr	r3, [pc, #268]	@ (8001b00 <HW_TS_Init+0x198>)
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	4a40      	ldr	r2, [pc, #256]	@ (8001afc <HW_TS_Init+0x194>)
 80019fa:	7812      	ldrb	r2, [r2, #0]
 80019fc:	fb02 f303 	mul.w	r3, r2, r3
 8001a00:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a04:	4a3c      	ldr	r2, [pc, #240]	@ (8001af8 <HW_TS_Init+0x190>)
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	40d3      	lsrs	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d904      	bls.n	8001a20 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001a16:	4b3b      	ldr	r3, [pc, #236]	@ (8001b04 <HW_TS_Init+0x19c>)
 8001a18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a1c:	801a      	strh	r2, [r3, #0]
 8001a1e:	e003      	b.n	8001a28 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b37      	ldr	r3, [pc, #220]	@ (8001b04 <HW_TS_Init+0x19c>)
 8001a26:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001a28:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001a2c:	f7ff fb9c 	bl	8001168 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001a30:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001a34:	f7ff fb84 	bl	8001140 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d13d      	bne.n	8001aba <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001a3e:	4b32      	ldr	r3, [pc, #200]	@ (8001b08 <HW_TS_Init+0x1a0>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001a44:	4b31      	ldr	r3, [pc, #196]	@ (8001b0c <HW_TS_Init+0x1a4>)
 8001a46:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	77fb      	strb	r3, [r7, #31]
 8001a50:	e00c      	b.n	8001a6c <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001a52:	7ffa      	ldrb	r2, [r7, #31]
 8001a54:	492e      	ldr	r1, [pc, #184]	@ (8001b10 <HW_TS_Init+0x1a8>)
 8001a56:	4613      	mov	r3, r2
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	4413      	add	r3, r2
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	440b      	add	r3, r1
 8001a60:	330c      	adds	r3, #12
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001a66:	7ffb      	ldrb	r3, [r7, #31]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	77fb      	strb	r3, [r7, #31]
 8001a6c:	7ffb      	ldrb	r3, [r7, #31]
 8001a6e:	2b05      	cmp	r3, #5
 8001a70:	d9ef      	bls.n	8001a52 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001a72:	4b28      	ldr	r3, [pc, #160]	@ (8001b14 <HW_TS_Init+0x1ac>)
 8001a74:	2206      	movs	r2, #6
 8001a76:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <HW_TS_Init+0x188>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <HW_TS_Init+0x188>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a86:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <HW_TS_Init+0x188>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <HW_TS_Init+0x188>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001a98:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <HW_TS_Init+0x1b0>)
 8001a9c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001aa0:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001aa2:	2003      	movs	r0, #3
 8001aa4:	f001 fa33 	bl	8002f0e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <HW_TS_Init+0x188>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <HW_TS_Init+0x188>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	e009      	b.n	8001ace <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <HW_TS_Init+0x188>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d002      	beq.n	8001ace <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001ac8:	2003      	movs	r0, #3
 8001aca:	f001 fa12 	bl	8002ef2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001ace:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HW_TS_Init+0x188>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	22ff      	movs	r2, #255	@ 0xff
 8001ad4:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2103      	movs	r1, #3
 8001ada:	2003      	movs	r0, #3
 8001adc:	f001 f9c7 	bl	8002e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f001 f9de 	bl	8002ea2 <HAL_NVIC_EnableIRQ>

  return;
 8001ae6:	bf00      	nop
}
 8001ae8:	3720      	adds	r7, #32
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200003f4 	.word	0x200003f4
 8001af4:	40002800 	.word	0x40002800
 8001af8:	200002ed 	.word	0x200002ed
 8001afc:	200002ee 	.word	0x200002ee
 8001b00:	200002f0 	.word	0x200002f0
 8001b04:	200002f2 	.word	0x200002f2
 8001b08:	200002ec 	.word	0x200002ec
 8001b0c:	200002e8 	.word	0x200002e8
 8001b10:	20000254 	.word	0x20000254
 8001b14:	200002e4 	.word	0x200002e4
 8001b18:	58000800 	.word	0x58000800

08001b1c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b26:	f3ef 8310 	mrs	r3, PRIMASK
 8001b2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001b2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b30:	b672      	cpsid	i
}
 8001b32:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001b34:	2003      	movs	r0, #3
 8001b36:	f001 f9c2 	bl	8002ebe <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001b3a:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	22ca      	movs	r2, #202	@ 0xca
 8001b40:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b42:	4b32      	ldr	r3, [pc, #200]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2253      	movs	r2, #83	@ 0x53
 8001b48:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001b4a:	79fa      	ldrb	r2, [r7, #7]
 8001b4c:	4930      	ldr	r1, [pc, #192]	@ (8001c10 <HW_TS_Stop+0xf4>)
 8001b4e:	4613      	mov	r3, r2
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	4413      	add	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	440b      	add	r3, r1
 8001b58:	330c      	adds	r3, #12
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d142      	bne.n	8001be8 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fc80 	bl	800146c <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001b6c:	4b29      	ldr	r3, [pc, #164]	@ (8001c14 <HW_TS_Stop+0xf8>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b72:	7cfb      	ldrb	r3, [r7, #19]
 8001b74:	2b06      	cmp	r3, #6
 8001b76:	d12f      	bne.n	8001bd8 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001b78:	4b27      	ldr	r3, [pc, #156]	@ (8001c18 <HW_TS_Stop+0xfc>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b84:	d107      	bne.n	8001b96 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001b86:	bf00      	nop
 8001b88:	4b20      	ldr	r3, [pc, #128]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	f003 0304 	and.w	r3, r3, #4
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f8      	bne.n	8001b88 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001b96:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ba4:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001ba6:	bf00      	nop
 8001ba8:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	f003 0304 	and.w	r3, r3, #4
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d0f8      	beq.n	8001ba8 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	4b13      	ldr	r3, [pc, #76]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001bc6:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001bc8:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <HW_TS_Stop+0x100>)
 8001bca:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001bce:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f001 f99c 	bl	8002f0e <HAL_NVIC_ClearPendingIRQ>
 8001bd6:	e007      	b.n	8001be8 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HW_TS_Stop+0x104>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	7cfa      	ldrb	r2, [r7, #19]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001be4:	f7ff fd5e 	bl	80016a4 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <HW_TS_Stop+0xf0>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	22ff      	movs	r2, #255	@ 0xff
 8001bee:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001bf0:	2003      	movs	r0, #3
 8001bf2:	f001 f956 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	f383 8810 	msr	PRIMASK, r3
}
 8001c00:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001c02:	bf00      	nop
}
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200003f4 	.word	0x200003f4
 8001c10:	20000254 	.word	0x20000254
 8001c14:	200002e4 	.word	0x200002e4
 8001c18:	40002800 	.word	0x40002800
 8001c1c:	58000800 	.word	0x58000800
 8001c20:	200002e5 	.word	0x200002e5

08001c24 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001c30:	79fa      	ldrb	r2, [r7, #7]
 8001c32:	493b      	ldr	r1, [pc, #236]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	440b      	add	r3, r1
 8001c3e:	330c      	adds	r3, #12
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d103      	bne.n	8001c50 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ff66 	bl	8001b1c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c50:	f3ef 8310 	mrs	r3, PRIMASK
 8001c54:	60fb      	str	r3, [r7, #12]
  return(result);
 8001c56:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001c58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c5a:	b672      	cpsid	i
}
 8001c5c:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f001 f92d 	bl	8002ebe <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c64:	4b2f      	ldr	r3, [pc, #188]	@ (8001d24 <HW_TS_Start+0x100>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	22ca      	movs	r2, #202	@ 0xca
 8001c6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d24 <HW_TS_Start+0x100>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2253      	movs	r2, #83	@ 0x53
 8001c72:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001c74:	79fa      	ldrb	r2, [r7, #7]
 8001c76:	492a      	ldr	r1, [pc, #168]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	330c      	adds	r3, #12
 8001c84:	2202      	movs	r2, #2
 8001c86:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001c88:	79fa      	ldrb	r2, [r7, #7]
 8001c8a:	4925      	ldr	r1, [pc, #148]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	4413      	add	r3, r2
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	440b      	add	r3, r1
 8001c96:	3308      	adds	r3, #8
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001c9c:	79fa      	ldrb	r2, [r7, #7]
 8001c9e:	4920      	ldr	r1, [pc, #128]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	4413      	add	r3, r2
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	440b      	add	r3, r1
 8001caa:	3304      	adds	r3, #4
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fb30 	bl	8001318 <linkTimer>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <HW_TS_Start+0x104>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d2c <HW_TS_Start+0x108>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	7c7a      	ldrb	r2, [r7, #17]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d002      	beq.n	8001cd4 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001cce:	f7ff fce9 	bl	80016a4 <RescheduleTimerList>
 8001cd2:	e013      	b.n	8001cfc <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001cd4:	79fa      	ldrb	r2, [r7, #7]
 8001cd6:	4912      	ldr	r1, [pc, #72]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3308      	adds	r3, #8
 8001ce4:	6819      	ldr	r1, [r3, #0]
 8001ce6:	8a7b      	ldrh	r3, [r7, #18]
 8001ce8:	79fa      	ldrb	r2, [r7, #7]
 8001cea:	1ac9      	subs	r1, r1, r3
 8001cec:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <HW_TS_Start+0xfc>)
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	4403      	add	r3, r0
 8001cf8:	3308      	adds	r3, #8
 8001cfa:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001cfc:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <HW_TS_Start+0x100>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	22ff      	movs	r2, #255	@ 0xff
 8001d02:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001d04:	2003      	movs	r0, #3
 8001d06:	f001 f8cc 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	f383 8810 	msr	PRIMASK, r3
}
 8001d14:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001d16:	bf00      	nop
}
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000254 	.word	0x20000254
 8001d24:	200003f4 	.word	0x200003f4
 8001d28:	200002e4 	.word	0x200002e4
 8001d2c:	200002e5 	.word	0x200002e5

08001d30 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	607a      	str	r2, [r7, #4]
 8001d3c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4798      	blx	r3

  return;
 8001d42:	bf00      	nop
}
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <LL_AHB2_GRP1_EnableClock>:
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b085      	sub	sp, #20
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
}
 8001d70:	bf00      	nop
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001da0:	68fb      	ldr	r3, [r7, #12]
}
 8001da2:	bf00      	nop
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001db4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001db6:	4a1c      	ldr	r2, [pc, #112]	@ (8001e28 <MX_I2C1_Init+0x78>)
 8001db8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8001dba:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <MX_I2C1_Init+0x7c>)
 8001dbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001dc0:	4b18      	ldr	r3, [pc, #96]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dc6:	4b17      	ldr	r3, [pc, #92]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dcc:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dd2:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dde:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dea:	480e      	ldr	r0, [pc, #56]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dec:	f001 fb40 	bl	8003470 <HAL_I2C_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001df6:	f000 fba5 	bl	8002544 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	4809      	ldr	r0, [pc, #36]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001dfe:	f001 fbd2 	bl	80035a6 <HAL_I2CEx_ConfigAnalogFilter>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001e08:	f000 fb9c 	bl	8002544 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4805      	ldr	r0, [pc, #20]	@ (8001e24 <MX_I2C1_Init+0x74>)
 8001e10:	f001 fc14 	bl	800363c <HAL_I2CEx_ConfigDigitalFilter>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e1a:	f000 fb93 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	200002f4 	.word	0x200002f4
 8001e28:	40005400 	.word	0x40005400
 8001e2c:	00100d14 	.word	0x00100d14

08001e30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b09c      	sub	sp, #112	@ 0x70
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	2250      	movs	r2, #80	@ 0x50
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4618      	mov	r0, r3
 8001e52:	f008 fa38 	bl	800a2c6 <memset>
  if(i2cHandle->Instance==I2C1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed8 <HAL_I2C_MspInit+0xa8>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d137      	bne.n	8001ed0 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e60:	2304      	movs	r3, #4
 8001e62:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e64:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e6a:	f107 030c 	add.w	r3, r7, #12
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f003 fc8d 	bl	800578e <HAL_RCCEx_PeriphCLKConfig>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e7a:	f000 fb63 	bl	8002544 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f7ff ff63 	bl	8001d4a <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8a:	2312      	movs	r3, #18
 8001e8c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e92:	2300      	movs	r3, #0
 8001e94:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e96:	2304      	movs	r3, #4
 8001e98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	480e      	ldr	r0, [pc, #56]	@ (8001edc <HAL_I2C_MspInit+0xac>)
 8001ea2:	f001 f843 	bl	8002f2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea6:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001eaa:	f7ff ff67 	bl	8001d7c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001eb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb4:	2312      	movs	r3, #18
 8001eb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4804      	ldr	r0, [pc, #16]	@ (8001edc <HAL_I2C_MspInit+0xac>)
 8001ecc:	f001 f82e 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	3770      	adds	r7, #112	@ 0x70
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40005400 	.word	0x40005400
 8001edc:	48000400 	.word	0x48000400

08001ee0 <LL_AHB3_GRP1_EnableClock>:
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001efc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4013      	ands	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f04:	68fb      	ldr	r3, [r7, #12]
}
 8001f06:	bf00      	nop
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <MX_IPCC_Init+0x20>)
 8001f1a:	4a07      	ldr	r2, [pc, #28]	@ (8001f38 <MX_IPCC_Init+0x24>)
 8001f1c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001f1e:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <MX_IPCC_Init+0x20>)
 8001f20:	f001 fbd8 	bl	80036d4 <HAL_IPCC_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001f2a:	f000 fb0b 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000348 	.word	0x20000348
 8001f38:	58000c00 	.word	0x58000c00

08001f3c <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0d      	ldr	r2, [pc, #52]	@ (8001f80 <HAL_IPCC_MspInit+0x44>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d113      	bne.n	8001f76 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001f4e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001f52:	f7ff ffc5 	bl	8001ee0 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	202c      	movs	r0, #44	@ 0x2c
 8001f5c:	f000 ff87 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001f60:	202c      	movs	r0, #44	@ 0x2c
 8001f62:	f000 ff9e 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	202d      	movs	r0, #45	@ 0x2d
 8001f6c:	f000 ff7f 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001f70:	202d      	movs	r0, #45	@ 0x2d
 8001f72:	f000 ff96 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	58000c00 	.word	0x58000c00

08001f84 <LL_AHB2_GRP1_EnableClock>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001f8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fa0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
}
 8001faa:	bf00      	nop
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <LL_APB1_GRP1_EnableClock>:
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b085      	sub	sp, #20
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fc2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001fc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fda:	68fb      	ldr	r3, [r7, #12]
}
 8001fdc:	bf00      	nop
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002004:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4013      	ands	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800200c:	68fb      	ldr	r3, [r7, #12]
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002026:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	43db      	mvns	r3, r3
 800202c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002030:	4013      	ands	r3, r2
 8002032:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	43db      	mvns	r3, r3
 8002052:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002056:	4013      	ands	r3, r2
 8002058:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim1;
LPTIM_HandleTypeDef hlptim2;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800206c:	4b12      	ldr	r3, [pc, #72]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 800206e:	4a13      	ldr	r2, [pc, #76]	@ (80020bc <MX_LPTIM1_Init+0x54>)
 8002070:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002072:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 8002074:	2200      	movs	r2, #0
 8002076:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 800207a:	2200      	movs	r2, #0
 800207c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 8002080:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002084:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002086:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 8002088:	2200      	movs	r2, #0
 800208a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800208c:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 800208e:	2200      	movs	r2, #0
 8002090:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 8002094:	2200      	movs	r2, #0
 8002096:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002098:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 800209a:	2200      	movs	r2, #0
 800209c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80020a4:	4804      	ldr	r0, [pc, #16]	@ (80020b8 <MX_LPTIM1_Init+0x50>)
 80020a6:	f001 fbe5 	bl	8003874 <HAL_LPTIM_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 80020b0:	f000 fa48 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000384 	.word	0x20000384
 80020bc:	40007c00 	.word	0x40007c00

080020c0 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80020c4:	4b12      	ldr	r3, [pc, #72]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020c6:	4a13      	ldr	r2, [pc, #76]	@ (8002114 <MX_LPTIM2_Init+0x54>)
 80020c8:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80020ca:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80020d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020dc:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80020de:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80020e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80020f0:	4b07      	ldr	r3, [pc, #28]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	@ (8002110 <MX_LPTIM2_Init+0x50>)
 80020fe:	f001 fbb9 	bl	8003874 <HAL_LPTIM_Init>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_LPTIM2_Init+0x4c>
  {
    Error_Handler();
 8002108:	f000 fa1c 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200003bc 	.word	0x200003bc
 8002114:	40009400 	.word	0x40009400

08002118 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b09c      	sub	sp, #112	@ 0x70
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	2250      	movs	r2, #80	@ 0x50
 8002136:	2100      	movs	r1, #0
 8002138:	4618      	mov	r0, r3
 800213a:	f008 f8c4 	bl	800a2c6 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a26      	ldr	r2, [pc, #152]	@ (80021dc <HAL_LPTIM_MspInit+0xc4>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d126      	bne.n	8002196 <HAL_LPTIM_MspInit+0x7e>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8002148:	2310      	movs	r3, #16
 800214a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 800214c:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8002150:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002152:	f107 030c 	add.w	r3, r7, #12
 8002156:	4618      	mov	r0, r3
 8002158:	f003 fb19 	bl	800578e <HAL_RCCEx_PeriphCLKConfig>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8002162:	f000 f9ef 	bl	8002544 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002166:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800216a:	f7ff ff24 	bl	8001fb6 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216e:	2002      	movs	r0, #2
 8002170:	f7ff ff08 	bl	8001f84 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002174:	2304      	movs	r3, #4
 8002176:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8002184:	2301      	movs	r3, #1
 8002186:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002188:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800218c:	4619      	mov	r1, r3
 800218e:	4814      	ldr	r0, [pc, #80]	@ (80021e0 <HAL_LPTIM_MspInit+0xc8>)
 8002190:	f000 fecc 	bl	8002f2c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8002194:	e01e      	b.n	80021d4 <HAL_LPTIM_MspInit+0xbc>
  else if(lptimHandle->Instance==LPTIM2)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <HAL_LPTIM_MspInit+0xcc>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d119      	bne.n	80021d4 <HAL_LPTIM_MspInit+0xbc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 80021a0:	2320      	movs	r3, #32
 80021a2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSE;
 80021a4:	f04f 1330 	mov.w	r3, #3145776	@ 0x300030
 80021a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021aa:	f107 030c 	add.w	r3, r7, #12
 80021ae:	4618      	mov	r0, r3
 80021b0:	f003 faed 	bl	800578e <HAL_RCCEx_PeriphCLKConfig>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_LPTIM_MspInit+0xa6>
      Error_Handler();
 80021ba:	f000 f9c3 	bl	8002544 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80021be:	2020      	movs	r0, #32
 80021c0:	f7ff ff12 	bl	8001fe8 <LL_APB1_GRP2_EnableClock>
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 2, 0);
 80021c4:	2200      	movs	r2, #0
 80021c6:	2102      	movs	r1, #2
 80021c8:	2030      	movs	r0, #48	@ 0x30
 80021ca:	f000 fe50 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 80021ce:	2030      	movs	r0, #48	@ 0x30
 80021d0:	f000 fe67 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
}
 80021d4:	bf00      	nop
 80021d6:	3770      	adds	r7, #112	@ 0x70
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40007c00 	.word	0x40007c00
 80021e0:	48000400 	.word	0x48000400
 80021e4:	40009400 	.word	0x40009400

080021e8 <HAL_LPTIM_MspDeInit>:

void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <HAL_LPTIM_MspDeInit+0x44>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d108      	bne.n	800220c <HAL_LPTIM_MspDeInit+0x24>
  {
  /* USER CODE BEGIN LPTIM1_MspDeInit 0 */

  /* USER CODE END LPTIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
 80021fa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80021fe:	f7ff ff0c 	bl	800201a <LL_APB1_GRP1_DisableClock>

    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 8002202:	2104      	movs	r1, #4
 8002204:	480a      	ldr	r0, [pc, #40]	@ (8002230 <HAL_LPTIM_MspDeInit+0x48>)
 8002206:	f001 f801 	bl	800320c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

  /* USER CODE END LPTIM2_MspDeInit 1 */
  }
}
 800220a:	e00a      	b.n	8002222 <HAL_LPTIM_MspDeInit+0x3a>
  else if(lptimHandle->Instance==LPTIM2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_LPTIM_MspDeInit+0x4c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d105      	bne.n	8002222 <HAL_LPTIM_MspDeInit+0x3a>
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 8002216:	2020      	movs	r0, #32
 8002218:	f7ff ff12 	bl	8002040 <LL_APB1_GRP2_DisableClock>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
 800221c:	2030      	movs	r0, #48	@ 0x30
 800221e:	f000 fe4e 	bl	8002ebe <HAL_NVIC_DisableIRQ>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40007c00 	.word	0x40007c00
 8002230:	48000400 	.word	0x48000400
 8002234:	40009400 	.word	0x40009400

08002238 <LL_RCC_LSE_SetDriveCapability>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002248:	f023 0218 	bic.w	r2, r3, #24
 800224c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <LL_AHB2_GRP1_DisableClock>:
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 800226c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002270:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	43db      	mvns	r3, r3
 8002276:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800227a:	4013      	ands	r3, r2
 800227c:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b084      	sub	sp, #16
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002290:	f000 fc20 	bl	8002ad4 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002294:	f7fe fd34 	bl	8000d00 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002298:	f000 f84a 	bl	8002330 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800229c:	f000 f8ba 	bl	8002414 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80022a0:	f7ff fe38 	bl	8001f14 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022a4:	f7fe fed6 	bl	8001054 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 80022a8:	f7ff fede 	bl	8002068 <MX_LPTIM1_Init>
  MX_RTC_Init();
 80022ac:	f000 f982 	bl	80025b4 <MX_RTC_Init>
  MX_I2C1_Init();
 80022b0:	f7ff fd7e 	bl	8001db0 <MX_I2C1_Init>
  MX_LPTIM2_Init();
 80022b4:	f7ff ff04 	bl	80020c0 <MX_LPTIM2_Init>
  MX_RF_Init();
 80022b8:	f000 f94a 	bl	8002550 <MX_RF_Init>
 // EPD_HW_Init();
 // RTC_SetBuildTime();


  //function for mcu bootloader jump after power inicialisation
   uint32_t buttonPressStartTime = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]
   uint32_t TimeoutCounter = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	607b      	str	r3, [r7, #4]
   uint8_t buttonHeld = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	72fb      	strb	r3, [r7, #11]
   TimeoutCounter = HAL_GetTick();
 80022c8:	f000 fc72 	bl	8002bb0 <HAL_GetTick>
 80022cc:	6078      	str	r0, [r7, #4]
   //till boot jump time period is gone, stay in the loop and read the button
   while ( HAL_GetTick() - TimeoutCounter <= BootJumpTime ) {
 80022ce:	e021      	b.n	8002314 <main+0x8a>
 	  //read the button. if button is zero(pulldown) start the countdown
 	  	  if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET) {
 80022d0:	2101      	movs	r1, #1
 80022d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022d6:	f001 f877 	bl	80033c8 <HAL_GPIO_ReadPin>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d117      	bne.n	8002310 <main+0x86>
 	  	             if (!buttonHeld) {
 80022e0:	7afb      	ldrb	r3, [r7, #11]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d105      	bne.n	80022f2 <main+0x68>
 	  	                 buttonHeld = 1;
 80022e6:	2301      	movs	r3, #1
 80022e8:	72fb      	strb	r3, [r7, #11]
 	  	                 buttonPressStartTime = HAL_GetTick();
 80022ea:	f000 fc61 	bl	8002bb0 <HAL_GetTick>
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	e010      	b.n	8002314 <main+0x8a>
 	  	             //if we pass 2s debouncing play beep and jump to the bootloader
 	  	             } else if (HAL_GetTick() - buttonPressStartTime >= Butt_TIMEOUT_MS) {
 80022f2:	f000 fc5d 	bl	8002bb0 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002300:	d308      	bcc.n	8002314 <main+0x8a>
 	  	                 PlayBeep(1000); // pay beep for 1 sec
 8002302:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002306:	f000 f8a5 	bl	8002454 <PlayBeep>
 	  	                 JumpToBootloader();
 800230a:	f000 f8bf 	bl	800248c <JumpToBootloader>
 800230e:	e001      	b.n	8002314 <main+0x8a>
 	  	             }
 	  	  }
 	  	  else {
 	  	             buttonHeld = 0; // if button was pressed shorter time release the flag
 8002310:	2300      	movs	r3, #0
 8002312:	72fb      	strb	r3, [r7, #11]
   while ( HAL_GetTick() - TimeoutCounter <= BootJumpTime ) {
 8002314:	f000 fc4c 	bl	8002bb0 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002322:	4293      	cmp	r3, r2
 8002324:	d9d4      	bls.n	80022d0 <main+0x46>


  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002326:	f7fe fcf9 	bl	8000d1c <MX_APPE_Init>
	  	     // Pokaj 10 seknd pred alou aktualizciou
	  	     HAL_Delay(10000);
	  	     Check_And_Log();
	  	     */
    /* USER CODE END WHILE */
    MX_APPE_Process();
 800232a:	f7fe fe49 	bl	8000fc0 <MX_APPE_Process>
 800232e:	e7fc      	b.n	800232a <main+0xa0>

08002330 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b09a      	sub	sp, #104	@ 0x68
 8002334:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002336:	f107 0320 	add.w	r3, r7, #32
 800233a:	2248      	movs	r2, #72	@ 0x48
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f007 ffc1 	bl	800a2c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002344:	1d3b      	adds	r3, r7, #4
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	611a      	str	r2, [r3, #16]
 8002352:	615a      	str	r2, [r3, #20]
 8002354:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002356:	f001 fe0b 	bl	8003f70 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800235a:	2010      	movs	r0, #16
 800235c:	f7ff ff6c 	bl	8002238 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002360:	4b2b      	ldr	r3, [pc, #172]	@ (8002410 <SystemClock_Config+0xe0>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002368:	4a29      	ldr	r2, [pc, #164]	@ (8002410 <SystemClock_Config+0xe0>)
 800236a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <SystemClock_Config+0xe0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002378:	603b      	str	r3, [r7, #0]
 800237a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800237c:	2327      	movs	r3, #39	@ 0x27
 800237e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002380:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002386:	2301      	movs	r3, #1
 8002388:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800238a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800238e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002390:	2301      	movs	r3, #1
 8002392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002398:	2300      	movs	r3, #0
 800239a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800239c:	2360      	movs	r3, #96	@ 0x60
 800239e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023a0:	2302      	movs	r3, #2
 80023a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80023a4:	2301      	movs	r3, #1
 80023a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80023a8:	2300      	movs	r3, #0
 80023aa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 80023ac:	2320      	movs	r3, #32
 80023ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80023b6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80023ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV3;
 80023bc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80023c0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c2:	f107 0320 	add.w	r3, r7, #32
 80023c6:	4618      	mov	r0, r3
 80023c8:	f002 fa5c 	bl	8004884 <HAL_RCC_OscConfig>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80023d2:	f000 f8b7 	bl	8002544 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80023d6:	236f      	movs	r3, #111	@ 0x6f
 80023d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023da:	2303      	movs	r3, #3
 80023dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80023de:	2380      	movs	r3, #128	@ 0x80
 80023e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80023e2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80023e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80023ec:	2380      	movs	r3, #128	@ 0x80
 80023ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023f4:	1d3b      	adds	r3, r7, #4
 80023f6:	2103      	movs	r1, #3
 80023f8:	4618      	mov	r0, r3
 80023fa:	f002 fdb7 	bl	8004f6c <HAL_RCC_ClockConfig>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8002404:	f000 f89e 	bl	8002544 <Error_Handler>
  }
}
 8002408:	bf00      	nop
 800240a:	3768      	adds	r7, #104	@ 0x68
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	58000400 	.word	0x58000400

08002414 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b094      	sub	sp, #80	@ 0x50
 8002418:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800241a:	463b      	mov	r3, r7
 800241c:	2250      	movs	r2, #80	@ 0x50
 800241e:	2100      	movs	r1, #0
 8002420:	4618      	mov	r0, r3
 8002422:	f007 ff50 	bl	800a2c6 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002426:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800242a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 800242c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002430:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002432:	2300      	movs	r3, #0
 8002434:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002436:	2310      	movs	r3, #16
 8002438:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800243a:	463b      	mov	r3, r7
 800243c:	4618      	mov	r0, r3
 800243e:	f003 f9a6 	bl	800578e <HAL_RCCEx_PeriphCLKConfig>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002448:	f000 f87c 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800244c:	bf00      	nop
 800244e:	3750      	adds	r7, #80	@ 0x50
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <PlayBeep>:

/* USER CODE BEGIN 4 */
/////////////////this function generates acoustic signal on mcu GPIO pin via LPTIM//////////////////////
void PlayBeep(uint32_t duration_ms) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
	uint32_t period = 999;  // 1 kHz (f=clk 4MHz/999)
 800245c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002460:	60fb      	str	r3, [r7, #12]
	uint32_t pulse = 500;   // 50% duty cycle (D=pulse/period)
 8002462:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002466:	60bb      	str	r3, [r7, #8]
	// Spusti asova na generovanie PWM
    HAL_LPTIM_PWM_Start(&hlptim1, period, pulse);
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	68f9      	ldr	r1, [r7, #12]
 800246c:	4806      	ldr	r0, [pc, #24]	@ (8002488 <PlayBeep+0x34>)
 800246e:	f001 facb 	bl	8003a08 <HAL_LPTIM_PWM_Start>

    // akaj, km uplynie trvanie zvuku
    HAL_Delay(duration_ms);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7fe fd7f 	bl	8000f76 <HAL_Delay>

    // Zastav asova
    HAL_LPTIM_PWM_Stop(&hlptim1);
 8002478:	4803      	ldr	r0, [pc, #12]	@ (8002488 <PlayBeep+0x34>)
 800247a:	f001 fb12 	bl	8003aa2 <HAL_LPTIM_PWM_Stop>
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000384 	.word	0x20000384

0800248c <JumpToBootloader>:

////////////////////this function releases all peripherials and jumps into bootloader/////////////////////////
void JumpToBootloader(void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002492:	b672      	cpsid	i
}
 8002494:	bf00      	nop

    // Interupt disable
    __disable_irq();

    // Reset USB
    USB->CNTR = 0x0003;
 8002496:	4b24      	ldr	r3, [pc, #144]	@ (8002528 <JumpToBootloader+0x9c>)
 8002498:	2203      	movs	r2, #3
 800249a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    // Pheripherial reset
    __HAL_RCC_GPIOC_CLK_DISABLE();
 800249e:	2004      	movs	r0, #4
 80024a0:	f7ff fee0 	bl	8002264 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 80024a4:	2002      	movs	r0, #2
 80024a6:	f7ff fedd 	bl	8002264 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOA_CLK_DISABLE();
 80024aa:	2001      	movs	r0, #1
 80024ac:	f7ff feda 	bl	8002264 <LL_AHB2_GRP1_DisableClock>

    HAL_LPTIM_DeInit(&hlptim1);
 80024b0:	481e      	ldr	r0, [pc, #120]	@ (800252c <JumpToBootloader+0xa0>)
 80024b2:	f001 fa81 	bl	80039b8 <HAL_LPTIM_DeInit>
    HAL_RCC_DeInit();
 80024b6:	f002 f949 	bl	800474c <HAL_RCC_DeInit>

    // systick reset
    SysTick->CTRL = 0;
 80024ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <JumpToBootloader+0xa4>)
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <JumpToBootloader+0xa4>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <JumpToBootloader+0xa4>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
    // Clear all interrupt bits
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]
 80024d0:	e010      	b.n	80024f4 <JumpToBootloader+0x68>
      {
        NVIC->ICER[i] = 0xFFFFFFFF;
 80024d2:	4a18      	ldr	r2, [pc, #96]	@ (8002534 <JumpToBootloader+0xa8>)
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	3320      	adds	r3, #32
 80024d8:	f04f 31ff 	mov.w	r1, #4294967295
 80024dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80024e0:	4a14      	ldr	r2, [pc, #80]	@ (8002534 <JumpToBootloader+0xa8>)
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	3360      	adds	r3, #96	@ 0x60
 80024e6:	f04f 31ff 	mov.w	r1, #4294967295
 80024ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	3301      	adds	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	2b07      	cmp	r3, #7
 80024f8:	d9eb      	bls.n	80024d2 <JumpToBootloader+0x46>
  __ASM volatile ("cpsie i" : : : "memory");
 80024fa:	b662      	cpsie	i
}
 80024fc:	bf00      	nop

      /* Re-enable all interrupts */
      __enable_irq();

      /* Set up the jump to boot loader address + 4 */
      uint32_t jump_address = *(__IO uint32_t *)(BOOT_ADD + 4);
 80024fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <JumpToBootloader+0xac>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	60bb      	str	r3, [r7, #8]

      /* Set the main stack pointer to the boot loader stack */
      __set_MSP(*(uint32_t *)BOOT_ADD);
 8002504:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <JumpToBootloader+0xb0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	f383 8808 	msr	MSP, r3
}
 8002510:	bf00      	nop

      /* Call the function to jump to boot loader location */
      void (*boot_load)(void) = (void (*)(void))(jump_address);
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	607b      	str	r3, [r7, #4]

      //remap memory
      SYSCFG->MEMRMP = 0x01;
 8002516:	4b0a      	ldr	r3, [pc, #40]	@ (8002540 <JumpToBootloader+0xb4>)
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]

      // Now jump to the boot loader
      boot_load();
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4798      	blx	r3
      /* Jump is done successfully */
}
 8002520:	bf00      	nop
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40006800 	.word	0x40006800
 800252c:	20000384 	.word	0x20000384
 8002530:	e000e010 	.word	0xe000e010
 8002534:	e000e100 	.word	0xe000e100
 8002538:	1fff0004 	.word	0x1fff0004
 800253c:	1fff0000 	.word	0x1fff0000
 8002540:	40010000 	.word	0x40010000

08002544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002548:	b672      	cpsid	i
}
 800254a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <Error_Handler+0x8>

08002550 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800256a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800256e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002572:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002576:	bf00      	nop
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_APB1_GRP1_EnableClock>:
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002588:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800258c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800258e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4313      	orrs	r3, r2
 8002596:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800259c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4013      	ands	r3, r2
 80025a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025a4:	68fb      	ldr	r3, [r7, #12]
}
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025c8:	2300      	movs	r3, #0
 80025ca:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002684 <MX_RTC_Init+0xd0>)
 80025d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80025d8:	4b29      	ldr	r3, [pc, #164]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025da:	220f      	movs	r2, #15
 80025dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80025de:	4b28      	ldr	r3, [pc, #160]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025e0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80025e4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80025e6:	4b26      	ldr	r3, [pc, #152]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025ec:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80025f2:	4b23      	ldr	r3, [pc, #140]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80025f8:	4b21      	ldr	r3, [pc, #132]	@ (8002680 <MX_RTC_Init+0xcc>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80025fe:	4820      	ldr	r0, [pc, #128]	@ (8002680 <MX_RTC_Init+0xcc>)
 8002600:	f003 fb4c 	bl	8005c9c <HAL_RTC_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800260a:	f7ff ff9b 	bl	8002544 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800260e:	2300      	movs	r3, #0
 8002610:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002612:	2300      	movs	r3, #0
 8002614:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002616:	2300      	movs	r3, #0
 8002618:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002626:	1d3b      	adds	r3, r7, #4
 8002628:	2201      	movs	r2, #1
 800262a:	4619      	mov	r1, r3
 800262c:	4814      	ldr	r0, [pc, #80]	@ (8002680 <MX_RTC_Init+0xcc>)
 800262e:	f003 fbbf 	bl	8005db0 <HAL_RTC_SetTime>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8002638:	f7ff ff84 	bl	8002544 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800263c:	2301      	movs	r3, #1
 800263e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002640:	2301      	movs	r3, #1
 8002642:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002644:	2301      	movs	r3, #1
 8002646:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002648:	2300      	movs	r3, #0
 800264a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800264c:	463b      	mov	r3, r7
 800264e:	2201      	movs	r2, #1
 8002650:	4619      	mov	r1, r3
 8002652:	480b      	ldr	r0, [pc, #44]	@ (8002680 <MX_RTC_Init+0xcc>)
 8002654:	f003 fc4b 	bl	8005eee <HAL_RTC_SetDate>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800265e:	f7ff ff71 	bl	8002544 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002662:	2200      	movs	r2, #0
 8002664:	2100      	movs	r1, #0
 8002666:	4806      	ldr	r0, [pc, #24]	@ (8002680 <MX_RTC_Init+0xcc>)
 8002668:	f003 fd6c 	bl	8006144 <HAL_RTCEx_SetWakeUpTimer_IT>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002672:	f7ff ff67 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200003f4 	.word	0x200003f4
 8002684:	40002800 	.word	0x40002800

08002688 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b096      	sub	sp, #88	@ 0x58
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002690:	f107 0308 	add.w	r3, r7, #8
 8002694:	2250      	movs	r2, #80	@ 0x50
 8002696:	2100      	movs	r1, #0
 8002698:	4618      	mov	r0, r3
 800269a:	f007 fe14 	bl	800a2c6 <memset>
  if(rtcHandle->Instance==RTC)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a12      	ldr	r2, [pc, #72]	@ (80026ec <HAL_RTC_MspInit+0x64>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d11d      	bne.n	80026e4 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026ac:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80026ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026b4:	f107 0308 	add.w	r3, r7, #8
 80026b8:	4618      	mov	r0, r3
 80026ba:	f003 f868 	bl	800578e <HAL_RCCEx_PeriphCLKConfig>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80026c4:	f7ff ff3e 	bl	8002544 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80026c8:	f7ff ff49 	bl	800255e <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80026cc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80026d0:	f7ff ff56 	bl	8002580 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80026d4:	2200      	movs	r2, #0
 80026d6:	2100      	movs	r1, #0
 80026d8:	2003      	movs	r0, #3
 80026da:	f000 fbc8 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80026de:	2003      	movs	r0, #3
 80026e0:	f000 fbdf 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80026e4:	bf00      	nop
 80026e6:	3758      	adds	r7, #88	@ 0x58
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40002800 	.word	0x40002800

080026f0 <LL_AHB3_GRP1_EnableClock>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80026f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4313      	orrs	r3, r2
 8002706:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4013      	ands	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002714:	68fb      	ldr	r3, [r7, #12]
}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8002728:	463b      	mov	r3, r7
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002730:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002734:	f7ff ffdc 	bl	80026f0 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	2102      	movs	r1, #2
 800273c:	f06f 0001 	mvn.w	r0, #1
 8002740:	f000 fb95 	bl	8002e6e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 2, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	2102      	movs	r1, #2
 8002748:	2005      	movs	r0, #5
 800274a:	f000 fb90 	bl	8002e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800274e:	2005      	movs	r0, #5
 8002750:	f000 fba7 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	202e      	movs	r0, #46	@ 0x2e
 800275a:	f000 fb88 	bl	8002e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800275e:	202e      	movs	r0, #46	@ 0x2e
 8002760:	f000 fb9f 	bl	8002ea2 <HAL_NVIC_EnableIRQ>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8002764:	2300      	movs	r3, #0
 8002766:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8002768:	2300      	movs	r3, #0
 800276a:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800276c:	463b      	mov	r3, r7
 800276e:	4618      	mov	r0, r3
 8002770:	f001 fc0e 	bl	8003f90 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8002774:	f001 fc4e 	bl	8004014 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002778:	bf00      	nop
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002784:	bf00      	nop
 8002786:	e7fd      	b.n	8002784 <NMI_Handler+0x4>

08002788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800278c:	bf00      	nop
 800278e:	e7fd      	b.n	800278c <HardFault_Handler+0x4>

08002790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <MemManage_Handler+0x4>

08002798 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <BusFault_Handler+0x4>

080027a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <UsageFault_Handler+0x4>

080027a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b6:	b480      	push	{r7}
 80027b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027d6:	f000 f9d7 	bl	8002b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}

080027de <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80027e2:	f7fe fff9 	bl	80017d8 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}

080027ea <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80027ea:	b480      	push	{r7}
 80027ec:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80027ee:	bf00      	nop
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80027fc:	f006 fbe4 	bl	8008fc8 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}

08002804 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002808:	f006 fc14 	bl	8009034 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 800280c:	bf00      	nop
 800280e:	bd80      	pop	{r7, pc}

08002810 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002814:	f000 fe08 	bl	8003428 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002818:	bf00      	nop
 800281a:	bd80      	pop	{r7, pc}

0800281c <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8002820:	4802      	ldr	r0, [pc, #8]	@ (800282c <LPTIM2_IRQHandler+0x10>)
 8002822:	f001 f95a 	bl	8003ada <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	200003bc 	.word	0x200003bc

08002830 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return 1;
 8002834:	2301      	movs	r3, #1
}
 8002836:	4618      	mov	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_kill>:

int _kill(int pid, int sig)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800284a:	f007 fd8f 	bl	800a36c <__errno>
 800284e:	4603      	mov	r3, r0
 8002850:	2216      	movs	r2, #22
 8002852:	601a      	str	r2, [r3, #0]
  return -1;
 8002854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_exit>:

void _exit (int status)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002868:	f04f 31ff 	mov.w	r1, #4294967295
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff ffe7 	bl	8002840 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002872:	bf00      	nop
 8002874:	e7fd      	b.n	8002872 <_exit+0x12>

08002876 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e00a      	b.n	800289e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002888:	f3af 8000 	nop.w
 800288c:	4601      	mov	r1, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	60ba      	str	r2, [r7, #8]
 8002894:	b2ca      	uxtb	r2, r1
 8002896:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	3301      	adds	r3, #1
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	dbf0      	blt.n	8002888 <_read+0x12>
  }

  return len;
 80028a6:	687b      	ldr	r3, [r7, #4]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	e009      	b.n	80028d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	60ba      	str	r2, [r7, #8]
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	dbf1      	blt.n	80028c2 <_write+0x12>
  }
  return len;
 80028de:	687b      	ldr	r3, [r7, #4]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <_close>:

int _close(int file)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002910:	605a      	str	r2, [r3, #4]
  return 0;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <_isatty>:

int _isatty(int file)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002928:	2301      	movs	r3, #1
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002936:	b480      	push	{r7}
 8002938:	b085      	sub	sp, #20
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002958:	4a14      	ldr	r2, [pc, #80]	@ (80029ac <_sbrk+0x5c>)
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <_sbrk+0x60>)
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002964:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <_sbrk+0x64>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d102      	bne.n	8002972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800296c:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <_sbrk+0x64>)
 800296e:	4a12      	ldr	r2, [pc, #72]	@ (80029b8 <_sbrk+0x68>)
 8002970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002972:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <_sbrk+0x64>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4413      	add	r3, r2
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	429a      	cmp	r2, r3
 800297e:	d207      	bcs.n	8002990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002980:	f007 fcf4 	bl	800a36c <__errno>
 8002984:	4603      	mov	r3, r0
 8002986:	220c      	movs	r2, #12
 8002988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	e009      	b.n	80029a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002990:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <_sbrk+0x64>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002996:	4b07      	ldr	r3, [pc, #28]	@ (80029b4 <_sbrk+0x64>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4413      	add	r3, r2
 800299e:	4a05      	ldr	r2, [pc, #20]	@ (80029b4 <_sbrk+0x64>)
 80029a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029a2:	68fb      	ldr	r3, [r7, #12]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20030000 	.word	0x20030000
 80029b0:	00000400 	.word	0x00000400
 80029b4:	20000418 	.word	0x20000418
 80029b8:	20000718 	.word	0x20000718

080029bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80029c0:	4b24      	ldr	r3, [pc, #144]	@ (8002a54 <SystemInit+0x98>)
 80029c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c6:	4a23      	ldr	r2, [pc, #140]	@ (8002a54 <SystemInit+0x98>)
 80029c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80029d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80029e8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80029ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029f4:	4b18      	ldr	r3, [pc, #96]	@ (8002a58 <SystemInit+0x9c>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a06:	f023 0305 	bic.w	r3, r3, #5
 8002a0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002a22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a26:	4a0d      	ldr	r2, [pc, #52]	@ (8002a5c <SystemInit+0xa0>)
 8002a28:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002a2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a2e:	4a0b      	ldr	r2, [pc, #44]	@ (8002a5c <SystemInit+0xa0>)
 8002a30:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a40:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002a42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a46:	2200      	movs	r2, #0
 8002a48:	619a      	str	r2, [r3, #24]
}
 8002a4a:	bf00      	nop
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000ed00 	.word	0xe000ed00
 8002a58:	faf6fefb 	.word	0xfaf6fefb
 8002a5c:	22041000 	.word	0x22041000

08002a60 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002a60:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a62:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a64:	3304      	adds	r3, #4

08002a66 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a66:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a68:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002a6a:	d3f9      	bcc.n	8002a60 <CopyDataInit>
  bx lr
 8002a6c:	4770      	bx	lr

08002a6e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002a6e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002a70:	3004      	adds	r0, #4

08002a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002a72:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002a74:	d3fb      	bcc.n	8002a6e <FillZerobss>
  bx lr
 8002a76:	4770      	bx	lr

08002a78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a78:	480c      	ldr	r0, [pc, #48]	@ (8002aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a7a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a7c:	f7ff ff9e 	bl	80029bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002a80:	480b      	ldr	r0, [pc, #44]	@ (8002ab0 <LoopForever+0x6>)
 8002a82:	490c      	ldr	r1, [pc, #48]	@ (8002ab4 <LoopForever+0xa>)
 8002a84:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab8 <LoopForever+0xe>)
 8002a86:	2300      	movs	r3, #0
 8002a88:	f7ff ffed 	bl	8002a66 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002a8c:	480b      	ldr	r0, [pc, #44]	@ (8002abc <LoopForever+0x12>)
 8002a8e:	490c      	ldr	r1, [pc, #48]	@ (8002ac0 <LoopForever+0x16>)
 8002a90:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <LoopForever+0x1a>)
 8002a92:	2300      	movs	r3, #0
 8002a94:	f7ff ffe7 	bl	8002a66 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002a98:	480b      	ldr	r0, [pc, #44]	@ (8002ac8 <LoopForever+0x1e>)
 8002a9a:	490c      	ldr	r1, [pc, #48]	@ (8002acc <LoopForever+0x22>)
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	f7ff ffe8 	bl	8002a72 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002aa2:	f007 fc69 	bl	800a378 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002aa6:	f7ff fbf0 	bl	800228a <main>

08002aaa <LoopForever>:

LoopForever:
  b LoopForever
 8002aaa:	e7fe      	b.n	8002aaa <LoopForever>
  ldr   r0, =_estack
 8002aac:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002ab0:	20000008 	.word	0x20000008
 8002ab4:	200001ec 	.word	0x200001ec
 8002ab8:	0800c71c 	.word	0x0800c71c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002abc:	200301e4 	.word	0x200301e4
 8002ac0:	20030a67 	.word	0x20030a67
 8002ac4:	0800c946 	.word	0x0800c946
  INIT_BSS _sbss, _ebss
 8002ac8:	20000238 	.word	0x20000238
 8002acc:	20000718 	.word	0x20000718

08002ad0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ad0:	e7fe      	b.n	8002ad0 <ADC1_IRQHandler>
	...

08002ad4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ada:	2300      	movs	r3, #0
 8002adc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ade:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <HAL_Init+0x3c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8002b10 <HAL_Init+0x3c>)
 8002ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aea:	2003      	movs	r0, #3
 8002aec:	f000 f9b4 	bl	8002e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002af0:	200f      	movs	r0, #15
 8002af2:	f000 f80f 	bl	8002b14 <HAL_InitTick>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	71fb      	strb	r3, [r7, #7]
 8002b00:	e001      	b.n	8002b06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b02:	f7ff fe0e 	bl	8002722 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b06:	79fb      	ldrb	r3, [r7, #7]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	58004000 	.word	0x58004000

08002b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002b20:	4b17      	ldr	r3, [pc, #92]	@ (8002b80 <HAL_InitTick+0x6c>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d024      	beq.n	8002b72 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b28:	f002 fbcc 	bl	80052c4 <HAL_RCC_GetHCLKFreq>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	4b14      	ldr	r3, [pc, #80]	@ (8002b80 <HAL_InitTick+0x6c>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b38:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 f9ca 	bl	8002eda <HAL_SYSTICK_Config>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10f      	bne.n	8002b6c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b0f      	cmp	r3, #15
 8002b50:	d809      	bhi.n	8002b66 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b52:	2200      	movs	r2, #0
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5a:	f000 f988 	bl	8002e6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <HAL_InitTick+0x70>)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	e007      	b.n	8002b76 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	73fb      	strb	r3, [r7, #15]
 8002b6a:	e004      	b.n	8002b76 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
 8002b70:	e001      	b.n	8002b76 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000010 	.word	0x20000010
 8002b84:	2000000c 	.word	0x2000000c

08002b88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <HAL_IncTick+0x20>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <HAL_IncTick+0x24>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4413      	add	r3, r2
 8002b98:	4a04      	ldr	r2, [pc, #16]	@ (8002bac <HAL_IncTick+0x24>)
 8002b9a:	6013      	str	r3, [r2, #0]
}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	20000010 	.word	0x20000010
 8002bac:	2000041c 	.word	0x2000041c

08002bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb4:	4b03      	ldr	r3, [pc, #12]	@ (8002bc4 <HAL_GetTick+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	2000041c 	.word	0x2000041c

08002bc8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002bcc:	4b03      	ldr	r3, [pc, #12]	@ (8002bdc <HAL_GetTickPrio+0x14>)
 8002bce:	681b      	ldr	r3, [r3, #0]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	2000000c 	.word	0x2000000c

08002be0 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8002be4:	4b03      	ldr	r3, [pc, #12]	@ (8002bf4 <HAL_GetTickFreq+0x14>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	20000010 	.word	0x20000010

08002bf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c08:	4b0c      	ldr	r3, [pc, #48]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x44>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c14:	4013      	ands	r3, r2
 8002c16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c2a:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <__NVIC_SetPriorityGrouping+0x44>)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	60d3      	str	r3, [r2, #12]
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c44:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <__NVIC_GetPriorityGrouping+0x18>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	0a1b      	lsrs	r3, r3, #8
 8002c4a:	f003 0307 	and.w	r3, r3, #7
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	db0b      	blt.n	8002c86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	f003 021f 	and.w	r2, r3, #31
 8002c74:	4907      	ldr	r1, [pc, #28]	@ (8002c94 <__NVIC_EnableIRQ+0x38>)
 8002c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7a:	095b      	lsrs	r3, r3, #5
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	e000e100 	.word	0xe000e100

08002c98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	db12      	blt.n	8002cd0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	f003 021f 	and.w	r2, r3, #31
 8002cb0:	490a      	ldr	r1, [pc, #40]	@ (8002cdc <__NVIC_DisableIRQ+0x44>)
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	2001      	movs	r0, #1
 8002cba:	fa00 f202 	lsl.w	r2, r0, r2
 8002cbe:	3320      	adds	r3, #32
 8002cc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002cc4:	f3bf 8f4f 	dsb	sy
}
 8002cc8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002cca:	f3bf 8f6f 	isb	sy
}
 8002cce:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000e100 	.word	0xe000e100

08002ce0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	db0c      	blt.n	8002d0c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	f003 021f 	and.w	r2, r3, #31
 8002cf8:	4907      	ldr	r1, [pc, #28]	@ (8002d18 <__NVIC_SetPendingIRQ+0x38>)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	095b      	lsrs	r3, r3, #5
 8002d00:	2001      	movs	r0, #1
 8002d02:	fa00 f202 	lsl.w	r2, r0, r2
 8002d06:	3340      	adds	r3, #64	@ 0x40
 8002d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	e000e100 	.word	0xe000e100

08002d1c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	db0c      	blt.n	8002d48 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	f003 021f 	and.w	r2, r3, #31
 8002d34:	4907      	ldr	r1, [pc, #28]	@ (8002d54 <__NVIC_ClearPendingIRQ+0x38>)
 8002d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d42:	3360      	adds	r3, #96	@ 0x60
 8002d44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	e000e100 	.word	0xe000e100

08002d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	6039      	str	r1, [r7, #0]
 8002d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	db0a      	blt.n	8002d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	490c      	ldr	r1, [pc, #48]	@ (8002da4 <__NVIC_SetPriority+0x4c>)
 8002d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d76:	0112      	lsls	r2, r2, #4
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d80:	e00a      	b.n	8002d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	4908      	ldr	r1, [pc, #32]	@ (8002da8 <__NVIC_SetPriority+0x50>)
 8002d88:	79fb      	ldrb	r3, [r7, #7]
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	3b04      	subs	r3, #4
 8002d90:	0112      	lsls	r2, r2, #4
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	440b      	add	r3, r1
 8002d96:	761a      	strb	r2, [r3, #24]
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000e100 	.word	0xe000e100
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b089      	sub	sp, #36	@ 0x24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f1c3 0307 	rsb	r3, r3, #7
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	bf28      	it	cs
 8002dca:	2304      	movcs	r3, #4
 8002dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	2b06      	cmp	r3, #6
 8002dd4:	d902      	bls.n	8002ddc <NVIC_EncodePriority+0x30>
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3b03      	subs	r3, #3
 8002dda:	e000      	b.n	8002dde <NVIC_EncodePriority+0x32>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de0:	f04f 32ff 	mov.w	r2, #4294967295
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43da      	mvns	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	401a      	ands	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002df4:	f04f 31ff 	mov.w	r1, #4294967295
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfe:	43d9      	mvns	r1, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e04:	4313      	orrs	r3, r2
         );
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3724      	adds	r7, #36	@ 0x24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e24:	d301      	bcc.n	8002e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e26:	2301      	movs	r3, #1
 8002e28:	e00f      	b.n	8002e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e54 <SysTick_Config+0x40>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e32:	210f      	movs	r1, #15
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	f7ff ff8e 	bl	8002d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e3c:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <SysTick_Config+0x40>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e42:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <SysTick_Config+0x40>)
 8002e44:	2207      	movs	r2, #7
 8002e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	e000e010 	.word	0xe000e010

08002e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff fec9 	bl	8002bf8 <__NVIC_SetPriorityGrouping>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b086      	sub	sp, #24
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e7c:	f7ff fee0 	bl	8002c40 <__NVIC_GetPriorityGrouping>
 8002e80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	68b9      	ldr	r1, [r7, #8]
 8002e86:	6978      	ldr	r0, [r7, #20]
 8002e88:	f7ff ff90 	bl	8002dac <NVIC_EncodePriority>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e92:	4611      	mov	r1, r2
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff5f 	bl	8002d58 <__NVIC_SetPriority>
}
 8002e9a:	bf00      	nop
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff fed3 	bl	8002c5c <__NVIC_EnableIRQ>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fee3 	bl	8002c98 <__NVIC_DisableIRQ>
}
 8002ed2:	bf00      	nop
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ff96 	bl	8002e14 <SysTick_Config>
 8002ee8:	4603      	mov	r3, r0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	4603      	mov	r3, r0
 8002efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8002efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff feed 	bl	8002ce0 <__NVIC_SetPendingIRQ>
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4603      	mov	r3, r0
 8002f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fefd 	bl	8002d1c <__NVIC_ClearPendingIRQ>
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3a:	e14c      	b.n	80031d6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	2101      	movs	r1, #1
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	fa01 f303 	lsl.w	r3, r1, r3
 8002f48:	4013      	ands	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 813e 	beq.w	80031d0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 0303 	and.w	r3, r3, #3
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d005      	beq.n	8002f6c <HAL_GPIO_Init+0x40>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d130      	bne.n	8002fce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	2203      	movs	r2, #3
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4013      	ands	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43db      	mvns	r3, r3
 8002fac:	693a      	ldr	r2, [r7, #16]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	091b      	lsrs	r3, r3, #4
 8002fb8:	f003 0201 	and.w	r2, r3, #1
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d017      	beq.n	800300a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fea:	43db      	mvns	r3, r3
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d123      	bne.n	800305e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	08da      	lsrs	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3208      	adds	r2, #8
 800301e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f003 0307 	and.w	r3, r3, #7
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	08da      	lsrs	r2, r3, #3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3208      	adds	r2, #8
 8003058:	6939      	ldr	r1, [r7, #16]
 800305a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	2203      	movs	r2, #3
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	4013      	ands	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 0203 	and.w	r2, r3, #3
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 8098 	beq.w	80031d0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80030a0:	4a54      	ldr	r2, [pc, #336]	@ (80031f4 <HAL_GPIO_Init+0x2c8>)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	3302      	adds	r3, #2
 80030a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	220f      	movs	r2, #15
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4013      	ands	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030ca:	d019      	beq.n	8003100 <HAL_GPIO_Init+0x1d4>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a4a      	ldr	r2, [pc, #296]	@ (80031f8 <HAL_GPIO_Init+0x2cc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d013      	beq.n	80030fc <HAL_GPIO_Init+0x1d0>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a49      	ldr	r2, [pc, #292]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00d      	beq.n	80030f8 <HAL_GPIO_Init+0x1cc>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a48      	ldr	r2, [pc, #288]	@ (8003200 <HAL_GPIO_Init+0x2d4>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d007      	beq.n	80030f4 <HAL_GPIO_Init+0x1c8>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a47      	ldr	r2, [pc, #284]	@ (8003204 <HAL_GPIO_Init+0x2d8>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d101      	bne.n	80030f0 <HAL_GPIO_Init+0x1c4>
 80030ec:	2304      	movs	r3, #4
 80030ee:	e008      	b.n	8003102 <HAL_GPIO_Init+0x1d6>
 80030f0:	2307      	movs	r3, #7
 80030f2:	e006      	b.n	8003102 <HAL_GPIO_Init+0x1d6>
 80030f4:	2303      	movs	r3, #3
 80030f6:	e004      	b.n	8003102 <HAL_GPIO_Init+0x1d6>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e002      	b.n	8003102 <HAL_GPIO_Init+0x1d6>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_GPIO_Init+0x1d6>
 8003100:	2300      	movs	r3, #0
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	f002 0203 	and.w	r2, r2, #3
 8003108:	0092      	lsls	r2, r2, #2
 800310a:	4093      	lsls	r3, r2
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003112:	4938      	ldr	r1, [pc, #224]	@ (80031f4 <HAL_GPIO_Init+0x2c8>)
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	089b      	lsrs	r3, r3, #2
 8003118:	3302      	adds	r3, #2
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003120:	4b39      	ldr	r3, [pc, #228]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	43db      	mvns	r3, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4313      	orrs	r3, r2
 8003142:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003144:	4a30      	ldr	r2, [pc, #192]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800314a:	4b2f      	ldr	r3, [pc, #188]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	43db      	mvns	r3, r3
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4013      	ands	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800316e:	4a26      	ldr	r2, [pc, #152]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003174:	4b24      	ldr	r3, [pc, #144]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 8003176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	43db      	mvns	r3, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800319a:	4a1b      	ldr	r2, [pc, #108]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80031a2:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 80031a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	43db      	mvns	r3, r3
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	4013      	ands	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d003      	beq.n	80031c8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031c8:	4a0f      	ldr	r2, [pc, #60]	@ (8003208 <HAL_GPIO_Init+0x2dc>)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	3301      	adds	r3, #1
 80031d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	fa22 f303 	lsr.w	r3, r2, r3
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f47f aeab 	bne.w	8002f3c <HAL_GPIO_Init+0x10>
  }
}
 80031e6:	bf00      	nop
 80031e8:	bf00      	nop
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	40010000 	.word	0x40010000
 80031f8:	48000400 	.word	0x48000400
 80031fc:	48000800 	.word	0x48000800
 8003200:	48000c00 	.word	0x48000c00
 8003204:	48001000 	.word	0x48001000
 8003208:	58000800 	.word	0x58000800

0800320c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800321a:	e0bb      	b.n	8003394 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800321c:	2201      	movs	r2, #1
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	4013      	ands	r3, r2
 8003228:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 80ae 	beq.w	800338e <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003232:	4a5f      	ldr	r2, [pc, #380]	@ (80033b0 <HAL_GPIO_DeInit+0x1a4>)
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	3302      	adds	r3, #2
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4013      	ands	r3, r2
 8003252:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800325a:	d019      	beq.n	8003290 <HAL_GPIO_DeInit+0x84>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a55      	ldr	r2, [pc, #340]	@ (80033b4 <HAL_GPIO_DeInit+0x1a8>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d013      	beq.n	800328c <HAL_GPIO_DeInit+0x80>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a54      	ldr	r2, [pc, #336]	@ (80033b8 <HAL_GPIO_DeInit+0x1ac>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d00d      	beq.n	8003288 <HAL_GPIO_DeInit+0x7c>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a53      	ldr	r2, [pc, #332]	@ (80033bc <HAL_GPIO_DeInit+0x1b0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d007      	beq.n	8003284 <HAL_GPIO_DeInit+0x78>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a52      	ldr	r2, [pc, #328]	@ (80033c0 <HAL_GPIO_DeInit+0x1b4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d101      	bne.n	8003280 <HAL_GPIO_DeInit+0x74>
 800327c:	2304      	movs	r3, #4
 800327e:	e008      	b.n	8003292 <HAL_GPIO_DeInit+0x86>
 8003280:	2307      	movs	r3, #7
 8003282:	e006      	b.n	8003292 <HAL_GPIO_DeInit+0x86>
 8003284:	2303      	movs	r3, #3
 8003286:	e004      	b.n	8003292 <HAL_GPIO_DeInit+0x86>
 8003288:	2302      	movs	r3, #2
 800328a:	e002      	b.n	8003292 <HAL_GPIO_DeInit+0x86>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <HAL_GPIO_DeInit+0x86>
 8003290:	2300      	movs	r3, #0
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	f002 0203 	and.w	r2, r2, #3
 8003298:	0092      	lsls	r2, r2, #2
 800329a:	4093      	lsls	r3, r2
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d136      	bne.n	8003310 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80032a2:	4b48      	ldr	r3, [pc, #288]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032a4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	43db      	mvns	r3, r3
 80032ac:	4945      	ldr	r1, [pc, #276]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80032b4:	4b43      	ldr	r3, [pc, #268]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032b6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	43db      	mvns	r3, r3
 80032be:	4941      	ldr	r1, [pc, #260]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032c0:	4013      	ands	r3, r2
 80032c2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80032c6:	4b3f      	ldr	r3, [pc, #252]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	43db      	mvns	r3, r3
 80032ce:	493d      	ldr	r1, [pc, #244]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80032d4:	4b3b      	ldr	r3, [pc, #236]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	43db      	mvns	r3, r3
 80032dc:	4939      	ldr	r1, [pc, #228]	@ (80033c4 <HAL_GPIO_DeInit+0x1b8>)
 80032de:	4013      	ands	r3, r2
 80032e0:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	220f      	movs	r2, #15
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80032f2:	4a2f      	ldr	r2, [pc, #188]	@ (80033b0 <HAL_GPIO_DeInit+0x1a4>)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	089b      	lsrs	r3, r3, #2
 80032f8:	3302      	adds	r3, #2
 80032fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	43da      	mvns	r2, r3
 8003302:	482b      	ldr	r0, [pc, #172]	@ (80033b0 <HAL_GPIO_DeInit+0x1a4>)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	089b      	lsrs	r3, r3, #2
 8003308:	400a      	ands	r2, r1
 800330a:	3302      	adds	r3, #2
 800330c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	2103      	movs	r1, #3
 800331a:	fa01 f303 	lsl.w	r3, r1, r3
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	08da      	lsrs	r2, r3, #3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3208      	adds	r2, #8
 800332c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	220f      	movs	r2, #15
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	08d2      	lsrs	r2, r2, #3
 8003344:	4019      	ands	r1, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3208      	adds	r2, #8
 800334a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	2103      	movs	r1, #3
 8003358:	fa01 f303 	lsl.w	r3, r1, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	401a      	ands	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	2101      	movs	r1, #1
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	fa01 f303 	lsl.w	r3, r1, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	2103      	movs	r1, #3
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	401a      	ands	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	3301      	adds	r3, #1
 8003392:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	f47f af3d 	bne.w	800321c <HAL_GPIO_DeInit+0x10>
  }
}
 80033a2:	bf00      	nop
 80033a4:	bf00      	nop
 80033a6:	371c      	adds	r7, #28
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	40010000 	.word	0x40010000
 80033b4:	48000400 	.word	0x48000400
 80033b8:	48000800 	.word	0x48000800
 80033bc:	48000c00 	.word	0x48000c00
 80033c0:	48001000 	.word	0x48001000
 80033c4:	58000800 	.word	0x58000800

080033c8 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	887b      	ldrh	r3, [r7, #2]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d002      	beq.n	80033e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
 80033e4:	e001      	b.n	80033ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033e6:	2300      	movs	r3, #0
 80033e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	807b      	strh	r3, [r7, #2]
 8003404:	4613      	mov	r3, r2
 8003406:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003408:	787b      	ldrb	r3, [r7, #1]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800340e:	887a      	ldrh	r2, [r7, #2]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003414:	e002      	b.n	800341c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003416:	887a      	ldrh	r2, [r7, #2]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800342e:	4b0a      	ldr	r3, [pc, #40]	@ (8003458 <HAL_HSEM_IRQHandler+0x30>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8003434:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <HAL_HSEM_IRQHandler+0x30>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	43db      	mvns	r3, r3
 800343c:	4906      	ldr	r1, [pc, #24]	@ (8003458 <HAL_HSEM_IRQHandler+0x30>)
 800343e:	4013      	ands	r3, r2
 8003440:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003442:	4a05      	ldr	r2, [pc, #20]	@ (8003458 <HAL_HSEM_IRQHandler+0x30>)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 f807 	bl	800345c <HAL_HSEM_FreeCallback>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	58001500 	.word	0x58001500

0800345c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e08d      	b.n	800359e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d106      	bne.n	800349c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f7fe fcca 	bl	8001e30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2224      	movs	r2, #36	@ 0x24
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0201 	bic.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d107      	bne.n	80034ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034e6:	609a      	str	r2, [r3, #8]
 80034e8:	e006      	b.n	80034f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80034f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d108      	bne.n	8003512 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800350e:	605a      	str	r2, [r3, #4]
 8003510:	e007      	b.n	8003522 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003520:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003534:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003544:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691a      	ldr	r2, [r3, #16]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	69d9      	ldr	r1, [r3, #28]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1a      	ldr	r2, [r3, #32]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2220      	movs	r2, #32
 800358a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
 80035ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	d138      	bne.n	800362e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e032      	b.n	8003630 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2224      	movs	r2, #36	@ 0x24
 80035d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0201 	bic.w	r2, r2, #1
 80035e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80035f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6819      	ldr	r1, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0201 	orr.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2220      	movs	r2, #32
 800361e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	e000      	b.n	8003630 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b20      	cmp	r3, #32
 8003650:	d139      	bne.n	80036c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003658:	2b01      	cmp	r3, #1
 800365a:	d101      	bne.n	8003660 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800365c:	2302      	movs	r3, #2
 800365e:	e033      	b.n	80036c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2224      	movs	r2, #36	@ 0x24
 800366c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800368e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f042 0201 	orr.w	r2, r2, #1
 80036b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2220      	movs	r2, #32
 80036b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036c2:	2300      	movs	r3, #0
 80036c4:	e000      	b.n	80036c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
  }
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d01e      	beq.n	8003724 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80036e6:	4b13      	ldr	r3, [pc, #76]	@ (8003734 <HAL_IPCC_Init+0x60>)
 80036e8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d102      	bne.n	80036fc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7fe fc20 	bl	8001f3c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80036fc:	68b8      	ldr	r0, [r7, #8]
 80036fe:	f000 f85b 	bl	80037b8 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f82c 	bl	800376c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003722:	e001      	b.n	8003728 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	58000c00 	.word	0x58000c00

08003738 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	4613      	mov	r3, r2
 8003744:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003752:	b480      	push	{r7}
 8003754:	b085      	sub	sp, #20
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	4613      	mov	r3, r2
 800375e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003774:	2300      	movs	r3, #0
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	e00f      	b.n	800379a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	4a0b      	ldr	r2, [pc, #44]	@ (80037b0 <IPCC_SetDefaultCallbacks+0x44>)
 8003784:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	3306      	adds	r3, #6
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	4a08      	ldr	r2, [pc, #32]	@ (80037b4 <IPCC_SetDefaultCallbacks+0x48>)
 8003792:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3301      	adds	r3, #1
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2b05      	cmp	r3, #5
 800379e:	d9ec      	bls.n	800377a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	08003739 	.word	0x08003739
 80037b4:	08003753 	.word	0x08003753

080037b8 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80037cc:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	223f      	movs	r2, #63	@ 0x3f
 80037d2:	609a      	str	r2, [r3, #8]
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <LL_APB1_GRP1_ForceReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80037e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_APB1_GRP2_ForceReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 800380c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003810:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003812:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4313      	orrs	r3, r2
 800381a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_APB1_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8003830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	43db      	mvns	r3, r3
 800383a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800383e:	4013      	ands	r3, r2
 8003840:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <LL_APB1_GRP2_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8003856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800385a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	43db      	mvns	r3, r3
 8003860:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003864:	4013      	ands	r3, r2
 8003866:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e08f      	b.n	80039a6 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d106      	bne.n	80038a6 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f7fe fc39 	bl	8002118 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2202      	movs	r2, #2
 80038aa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d004      	beq.n	80038c8 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80038c6:	d103      	bne.n	80038d0 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f023 031e 	bic.w	r3, r3, #30
 80038ce:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038d8:	4293      	cmp	r3, r2
 80038da:	d005      	beq.n	80038e8 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80038e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80038e6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4b31      	ldr	r3, [pc, #196]	@ (80039b0 <HAL_LPTIM_Init+0x13c>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80038f8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80038fe:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8003904:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800390a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d107      	bne.n	800392a <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8003922:	4313      	orrs	r3, r2
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	4313      	orrs	r3, r2
 8003928:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d004      	beq.n	800393c <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800393a:	d107      	bne.n	800394c <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003944:	4313      	orrs	r3, r2
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003954:	4293      	cmp	r3, r2
 8003956:	d00a      	beq.n	800396e <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003960:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8003966:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a0e      	ldr	r2, [pc, #56]	@ (80039b4 <HAL_LPTIM_Init+0x140>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d108      	bne.n	8003992 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	621a      	str	r2, [r3, #32]
 8003990:	e004      	b.n	800399c <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800399a:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	ff19f1fe 	.word	0xff19f1fe
 80039b4:	40007c00 	.word	0x40007c00

080039b8 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e01a      	b.n	8003a00 <HAL_LPTIM_DeInit+0x48>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2202      	movs	r2, #2
 80039ce:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f9a0 	bl	8003d18 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f95f 	bl	8003c9c <HAL_LPTIM_GetState>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d101      	bne.n	80039e8 <HAL_LPTIM_DeInit+0x30>
  {
    return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e00b      	b.n	8003a00 <HAL_LPTIM_DeInit+0x48>

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7fe fbfd 	bl	80021e8 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Return function status */
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2210      	movs	r2, #16
 8003a42:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003a4c:	2110      	movs	r1, #16
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f932 	bl	8003cb8 <LPTIM_WaitForFlag>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d101      	bne.n	8003a5e <HAL_LPTIM_PWM_Start+0x56>
  {
    return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e01d      	b.n	8003a9a <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2208      	movs	r2, #8
 8003a64:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8003a6e:	2108      	movs	r1, #8
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f921 	bl	8003cb8 <LPTIM_WaitForFlag>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b03      	cmp	r3, #3
 8003a7a:	d101      	bne.n	8003a80 <HAL_LPTIM_PWM_Start+0x78>
  {
    return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e00c      	b.n	8003a9a <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0204 	orr.w	r2, r2, #4
 8003a8e:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_LPTIM_PWM_Stop>:
  * @brief  Stop the LPTIM PWM generation.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2202      	movs	r2, #2
 8003aae:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f930 	bl	8003d18 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f8ef 	bl	8003c9c <HAL_LPTIM_GetState>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d101      	bne.n	8003ac8 <HAL_LPTIM_PWM_Stop+0x26>
  {
    return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e004      	b.n	8003ad2 <HAL_LPTIM_PWM_Stop+0x30>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d10d      	bne.n	8003b0c <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d106      	bne.n	8003b0c <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2201      	movs	r2, #1
 8003b04:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f882 	bl	8003c10 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d10d      	bne.n	8003b36 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d106      	bne.n	8003b36 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f877 	bl	8003c24 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b04      	cmp	r3, #4
 8003b42:	d10d      	bne.n	8003b60 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0304 	and.w	r3, r3, #4
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d106      	bne.n	8003b60 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2204      	movs	r2, #4
 8003b58:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f86c 	bl	8003c38 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d10d      	bne.n	8003b8a <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d106      	bne.n	8003b8a <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2208      	movs	r2, #8
 8003b82:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f861 	bl	8003c4c <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0310 	and.w	r3, r3, #16
 8003b94:	2b10      	cmp	r3, #16
 8003b96:	d10d      	bne.n	8003bb4 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f003 0310 	and.w	r3, r3, #16
 8003ba2:	2b10      	cmp	r3, #16
 8003ba4:	d106      	bne.n	8003bb4 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2210      	movs	r2, #16
 8003bac:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f856 	bl	8003c60 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0320 	and.w	r3, r3, #32
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d10d      	bne.n	8003bde <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0320 	and.w	r3, r3, #32
 8003bcc:	2b20      	cmp	r3, #32
 8003bce:	d106      	bne.n	8003bde <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f84b 	bl	8003c74 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be8:	2b40      	cmp	r3, #64	@ 0x40
 8003bea:	d10d      	bne.n	8003c08 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf6:	2b40      	cmp	r3, #64	@ 0x40
 8003bf8:	d106      	bne.n	8003c08 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2240      	movs	r2, #64	@ 0x40
 8003c00:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f840 	bl	8003c88 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c08:	bf00      	nop
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003caa:	b2db      	uxtb	r3, r3
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8003cc6:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <LPTIM_WaitForFlag+0x58>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a12      	ldr	r2, [pc, #72]	@ (8003d14 <LPTIM_WaitForFlag+0x5c>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	0b9b      	lsrs	r3, r3, #14
 8003cd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cd6:	fb02 f303 	mul.w	r3, r2, r3
 8003cda:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d002      	beq.n	8003d02 <LPTIM_WaitForFlag+0x4a>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1ec      	bne.n	8003cdc <LPTIM_WaitForFlag+0x24>

  return result;
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	20000008 	.word	0x20000008
 8003d14:	d1b71759 	.word	0xd1b71759

08003d18 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08c      	sub	sp, #48	@ 0x30
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d20:	f3ef 8310 	mrs	r3, PRIMASK
 8003d24:	613b      	str	r3, [r7, #16]
  return(result);
 8003d26:	693b      	ldr	r3, [r7, #16]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f383 8810 	msr	PRIMASK, r3
}
 8003d34:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  tmpIER = hlptim->Instance->IER;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  tmpCFGR = hlptim->Instance->CFGR;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCMP = hlptim->Instance->CMP;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	623b      	str	r3, [r7, #32]
  tmpARR = hlptim->Instance->ARR;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	61fb      	str	r3, [r7, #28]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	61bb      	str	r3, [r7, #24]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a3b      	ldr	r2, [pc, #236]	@ (8003e50 <LPTIM_Disable+0x138>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d003      	beq.n	8003d70 <LPTIM_Disable+0x58>
 8003d68:	4a3a      	ldr	r2, [pc, #232]	@ (8003e54 <LPTIM_Disable+0x13c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d009      	beq.n	8003d82 <LPTIM_Disable+0x6a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8003d6e:	e00f      	b.n	8003d90 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8003d70:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8003d74:	f7ff fd34 	bl	80037e0 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8003d78:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8003d7c:	f7ff fd54 	bl	8003828 <LL_APB1_GRP1_ReleaseReset>
      break;
 8003d80:	e006      	b.n	8003d90 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8003d82:	2020      	movs	r0, #32
 8003d84:	f7ff fd3e 	bl	8003804 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8003d88:	2020      	movs	r0, #32
 8003d8a:	f7ff fd60 	bl	800384e <LL_APB1_GRP2_ReleaseReset>
      break;
 8003d8e:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <LPTIM_Disable+0x84>
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d03b      	beq.n	8003e14 <LPTIM_Disable+0xfc>
  {
    if (tmpCMP != 0UL)
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d01a      	beq.n	8003dd8 <LPTIM_Disable+0xc0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0201 	orr.w	r2, r2, #1
 8003db0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6a3a      	ldr	r2, [r7, #32]
 8003db8:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8003dba:	2108      	movs	r1, #8
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ff7b 	bl	8003cb8 <LPTIM_WaitForFlag>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b03      	cmp	r3, #3
 8003dc6:	d103      	bne.n	8003dd0 <LPTIM_Disable+0xb8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2203      	movs	r2, #3
 8003dcc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2208      	movs	r2, #8
 8003dd6:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d01a      	beq.n	8003e14 <LPTIM_Disable+0xfc>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0201 	orr.w	r2, r2, #1
 8003dec:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69fa      	ldr	r2, [r7, #28]
 8003df4:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003df6:	2110      	movs	r1, #16
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ff5d 	bl	8003cb8 <LPTIM_WaitForFlag>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b03      	cmp	r3, #3
 8003e02:	d103      	bne.n	8003e0c <LPTIM_Disable+0xf4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2203      	movs	r2, #3
 8003e08:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2210      	movs	r2, #16
 8003e12:	605a      	str	r2, [r3, #4]
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691a      	ldr	r2, [r3, #16]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0201 	bic.w	r2, r2, #1
 8003e22:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e2a:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e32:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	621a      	str	r2, [r3, #32]
 8003e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e3e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f383 8810 	msr	PRIMASK, r3
}
 8003e46:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8003e48:	bf00      	nop
 8003e4a:	3730      	adds	r7, #48	@ 0x30
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40007c00 	.word	0x40007c00
 8003e54:	40009400 	.word	0x40009400

08003e58 <LL_EXTI_EnableIT_0_31>:
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003e60:	4b06      	ldr	r3, [pc, #24]	@ (8003e7c <LL_EXTI_EnableIT_0_31+0x24>)
 8003e62:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003e66:	4905      	ldr	r1, [pc, #20]	@ (8003e7c <LL_EXTI_EnableIT_0_31+0x24>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	58000800 	.word	0x58000800

08003e80 <LL_EXTI_DisableIT_0_31>:
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003e88:	4b07      	ldr	r3, [pc, #28]	@ (8003ea8 <LL_EXTI_DisableIT_0_31+0x28>)
 8003e8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	4905      	ldr	r1, [pc, #20]	@ (8003ea8 <LL_EXTI_DisableIT_0_31+0x28>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	58000800 	.word	0x58000800

08003eac <LL_C2_EXTI_DisableIT_0_31>:
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 8003eb4:	4b07      	ldr	r3, [pc, #28]	@ (8003ed4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8003eb6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	4905      	ldr	r1, [pc, #20]	@ (8003ed4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	58000800 	.word	0x58000800

08003ed8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003ee0:	4b05      	ldr	r3, [pc, #20]	@ (8003ef8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4904      	ldr	r1, [pc, #16]	@ (8003ef8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	600b      	str	r3, [r1, #0]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	58000800 	.word	0x58000800

08003efc <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003f04:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	4904      	ldr	r1, [pc, #16]	@ (8003f20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	600b      	str	r3, [r1, #0]

}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	58000800 	.word	0x58000800

08003f24 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003f2c:	4b05      	ldr	r3, [pc, #20]	@ (8003f44 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4904      	ldr	r1, [pc, #16]	@ (8003f44 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	58000800 	.word	0x58000800

08003f48 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003f50:	4b06      	ldr	r3, [pc, #24]	@ (8003f6c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	43db      	mvns	r3, r3
 8003f58:	4904      	ldr	r1, [pc, #16]	@ (8003f6c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	604b      	str	r3, [r1, #4]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	58000800 	.word	0x58000800

08003f70 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f74:	4b05      	ldr	r3, [pc, #20]	@ (8003f8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a04      	ldr	r2, [pc, #16]	@ (8003f8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7e:	6013      	str	r3, [r2, #0]
}
 8003f80:	bf00      	nop
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	58000400 	.word	0x58000400

08003f90 <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8003f98:	4b1d      	ldr	r3, [pc, #116]	@ (8004010 <HAL_PWR_ConfigPVD+0x80>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f023 020e 	bic.w	r2, r3, #14
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	491a      	ldr	r1, [pc, #104]	@ (8004010 <HAL_PWR_ConfigPVD+0x80>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */

  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 8003faa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fae:	f7ff ff67 	bl	8003e80 <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 8003fb2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fb6:	f7ff ff79 	bl	8003eac <LL_C2_EXTI_DisableIT_0_31>

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8003fba:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fbe:	f7ff ffc3 	bl	8003f48 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8003fc2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fc6:	f7ff ff99 	bl	8003efc <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8003fd6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fda:	f7ff ff3d 	bl	8003e58 <LL_EXTI_EnableIT_0_31>
  }

  /* Configure the edge */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8003fea:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8003fee:	f7ff ff73 	bl	8003ed8 <LL_EXTI_EnableRisingTrig_0_31>
  }

  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8003ffe:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8004002:	f7ff ff8f 	bl	8003f24 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	58000400 	.word	0x58000400

08004014 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8004018:	4b05      	ldr	r3, [pc, #20]	@ (8004030 <HAL_PWR_EnablePVD+0x1c>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	4a04      	ldr	r2, [pc, #16]	@ (8004030 <HAL_PWR_EnablePVD+0x1c>)
 800401e:	f043 0301 	orr.w	r3, r3, #1
 8004022:	6053      	str	r3, [r2, #4]
}
 8004024:	bf00      	nop
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	58000400 	.word	0x58000400

08004034 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004038:	4b04      	ldr	r3, [pc, #16]	@ (800404c <HAL_PWREx_GetVoltageRange+0x18>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004040:	4618      	mov	r0, r3
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	58000400 	.word	0x58000400

08004050 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004050:	b480      	push	{r7}
 8004052:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800405e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004062:	d101      	bne.n	8004068 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <LL_RCC_HSE_Enable>:
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004086:	6013      	str	r3, [r2, #0]
}
 8004088:	bf00      	nop
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <LL_RCC_HSE_Disable>:
{
 8004092:	b480      	push	{r7}
 8004094:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040a4:	6013      	str	r3, [r2, #0]
}
 80040a6:	bf00      	nop
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_RCC_HSE_IsReady>:
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80040b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040c2:	d101      	bne.n	80040c8 <LL_RCC_HSE_IsReady+0x18>
 80040c4:	2301      	movs	r3, #1
 80040c6:	e000      	b.n	80040ca <LL_RCC_HSE_IsReady+0x1a>
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <LL_RCC_HSI_Enable>:
{
 80040d4:	b480      	push	{r7}
 80040d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80040d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e6:	6013      	str	r3, [r2, #0]
}
 80040e8:	bf00      	nop
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <LL_RCC_HSI_Disable>:
{
 80040f2:	b480      	push	{r7}
 80040f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80040f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004104:	6013      	str	r3, [r2, #0]
}
 8004106:	bf00      	nop
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <LL_RCC_HSI_IsReady>:
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004122:	d101      	bne.n	8004128 <LL_RCC_HSI_IsReady+0x18>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <LL_RCC_HSI_IsReady+0x1a>
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800413c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	061b      	lsls	r3, r3, #24
 800414a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800414e:	4313      	orrs	r3, r2
 8004150:	604b      	str	r3, [r1, #4]
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <LL_RCC_HSI48_Enable>:
{
 800415e:	b480      	push	{r7}
 8004160:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004166:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800416a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800416e:	f043 0301 	orr.w	r3, r3, #1
 8004172:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004176:	bf00      	nop
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <LL_RCC_HSI48_Disable>:
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004188:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800418c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004190:	f023 0301 	bic.w	r3, r3, #1
 8004194:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004198:	bf00      	nop
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <LL_RCC_HSI48_IsReady>:
{
 80041a2:	b480      	push	{r7}
 80041a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80041a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d101      	bne.n	80041ba <LL_RCC_HSI48_IsReady+0x18>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <LL_RCC_HSI48_IsReady+0x1a>
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <LL_RCC_LSE_Enable>:
{
 80041c6:	b480      	push	{r7}
 80041c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80041ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80041de:	bf00      	nop
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <LL_RCC_LSE_Disable>:
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80041ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041f8:	f023 0301 	bic.w	r3, r3, #1
 80041fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004200:	bf00      	nop
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <LL_RCC_LSE_EnableBypass>:
{
 800420a:	b480      	push	{r7}
 800420c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800420e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800421a:	f043 0304 	orr.w	r3, r3, #4
 800421e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004222:	bf00      	nop
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <LL_RCC_LSE_DisableBypass>:
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004238:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800423c:	f023 0304 	bic.w	r3, r3, #4
 8004240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004244:	bf00      	nop
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <LL_RCC_LSE_IsReady>:
{
 800424e:	b480      	push	{r7}
 8004250:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b02      	cmp	r3, #2
 8004260:	d101      	bne.n	8004266 <LL_RCC_LSE_IsReady+0x18>
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <LL_RCC_LSE_IsReady+0x1a>
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <LL_RCC_LSI1_Enable>:
{
 8004272:	b480      	push	{r7}
 8004274:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800427a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800428a:	bf00      	nop
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_RCC_LSI1_Disable>:
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800429c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80042ac:	bf00      	nop
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <LL_RCC_LSI1_IsReady>:
{
 80042b6:	b480      	push	{r7}
 80042b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80042ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d101      	bne.n	80042ce <LL_RCC_LSI1_IsReady+0x18>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <LL_RCC_LSI1_IsReady+0x1a>
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr

080042da <LL_RCC_LSI2_Enable>:
{
 80042da:	b480      	push	{r7}
 80042dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80042de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042ea:	f043 0304 	orr.w	r3, r3, #4
 80042ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80042f2:	bf00      	nop
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <LL_RCC_LSI2_Disable>:
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004308:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800430c:	f023 0304 	bic.w	r3, r3, #4
 8004310:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004314:	bf00      	nop
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <LL_RCC_LSI2_IsReady>:
{
 800431e:	b480      	push	{r7}
 8004320:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800432a:	f003 0308 	and.w	r3, r3, #8
 800432e:	2b08      	cmp	r3, #8
 8004330:	d101      	bne.n	8004336 <LL_RCC_LSI2_IsReady+0x18>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <LL_RCC_LSI2_IsReady+0x1a>
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <LL_RCC_LSI2_SetTrimming>:
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800434a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800434e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004352:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	021b      	lsls	r3, r3, #8
 800435a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <LL_RCC_MSI_Enable>:
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800437e:	f043 0301 	orr.w	r3, r3, #1
 8004382:	6013      	str	r3, [r2, #0]
}
 8004384:	bf00      	nop
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <LL_RCC_MSI_Disable>:
{
 800438e:	b480      	push	{r7}
 8004390:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800439c:	f023 0301 	bic.w	r3, r3, #1
 80043a0:	6013      	str	r3, [r2, #0]
}
 80043a2:	bf00      	nop
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_RCC_MSI_IsReady>:
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80043b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d101      	bne.n	80043c2 <LL_RCC_MSI_IsReady+0x16>
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <LL_RCC_MSI_IsReady+0x18>
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <LL_RCC_MSI_DisablePLLMode>:
{
 80043ce:	b480      	push	{r7}
 80043d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80043d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043dc:	f023 0304 	bic.w	r3, r3, #4
 80043e0:	6013      	str	r3, [r2, #0]
}
 80043e2:	bf00      	nop
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <LL_RCC_MSI_SetRange>:
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80043f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4313      	orrs	r3, r2
 8004406:	600b      	str	r3, [r1, #0]
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <LL_RCC_MSI_GetRange>:
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800441a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004424:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2bb0      	cmp	r3, #176	@ 0xb0
 800442a:	d901      	bls.n	8004430 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800442c:	23b0      	movs	r3, #176	@ 0xb0
 800442e:	607b      	str	r3, [r7, #4]
  return msiRange;
 8004430:	687b      	ldr	r3, [r7, #4]
}
 8004432:	4618      	mov	r0, r3
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <LL_RCC_MSI_SetCalibTrimming>:
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004458:	4313      	orrs	r3, r2
 800445a:	604b      	str	r3, [r1, #4]
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <LL_RCC_SetSysClkSource>:
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004470:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 0203 	bic.w	r2, r3, #3
 800447a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <LL_RCC_GetSysClkSource>:
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
}
 800449e:	4618      	mov	r0, r3
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <LL_RCC_SetAHBPrescaler>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80044b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	608b      	str	r3, [r1, #8]
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <LL_C2_RCC_SetAHBPrescaler>:
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80044d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80044e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <LL_RCC_SetAHB4Prescaler>:
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004504:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004508:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800450c:	f023 020f 	bic.w	r2, r3, #15
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004518:	4313      	orrs	r3, r2
 800451a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <LL_RCC_SetAPB1Prescaler>:
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800453c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4313      	orrs	r3, r2
 8004544:	608b      	str	r3, [r1, #8]
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <LL_RCC_SetAPB2Prescaler>:
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800455a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004564:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4313      	orrs	r3, r2
 800456c:	608b      	str	r3, [r1, #8]
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <LL_RCC_GetAHBPrescaler>:
{
 800457a:	b480      	push	{r7}
 800457c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800457e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004588:	4618      	mov	r0, r3
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <LL_RCC_GetAHB4Prescaler>:
{
 8004592:	b480      	push	{r7}
 8004594:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800459a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80045ae:	b480      	push	{r7}
 80045b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80045b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80045bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045c0:	6013      	str	r3, [r2, #0]
}
 80045c2:	bf00      	nop
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80045d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80045da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045de:	6013      	str	r3, [r2, #0]
}
 80045e0:	bf00      	nop
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80045ea:	b480      	push	{r7}
 80045ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80045ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045fc:	d101      	bne.n	8004602 <LL_RCC_PLL_IsReady+0x18>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <LL_RCC_PLL_IsReady+0x1a>
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800460e:	b480      	push	{r7}
 8004610:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	0a1b      	lsrs	r3, r3, #8
 800461a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800461e:	4618      	mov	r0, r3
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800462c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8004636:	4618      	mov	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004644:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800464e:	4618      	mov	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <LL_RCC_PLLSAI1_IsReady>:
  * @brief  Check if PLLSAI1 Ready
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800465c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004666:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800466a:	d101      	bne.n	8004670 <LL_RCC_PLLSAI1_IsReady+0x18>
 800466c:	2301      	movs	r3, #1
 800466e:	e000      	b.n	8004672 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f003 0303 	and.w	r3, r3, #3
}
 800468a:	4618      	mov	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046a6:	d101      	bne.n	80046ac <LL_RCC_IsActiveFlag_HPRE+0x18>
 80046a8:	2301      	movs	r3, #1
 80046aa:	e000      	b.n	80046ae <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80046bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046c0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80046c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046cc:	d101      	bne.n	80046d2 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e000      	b.n	80046d4 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr

080046de <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80046de:	b480      	push	{r7}
 80046e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80046e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80046ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046f2:	d101      	bne.n	80046f8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004716:	d101      	bne.n	800471c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004718:	2301      	movs	r3, #1
 800471a:	e000      	b.n	800471e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800472c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004736:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800473a:	d101      	bne.n	8004740 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800473c:	2301      	movs	r3, #1
 800473e:	e000      	b.n	8004742 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_RCC_DeInit>:
  *           - Peripheral clocks
  *           - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004752:	f7fe fa2d 	bl	8002bb0 <HAL_GetTick>
 8004756:	6078      	str	r0, [r7, #4]

  /* MSI PLL OFF */
  LL_RCC_MSI_DisablePLLMode();
 8004758:	f7ff fe39 	bl	80043ce <LL_RCC_MSI_DisablePLLMode>

  /* Set MSION bit */
  LL_RCC_MSI_Enable();
 800475c:	f7ff fe08 	bl	8004370 <LL_RCC_MSI_Enable>

  /* Wait till MSI is ready */
  while (LL_RCC_MSI_IsReady() == 0U)
 8004760:	e008      	b.n	8004774 <HAL_RCC_DeInit+0x28>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004762:	f7fe fa25 	bl	8002bb0 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_DeInit+0x28>
    {
      return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e078      	b.n	8004866 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_MSI_IsReady() == 0U)
 8004774:	f7ff fe1a 	bl	80043ac <LL_RCC_MSI_IsReady>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d0f1      	beq.n	8004762 <HAL_RCC_DeInit+0x16>
    }
  }

  /* Set MSIRANGE default value */
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 800477e:	2060      	movs	r0, #96	@ 0x60
 8004780:	f7ff fe34 	bl	80043ec <LL_RCC_MSI_SetRange>

  /* Set MSITRIM bits to the reset value*/
  LL_RCC_MSI_SetCalibTrimming(0);
 8004784:	2000      	movs	r0, #0
 8004786:	f7ff fe5a 	bl	800443e <LL_RCC_MSI_SetCalibTrimming>

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x40U);
 800478a:	2040      	movs	r0, #64	@ 0x40
 800478c:	f7ff fcd2 	bl	8004134 <LL_RCC_HSI_SetCalibTrimming>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004790:	f7fe fa0e 	bl	8002bb0 <HAL_GetTick>
 8004794:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8004796:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800479a:	2200      	movs	r2, #0
 800479c:	609a      	str	r2, [r3, #8]

  /* Wait till MSI is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 800479e:	e00a      	b.n	80047b6 <HAL_RCC_DeInit+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047a0:	f7fe fa06 	bl	8002bb0 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_DeInit+0x6a>
    {
      return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e057      	b.n	8004866 <HAL_RCC_DeInit+0x11a>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80047b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f003 030c 	and.w	r3, r3, #12
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1ed      	bne.n	80047a0 <HAL_RCC_DeInit+0x54>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */
#if defined(SAI1)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON |
 80047c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80047ce:	4b28      	ldr	r3, [pc, #160]	@ (8004870 <HAL_RCC_DeInit+0x124>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	600b      	str	r3, [r1, #0]
#else
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON);
#endif /* SAI1 */

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80047d4:	f7fe f9ec 	bl	8002bb0 <HAL_GetTick>
 80047d8:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLL_IsReady() != 0U)
 80047da:	e008      	b.n	80047ee <HAL_RCC_DeInit+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047dc:	f7fe f9e8 	bl	8002bb0 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_DeInit+0xa2>
    {
      return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e03b      	b.n	8004866 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLL_IsReady() != 0U)
 80047ee:	f7ff fefc 	bl	80045ea <LL_RCC_PLL_IsReady>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f1      	bne.n	80047dc <HAL_RCC_DeInit+0x90>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLN_0);
 80047f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004874 <HAL_RCC_DeInit+0x128>)
 80047fe:	60da      	str	r2, [r3, #12]

#if defined(SAI1)
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004800:	f7fe f9d6 	bl	8002bb0 <HAL_GetTick>
 8004804:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004806:	e008      	b.n	800481a <HAL_RCC_DeInit+0xce>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004808:	f7fe f9d2 	bl	8002bb0 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_DeInit+0xce>
    {
      return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e025      	b.n	8004866 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800481a:	f7ff ff1d 	bl	8004658 <LL_RCC_PLLSAI1_IsReady>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1f1      	bne.n	8004808 <HAL_RCC_DeInit+0xbc>
    }
  }
  /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */
  WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 |
 8004824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004828:	4a12      	ldr	r2, [pc, #72]	@ (8004874 <HAL_RCC_DeInit+0x128>)
 800482a:	611a      	str	r2, [r3, #16]
            RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0);
#endif /* SAI1 */

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 800482c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004830:	2200      	movs	r2, #0
 8004832:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8004834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004838:	f04f 32ff 	mov.w	r2, #4294967295
 800483c:	621a      	str	r2, [r3, #32]

  /* EXTCFGR reset*/
  LL_RCC_WriteReg(EXTCFGR, 0x00030000U);
 800483e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004842:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004846:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 800484a:	4b0b      	ldr	r3, [pc, #44]	@ (8004878 <HAL_RCC_DeInit+0x12c>)
 800484c:	4a0b      	ldr	r2, [pc, #44]	@ (800487c <HAL_RCC_DeInit+0x130>)
 800484e:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004850:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <HAL_RCC_DeInit+0x134>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4618      	mov	r0, r3
 8004856:	f7fe f95d 	bl	8002b14 <HAL_InitTick>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_RCC_DeInit+0x118>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e000      	b.n	8004866 <HAL_RCC_DeInit+0x11a>
  }
  else
  {
    return HAL_OK;
 8004864:	2300      	movs	r3, #0
  }
}
 8004866:	4618      	mov	r0, r3
 8004868:	3708      	adds	r7, #8
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	faeef4ff 	.word	0xfaeef4ff
 8004874:	22040100 	.word	0x22040100
 8004878:	20000008 	.word	0x20000008
 800487c:	003d0900 	.word	0x003d0900
 8004880:	2000000c 	.word	0x2000000c

08004884 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004884:	b590      	push	{r4, r7, lr}
 8004886:	b08d      	sub	sp, #52	@ 0x34
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e363      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 808d 	beq.w	80049be <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048a4:	f7ff fdf4 	bl	8004490 <LL_RCC_GetSysClkSource>
 80048a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048aa:	f7ff fee7 	bl	800467c <LL_RCC_PLL_GetMainSource>
 80048ae:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80048b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <HAL_RCC_OscConfig+0x3e>
 80048b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b8:	2b0c      	cmp	r3, #12
 80048ba:	d147      	bne.n	800494c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80048bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d144      	bne.n	800494c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e347      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80048d2:	f7ff fd9f 	bl	8004414 <LL_RCC_MSI_GetRange>
 80048d6:	4603      	mov	r3, r0
 80048d8:	429c      	cmp	r4, r3
 80048da:	d914      	bls.n	8004906 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 fd03 	bl	80052ec <RCC_SetFlashLatencyFromMSIRange>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e336      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7ff fd79 	bl	80043ec <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fd9d 	bl	800443e <LL_RCC_MSI_SetCalibTrimming>
 8004904:	e013      	b.n	800492e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff fd6e 	bl	80043ec <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff fd92 	bl	800443e <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	4618      	mov	r0, r3
 8004920:	f000 fce4 	bl	80052ec <RCC_SetFlashLatencyFromMSIRange>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e317      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800492e:	f000 fcc9 	bl	80052c4 <HAL_RCC_GetHCLKFreq>
 8004932:	4603      	mov	r3, r0
 8004934:	4aa4      	ldr	r2, [pc, #656]	@ (8004bc8 <HAL_RCC_OscConfig+0x344>)
 8004936:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004938:	4ba4      	ldr	r3, [pc, #656]	@ (8004bcc <HAL_RCC_OscConfig+0x348>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4618      	mov	r0, r3
 800493e:	f7fe f8e9 	bl	8002b14 <HAL_InitTick>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d039      	beq.n	80049bc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e308      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01e      	beq.n	8004992 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004954:	f7ff fd0c 	bl	8004370 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004958:	f7fe f92a 	bl	8002bb0 <HAL_GetTick>
 800495c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004960:	f7fe f926 	bl	8002bb0 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e2f5      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004972:	f7ff fd1b 	bl	80043ac <LL_RCC_MSI_IsReady>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0f1      	beq.n	8004960 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	4618      	mov	r0, r3
 8004982:	f7ff fd33 	bl	80043ec <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	4618      	mov	r0, r3
 800498c:	f7ff fd57 	bl	800443e <LL_RCC_MSI_SetCalibTrimming>
 8004990:	e015      	b.n	80049be <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004992:	f7ff fcfc 	bl	800438e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004996:	f7fe f90b 	bl	8002bb0 <HAL_GetTick>
 800499a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800499c:	e008      	b.n	80049b0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800499e:	f7fe f907 	bl	8002bb0 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e2d6      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80049b0:	f7ff fcfc 	bl	80043ac <LL_RCC_MSI_IsReady>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f1      	bne.n	800499e <HAL_RCC_OscConfig+0x11a>
 80049ba:	e000      	b.n	80049be <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80049bc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d047      	beq.n	8004a5a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049ca:	f7ff fd61 	bl	8004490 <LL_RCC_GetSysClkSource>
 80049ce:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049d0:	f7ff fe54 	bl	800467c <LL_RCC_PLL_GetMainSource>
 80049d4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d005      	beq.n	80049e8 <HAL_RCC_OscConfig+0x164>
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2b0c      	cmp	r3, #12
 80049e0:	d108      	bne.n	80049f4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d105      	bne.n	80049f4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d134      	bne.n	8004a5a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e2b4      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fc:	d102      	bne.n	8004a04 <HAL_RCC_OscConfig+0x180>
 80049fe:	f7ff fb39 	bl	8004074 <LL_RCC_HSE_Enable>
 8004a02:	e001      	b.n	8004a08 <HAL_RCC_OscConfig+0x184>
 8004a04:	f7ff fb45 	bl	8004092 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d012      	beq.n	8004a36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a10:	f7fe f8ce 	bl	8002bb0 <HAL_GetTick>
 8004a14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a18:	f7fe f8ca 	bl	8002bb0 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b64      	cmp	r3, #100	@ 0x64
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e299      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004a2a:	f7ff fb41 	bl	80040b0 <LL_RCC_HSE_IsReady>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0f1      	beq.n	8004a18 <HAL_RCC_OscConfig+0x194>
 8004a34:	e011      	b.n	8004a5a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a36:	f7fe f8bb 	bl	8002bb0 <HAL_GetTick>
 8004a3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a3e:	f7fe f8b7 	bl	8002bb0 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b64      	cmp	r3, #100	@ 0x64
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e286      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004a50:	f7ff fb2e 	bl	80040b0 <LL_RCC_HSE_IsReady>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1f1      	bne.n	8004a3e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d04c      	beq.n	8004b00 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a66:	f7ff fd13 	bl	8004490 <LL_RCC_GetSysClkSource>
 8004a6a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a6c:	f7ff fe06 	bl	800467c <LL_RCC_PLL_GetMainSource>
 8004a70:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d005      	beq.n	8004a84 <HAL_RCC_OscConfig+0x200>
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	2b0c      	cmp	r3, #12
 8004a7c:	d10e      	bne.n	8004a9c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d10b      	bne.n	8004a9c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d101      	bne.n	8004a90 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e266      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff fb4d 	bl	8004134 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004a9a:	e031      	b.n	8004b00 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d019      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aa4:	f7ff fb16 	bl	80040d4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa8:	f7fe f882 	bl	8002bb0 <HAL_GetTick>
 8004aac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ab0:	f7fe f87e 	bl	8002bb0 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e24d      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004ac2:	f7ff fb25 	bl	8004110 <LL_RCC_HSI_IsReady>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0f1      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff fb2f 	bl	8004134 <LL_RCC_HSI_SetCalibTrimming>
 8004ad6:	e013      	b.n	8004b00 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ad8:	f7ff fb0b 	bl	80040f2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004adc:	f7fe f868 	bl	8002bb0 <HAL_GetTick>
 8004ae0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ae4:	f7fe f864 	bl	8002bb0 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e233      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004af6:	f7ff fb0b 	bl	8004110 <LL_RCC_HSI_IsReady>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f1      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 80a3 	beq.w	8004c60 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d076      	beq.n	8004c10 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d046      	beq.n	8004bbc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8004b2e:	f7ff fbc2 	bl	80042b6 <LL_RCC_LSI1_IsReady>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d113      	bne.n	8004b60 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004b38:	f7ff fb9b 	bl	8004272 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b3c:	f7fe f838 	bl	8002bb0 <HAL_GetTick>
 8004b40:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004b44:	f7fe f834 	bl	8002bb0 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e203      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004b56:	f7ff fbae 	bl	80042b6 <LL_RCC_LSI1_IsReady>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f1      	beq.n	8004b44 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004b60:	f7ff fbbb 	bl	80042da <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b64:	f7fe f824 	bl	8002bb0 <HAL_GetTick>
 8004b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004b6c:	f7fe f820 	bl	8002bb0 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e1ef      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004b7e:	f7ff fbce 	bl	800431e <LL_RCC_LSI2_IsReady>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d0f1      	beq.n	8004b6c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff fbd8 	bl	8004342 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004b92:	f7ff fb7f 	bl	8004294 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b96:	f7fe f80b 	bl	8002bb0 <HAL_GetTick>
 8004b9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004b9e:	f7fe f807 	bl	8002bb0 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e1d6      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004bb0:	f7ff fb81 	bl	80042b6 <LL_RCC_LSI1_IsReady>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f1      	bne.n	8004b9e <HAL_RCC_OscConfig+0x31a>
 8004bba:	e051      	b.n	8004c60 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8004bbc:	f7ff fb59 	bl	8004272 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7fd fff6 	bl	8002bb0 <HAL_GetTick>
 8004bc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004bc6:	e00c      	b.n	8004be2 <HAL_RCC_OscConfig+0x35e>
 8004bc8:	20000008 	.word	0x20000008
 8004bcc:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004bd0:	f7fd ffee 	bl	8002bb0 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e1bd      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004be2:	f7ff fb68 	bl	80042b6 <LL_RCC_LSI1_IsReady>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0f1      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8004bec:	f7ff fb86 	bl	80042fc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004bf2:	f7fd ffdd 	bl	8002bb0 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e1ac      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004c04:	f7ff fb8b 	bl	800431e <LL_RCC_LSI2_IsReady>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f1      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x36e>
 8004c0e:	e027      	b.n	8004c60 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004c10:	f7ff fb74 	bl	80042fc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c14:	f7fd ffcc 	bl	8002bb0 <HAL_GetTick>
 8004c18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004c1c:	f7fd ffc8 	bl	8002bb0 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e197      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004c2e:	f7ff fb76 	bl	800431e <LL_RCC_LSI2_IsReady>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f1      	bne.n	8004c1c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004c38:	f7ff fb2c 	bl	8004294 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c3c:	f7fd ffb8 	bl	8002bb0 <HAL_GetTick>
 8004c40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004c44:	f7fd ffb4 	bl	8002bb0 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e183      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004c56:	f7ff fb2e 	bl	80042b6 <LL_RCC_LSI1_IsReady>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1f1      	bne.n	8004c44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d05b      	beq.n	8004d24 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c6c:	4ba7      	ldr	r3, [pc, #668]	@ (8004f0c <HAL_RCC_OscConfig+0x688>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d114      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004c78:	f7ff f97a 	bl	8003f70 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7c:	f7fd ff98 	bl	8002bb0 <HAL_GetTick>
 8004c80:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c84:	f7fd ff94 	bl	8002bb0 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e163      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c96:	4b9d      	ldr	r3, [pc, #628]	@ (8004f0c <HAL_RCC_OscConfig+0x688>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0f0      	beq.n	8004c84 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d102      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x42c>
 8004caa:	f7ff fa8c 	bl	80041c6 <LL_RCC_LSE_Enable>
 8004cae:	e00c      	b.n	8004cca <HAL_RCC_OscConfig+0x446>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b05      	cmp	r3, #5
 8004cb6:	d104      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x43e>
 8004cb8:	f7ff faa7 	bl	800420a <LL_RCC_LSE_EnableBypass>
 8004cbc:	f7ff fa83 	bl	80041c6 <LL_RCC_LSE_Enable>
 8004cc0:	e003      	b.n	8004cca <HAL_RCC_OscConfig+0x446>
 8004cc2:	f7ff fa91 	bl	80041e8 <LL_RCC_LSE_Disable>
 8004cc6:	f7ff fab1 	bl	800422c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d014      	beq.n	8004cfc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd2:	f7fd ff6d 	bl	8002bb0 <HAL_GetTick>
 8004cd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004cd8:	e00a      	b.n	8004cf0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cda:	f7fd ff69 	bl	8002bb0 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e136      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004cf0:	f7ff faad 	bl	800424e <LL_RCC_LSE_IsReady>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0ef      	beq.n	8004cda <HAL_RCC_OscConfig+0x456>
 8004cfa:	e013      	b.n	8004d24 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfc:	f7fd ff58 	bl	8002bb0 <HAL_GetTick>
 8004d00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004d02:	e00a      	b.n	8004d1a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d04:	f7fd ff54 	bl	8002bb0 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e121      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004d1a:	f7ff fa98 	bl	800424e <LL_RCC_LSE_IsReady>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1ef      	bne.n	8004d04 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d02c      	beq.n	8004d8a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d014      	beq.n	8004d62 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d38:	f7ff fa11 	bl	800415e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d3c:	f7fd ff38 	bl	8002bb0 <HAL_GetTick>
 8004d40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d44:	f7fd ff34 	bl	8002bb0 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e103      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004d56:	f7ff fa24 	bl	80041a2 <LL_RCC_HSI48_IsReady>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f1      	beq.n	8004d44 <HAL_RCC_OscConfig+0x4c0>
 8004d60:	e013      	b.n	8004d8a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d62:	f7ff fa0d 	bl	8004180 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d66:	f7fd ff23 	bl	8002bb0 <HAL_GetTick>
 8004d6a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004d6c:	e008      	b.n	8004d80 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d6e:	f7fd ff1f 	bl	8002bb0 <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e0ee      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004d80:	f7ff fa0f 	bl	80041a2 <LL_RCC_HSI48_IsReady>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f1      	bne.n	8004d6e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 80e4 	beq.w	8004f5c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d94:	f7ff fb7c 	bl	8004490 <LL_RCC_GetSysClkSource>
 8004d98:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	f040 80b4 	bne.w	8004f14 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f003 0203 	and.w	r2, r3, #3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d123      	bne.n	8004e02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d11c      	bne.n	8004e02 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	0a1b      	lsrs	r3, r3, #8
 8004dcc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d114      	bne.n	8004e02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d10d      	bne.n	8004e02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d106      	bne.n	8004e02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d05d      	beq.n	8004ebe <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b0c      	cmp	r3, #12
 8004e06:	d058      	beq.n	8004eba <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e0a1      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e1a:	f7ff fbd7 	bl	80045cc <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e1e:	f7fd fec7 	bl	8002bb0 <HAL_GetTick>
 8004e22:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e26:	f7fd fec3 	bl	8002bb0 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e092      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1ef      	bne.n	8004e26 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	4b30      	ldr	r3, [pc, #192]	@ (8004f10 <HAL_RCC_OscConfig+0x68c>)
 8004e4e:	4013      	ands	r3, r2
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e58:	4311      	orrs	r1, r2
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e5e:	0212      	lsls	r2, r2, #8
 8004e60:	4311      	orrs	r1, r2
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e66:	4311      	orrs	r1, r2
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004e6c:	4311      	orrs	r1, r2
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004e72:	430a      	orrs	r2, r1
 8004e74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e7c:	f7ff fb97 	bl	80045ae <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e90:	f7fd fe8e 	bl	8002bb0 <HAL_GetTick>
 8004e94:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e96:	e008      	b.n	8004eaa <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e98:	f7fd fe8a 	bl	8002bb0 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e059      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004eaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d0ef      	beq.n	8004e98 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004eb8:	e050      	b.n	8004f5c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e04f      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d147      	bne.n	8004f5c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ecc:	f7ff fb6f 	bl	80045ae <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ede:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ee0:	f7fd fe66 	bl	8002bb0 <HAL_GetTick>
 8004ee4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee8:	f7fd fe62 	bl	8002bb0 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e031      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d0ef      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x664>
 8004f08:	e028      	b.n	8004f5c <HAL_RCC_OscConfig+0x6d8>
 8004f0a:	bf00      	nop
 8004f0c:	58000400 	.word	0x58000400
 8004f10:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	2b0c      	cmp	r3, #12
 8004f18:	d01e      	beq.n	8004f58 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f1a:	f7ff fb57 	bl	80045cc <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f1e:	f7fd fe47 	bl	8002bb0 <HAL_GetTick>
 8004f22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f24:	e008      	b.n	8004f38 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f26:	f7fd fe43 	bl	8002bb0 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d901      	bls.n	8004f38 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e012      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1ef      	bne.n	8004f26 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004f50:	4b05      	ldr	r3, [pc, #20]	@ (8004f68 <HAL_RCC_OscConfig+0x6e4>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	60cb      	str	r3, [r1, #12]
 8004f56:	e001      	b.n	8004f5c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3734      	adds	r7, #52	@ 0x34
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd90      	pop	{r4, r7, pc}
 8004f66:	bf00      	nop
 8004f68:	eefefffc 	.word	0xeefefffc

08004f6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d101      	bne.n	8004f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e12d      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f80:	4b98      	ldr	r3, [pc, #608]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d91b      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8e:	4b95      	ldr	r3, [pc, #596]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f023 0207 	bic.w	r2, r3, #7
 8004f96:	4993      	ldr	r1, [pc, #588]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9e:	f7fd fe07 	bl	8002bb0 <HAL_GetTick>
 8004fa2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa4:	e008      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004fa6:	f7fd fe03 	bl	8002bb0 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d901      	bls.n	8004fb8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e111      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d1ef      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d016      	beq.n	8005000 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fa66 	bl	80044a8 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004fdc:	f7fd fde8 	bl	8002bb0 <HAL_GetTick>
 8004fe0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004fe4:	f7fd fde4 	bl	8002bb0 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e0f2      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004ff6:	f7ff fb4d 	bl	8004694 <LL_RCC_IsActiveFlag_HPRE>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0f1      	beq.n	8004fe4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0320 	and.w	r3, r3, #32
 8005008:	2b00      	cmp	r3, #0
 800500a:	d016      	beq.n	800503a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fa5d 	bl	80044d0 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005016:	f7fd fdcb 	bl	8002bb0 <HAL_GetTick>
 800501a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800501c:	e008      	b.n	8005030 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800501e:	f7fd fdc7 	bl	8002bb0 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d901      	bls.n	8005030 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e0d5      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005030:	f7ff fb42 	bl	80046b8 <LL_RCC_IsActiveFlag_C2HPRE>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0f1      	beq.n	800501e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005042:	2b00      	cmp	r3, #0
 8005044:	d016      	beq.n	8005074 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff fa56 	bl	80044fc <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005050:	f7fd fdae 	bl	8002bb0 <HAL_GetTick>
 8005054:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005056:	e008      	b.n	800506a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005058:	f7fd fdaa 	bl	8002bb0 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e0b8      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800506a:	f7ff fb38 	bl	80046de <LL_RCC_IsActiveFlag_SHDHPRE>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0f1      	beq.n	8005058 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d016      	beq.n	80050ae <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	4618      	mov	r0, r3
 8005086:	f7ff fa50 	bl	800452a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800508a:	f7fd fd91 	bl	8002bb0 <HAL_GetTick>
 800508e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005090:	e008      	b.n	80050a4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005092:	f7fd fd8d 	bl	8002bb0 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e09b      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80050a4:	f7ff fb2e 	bl	8004704 <LL_RCC_IsActiveFlag_PPRE1>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0f1      	beq.n	8005092 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0308 	and.w	r3, r3, #8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d017      	beq.n	80050ea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff fa46 	bl	8004552 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80050c6:	f7fd fd73 	bl	8002bb0 <HAL_GetTick>
 80050ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80050ce:	f7fd fd6f 	bl	8002bb0 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e07d      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80050e0:	f7ff fb22 	bl	8004728 <LL_RCC_IsActiveFlag_PPRE2>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0f1      	beq.n	80050ce <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d043      	beq.n	800517e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d106      	bne.n	800510c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80050fe:	f7fe ffd7 	bl	80040b0 <LL_RCC_HSE_IsReady>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d11e      	bne.n	8005146 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e067      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b03      	cmp	r3, #3
 8005112:	d106      	bne.n	8005122 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005114:	f7ff fa69 	bl	80045ea <LL_RCC_PLL_IsReady>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d113      	bne.n	8005146 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e05c      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800512a:	f7ff f93f 	bl	80043ac <LL_RCC_MSI_IsReady>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d108      	bne.n	8005146 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e051      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005138:	f7fe ffea 	bl	8004110 <LL_RCC_HSI_IsReady>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e04a      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff f98c 	bl	8004468 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005150:	f7fd fd2e 	bl	8002bb0 <HAL_GetTick>
 8005154:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005156:	e00a      	b.n	800516e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005158:	f7fd fd2a 	bl	8002bb0 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005166:	4293      	cmp	r3, r2
 8005168:	d901      	bls.n	800516e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e036      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800516e:	f7ff f98f 	bl	8004490 <LL_RCC_GetSysClkSource>
 8005172:	4602      	mov	r2, r0
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	429a      	cmp	r2, r3
 800517c:	d1ec      	bne.n	8005158 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800517e:	4b19      	ldr	r3, [pc, #100]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	429a      	cmp	r2, r3
 800518a:	d21b      	bcs.n	80051c4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800518c:	4b15      	ldr	r3, [pc, #84]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f023 0207 	bic.w	r2, r3, #7
 8005194:	4913      	ldr	r1, [pc, #76]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	4313      	orrs	r3, r2
 800519a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800519c:	f7fd fd08 	bl	8002bb0 <HAL_GetTick>
 80051a0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80051a4:	f7fd fd04 	bl	8002bb0 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e012      	b.n	80051dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051b6:	4b0b      	ldr	r3, [pc, #44]	@ (80051e4 <HAL_RCC_ClockConfig+0x278>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d1ef      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80051c4:	f000 f87e 	bl	80052c4 <HAL_RCC_GetHCLKFreq>
 80051c8:	4603      	mov	r3, r0
 80051ca:	4a07      	ldr	r2, [pc, #28]	@ (80051e8 <HAL_RCC_ClockConfig+0x27c>)
 80051cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80051ce:	f7fd fcfb 	bl	8002bc8 <HAL_GetTickPrio>
 80051d2:	4603      	mov	r3, r0
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fd fc9d 	bl	8002b14 <HAL_InitTick>
 80051da:	4603      	mov	r3, r0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	58004000 	.word	0x58004000
 80051e8:	20000008 	.word	0x20000008

080051ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051ec:	b590      	push	{r4, r7, lr}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051f2:	f7ff f94d 	bl	8004490 <LL_RCC_GetSysClkSource>
 80051f6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10a      	bne.n	8005214 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80051fe:	f7ff f909 	bl	8004414 <LL_RCC_MSI_GetRange>
 8005202:	4603      	mov	r3, r0
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	4a2b      	ldr	r2, [pc, #172]	@ (80052b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800520c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005210:	60fb      	str	r3, [r7, #12]
 8005212:	e04b      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b04      	cmp	r3, #4
 8005218:	d102      	bne.n	8005220 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800521a:	4b28      	ldr	r3, [pc, #160]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xd0>)
 800521c:	60fb      	str	r3, [r7, #12]
 800521e:	e045      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b08      	cmp	r3, #8
 8005224:	d10a      	bne.n	800523c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005226:	f7fe ff13 	bl	8004050 <LL_RCC_HSE_IsEnabledDiv2>
 800522a:	4603      	mov	r3, r0
 800522c:	2b01      	cmp	r3, #1
 800522e:	d102      	bne.n	8005236 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005230:	4b22      	ldr	r3, [pc, #136]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005232:	60fb      	str	r3, [r7, #12]
 8005234:	e03a      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005236:	4b22      	ldr	r3, [pc, #136]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	e037      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800523c:	f7ff fa1e 	bl	800467c <LL_RCC_PLL_GetMainSource>
 8005240:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b02      	cmp	r3, #2
 8005246:	d003      	beq.n	8005250 <HAL_RCC_GetSysClockFreq+0x64>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b03      	cmp	r3, #3
 800524c:	d003      	beq.n	8005256 <HAL_RCC_GetSysClockFreq+0x6a>
 800524e:	e00d      	b.n	800526c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005250:	4b1a      	ldr	r3, [pc, #104]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005252:	60bb      	str	r3, [r7, #8]
        break;
 8005254:	e015      	b.n	8005282 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005256:	f7fe fefb 	bl	8004050 <LL_RCC_HSE_IsEnabledDiv2>
 800525a:	4603      	mov	r3, r0
 800525c:	2b01      	cmp	r3, #1
 800525e:	d102      	bne.n	8005266 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005260:	4b16      	ldr	r3, [pc, #88]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005262:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005264:	e00d      	b.n	8005282 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005266:	4b16      	ldr	r3, [pc, #88]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005268:	60bb      	str	r3, [r7, #8]
        break;
 800526a:	e00a      	b.n	8005282 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800526c:	f7ff f8d2 	bl	8004414 <LL_RCC_MSI_GetRange>
 8005270:	4603      	mov	r3, r0
 8005272:	091b      	lsrs	r3, r3, #4
 8005274:	f003 030f 	and.w	r3, r3, #15
 8005278:	4a0f      	ldr	r2, [pc, #60]	@ (80052b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800527a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800527e:	60bb      	str	r3, [r7, #8]
        break;
 8005280:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005282:	f7ff f9c4 	bl	800460e <LL_RCC_PLL_GetN>
 8005286:	4602      	mov	r2, r0
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	fb03 f402 	mul.w	r4, r3, r2
 800528e:	f7ff f9d7 	bl	8004640 <LL_RCC_PLL_GetDivider>
 8005292:	4603      	mov	r3, r0
 8005294:	091b      	lsrs	r3, r3, #4
 8005296:	3301      	adds	r3, #1
 8005298:	fbb4 f4f3 	udiv	r4, r4, r3
 800529c:	f7ff f9c4 	bl	8004628 <LL_RCC_PLL_GetR>
 80052a0:	4603      	mov	r3, r0
 80052a2:	0f5b      	lsrs	r3, r3, #29
 80052a4:	3301      	adds	r3, #1
 80052a6:	fbb4 f3f3 	udiv	r3, r4, r3
 80052aa:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80052ac:	68fb      	ldr	r3, [r7, #12]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd90      	pop	{r4, r7, pc}
 80052b6:	bf00      	nop
 80052b8:	0800c32c 	.word	0x0800c32c
 80052bc:	00f42400 	.word	0x00f42400
 80052c0:	01e84800 	.word	0x01e84800

080052c4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052c4:	b598      	push	{r3, r4, r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80052c8:	f7ff ff90 	bl	80051ec <HAL_RCC_GetSysClockFreq>
 80052cc:	4604      	mov	r4, r0
 80052ce:	f7ff f954 	bl	800457a <LL_RCC_GetAHBPrescaler>
 80052d2:	4603      	mov	r3, r0
 80052d4:	091b      	lsrs	r3, r3, #4
 80052d6:	f003 030f 	and.w	r3, r3, #15
 80052da:	4a03      	ldr	r2, [pc, #12]	@ (80052e8 <HAL_RCC_GetHCLKFreq+0x24>)
 80052dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052e0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	bd98      	pop	{r3, r4, r7, pc}
 80052e8:	0800c2ec 	.word	0x0800c2ec

080052ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80052ec:	b590      	push	{r4, r7, lr}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2bb0      	cmp	r3, #176	@ 0xb0
 80052f8:	d903      	bls.n	8005302 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80052fa:	4b15      	ldr	r3, [pc, #84]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	e007      	b.n	8005312 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	091b      	lsrs	r3, r3, #4
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	4a11      	ldr	r2, [pc, #68]	@ (8005350 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800530c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005310:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005312:	f7ff f93e 	bl	8004592 <LL_RCC_GetAHB4Prescaler>
 8005316:	4603      	mov	r3, r0
 8005318:	091b      	lsrs	r3, r3, #4
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	4a0d      	ldr	r2, [pc, #52]	@ (8005354 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	fbb2 f3f3 	udiv	r3, r2, r3
 800532a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	4a0a      	ldr	r2, [pc, #40]	@ (8005358 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005330:	fba2 2303 	umull	r2, r3, r2, r3
 8005334:	0c9c      	lsrs	r4, r3, #18
 8005336:	f7fe fe7d 	bl	8004034 <HAL_PWREx_GetVoltageRange>
 800533a:	4603      	mov	r3, r0
 800533c:	4619      	mov	r1, r3
 800533e:	4620      	mov	r0, r4
 8005340:	f000 f80c 	bl	800535c <RCC_SetFlashLatency>
 8005344:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005346:	4618      	mov	r0, r3
 8005348:	3714      	adds	r7, #20
 800534a:	46bd      	mov	sp, r7
 800534c:	bd90      	pop	{r4, r7, pc}
 800534e:	bf00      	nop
 8005350:	0800c32c 	.word	0x0800c32c
 8005354:	0800c2ec 	.word	0x0800c2ec
 8005358:	431bde83 	.word	0x431bde83

0800535c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800535c:	b590      	push	{r4, r7, lr}
 800535e:	b093      	sub	sp, #76	@ 0x4c
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005366:	4b37      	ldr	r3, [pc, #220]	@ (8005444 <RCC_SetFlashLatency+0xe8>)
 8005368:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800536c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800536e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005372:	4a35      	ldr	r2, [pc, #212]	@ (8005448 <RCC_SetFlashLatency+0xec>)
 8005374:	f107 031c 	add.w	r3, r7, #28
 8005378:	ca07      	ldmia	r2, {r0, r1, r2}
 800537a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800537e:	4b33      	ldr	r3, [pc, #204]	@ (800544c <RCC_SetFlashLatency+0xf0>)
 8005380:	f107 040c 	add.w	r4, r7, #12
 8005384:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005386:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800538a:	2300      	movs	r3, #0
 800538c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005394:	d11a      	bne.n	80053cc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005396:	2300      	movs	r3, #0
 8005398:	643b      	str	r3, [r7, #64]	@ 0x40
 800539a:	e013      	b.n	80053c4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800539c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	3348      	adds	r3, #72	@ 0x48
 80053a2:	443b      	add	r3, r7
 80053a4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d807      	bhi.n	80053be <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80053ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	3348      	adds	r3, #72	@ 0x48
 80053b4:	443b      	add	r3, r7
 80053b6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80053ba:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80053bc:	e020      	b.n	8005400 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80053be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053c0:	3301      	adds	r3, #1
 80053c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80053c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053c6:	2b03      	cmp	r3, #3
 80053c8:	d9e8      	bls.n	800539c <RCC_SetFlashLatency+0x40>
 80053ca:	e019      	b.n	8005400 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80053cc:	2300      	movs	r3, #0
 80053ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053d0:	e013      	b.n	80053fa <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80053d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	3348      	adds	r3, #72	@ 0x48
 80053d8:	443b      	add	r3, r7
 80053da:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d807      	bhi.n	80053f4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80053e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	3348      	adds	r3, #72	@ 0x48
 80053ea:	443b      	add	r3, r7
 80053ec:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80053f0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80053f2:	e005      	b.n	8005400 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80053f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053f6:	3301      	adds	r3, #1
 80053f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d9e8      	bls.n	80053d2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005400:	4b13      	ldr	r3, [pc, #76]	@ (8005450 <RCC_SetFlashLatency+0xf4>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f023 0207 	bic.w	r2, r3, #7
 8005408:	4911      	ldr	r1, [pc, #68]	@ (8005450 <RCC_SetFlashLatency+0xf4>)
 800540a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800540c:	4313      	orrs	r3, r2
 800540e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005410:	f7fd fbce 	bl	8002bb0 <HAL_GetTick>
 8005414:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005416:	e008      	b.n	800542a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005418:	f7fd fbca 	bl	8002bb0 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e007      	b.n	800543a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800542a:	4b09      	ldr	r3, [pc, #36]	@ (8005450 <RCC_SetFlashLatency+0xf4>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005434:	429a      	cmp	r2, r3
 8005436:	d1ef      	bne.n	8005418 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	374c      	adds	r7, #76	@ 0x4c
 800543e:	46bd      	mov	sp, r7
 8005440:	bd90      	pop	{r4, r7, pc}
 8005442:	bf00      	nop
 8005444:	0800c14c 	.word	0x0800c14c
 8005448:	0800c15c 	.word	0x0800c15c
 800544c:	0800c168 	.word	0x0800c168
 8005450:	58004000 	.word	0x58004000

08005454 <LL_RCC_LSE_IsEnabled>:
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800545c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <LL_RCC_LSE_IsEnabled+0x18>
 8005468:	2301      	movs	r3, #1
 800546a:	e000      	b.n	800546e <LL_RCC_LSE_IsEnabled+0x1a>
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <LL_RCC_LSE_IsReady>:
{
 8005478:	b480      	push	{r7}
 800547a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800547c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b02      	cmp	r3, #2
 800548a:	d101      	bne.n	8005490 <LL_RCC_LSE_IsReady+0x18>
 800548c:	2301      	movs	r3, #1
 800548e:	e000      	b.n	8005492 <LL_RCC_LSE_IsReady+0x1a>
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <LL_RCC_SetRFWKPClockSource>:
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80054a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <LL_RCC_SetSMPSClockSource>:
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80054d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d6:	f023 0203 	bic.w	r2, r3, #3
 80054da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <LL_RCC_SetSMPSPrescaler>:
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80054f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005502:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4313      	orrs	r3, r2
 800550a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <LL_RCC_SetUSARTClockSource>:
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8005520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005528:	f023 0203 	bic.w	r2, r3, #3
 800552c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <LL_RCC_SetLPUARTClockSource>:
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800554c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005554:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005558:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <LL_RCC_SetI2CClockSource>:
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800557c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	091b      	lsrs	r3, r3, #4
 8005584:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005588:	43db      	mvns	r3, r3
 800558a:	401a      	ands	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005594:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <LL_RCC_SetLPTIMClockSource>:
{
 80055aa:	b480      	push	{r7}
 80055ac:	b083      	sub	sp, #12
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80055b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	0c1b      	lsrs	r3, r3, #16
 80055be:	041b      	lsls	r3, r3, #16
 80055c0:	43db      	mvns	r3, r3
 80055c2:	401a      	ands	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	041b      	lsls	r3, r3, #16
 80055c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80055d2:	bf00      	nop
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <LL_RCC_SetSAIClockSource>:
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80055e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80055f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80055fe:	bf00      	nop
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <LL_RCC_SetRNGClockSource>:
{
 800560a:	b480      	push	{r7}
 800560c:	b083      	sub	sp, #12
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800561e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4313      	orrs	r3, r2
 8005626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <LL_RCC_SetCLK48ClockSource>:
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800563e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005646:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800564a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <LL_RCC_SetUSBClockSource>:
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b082      	sub	sp, #8
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7ff ffe3 	bl	8005636 <LL_RCC_SetCLK48ClockSource>
}
 8005670:	bf00      	nop
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <LL_RCC_SetADCClockSource>:
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005688:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800568c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <LL_RCC_SetRTCClockSource>:
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80056ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <LL_RCC_GetRTCClockSource>:
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80056d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <LL_RCC_ForceBackupDomainReset>:
{
 80056ea:	b480      	push	{r7}
 80056ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80056ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005702:	bf00      	nop
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <LL_RCC_ReleaseBackupDomainReset>:
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005718:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800571c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr

0800572e <LL_RCC_PLLSAI1_Enable>:
{
 800572e:	b480      	push	{r7}
 8005730:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800573c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005740:	6013      	str	r3, [r2, #0]
}
 8005742:	bf00      	nop
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <LL_RCC_PLLSAI1_Disable>:
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005750:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800575a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800575e:	6013      	str	r3, [r2, #0]
}
 8005760:	bf00      	nop
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <LL_RCC_PLLSAI1_IsReady>:
{
 800576a:	b480      	push	{r7}
 800576c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800576e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800577c:	d101      	bne.n	8005782 <LL_RCC_PLLSAI1_IsReady+0x18>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b088      	sub	sp, #32
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005796:	2300      	movs	r3, #0
 8005798:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800579a:	2300      	movs	r3, #0
 800579c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d034      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80057b2:	d021      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80057b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80057b8:	d81b      	bhi.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057be:	d01d      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80057c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057c4:	d815      	bhi.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00b      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80057ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ce:	d110      	bne.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80057d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057de:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80057e0:	e00d      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	3304      	adds	r3, #4
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 f947 	bl	8005a7a <RCCEx_PLLSAI1_ConfigNP>
 80057ec:	4603      	mov	r3, r0
 80057ee:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80057f0:	e005      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	77fb      	strb	r3, [r7, #31]
        break;
 80057f6:	e002      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80057f8:	bf00      	nop
 80057fa:	e000      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80057fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fe:	7ffb      	ldrb	r3, [r7, #31]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d105      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff fee8 	bl	80055de <LL_RCC_SetSAIClockSource>
 800580e:	e001      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005810:	7ffb      	ldrb	r3, [r7, #31]
 8005812:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800581c:	2b00      	cmp	r3, #0
 800581e:	d046      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8005820:	f7ff ff56 	bl	80056d0 <LL_RCC_GetRTCClockSource>
 8005824:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	429a      	cmp	r2, r3
 800582e:	d03c      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005830:	f7fe fb9e 	bl	8003f70 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d105      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583e:	4618      	mov	r0, r3
 8005840:	f7ff ff30 	bl	80056a4 <LL_RCC_SetRTCClockSource>
 8005844:	e02e      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005846:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800584a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005850:	f7ff ff4b 	bl	80056ea <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005854:	f7ff ff5a 	bl	800570c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005866:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005870:	f7ff fdf0 	bl	8005454 <LL_RCC_LSE_IsEnabled>
 8005874:	4603      	mov	r3, r0
 8005876:	2b01      	cmp	r3, #1
 8005878:	d114      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800587a:	f7fd f999 	bl	8002bb0 <HAL_GetTick>
 800587e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005880:	e00b      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005882:	f7fd f995 	bl	8002bb0 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005890:	4293      	cmp	r3, r2
 8005892:	d902      	bls.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	77fb      	strb	r3, [r7, #31]
              break;
 8005898:	e004      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800589a:	f7ff fded 	bl	8005478 <LL_RCC_LSE_IsReady>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d1ee      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80058a4:	7ffb      	ldrb	r3, [r7, #31]
 80058a6:	77bb      	strb	r3, [r7, #30]
 80058a8:	e001      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058aa:	7ffb      	ldrb	r3, [r7, #31]
 80058ac:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d004      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	4618      	mov	r0, r3
 80058c0:	f7ff fe2a 	bl	8005518 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d004      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7ff fe35 	bl	8005544 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0310 	and.w	r3, r3, #16
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d004      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff fe5d 	bl	80055aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0320 	and.w	r3, r3, #32
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d004      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff fe52 	bl	80055aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b00      	cmp	r3, #0
 8005910:	d004      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff fe2a 	bl	8005570 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b00      	cmp	r3, #0
 8005926:	d004      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592c:	4618      	mov	r0, r3
 800592e:	f7ff fe1f 	bl	8005570 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800593a:	2b00      	cmp	r3, #0
 800593c:	d022      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff fe8d 	bl	8005662 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800594c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005950:	d107      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8005952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800595c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005960:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005966:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800596a:	d10b      	bne.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3304      	adds	r3, #4
 8005970:	4618      	mov	r0, r3
 8005972:	f000 f8dd 	bl	8005b30 <RCCEx_PLLSAI1_ConfigNQ>
 8005976:	4603      	mov	r3, r0
 8005978:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800597a:	7ffb      	ldrb	r3, [r7, #31]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d001      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8005980:	7ffb      	ldrb	r3, [r7, #31]
 8005982:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800598c:	2b00      	cmp	r3, #0
 800598e:	d02b      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005998:	d008      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059a2:	d003      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff fe2a 	bl	800560a <LL_RCC_SetRNGClockSource>
 80059b6:	e00a      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x240>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059c0:	60fb      	str	r3, [r7, #12]
 80059c2:	2000      	movs	r0, #0
 80059c4:	f7ff fe21 	bl	800560a <LL_RCC_SetRNGClockSource>
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f7ff fe34 	bl	8005636 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80059d6:	d107      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80059d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d022      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff fe3d 	bl	8005678 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a06:	d107      	bne.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a16:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a20:	d10b      	bne.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3304      	adds	r3, #4
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 f8dd 	bl	8005be6 <RCCEx_PLLSAI1_ConfigNR>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005a30:	7ffb      	ldrb	r3, [r7, #31]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8005a36:	7ffb      	ldrb	r3, [r7, #31]
 8005a38:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d004      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fd26 	bl	800549c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d009      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff fd45 	bl	80054f0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f7ff fd2c 	bl	80054c8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005a70:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b084      	sub	sp, #16
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005a86:	f7ff fe61 	bl	800574c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a8a:	f7fd f891 	bl	8002bb0 <HAL_GetTick>
 8005a8e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005a90:	e009      	b.n	8005aa6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a92:	f7fd f88d 	bl	8002bb0 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d902      	bls.n	8005aa6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa4:	e004      	b.n	8005ab0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005aa6:	f7ff fe60 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1f0      	bne.n	8005a92 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8005ab0:	7bfb      	ldrb	r3, [r7, #15]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d137      	bne.n	8005b26 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	021b      	lsls	r3, r3, #8
 8005ac6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005aca:	4313      	orrs	r3, r2
 8005acc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8005ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005ae4:	f7ff fe23 	bl	800572e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ae8:	f7fd f862 	bl	8002bb0 <HAL_GetTick>
 8005aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005aee:	e009      	b.n	8005b04 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005af0:	f7fd f85e 	bl	8002bb0 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d902      	bls.n	8005b04 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	73fb      	strb	r3, [r7, #15]
        break;
 8005b02:	e004      	b.n	8005b0e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005b04:	f7ff fe31 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d1f0      	bne.n	8005af0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8005b0e:	7bfb      	ldrb	r3, [r7, #15]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d108      	bne.n	8005b26 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b18:	691a      	ldr	r2, [r3, #16]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b22:	4313      	orrs	r3, r2
 8005b24:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005b3c:	f7ff fe06 	bl	800574c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005b40:	f7fd f836 	bl	8002bb0 <HAL_GetTick>
 8005b44:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005b46:	e009      	b.n	8005b5c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b48:	f7fd f832 	bl	8002bb0 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d902      	bls.n	8005b5c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	73fb      	strb	r3, [r7, #15]
      break;
 8005b5a:	e004      	b.n	8005b66 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005b5c:	f7ff fe05 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1f0      	bne.n	8005b48 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d137      	bne.n	8005bdc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	021b      	lsls	r3, r3, #8
 8005b7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b80:	4313      	orrs	r3, r2
 8005b82:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005b84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b96:	4313      	orrs	r3, r2
 8005b98:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005b9a:	f7ff fdc8 	bl	800572e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b9e:	f7fd f807 	bl	8002bb0 <HAL_GetTick>
 8005ba2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005ba4:	e009      	b.n	8005bba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ba6:	f7fd f803 	bl	8002bb0 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d902      	bls.n	8005bba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	73fb      	strb	r3, [r7, #15]
        break;
 8005bb8:	e004      	b.n	8005bc4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005bba:	f7ff fdd6 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d1f0      	bne.n	8005ba6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d108      	bne.n	8005bdc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bce:	691a      	ldr	r2, [r3, #16]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b084      	sub	sp, #16
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005bf2:	f7ff fdab 	bl	800574c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005bf6:	f7fc ffdb 	bl	8002bb0 <HAL_GetTick>
 8005bfa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005bfc:	e009      	b.n	8005c12 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005bfe:	f7fc ffd7 	bl	8002bb0 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d902      	bls.n	8005c12 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c10:	e004      	b.n	8005c1c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005c12:	f7ff fdaa 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1f0      	bne.n	8005bfe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d137      	bne.n	8005c92 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	021b      	lsls	r3, r3, #8
 8005c32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c36:	4313      	orrs	r3, r2
 8005c38:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8005c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005c50:	f7ff fd6d 	bl	800572e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c54:	f7fc ffac 	bl	8002bb0 <HAL_GetTick>
 8005c58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005c5a:	e009      	b.n	8005c70 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c5c:	f7fc ffa8 	bl	8002bb0 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d902      	bls.n	8005c70 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	73fb      	strb	r3, [r7, #15]
        break;
 8005c6e:	e004      	b.n	8005c7a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005c70:	f7ff fd7b 	bl	800576a <LL_RCC_PLLSAI1_IsReady>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d1f0      	bne.n	8005c5c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d108      	bne.n	8005c92 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005c80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c84:	691a      	ldr	r2, [r3, #16]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e07a      	b.n	8005da8 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d106      	bne.n	8005ccc <HAL_RTC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fc fcde 	bl	8002688 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f003 0310 	and.w	r3, r3, #16
 8005cde:	2b10      	cmp	r3, #16
 8005ce0:	d058      	beq.n	8005d94 <HAL_RTC_Init+0xf8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	22ca      	movs	r2, #202	@ 0xca
 8005ce8:	625a      	str	r2, [r3, #36]	@ 0x24
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2253      	movs	r2, #83	@ 0x53
 8005cf0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f9aa 	bl	800604c <RTC_EnterInitMode>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d12c      	bne.n	8005d5c <HAL_RTC_Init+0xc0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005d10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d14:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6899      	ldr	r1, [r3, #8]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	68d2      	ldr	r2, [r2, #12]
 8005d3c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6919      	ldr	r1, [r3, #16]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	041a      	lsls	r2, r3, #16
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f9b2 	bl	80060bc <RTC_ExitInitMode>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d113      	bne.n	8005d8a <HAL_RTC_Init+0xee>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 0203 	bic.w	r2, r2, #3
 8005d70:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	22ff      	movs	r2, #255	@ 0xff
 8005d90:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d92:	e001      	b.n	8005d98 <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <HAL_RTC_Init+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005db0:	b590      	push	{r4, r7, lr}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d101      	bne.n	8005dce <HAL_RTC_SetTime+0x1e>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e08b      	b.n	8005ee6 <HAL_RTC_SetTime+0x136>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d126      	bne.n	8005e32 <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d102      	bne.n	8005df8 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2200      	movs	r2, #0
 8005df6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 f983 	bl	8006108 <RTC_ByteToBcd2>
 8005e02:	4603      	mov	r3, r0
 8005e04:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	785b      	ldrb	r3, [r3, #1]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f000 f97c 	bl	8006108 <RTC_ByteToBcd2>
 8005e10:	4603      	mov	r3, r0
 8005e12:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e14:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	789b      	ldrb	r3, [r3, #2]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 f974 	bl	8006108 <RTC_ByteToBcd2>
 8005e20:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e22:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	78db      	ldrb	r3, [r3, #3]
 8005e2a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	e018      	b.n	8005e64 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d102      	bne.n	8005e46 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2200      	movs	r2, #0
 8005e44:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	785b      	ldrb	r3, [r3, #1]
 8005e50:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e52:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e58:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	78db      	ldrb	r3, [r3, #3]
 8005e5e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e60:	4313      	orrs	r3, r2
 8005e62:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	22ca      	movs	r2, #202	@ 0xca
 8005e6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2253      	movs	r2, #83	@ 0x53
 8005e72:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 f8e9 	bl	800604c <RTC_EnterInitMode>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e7e:	7cfb      	ldrb	r3, [r7, #19]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d120      	bne.n	8005ec6 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005e8e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005e92:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	689a      	ldr	r2, [r3, #8]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005ea2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6899      	ldr	r1, [r3, #8]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	68da      	ldr	r2, [r3, #12]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f8fd 	bl	80060bc <RTC_ExitInitMode>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005ec6:	7cfb      	ldrb	r3, [r7, #19]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d103      	bne.n	8005ed4 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	22ff      	movs	r2, #255	@ 0xff
 8005eda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005ee4:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd90      	pop	{r4, r7, pc}

08005eee <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005eee:	b590      	push	{r4, r7, lr}
 8005ef0:	b087      	sub	sp, #28
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	60f8      	str	r0, [r7, #12]
 8005ef6:	60b9      	str	r1, [r7, #8]
 8005ef8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d101      	bne.n	8005f0c <HAL_RTC_SetDate+0x1e>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e075      	b.n	8005ff8 <HAL_RTC_SetDate+0x10a>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10e      	bne.n	8005f40 <HAL_RTC_SetDate+0x52>
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	785b      	ldrb	r3, [r3, #1]
 8005f26:	f003 0310 	and.w	r3, r3, #16
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d008      	beq.n	8005f40 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	785b      	ldrb	r3, [r3, #1]
 8005f32:	f023 0310 	bic.w	r3, r3, #16
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	330a      	adds	r3, #10
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d11c      	bne.n	8005f80 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	78db      	ldrb	r3, [r3, #3]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 f8dc 	bl	8006108 <RTC_ByteToBcd2>
 8005f50:	4603      	mov	r3, r0
 8005f52:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	785b      	ldrb	r3, [r3, #1]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 f8d5 	bl	8006108 <RTC_ByteToBcd2>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f62:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	789b      	ldrb	r3, [r3, #2]
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 f8cd 	bl	8006108 <RTC_ByteToBcd2>
 8005f6e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005f70:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	617b      	str	r3, [r7, #20]
 8005f7e:	e00e      	b.n	8005f9e <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	78db      	ldrb	r3, [r3, #3]
 8005f84:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	785b      	ldrb	r3, [r3, #1]
 8005f8a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f8c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005f8e:	68ba      	ldr	r2, [r7, #8]
 8005f90:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f92:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	22ca      	movs	r2, #202	@ 0xca
 8005fa4:	625a      	str	r2, [r3, #36]	@ 0x24
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2253      	movs	r2, #83	@ 0x53
 8005fac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f000 f84c 	bl	800604c <RTC_EnterInitMode>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005fb8:	7cfb      	ldrb	r3, [r7, #19]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10c      	bne.n	8005fd8 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005fc8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005fcc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 f874 	bl	80060bc <RTC_ExitInitMode>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005fd8:	7cfb      	ldrb	r3, [r7, #19]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d103      	bne.n	8005fe6 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	22ff      	movs	r2, #255	@ 0xff
 8005fec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005ff6:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	371c      	adds	r7, #28
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd90      	pop	{r4, r7, pc}

08006000 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a0d      	ldr	r2, [pc, #52]	@ (8006048 <HAL_RTC_WaitForSynchro+0x48>)
 8006012:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006014:	f7fc fdcc 	bl	8002bb0 <HAL_GetTick>
 8006018:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800601a:	e009      	b.n	8006030 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800601c:	f7fc fdc8 	bl	8002bb0 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800602a:	d901      	bls.n	8006030 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e007      	b.n	8006040 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f003 0320 	and.w	r3, r3, #32
 800603a:	2b00      	cmp	r3, #0
 800603c:	d0ee      	beq.n	800601c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	0001ff5f 	.word	0x0001ff5f

0800604c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006058:	2300      	movs	r3, #0
 800605a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006066:	2b00      	cmp	r3, #0
 8006068:	d123      	bne.n	80060b2 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006078:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800607a:	f7fc fd99 	bl	8002bb0 <HAL_GetTick>
 800607e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006080:	e00d      	b.n	800609e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006082:	f7fc fd95 	bl	8002bb0 <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006090:	d905      	bls.n	800609e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2204      	movs	r2, #4
 8006096:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d102      	bne.n	80060b2 <RTC_EnterInitMode+0x66>
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d1e7      	bne.n	8006082 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80060b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060d6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10b      	bne.n	80060fe <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7ff ff8a 	bl	8006000 <HAL_RTC_WaitForSynchro>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d005      	beq.n	80060fe <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2204      	movs	r2, #4
 80060f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	4603      	mov	r3, r0
 8006110:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006112:	2300      	movs	r3, #0
 8006114:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006116:	e005      	b.n	8006124 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	3301      	adds	r3, #1
 800611c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800611e:	79fb      	ldrb	r3, [r7, #7]
 8006120:	3b0a      	subs	r3, #10
 8006122:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006124:	79fb      	ldrb	r3, [r7, #7]
 8006126:	2b09      	cmp	r3, #9
 8006128:	d8f6      	bhi.n	8006118 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	b2db      	uxtb	r3, r3
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	b2da      	uxtb	r2, r3
 8006132:	79fb      	ldrb	r3, [r7, #7]
 8006134:	4313      	orrs	r3, r2
 8006136:	b2db      	uxtb	r3, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006144:	b480      	push	{r7}
 8006146:	b087      	sub	sp, #28
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006150:	4b5f      	ldr	r3, [pc, #380]	@ (80062d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a5f      	ldr	r2, [pc, #380]	@ (80062d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8006156:	fba2 2303 	umull	r2, r3, r2, r3
 800615a:	0adb      	lsrs	r3, r3, #11
 800615c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006160:	fb02 f303 	mul.w	r3, r2, r3
 8006164:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f893 3020 	ldrb.w	r3, [r3, #32]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8006170:	2302      	movs	r3, #2
 8006172:	e0a7      	b.n	80062c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	22ca      	movs	r2, #202	@ 0xca
 800618a:	625a      	str	r2, [r3, #36]	@ 0x24
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2253      	movs	r2, #83	@ 0x53
 8006192:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d01a      	beq.n	80061d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	3b01      	subs	r3, #1
 80061a6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10d      	bne.n	80061ca <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	22ff      	movs	r2, #255	@ 0xff
 80061b4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2203      	movs	r2, #3
 80061ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e07c      	b.n	80062c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f003 0304 	and.w	r3, r3, #4
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1e4      	bne.n	80061a2 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e6:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80061f8:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80061fa:	4b35      	ldr	r3, [pc, #212]	@ (80062d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a35      	ldr	r2, [pc, #212]	@ (80062d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8006200:	fba2 2303 	umull	r2, r3, r2, r3
 8006204:	0adb      	lsrs	r3, r3, #11
 8006206:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	3b01      	subs	r3, #1
 8006214:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10d      	bne.n	8006238 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	22ff      	movs	r2, #255	@ 0xff
 8006222:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2203      	movs	r2, #3
 8006228:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e045      	b.n	80062c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0e4      	beq.n	8006210 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0207 	bic.w	r2, r2, #7
 8006254:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6899      	ldr	r1, [r3, #8]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	430a      	orrs	r2, r1
 8006264:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800626e:	4b1a      	ldr	r3, [pc, #104]	@ (80062d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8006270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006274:	4a18      	ldr	r2, [pc, #96]	@ (80062d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8006276:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800627a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800627e:	4b16      	ldr	r3, [pc, #88]	@ (80062d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a15      	ldr	r2, [pc, #84]	@ (80062d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8006284:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006288:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	689a      	ldr	r2, [r3, #8]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006298:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80062a8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	22ff      	movs	r2, #255	@ 0xff
 80062b0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr
 80062d0:	20000008 	.word	0x20000008
 80062d4:	10624dd3 	.word	0x10624dd3
 80062d8:	58000800 	.word	0x58000800

080062dc <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80062e2:	2300      	movs	r3, #0
 80062e4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80062e6:	f107 0308 	add.w	r3, r7, #8
 80062ea:	2218      	movs	r2, #24
 80062ec:	2100      	movs	r1, #0
 80062ee:	4618      	mov	r0, r3
 80062f0:	f001 f92d 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80062f4:	233f      	movs	r3, #63	@ 0x3f
 80062f6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80062f8:	2381      	movs	r3, #129	@ 0x81
 80062fa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80062fc:	1dfb      	adds	r3, r7, #7
 80062fe:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006300:	2301      	movs	r3, #1
 8006302:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006304:	f107 0308 	add.w	r3, r7, #8
 8006308:	2100      	movs	r1, #0
 800630a:	4618      	mov	r0, r3
 800630c:	f001 fba8 	bl	8007a60 <hci_send_req>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	da01      	bge.n	800631a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006316:	23ff      	movs	r3, #255	@ 0xff
 8006318:	e000      	b.n	800631c <aci_gap_set_non_discoverable+0x40>
  return status;
 800631a:	79fb      	ldrb	r3, [r7, #7]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3720      	adds	r7, #32
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8006324:	b5b0      	push	{r4, r5, r7, lr}
 8006326:	b0ce      	sub	sp, #312	@ 0x138
 8006328:	af00      	add	r7, sp, #0
 800632a:	4605      	mov	r5, r0
 800632c:	460c      	mov	r4, r1
 800632e:	4610      	mov	r0, r2
 8006330:	4619      	mov	r1, r3
 8006332:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006336:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800633a:	462a      	mov	r2, r5
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006342:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006346:	4622      	mov	r2, r4
 8006348:	801a      	strh	r2, [r3, #0]
 800634a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800634e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8006352:	4602      	mov	r2, r0
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800635a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800635e:	460a      	mov	r2, r1
 8006360:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8006362:	f107 0310 	add.w	r3, r7, #16
 8006366:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800636a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800636e:	3308      	adds	r3, #8
 8006370:	f107 0210 	add.w	r2, r7, #16
 8006374:	4413      	add	r3, r2
 8006376:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800637a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800637e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8006382:	4413      	add	r3, r2
 8006384:	3309      	adds	r3, #9
 8006386:	f107 0210 	add.w	r2, r7, #16
 800638a:	4413      	add	r3, r2
 800638c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006390:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006394:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8006398:	2200      	movs	r2, #0
 800639a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80063a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80063a6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80063aa:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80063ae:	7812      	ldrb	r2, [r2, #0]
 80063b0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80063b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80063b6:	3301      	adds	r3, #1
 80063b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80063bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80063c0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80063c4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80063c8:	8812      	ldrh	r2, [r2, #0]
 80063ca:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80063ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80063d2:	3302      	adds	r3, #2
 80063d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80063d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80063dc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80063e0:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 80063e4:	8812      	ldrh	r2, [r2, #0]
 80063e6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80063ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80063ee:	3302      	adds	r3, #2
 80063f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 80063f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80063f8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80063fc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8006400:	7812      	ldrb	r2, [r2, #0]
 8006402:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8006404:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006408:	3301      	adds	r3, #1
 800640a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800640e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006412:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8006416:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8006418:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800641c:	3301      	adds	r3, #1
 800641e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8006422:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006426:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800642a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800642c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006430:	3301      	adds	r3, #1
 8006432:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8006436:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800643a:	3308      	adds	r3, #8
 800643c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8006440:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8006444:	4618      	mov	r0, r3
 8006446:	f001 f872 	bl	800752e <Osal_MemCpy>
    index_input += Local_Name_Length;
 800644a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800644e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8006452:	4413      	add	r3, r2
 8006454:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8006458:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800645c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8006460:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8006462:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006466:	3301      	adds	r3, #1
 8006468:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800646c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006470:	3301      	adds	r3, #1
 8006472:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8006476:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800647a:	4618      	mov	r0, r3
 800647c:	f001 f857 	bl	800752e <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8006480:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8006484:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8006488:	4413      	add	r3, r2
 800648a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800648e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006492:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8006496:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006498:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800649c:	3302      	adds	r3, #2
 800649e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80064a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80064a6:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80064aa:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80064ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80064b0:	3302      	adds	r3, #2
 80064b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80064b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80064ba:	2218      	movs	r2, #24
 80064bc:	2100      	movs	r1, #0
 80064be:	4618      	mov	r0, r3
 80064c0:	f001 f845 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80064c4:	233f      	movs	r3, #63	@ 0x3f
 80064c6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 80064ca:	2383      	movs	r3, #131	@ 0x83
 80064cc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80064d0:	f107 0310 	add.w	r3, r7, #16
 80064d4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80064d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80064dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80064e0:	f107 030f 	add.w	r3, r7, #15
 80064e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80064e8:	2301      	movs	r3, #1
 80064ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80064ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80064f2:	2100      	movs	r1, #0
 80064f4:	4618      	mov	r0, r3
 80064f6:	f001 fab3 	bl	8007a60 <hci_send_req>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	da01      	bge.n	8006504 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8006500:	23ff      	movs	r3, #255	@ 0xff
 8006502:	e004      	b.n	800650e <aci_gap_set_discoverable+0x1ea>
  return status;
 8006504:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006508:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800650c:	781b      	ldrb	r3, [r3, #0]
}
 800650e:	4618      	mov	r0, r3
 8006510:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8006514:	46bd      	mov	sp, r7
 8006516:	bdb0      	pop	{r4, r5, r7, pc}

08006518 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b0cc      	sub	sp, #304	@ 0x130
 800651c:	af00      	add	r7, sp, #0
 800651e:	4602      	mov	r2, r0
 8006520:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006524:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8006528:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800652a:	f107 0310 	add.w	r3, r7, #16
 800652e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006532:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006536:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800653a:	2200      	movs	r2, #0
 800653c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800653e:	2300      	movs	r3, #0
 8006540:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8006544:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006548:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800654c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8006550:	7812      	ldrb	r2, [r2, #0]
 8006552:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006554:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006558:	3301      	adds	r3, #1
 800655a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800655e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006562:	2218      	movs	r2, #24
 8006564:	2100      	movs	r1, #0
 8006566:	4618      	mov	r0, r3
 8006568:	f000 fff1 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 800656c:	233f      	movs	r3, #63	@ 0x3f
 800656e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8006572:	2385      	movs	r3, #133	@ 0x85
 8006574:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006578:	f107 0310 	add.w	r3, r7, #16
 800657c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006580:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006584:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006588:	f107 030f 	add.w	r3, r7, #15
 800658c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006590:	2301      	movs	r3, #1
 8006592:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006596:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800659a:	2100      	movs	r1, #0
 800659c:	4618      	mov	r0, r3
 800659e:	f001 fa5f 	bl	8007a60 <hci_send_req>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	da01      	bge.n	80065ac <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80065a8:	23ff      	movs	r3, #255	@ 0xff
 80065aa:	e004      	b.n	80065b6 <aci_gap_set_io_capability+0x9e>
  return status;
 80065ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80065b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80065b4:	781b      	ldrb	r3, [r3, #0]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80065c0:	b5b0      	push	{r4, r5, r7, lr}
 80065c2:	b0cc      	sub	sp, #304	@ 0x130
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	4605      	mov	r5, r0
 80065c8:	460c      	mov	r4, r1
 80065ca:	4610      	mov	r0, r2
 80065cc:	4619      	mov	r1, r3
 80065ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80065d2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80065d6:	462a      	mov	r2, r5
 80065d8:	701a      	strb	r2, [r3, #0]
 80065da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80065de:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80065e2:	4622      	mov	r2, r4
 80065e4:	701a      	strb	r2, [r3, #0]
 80065e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80065ea:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80065ee:	4602      	mov	r2, r0
 80065f0:	701a      	strb	r2, [r3, #0]
 80065f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80065f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80065fa:	460a      	mov	r2, r1
 80065fc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80065fe:	f107 0310 	add.w	r3, r7, #16
 8006602:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006606:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800660a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800660e:	2200      	movs	r2, #0
 8006610:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006612:	2300      	movs	r3, #0
 8006614:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8006618:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800661c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006620:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8006624:	7812      	ldrb	r2, [r2, #0]
 8006626:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006628:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800662c:	3301      	adds	r3, #1
 800662e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8006632:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006636:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800663a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800663e:	7812      	ldrb	r2, [r2, #0]
 8006640:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006642:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006646:	3301      	adds	r3, #1
 8006648:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800664c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006650:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006654:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800665c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006660:	3301      	adds	r3, #1
 8006662:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8006666:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800666a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800666e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8006672:	7812      	ldrb	r2, [r2, #0]
 8006674:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8006676:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800667a:	3301      	adds	r3, #1
 800667c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8006680:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006684:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8006688:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800668a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800668e:	3301      	adds	r3, #1
 8006690:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8006694:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006698:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800669c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800669e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80066a2:	3301      	adds	r3, #1
 80066a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80066a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80066ac:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80066b0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80066b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80066b6:	3301      	adds	r3, #1
 80066b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80066bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80066c0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80066c4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80066c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80066cc:	3304      	adds	r3, #4
 80066ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 80066d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80066d6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80066da:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80066dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80066e0:	3301      	adds	r3, #1
 80066e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80066e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80066ea:	2218      	movs	r2, #24
 80066ec:	2100      	movs	r1, #0
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 ff2d 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80066f4:	233f      	movs	r3, #63	@ 0x3f
 80066f6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80066fa:	2386      	movs	r3, #134	@ 0x86
 80066fc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006700:	f107 0310 	add.w	r3, r7, #16
 8006704:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006708:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800670c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006710:	f107 030f 	add.w	r3, r7, #15
 8006714:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006718:	2301      	movs	r3, #1
 800671a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800671e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006722:	2100      	movs	r1, #0
 8006724:	4618      	mov	r0, r3
 8006726:	f001 f99b 	bl	8007a60 <hci_send_req>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	da01      	bge.n	8006734 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8006730:	23ff      	movs	r3, #255	@ 0xff
 8006732:	e004      	b.n	800673e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8006734:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006738:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800673c:	781b      	ldrb	r3, [r3, #0]
}
 800673e:	4618      	mov	r0, r3
 8006740:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006744:	46bd      	mov	sp, r7
 8006746:	bdb0      	pop	{r4, r5, r7, pc}

08006748 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b0cc      	sub	sp, #304	@ 0x130
 800674c:	af00      	add	r7, sp, #0
 800674e:	4602      	mov	r2, r0
 8006750:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006754:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006758:	6019      	str	r1, [r3, #0]
 800675a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800675e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006762:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8006764:	f107 0310 	add.w	r3, r7, #16
 8006768:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800676c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006770:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006774:	2200      	movs	r2, #0
 8006776:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006778:	2300      	movs	r3, #0
 800677a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800677e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006782:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006786:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800678a:	8812      	ldrh	r2, [r2, #0]
 800678c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800678e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006792:	3302      	adds	r3, #2
 8006794:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8006798:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800679c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80067a0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80067a4:	6812      	ldr	r2, [r2, #0]
 80067a6:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80067aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80067ae:	3304      	adds	r3, #4
 80067b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80067b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80067b8:	2218      	movs	r2, #24
 80067ba:	2100      	movs	r1, #0
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fec6 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80067c2:	233f      	movs	r3, #63	@ 0x3f
 80067c4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 80067c8:	2388      	movs	r3, #136	@ 0x88
 80067ca:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80067ce:	f107 0310 	add.w	r3, r7, #16
 80067d2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80067d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80067da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80067de:	f107 030f 	add.w	r3, r7, #15
 80067e2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80067e6:	2301      	movs	r3, #1
 80067e8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80067ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80067f0:	2100      	movs	r1, #0
 80067f2:	4618      	mov	r0, r3
 80067f4:	f001 f934 	bl	8007a60 <hci_send_req>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	da01      	bge.n	8006802 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80067fe:	23ff      	movs	r3, #255	@ 0xff
 8006800:	e004      	b.n	800680c <aci_gap_pass_key_resp+0xc4>
  return status;
 8006802:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006806:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800680a:	781b      	ldrb	r3, [r3, #0]
}
 800680c:	4618      	mov	r0, r3
 800680e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8006816:	b590      	push	{r4, r7, lr}
 8006818:	b0cd      	sub	sp, #308	@ 0x134
 800681a:	af00      	add	r7, sp, #0
 800681c:	4604      	mov	r4, r0
 800681e:	4608      	mov	r0, r1
 8006820:	4611      	mov	r1, r2
 8006822:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006826:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800682a:	6013      	str	r3, [r2, #0]
 800682c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006830:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8006834:	4622      	mov	r2, r4
 8006836:	701a      	strb	r2, [r3, #0]
 8006838:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800683c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006840:	4602      	mov	r2, r0
 8006842:	701a      	strb	r2, [r3, #0]
 8006844:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006848:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800684c:	460a      	mov	r2, r1
 800684e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8006850:	f107 0310 	add.w	r3, r7, #16
 8006854:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006858:	f107 0308 	add.w	r3, r7, #8
 800685c:	2207      	movs	r2, #7
 800685e:	2100      	movs	r1, #0
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fe74 	bl	800754e <Osal_MemSet>
  int index_input = 0;
 8006866:	2300      	movs	r3, #0
 8006868:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800686c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006870:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006874:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8006878:	7812      	ldrb	r2, [r2, #0]
 800687a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800687c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006880:	3301      	adds	r3, #1
 8006882:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8006886:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800688a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800688e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006892:	7812      	ldrb	r2, [r2, #0]
 8006894:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006896:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800689a:	3301      	adds	r3, #1
 800689c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80068a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80068a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80068a8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80068ac:	7812      	ldrb	r2, [r2, #0]
 80068ae:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80068b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80068b4:	3301      	adds	r3, #1
 80068b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80068ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80068be:	2218      	movs	r2, #24
 80068c0:	2100      	movs	r1, #0
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 fe43 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80068c8:	233f      	movs	r3, #63	@ 0x3f
 80068ca:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 80068ce:	238a      	movs	r3, #138	@ 0x8a
 80068d0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80068d4:	f107 0310 	add.w	r3, r7, #16
 80068d8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80068dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80068e0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80068e4:	f107 0308 	add.w	r3, r7, #8
 80068e8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80068ec:	2307      	movs	r3, #7
 80068ee:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80068f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80068f6:	2100      	movs	r1, #0
 80068f8:	4618      	mov	r0, r3
 80068fa:	f001 f8b1 	bl	8007a60 <hci_send_req>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	da01      	bge.n	8006908 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8006904:	23ff      	movs	r3, #255	@ 0xff
 8006906:	e02e      	b.n	8006966 <aci_gap_init+0x150>
  if ( resp.Status )
 8006908:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800690c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d005      	beq.n	8006922 <aci_gap_init+0x10c>
    return resp.Status;
 8006916:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800691a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	e021      	b.n	8006966 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8006922:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006926:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800692a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800692e:	b29a      	uxth	r2, r3
 8006930:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006934:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800693c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006940:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006944:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006948:	b29a      	uxth	r2, r3
 800694a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800694e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8006950:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006954:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006958:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800695c:	b29a      	uxth	r2, r3
 800695e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8006962:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800696c:	46bd      	mov	sp, r7
 800696e:	bd90      	pop	{r4, r7, pc}

08006970 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b0cc      	sub	sp, #304	@ 0x130
 8006974:	af00      	add	r7, sp, #0
 8006976:	4602      	mov	r2, r0
 8006978:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800697c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006980:	6019      	str	r1, [r3, #0]
 8006982:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006986:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800698a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800698c:	f107 0310 	add.w	r3, r7, #16
 8006990:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006994:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006998:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800699c:	2200      	movs	r2, #0
 800699e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80069a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80069aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80069ae:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80069b2:	7812      	ldrb	r2, [r2, #0]
 80069b4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80069b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80069ba:	3301      	adds	r3, #1
 80069bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 80069c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80069c4:	1c58      	adds	r0, r3, #1
 80069c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069ca:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80069ce:	781a      	ldrb	r2, [r3, #0]
 80069d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069d4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80069d8:	6819      	ldr	r1, [r3, #0]
 80069da:	f000 fda8 	bl	800752e <Osal_MemCpy>
  index_input += AdvDataLen;
 80069de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069e2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80069ec:	4413      	add	r3, r2
 80069ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80069f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80069f6:	2218      	movs	r2, #24
 80069f8:	2100      	movs	r1, #0
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 fda7 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006a00:	233f      	movs	r3, #63	@ 0x3f
 8006a02:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8006a06:	238e      	movs	r3, #142	@ 0x8e
 8006a08:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006a0c:	f107 0310 	add.w	r3, r7, #16
 8006a10:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006a14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006a18:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006a1c:	f107 030f 	add.w	r3, r7, #15
 8006a20:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006a24:	2301      	movs	r3, #1
 8006a26:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006a2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006a2e:	2100      	movs	r1, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f001 f815 	bl	8007a60 <hci_send_req>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	da01      	bge.n	8006a40 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8006a3c:	23ff      	movs	r3, #255	@ 0xff
 8006a3e:	e004      	b.n	8006a4a <aci_gap_update_adv_data+0xda>
  return status;
 8006a40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006a44:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006a48:	781b      	ldrb	r3, [r3, #0]
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b088      	sub	sp, #32
 8006a58:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006a5e:	f107 0308 	add.w	r3, r7, #8
 8006a62:	2218      	movs	r2, #24
 8006a64:	2100      	movs	r1, #0
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 fd71 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006a6c:	233f      	movs	r3, #63	@ 0x3f
 8006a6e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8006a70:	2392      	movs	r3, #146	@ 0x92
 8006a72:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006a74:	1dfb      	adds	r3, r7, #7
 8006a76:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006a7c:	f107 0308 	add.w	r3, r7, #8
 8006a80:	2100      	movs	r1, #0
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 ffec 	bl	8007a60 <hci_send_req>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	da01      	bge.n	8006a92 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006a8e:	23ff      	movs	r3, #255	@ 0xff
 8006a90:	e000      	b.n	8006a94 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8006a92:	79fb      	ldrb	r3, [r7, #7]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3720      	adds	r7, #32
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b0cc      	sub	sp, #304	@ 0x130
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006aa8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006aac:	801a      	strh	r2, [r3, #0]
 8006aae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006ab2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8006ab6:	460a      	mov	r2, r1
 8006ab8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8006aba:	f107 0310 	add.w	r3, r7, #16
 8006abe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006ac2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006ac6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006aca:	2200      	movs	r2, #0
 8006acc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8006ad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006ad8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006adc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006ae0:	8812      	ldrh	r2, [r2, #0]
 8006ae2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006ae4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006ae8:	3302      	adds	r3, #2
 8006aea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8006aee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006af2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006af6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8006afa:	7812      	ldrb	r2, [r2, #0]
 8006afc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006afe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006b02:	3301      	adds	r3, #1
 8006b04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006b08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006b0c:	2218      	movs	r2, #24
 8006b0e:	2100      	movs	r1, #0
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 fd1c 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006b16:	233f      	movs	r3, #63	@ 0x3f
 8006b18:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8006b1c:	23a5      	movs	r3, #165	@ 0xa5
 8006b1e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006b22:	f107 0310 	add.w	r3, r7, #16
 8006b26:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006b2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006b2e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006b32:	f107 030f 	add.w	r3, r7, #15
 8006b36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006b40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006b44:	2100      	movs	r1, #0
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 ff8a 	bl	8007a60 <hci_send_req>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	da01      	bge.n	8006b56 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8006b52:	23ff      	movs	r3, #255	@ 0xff
 8006b54:	e004      	b.n	8006b60 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8006b56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006b5a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006b5e:	781b      	ldrb	r3, [r3, #0]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}

08006b6a <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b088      	sub	sp, #32
 8006b6e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006b70:	2300      	movs	r3, #0
 8006b72:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006b74:	f107 0308 	add.w	r3, r7, #8
 8006b78:	2218      	movs	r2, #24
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fce6 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006b82:	233f      	movs	r3, #63	@ 0x3f
 8006b84:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8006b86:	f240 1301 	movw	r3, #257	@ 0x101
 8006b8a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006b8c:	1dfb      	adds	r3, r7, #7
 8006b8e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006b90:	2301      	movs	r3, #1
 8006b92:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006b94:	f107 0308 	add.w	r3, r7, #8
 8006b98:	2100      	movs	r1, #0
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 ff60 	bl	8007a60 <hci_send_req>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	da01      	bge.n	8006baa <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8006ba6:	23ff      	movs	r3, #255	@ 0xff
 8006ba8:	e000      	b.n	8006bac <aci_gatt_init+0x42>
  return status;
 8006baa:	79fb      	ldrb	r3, [r7, #7]
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3720      	adds	r7, #32
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8006bb4:	b590      	push	{r4, r7, lr}
 8006bb6:	b0cf      	sub	sp, #316	@ 0x13c
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	4604      	mov	r4, r0
 8006bbc:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8006bc0:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8006bc4:	6001      	str	r1, [r0, #0]
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	4619      	mov	r1, r3
 8006bca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bce:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	701a      	strb	r2, [r3, #0]
 8006bd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bda:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8006bde:	4602      	mov	r2, r0
 8006be0:	701a      	strb	r2, [r3, #0]
 8006be2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006be6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006bea:	460a      	mov	r2, r1
 8006bec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8006bee:	f107 0310 	add.w	r3, r7, #16
 8006bf2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006bf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bfa:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d00a      	beq.n	8006c1a <aci_gatt_add_service+0x66>
 8006c04:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c08:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d101      	bne.n	8006c16 <aci_gatt_add_service+0x62>
 8006c12:	2311      	movs	r3, #17
 8006c14:	e002      	b.n	8006c1c <aci_gatt_add_service+0x68>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <aci_gatt_add_service+0x68>
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	f107 0210 	add.w	r2, r7, #16
 8006c20:	4413      	add	r3, r2
 8006c22:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006c26:	f107 030c 	add.w	r3, r7, #12
 8006c2a:	2203      	movs	r2, #3
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 fc8d 	bl	800754e <Osal_MemSet>
  int index_input = 0;
 8006c34:	2300      	movs	r3, #0
 8006c36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8006c3a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006c3e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8006c42:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8006c46:	7812      	ldrb	r2, [r2, #0]
 8006c48:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006c4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006c4e:	3301      	adds	r3, #1
 8006c50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8006c54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c58:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d002      	beq.n	8006c68 <aci_gatt_add_service+0xb4>
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d004      	beq.n	8006c70 <aci_gatt_add_service+0xbc>
 8006c66:	e007      	b.n	8006c78 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8006c68:	2302      	movs	r3, #2
 8006c6a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8006c6e:	e005      	b.n	8006c7c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8006c70:	2310      	movs	r3, #16
 8006c72:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8006c76:	e001      	b.n	8006c7c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8006c78:	2397      	movs	r3, #151	@ 0x97
 8006c7a:	e06c      	b.n	8006d56 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8006c7c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006c80:	1c58      	adds	r0, r3, #1
 8006c82:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8006c86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006c8e:	6819      	ldr	r1, [r3, #0]
 8006c90:	f000 fc4d 	bl	800752e <Osal_MemCpy>
    index_input += size;
 8006c94:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8006c98:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8006ca2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006ca6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8006caa:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8006cae:	7812      	ldrb	r2, [r2, #0]
 8006cb0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8006cb2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8006cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006cc0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8006cc4:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8006cc8:	7812      	ldrb	r2, [r2, #0]
 8006cca:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8006ccc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006cd6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006cda:	2218      	movs	r2, #24
 8006cdc:	2100      	movs	r1, #0
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f000 fc35 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006ce4:	233f      	movs	r3, #63	@ 0x3f
 8006ce6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8006cea:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8006cee:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006cf2:	f107 0310 	add.w	r3, r7, #16
 8006cf6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006cfa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006cfe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8006d02:	f107 030c 	add.w	r3, r7, #12
 8006d06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006d10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006d14:	2100      	movs	r1, #0
 8006d16:	4618      	mov	r0, r3
 8006d18:	f000 fea2 	bl	8007a60 <hci_send_req>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	da01      	bge.n	8006d26 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8006d22:	23ff      	movs	r3, #255	@ 0xff
 8006d24:	e017      	b.n	8006d56 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8006d26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d005      	beq.n	8006d40 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8006d34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	e00a      	b.n	8006d56 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8006d40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d48:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8006d52:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd90      	pop	{r4, r7, pc}

08006d60 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8006d60:	b590      	push	{r4, r7, lr}
 8006d62:	b0d1      	sub	sp, #324	@ 0x144
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	4604      	mov	r4, r0
 8006d68:	4608      	mov	r0, r1
 8006d6a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8006d6e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8006d72:	600a      	str	r2, [r1, #0]
 8006d74:	4619      	mov	r1, r3
 8006d76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006d7a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8006d7e:	4622      	mov	r2, r4
 8006d80:	801a      	strh	r2, [r3, #0]
 8006d82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006d86:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	701a      	strb	r2, [r3, #0]
 8006d8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006d92:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8006d96:	460a      	mov	r2, r1
 8006d98:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8006d9a:	f107 0318 	add.w	r3, r7, #24
 8006d9e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006da2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006da6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d00a      	beq.n	8006dc6 <aci_gatt_add_char+0x66>
 8006db0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006db4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d101      	bne.n	8006dc2 <aci_gatt_add_char+0x62>
 8006dbe:	2313      	movs	r3, #19
 8006dc0:	e002      	b.n	8006dc8 <aci_gatt_add_char+0x68>
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e000      	b.n	8006dc8 <aci_gatt_add_char+0x68>
 8006dc6:	2305      	movs	r3, #5
 8006dc8:	f107 0218 	add.w	r2, r7, #24
 8006dcc:	4413      	add	r3, r2
 8006dce:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006dd2:	f107 0314 	add.w	r3, r7, #20
 8006dd6:	2203      	movs	r2, #3
 8006dd8:	2100      	movs	r1, #0
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f000 fbb7 	bl	800754e <Osal_MemSet>
  int index_input = 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8006de6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006dea:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006dee:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8006df2:	8812      	ldrh	r2, [r2, #0]
 8006df4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006df6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006dfa:	3302      	adds	r3, #2
 8006dfc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8006e00:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006e04:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006e08:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8006e0c:	7812      	ldrb	r2, [r2, #0]
 8006e0e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006e10:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006e14:	3301      	adds	r3, #1
 8006e16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8006e1a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006e1e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d002      	beq.n	8006e2e <aci_gatt_add_char+0xce>
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d004      	beq.n	8006e36 <aci_gatt_add_char+0xd6>
 8006e2c:	e007      	b.n	8006e3e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8006e2e:	2302      	movs	r3, #2
 8006e30:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8006e34:	e005      	b.n	8006e42 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8006e36:	2310      	movs	r3, #16
 8006e38:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8006e3c:	e001      	b.n	8006e42 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8006e3e:	2397      	movs	r3, #151	@ 0x97
 8006e40:	e091      	b.n	8006f66 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8006e42:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006e46:	1cd8      	adds	r0, r3, #3
 8006e48:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8006e4c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006e50:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006e54:	6819      	ldr	r1, [r3, #0]
 8006e56:	f000 fb6a 	bl	800752e <Osal_MemCpy>
    index_input += size;
 8006e5a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8006e5e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006e62:	4413      	add	r3, r2
 8006e64:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8006e68:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e6c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006e70:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8006e74:	8812      	ldrh	r2, [r2, #0]
 8006e76:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006e78:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006e7c:	3302      	adds	r3, #2
 8006e7e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8006e82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e86:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8006e8a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8006e8c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006e90:	3301      	adds	r3, #1
 8006e92:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8006e96:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e9a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8006e9e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8006ea0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8006eaa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006eae:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8006eb2:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8006eb4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006eb8:	3301      	adds	r3, #1
 8006eba:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8006ebe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006ec2:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8006ec6:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8006ec8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006ecc:	3301      	adds	r3, #1
 8006ece:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8006ed2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006ed6:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8006eda:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8006edc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006ee6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006eea:	2218      	movs	r2, #24
 8006eec:	2100      	movs	r1, #0
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 fb2d 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8006ef4:	233f      	movs	r3, #63	@ 0x3f
 8006ef6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8006efa:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006efe:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8006f02:	f107 0318 	add.w	r3, r7, #24
 8006f06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8006f0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006f0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8006f12:	f107 0314 	add.w	r3, r7, #20
 8006f16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006f20:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006f24:	2100      	movs	r1, #0
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 fd9a 	bl	8007a60 <hci_send_req>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	da01      	bge.n	8006f36 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8006f32:	23ff      	movs	r3, #255	@ 0xff
 8006f34:	e017      	b.n	8006f66 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8006f36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006f3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d005      	beq.n	8006f50 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8006f44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006f48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	e00a      	b.n	8006f66 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8006f50:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006f54:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f58:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8006f62:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd90      	pop	{r4, r7, pc}

08006f70 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8006f70:	b5b0      	push	{r4, r5, r7, lr}
 8006f72:	b0cc      	sub	sp, #304	@ 0x130
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	4605      	mov	r5, r0
 8006f78:	460c      	mov	r4, r1
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006f82:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006f86:	462a      	mov	r2, r5
 8006f88:	801a      	strh	r2, [r3, #0]
 8006f8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006f8e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f92:	4622      	mov	r2, r4
 8006f94:	801a      	strh	r2, [r3, #0]
 8006f96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006f9a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	701a      	strb	r2, [r3, #0]
 8006fa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006fa6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8006faa:	460a      	mov	r2, r1
 8006fac:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8006fae:	f107 0310 	add.w	r3, r7, #16
 8006fb2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006fb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006fba:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8006fc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006fcc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006fd0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006fd4:	8812      	ldrh	r2, [r2, #0]
 8006fd6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006fd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006fdc:	3302      	adds	r3, #2
 8006fde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8006fe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006fe6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006fea:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8006fee:	8812      	ldrh	r2, [r2, #0]
 8006ff0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006ff2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8006ffc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007000:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8007004:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8007008:	7812      	ldrb	r2, [r2, #0]
 800700a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800700c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007010:	3301      	adds	r3, #1
 8007012:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8007016:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800701a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800701e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8007022:	7812      	ldrb	r2, [r2, #0]
 8007024:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8007026:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800702a:	3301      	adds	r3, #1
 800702c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8007030:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007034:	1d98      	adds	r0, r3, #6
 8007036:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800703a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	461a      	mov	r2, r3
 8007042:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8007046:	f000 fa72 	bl	800752e <Osal_MemCpy>
  index_input += Char_Value_Length;
 800704a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800704e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8007058:	4413      	add	r3, r2
 800705a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800705e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007062:	2218      	movs	r2, #24
 8007064:	2100      	movs	r1, #0
 8007066:	4618      	mov	r0, r3
 8007068:	f000 fa71 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 800706c:	233f      	movs	r3, #63	@ 0x3f
 800706e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8007072:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8007076:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800707a:	f107 0310 	add.w	r3, r7, #16
 800707e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8007082:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007086:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800708a:	f107 030f 	add.w	r3, r7, #15
 800708e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8007092:	2301      	movs	r3, #1
 8007094:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007098:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800709c:	2100      	movs	r1, #0
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 fcde 	bl	8007a60 <hci_send_req>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	da01      	bge.n	80070ae <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 80070aa:	23ff      	movs	r3, #255	@ 0xff
 80070ac:	e004      	b.n	80070b8 <aci_gatt_update_char_value+0x148>
  return status;
 80070ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80070b2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80070b6:	781b      	ldrb	r3, [r3, #0]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80070be:	46bd      	mov	sp, r7
 80070c0:	bdb0      	pop	{r4, r5, r7, pc}

080070c2 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b0cc      	sub	sp, #304	@ 0x130
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	4602      	mov	r2, r0
 80070ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80070ce:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80070d2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 80070d4:	f107 0310 	add.w	r3, r7, #16
 80070d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80070dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80070e0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80070e4:	2200      	movs	r2, #0
 80070e6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80070e8:	2300      	movs	r3, #0
 80070ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80070ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80070f2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80070f6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80070fa:	8812      	ldrh	r2, [r2, #0]
 80070fc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80070fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007102:	3302      	adds	r3, #2
 8007104:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007108:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800710c:	2218      	movs	r2, #24
 800710e:	2100      	movs	r1, #0
 8007110:	4618      	mov	r0, r3
 8007112:	f000 fa1c 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8007116:	233f      	movs	r3, #63	@ 0x3f
 8007118:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800711c:	f240 1325 	movw	r3, #293	@ 0x125
 8007120:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8007124:	f107 0310 	add.w	r3, r7, #16
 8007128:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800712c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007130:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8007134:	f107 030f 	add.w	r3, r7, #15
 8007138:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800713c:	2301      	movs	r3, #1
 800713e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007142:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007146:	2100      	movs	r1, #0
 8007148:	4618      	mov	r0, r3
 800714a:	f000 fc89 	bl	8007a60 <hci_send_req>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	da01      	bge.n	8007158 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8007154:	23ff      	movs	r3, #255	@ 0xff
 8007156:	e004      	b.n	8007162 <aci_gatt_confirm_indication+0xa0>
  return status;
 8007158:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800715c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8007160:	781b      	ldrb	r3, [r3, #0]
}
 8007162:	4618      	mov	r0, r3
 8007164:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b0cc      	sub	sp, #304	@ 0x130
 8007170:	af00      	add	r7, sp, #0
 8007172:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007176:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007180:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8007184:	4602      	mov	r2, r0
 8007186:	701a      	strb	r2, [r3, #0]
 8007188:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800718c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8007190:	460a      	mov	r2, r1
 8007192:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8007194:	f107 0310 	add.w	r3, r7, #16
 8007198:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800719c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80071a0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80071a4:	2200      	movs	r2, #0
 80071a6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80071a8:	2300      	movs	r3, #0
 80071aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 80071ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80071b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80071b6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80071ba:	7812      	ldrb	r2, [r2, #0]
 80071bc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80071be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80071c2:	3301      	adds	r3, #1
 80071c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 80071c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80071cc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80071d0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80071d4:	7812      	ldrb	r2, [r2, #0]
 80071d6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80071d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80071dc:	3301      	adds	r3, #1
 80071de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 80071e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80071e6:	1c98      	adds	r0, r3, #2
 80071e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80071ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80071f0:	781a      	ldrb	r2, [r3, #0]
 80071f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80071f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80071fa:	6819      	ldr	r1, [r3, #0]
 80071fc:	f000 f997 	bl	800752e <Osal_MemCpy>
  index_input += Length;
 8007200:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007204:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800720e:	4413      	add	r3, r2
 8007210:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007214:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007218:	2218      	movs	r2, #24
 800721a:	2100      	movs	r1, #0
 800721c:	4618      	mov	r0, r3
 800721e:	f000 f996 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8007222:	233f      	movs	r3, #63	@ 0x3f
 8007224:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8007228:	230c      	movs	r3, #12
 800722a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800722e:	f107 0310 	add.w	r3, r7, #16
 8007232:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8007236:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800723a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800723e:	f107 030f 	add.w	r3, r7, #15
 8007242:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8007246:	2301      	movs	r3, #1
 8007248:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800724c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007250:	2100      	movs	r1, #0
 8007252:	4618      	mov	r0, r3
 8007254:	f000 fc04 	bl	8007a60 <hci_send_req>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	da01      	bge.n	8007262 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800725e:	23ff      	movs	r3, #255	@ 0xff
 8007260:	e004      	b.n	800726c <aci_hal_write_config_data+0x100>
  return status;
 8007262:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007266:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800726a:	781b      	ldrb	r3, [r3, #0]
}
 800726c:	4618      	mov	r0, r3
 800726e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b0cc      	sub	sp, #304	@ 0x130
 800727a:	af00      	add	r7, sp, #0
 800727c:	4602      	mov	r2, r0
 800727e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007282:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8007286:	701a      	strb	r2, [r3, #0]
 8007288:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800728c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8007290:	460a      	mov	r2, r1
 8007292:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8007294:	f107 0310 	add.w	r3, r7, #16
 8007298:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800729c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80072a0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80072a4:	2200      	movs	r2, #0
 80072a6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80072a8:	2300      	movs	r3, #0
 80072aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 80072ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80072b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80072b6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80072ba:	7812      	ldrb	r2, [r2, #0]
 80072bc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80072be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80072c2:	3301      	adds	r3, #1
 80072c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 80072c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80072cc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80072d0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80072d4:	7812      	ldrb	r2, [r2, #0]
 80072d6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80072d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80072dc:	3301      	adds	r3, #1
 80072de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80072e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80072e6:	2218      	movs	r2, #24
 80072e8:	2100      	movs	r1, #0
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 f92f 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 80072f0:	233f      	movs	r3, #63	@ 0x3f
 80072f2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 80072f6:	230f      	movs	r3, #15
 80072f8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80072fc:	f107 0310 	add.w	r3, r7, #16
 8007300:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8007304:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007308:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800730c:	f107 030f 	add.w	r3, r7, #15
 8007310:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8007314:	2301      	movs	r3, #1
 8007316:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800731a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800731e:	2100      	movs	r1, #0
 8007320:	4618      	mov	r0, r3
 8007322:	f000 fb9d 	bl	8007a60 <hci_send_req>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	da01      	bge.n	8007330 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800732c:	23ff      	movs	r3, #255	@ 0xff
 800732e:	e004      	b.n	800733a <aci_hal_set_tx_power_level+0xc4>
  return status;
 8007330:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007334:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8007338:	781b      	ldrb	r3, [r3, #0]
}
 800733a:	4618      	mov	r0, r3
 800733c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b0cc      	sub	sp, #304	@ 0x130
 8007348:	af00      	add	r7, sp, #0
 800734a:	4602      	mov	r2, r0
 800734c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007350:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8007354:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8007356:	f107 0310 	add.w	r3, r7, #16
 800735a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800735e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007362:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8007366:	2200      	movs	r2, #0
 8007368:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800736a:	2300      	movs	r3, #0
 800736c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8007370:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007374:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8007378:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800737c:	8812      	ldrh	r2, [r2, #0]
 800737e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007380:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007384:	3302      	adds	r3, #2
 8007386:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800738a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800738e:	2218      	movs	r2, #24
 8007390:	2100      	movs	r1, #0
 8007392:	4618      	mov	r0, r3
 8007394:	f000 f8db 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x3f;
 8007398:	233f      	movs	r3, #63	@ 0x3f
 800739a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800739e:	2318      	movs	r3, #24
 80073a0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80073a4:	f107 0310 	add.w	r3, r7, #16
 80073a8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80073ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80073b0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80073b4:	f107 030f 	add.w	r3, r7, #15
 80073b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80073bc:	2301      	movs	r3, #1
 80073be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80073c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80073c6:	2100      	movs	r1, #0
 80073c8:	4618      	mov	r0, r3
 80073ca:	f000 fb49 	bl	8007a60 <hci_send_req>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	da01      	bge.n	80073d8 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 80073d4:	23ff      	movs	r3, #255	@ 0xff
 80073d6:	e004      	b.n	80073e2 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 80073d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80073dc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80073e0:	781b      	ldrb	r3, [r3, #0]
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b088      	sub	sp, #32
 80073f0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80073f2:	2300      	movs	r3, #0
 80073f4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80073f6:	f107 0308 	add.w	r3, r7, #8
 80073fa:	2218      	movs	r2, #24
 80073fc:	2100      	movs	r1, #0
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 f8a5 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x03;
 8007404:	2303      	movs	r3, #3
 8007406:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8007408:	2303      	movs	r3, #3
 800740a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800740c:	1dfb      	adds	r3, r7, #7
 800740e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007410:	2301      	movs	r3, #1
 8007412:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007414:	f107 0308 	add.w	r3, r7, #8
 8007418:	2100      	movs	r1, #0
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fb20 	bl	8007a60 <hci_send_req>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	da01      	bge.n	800742a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007426:	23ff      	movs	r3, #255	@ 0xff
 8007428:	e000      	b.n	800742c <hci_reset+0x40>
  return status;
 800742a:	79fb      	ldrb	r3, [r7, #7]
}
 800742c:	4618      	mov	r0, r3
 800742e:	3720      	adds	r7, #32
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8007434:	b590      	push	{r4, r7, lr}
 8007436:	b0cd      	sub	sp, #308	@ 0x134
 8007438:	af00      	add	r7, sp, #0
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	4611      	mov	r1, r2
 8007440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007444:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8007448:	4622      	mov	r2, r4
 800744a:	701a      	strb	r2, [r3, #0]
 800744c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007450:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8007454:	4602      	mov	r2, r0
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800745c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8007460:	460a      	mov	r2, r1
 8007462:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8007464:	f107 0310 	add.w	r3, r7, #16
 8007468:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800746c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007470:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8007474:	2200      	movs	r2, #0
 8007476:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007478:	2300      	movs	r3, #0
 800747a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800747e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007482:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8007486:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800748a:	7812      	ldrb	r2, [r2, #0]
 800748c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800748e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8007492:	3301      	adds	r3, #1
 8007494:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8007498:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800749c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80074a0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80074a4:	7812      	ldrb	r2, [r2, #0]
 80074a6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80074a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80074ac:	3301      	adds	r3, #1
 80074ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 80074b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80074b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80074ba:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80074be:	7812      	ldrb	r2, [r2, #0]
 80074c0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80074c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80074c6:	3301      	adds	r3, #1
 80074c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80074cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80074d0:	2218      	movs	r2, #24
 80074d2:	2100      	movs	r1, #0
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 f83a 	bl	800754e <Osal_MemSet>
  rq.ogf = 0x08;
 80074da:	2308      	movs	r3, #8
 80074dc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 80074e0:	2331      	movs	r3, #49	@ 0x31
 80074e2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80074e6:	f107 0310 	add.w	r3, r7, #16
 80074ea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80074ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80074f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80074f6:	f107 030f 	add.w	r3, r7, #15
 80074fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80074fe:	2301      	movs	r3, #1
 8007500:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007504:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007508:	2100      	movs	r1, #0
 800750a:	4618      	mov	r0, r3
 800750c:	f000 faa8 	bl	8007a60 <hci_send_req>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	da01      	bge.n	800751a <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8007516:	23ff      	movs	r3, #255	@ 0xff
 8007518:	e004      	b.n	8007524 <hci_le_set_default_phy+0xf0>
  return status;
 800751a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800751e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8007522:	781b      	ldrb	r3, [r3, #0]
}
 8007524:	4618      	mov	r0, r3
 8007526:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800752a:	46bd      	mov	sp, r7
 800752c:	bd90      	pop	{r4, r7, pc}

0800752e <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b084      	sub	sp, #16
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	68b9      	ldr	r1, [r7, #8]
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f002 ff41 	bl	800a3c6 <memcpy>
 8007544:	4603      	mov	r3, r0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b084      	sub	sp, #16
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	68b9      	ldr	r1, [r7, #8]
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f002 feb1 	bl	800a2c6 <memset>
 8007564:	4603      	mov	r3, r0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800756e:	b480      	push	{r7}
 8007570:	af00      	add	r7, sp, #0
  return;
 8007572:	bf00      	nop
}
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800757c:	b480      	push	{r7}
 800757e:	af00      	add	r7, sp, #0
  return;
 8007580:	bf00      	nop
}
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800758a:	b480      	push	{r7}
 800758c:	af00      	add	r7, sp, #0
  return;
 800758e:	bf00      	nop
}
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  return;
 800759c:	bf00      	nop
}
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 80075a6:	b480      	push	{r7}
 80075a8:	af00      	add	r7, sp, #0
  return;
 80075aa:	bf00      	nop
}
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80075b4:	b480      	push	{r7}
 80075b6:	af00      	add	r7, sp, #0
  return;
 80075b8:	bf00      	nop
}
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 80075c2:	b480      	push	{r7}
 80075c4:	af00      	add	r7, sp, #0
  return;
 80075c6:	bf00      	nop
}
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  return;
 80075d4:	bf00      	nop
}
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <IAS_Init>:
__WEAK void IAS_Init( void )
{
 80075de:	b480      	push	{r7}
 80075e0:	af00      	add	r7, sp, #0
  return;
 80075e2:	bf00      	nop
}
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80075ec:	b480      	push	{r7}
 80075ee:	af00      	add	r7, sp, #0
  return;
 80075f0:	bf00      	nop
}
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80075fa:	b480      	push	{r7}
 80075fc:	af00      	add	r7, sp, #0
  return;
 80075fe:	bf00      	nop
}
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  return;
 800760c:	bf00      	nop
}
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr

08007616 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8007616:	b480      	push	{r7}
 8007618:	af00      	add	r7, sp, #0
  return;
 800761a:	bf00      	nop
}
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8007624:	b480      	push	{r7}
 8007626:	af00      	add	r7, sp, #0
  return;
 8007628:	bf00      	nop
}
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr

08007632 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8007632:	b480      	push	{r7}
 8007634:	af00      	add	r7, sp, #0
  return;
 8007636:	bf00      	nop
}
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
  return;
 8007644:	bf00      	nop
}
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800764e:	b480      	push	{r7}
 8007650:	af00      	add	r7, sp, #0
  return;
 8007652:	bf00      	nop
}
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800765c:	b580      	push	{r7, lr}
 800765e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8007660:	4b04      	ldr	r3, [pc, #16]	@ (8007674 <SVCCTL_Init+0x18>)
 8007662:	2200      	movs	r2, #0
 8007664:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8007666:	4b04      	ldr	r3, [pc, #16]	@ (8007678 <SVCCTL_Init+0x1c>)
 8007668:	2200      	movs	r2, #0
 800766a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800766c:	f000 f806 	bl	800767c <SVCCTL_SvcInit>

  return;
 8007670:	bf00      	nop
}
 8007672:	bd80      	pop	{r7, pc}
 8007674:	200001ec 	.word	0x200001ec
 8007678:	2000020c 	.word	0x2000020c

0800767c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
  BAS_Init();
 8007680:	f7ff ff75 	bl	800756e <BAS_Init>

  BLS_Init();
 8007684:	f7ff ff7a 	bl	800757c <BLS_Init>

  CRS_STM_Init();
 8007688:	f7ff ff7f 	bl	800758a <CRS_STM_Init>

  DIS_Init();
 800768c:	f7ff ff84 	bl	8007598 <DIS_Init>

  EDS_STM_Init();
 8007690:	f7ff ff89 	bl	80075a6 <EDS_STM_Init>

  HIDS_Init();
 8007694:	f7ff ff8e 	bl	80075b4 <HIDS_Init>

  HRS_Init();
 8007698:	f7ff ff93 	bl	80075c2 <HRS_Init>

  HTS_Init();
 800769c:	f7ff ff98 	bl	80075d0 <HTS_Init>

  IAS_Init();
 80076a0:	f7ff ff9d 	bl	80075de <IAS_Init>

  LLS_Init();
 80076a4:	f7ff ffa2 	bl	80075ec <LLS_Init>

  TPS_Init();
 80076a8:	f7ff ffa7 	bl	80075fa <TPS_Init>

  MOTENV_STM_Init();
 80076ac:	f7ff ffac 	bl	8007608 <MOTENV_STM_Init>

  P2PS_STM_Init();
 80076b0:	f7ff ffb1 	bl	8007616 <P2PS_STM_Init>

  ZDD_STM_Init();
 80076b4:	f7ff ffb6 	bl	8007624 <ZDD_STM_Init>

  OTAS_STM_Init();
 80076b8:	f7ff ffbb 	bl	8007632 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80076bc:	f7ff ffc7 	bl	800764e <BVOPUS_STM_Init>

  MESH_Init();
 80076c0:	f7ff ffbe 	bl	8007640 <MESH_Init>

  SVCCTL_InitCustomSvc();
 80076c4:	f001 fb02 	bl	8008ccc <SVCCTL_InitCustomSvc>
  
  return;
 80076c8:	bf00      	nop
}
 80076ca:	bd80      	pop	{r7, pc}

080076cc <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80076d4:	4b09      	ldr	r3, [pc, #36]	@ (80076fc <SVCCTL_RegisterSvcHandler+0x30>)
 80076d6:	7f1b      	ldrb	r3, [r3, #28]
 80076d8:	4619      	mov	r1, r3
 80076da:	4a08      	ldr	r2, [pc, #32]	@ (80076fc <SVCCTL_RegisterSvcHandler+0x30>)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 80076e2:	4b06      	ldr	r3, [pc, #24]	@ (80076fc <SVCCTL_RegisterSvcHandler+0x30>)
 80076e4:	7f1b      	ldrb	r3, [r3, #28]
 80076e6:	3301      	adds	r3, #1
 80076e8:	b2da      	uxtb	r2, r3
 80076ea:	4b04      	ldr	r3, [pc, #16]	@ (80076fc <SVCCTL_RegisterSvcHandler+0x30>)
 80076ec:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80076ee:	bf00      	nop
}
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	200001ec 	.word	0x200001ec

08007700 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b086      	sub	sp, #24
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3301      	adds	r3, #1
 800770c:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800770e:	2300      	movs	r3, #0
 8007710:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	2bff      	cmp	r3, #255	@ 0xff
 8007718:	d125      	bne.n	8007766 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	3302      	adds	r3, #2
 800771e:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	881b      	ldrh	r3, [r3, #0]
 8007724:	b29b      	uxth	r3, r3
 8007726:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800772a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800772e:	d118      	bne.n	8007762 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007730:	2300      	movs	r3, #0
 8007732:	757b      	strb	r3, [r7, #21]
 8007734:	e00d      	b.n	8007752 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8007736:	7d7b      	ldrb	r3, [r7, #21]
 8007738:	4a1a      	ldr	r2, [pc, #104]	@ (80077a4 <SVCCTL_UserEvtRx+0xa4>)
 800773a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	4798      	blx	r3
 8007742:	4603      	mov	r3, r0
 8007744:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8007746:	7dfb      	ldrb	r3, [r7, #23]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d108      	bne.n	800775e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800774c:	7d7b      	ldrb	r3, [r7, #21]
 800774e:	3301      	adds	r3, #1
 8007750:	757b      	strb	r3, [r7, #21]
 8007752:	4b14      	ldr	r3, [pc, #80]	@ (80077a4 <SVCCTL_UserEvtRx+0xa4>)
 8007754:	7f1b      	ldrb	r3, [r3, #28]
 8007756:	7d7a      	ldrb	r2, [r7, #21]
 8007758:	429a      	cmp	r2, r3
 800775a:	d3ec      	bcc.n	8007736 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800775c:	e002      	b.n	8007764 <SVCCTL_UserEvtRx+0x64>
              break;
 800775e:	bf00      	nop
          break;
 8007760:	e000      	b.n	8007764 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8007762:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8007764:	e000      	b.n	8007768 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8007766:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8007768:	7dfb      	ldrb	r3, [r7, #23]
 800776a:	2b02      	cmp	r3, #2
 800776c:	d00f      	beq.n	800778e <SVCCTL_UserEvtRx+0x8e>
 800776e:	2b02      	cmp	r3, #2
 8007770:	dc10      	bgt.n	8007794 <SVCCTL_UserEvtRx+0x94>
 8007772:	2b00      	cmp	r3, #0
 8007774:	d002      	beq.n	800777c <SVCCTL_UserEvtRx+0x7c>
 8007776:	2b01      	cmp	r3, #1
 8007778:	d006      	beq.n	8007788 <SVCCTL_UserEvtRx+0x88>
 800777a:	e00b      	b.n	8007794 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 ff85 	bl	800868c <SVCCTL_App_Notification>
 8007782:	4603      	mov	r3, r0
 8007784:	75bb      	strb	r3, [r7, #22]
      break;
 8007786:	e008      	b.n	800779a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8007788:	2301      	movs	r3, #1
 800778a:	75bb      	strb	r3, [r7, #22]
      break;
 800778c:	e005      	b.n	800779a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800778e:	2300      	movs	r3, #0
 8007790:	75bb      	strb	r3, [r7, #22]
      break;
 8007792:	e002      	b.n	800779a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8007794:	2301      	movs	r3, #1
 8007796:	75bb      	strb	r3, [r7, #22]
      break;
 8007798:	bf00      	nop
  }

  return (return_status);
 800779a:	7dbb      	ldrb	r3, [r7, #22]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	200001ec 	.word	0x200001ec

080077a8 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80077b0:	f107 030c 	add.w	r3, r7, #12
 80077b4:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	212e      	movs	r1, #46	@ 0x2e
 80077c0:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80077c4:	f000 fae8 	bl	8007d98 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	330b      	adds	r3, #11
 80077cc:	78db      	ldrb	r3, [r3, #3]
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3720      	adds	r7, #32
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b088      	sub	sp, #32
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80077de:	f107 030c 	add.w	r3, r7, #12
 80077e2:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	210f      	movs	r1, #15
 80077ee:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80077f2:	f000 fad1 	bl	8007d98 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	330b      	adds	r3, #11
 80077fa:	78db      	ldrb	r3, [r3, #3]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3720      	adds	r7, #32
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b088      	sub	sp, #32
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800780c:	f107 030c 	add.w	r3, r7, #12
 8007810:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	2110      	movs	r1, #16
 8007818:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800781c:	f000 fabc 	bl	8007d98 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	330b      	adds	r3, #11
 8007824:	78db      	ldrb	r3, [r3, #3]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3720      	adds	r7, #32
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
	...

08007830 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8007830:	b480      	push	{r7}
 8007832:	b08b      	sub	sp, #44	@ 0x2c
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8007838:	2300      	movs	r3, #0
 800783a:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800783c:	2300      	movs	r3, #0
 800783e:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8007840:	2300      	movs	r3, #0
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8007844:	2300      	movs	r3, #0
 8007846:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8007848:	2300      	movs	r3, #0
 800784a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800784c:	2300      	movs	r3, #0
 800784e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8007850:	2300      	movs	r3, #0
 8007852:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8007854:	2300      	movs	r3, #0
 8007856:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8007858:	4b4a      	ldr	r3, [pc, #296]	@ (8007984 <SHCI_GetWirelessFwInfo+0x154>)
 800785a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800785c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007860:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800786a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a44      	ldr	r2, [pc, #272]	@ (8007988 <SHCI_GetWirelessFwInfo+0x158>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d10f      	bne.n	800789c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	617b      	str	r3, [r7, #20]
 800789a:	e01a      	b.n	80078d2 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80078a4:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80078a8:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80078d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d4:	0e1b      	lsrs	r3, r3, #24
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80078dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078de:	0c1b      	lsrs	r3, r3, #16
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80078e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e8:	0a1b      	lsrs	r3, r3, #8
 80078ea:	b2da      	uxtb	r2, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80078f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f2:	091b      	lsrs	r3, r3, #4
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	f003 030f 	and.w	r3, r3, #15
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8007900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007902:	b2db      	uxtb	r3, r3
 8007904:	f003 030f 	and.w	r3, r3, #15
 8007908:	b2da      	uxtb	r2, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	0e1b      	lsrs	r3, r3, #24
 8007912:	b2da      	uxtb	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8007918:	6a3b      	ldr	r3, [r7, #32]
 800791a:	0c1b      	lsrs	r3, r3, #16
 800791c:	b2da      	uxtb	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8007922:	6a3b      	ldr	r3, [r7, #32]
 8007924:	0a1b      	lsrs	r3, r3, #8
 8007926:	b2da      	uxtb	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800792c:	6a3b      	ldr	r3, [r7, #32]
 800792e:	b2da      	uxtb	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	b2da      	uxtb	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	0e1b      	lsrs	r3, r3, #24
 8007940:	b2da      	uxtb	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	0c1b      	lsrs	r3, r3, #16
 800794a:	b2da      	uxtb	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	0a1b      	lsrs	r3, r3, #8
 8007954:	b2da      	uxtb	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	0e1b      	lsrs	r3, r3, #24
 800795e:	b2da      	uxtb	r2, r3
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	0c1b      	lsrs	r3, r3, #16
 8007968:	b2da      	uxtb	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	b2da      	uxtb	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	372c      	adds	r7, #44	@ 0x2c
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	58004000 	.word	0x58004000
 8007988:	a94656b9 	.word	0xa94656b9

0800798c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	4a08      	ldr	r2, [pc, #32]	@ (80079bc <hci_init+0x30>)
 800799c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800799e:	4a08      	ldr	r2, [pc, #32]	@ (80079c0 <hci_init+0x34>)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80079a4:	4806      	ldr	r0, [pc, #24]	@ (80079c0 <hci_init+0x34>)
 80079a6:	f000 f979 	bl	8007c9c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 f8da 	bl	8007b68 <TlInit>

  return;
 80079b4:	bf00      	nop
}
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	20000448 	.word	0x20000448
 80079c0:	20000420 	.word	0x20000420

080079c4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80079ca:	4822      	ldr	r0, [pc, #136]	@ (8007a54 <hci_user_evt_proc+0x90>)
 80079cc:	f000 fd32 	bl	8008434 <LST_is_empty>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d12b      	bne.n	8007a2e <hci_user_evt_proc+0x6a>
 80079d6:	4b20      	ldr	r3, [pc, #128]	@ (8007a58 <hci_user_evt_proc+0x94>)
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d027      	beq.n	8007a2e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80079de:	f107 030c 	add.w	r3, r7, #12
 80079e2:	4619      	mov	r1, r3
 80079e4:	481b      	ldr	r0, [pc, #108]	@ (8007a54 <hci_user_evt_proc+0x90>)
 80079e6:	f000 fdb4 	bl	8008552 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80079ea:	4b1c      	ldr	r3, [pc, #112]	@ (8007a5c <hci_user_evt_proc+0x98>)
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00c      	beq.n	8007a0c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80079f6:	2301      	movs	r3, #1
 80079f8:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80079fa:	4b18      	ldr	r3, [pc, #96]	@ (8007a5c <hci_user_evt_proc+0x98>)
 80079fc:	69db      	ldr	r3, [r3, #28]
 80079fe:	1d3a      	adds	r2, r7, #4
 8007a00:	4610      	mov	r0, r2
 8007a02:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8007a04:	793a      	ldrb	r2, [r7, #4]
 8007a06:	4b14      	ldr	r3, [pc, #80]	@ (8007a58 <hci_user_evt_proc+0x94>)
 8007a08:	701a      	strb	r2, [r3, #0]
 8007a0a:	e002      	b.n	8007a12 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8007a0c:	4b12      	ldr	r3, [pc, #72]	@ (8007a58 <hci_user_evt_proc+0x94>)
 8007a0e:	2201      	movs	r2, #1
 8007a10:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8007a12:	4b11      	ldr	r3, [pc, #68]	@ (8007a58 <hci_user_evt_proc+0x94>)
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d004      	beq.n	8007a24 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f000 fc0d 	bl	800823c <TL_MM_EvtDone>
 8007a22:	e004      	b.n	8007a2e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4619      	mov	r1, r3
 8007a28:	480a      	ldr	r0, [pc, #40]	@ (8007a54 <hci_user_evt_proc+0x90>)
 8007a2a:	f000 fd25 	bl	8008478 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8007a2e:	4809      	ldr	r0, [pc, #36]	@ (8007a54 <hci_user_evt_proc+0x90>)
 8007a30:	f000 fd00 	bl	8008434 <LST_is_empty>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d107      	bne.n	8007a4a <hci_user_evt_proc+0x86>
 8007a3a:	4b07      	ldr	r3, [pc, #28]	@ (8007a58 <hci_user_evt_proc+0x94>)
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d003      	beq.n	8007a4a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8007a42:	4804      	ldr	r0, [pc, #16]	@ (8007a54 <hci_user_evt_proc+0x90>)
 8007a44:	f001 f856 	bl	8008af4 <hci_notify_asynch_evt>
  }


  return;
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
}
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	20000214 	.word	0x20000214
 8007a58:	20000220 	.word	0x20000220
 8007a5c:	20000420 	.word	0x20000420

08007a60 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f000 f8d1 	bl	8007c14 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8007a72:	2300      	movs	r3, #0
 8007a74:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	885b      	ldrh	r3, [r3, #2]
 8007a7a:	b21b      	sxth	r3, r3
 8007a7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a80:	b21a      	sxth	r2, r3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	881b      	ldrh	r3, [r3, #0]
 8007a86:	b21b      	sxth	r3, r3
 8007a88:	029b      	lsls	r3, r3, #10
 8007a8a:	b21b      	sxth	r3, r3
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	b21b      	sxth	r3, r3
 8007a90:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8007a92:	4b33      	ldr	r3, [pc, #204]	@ (8007b60 <hci_send_req+0x100>)
 8007a94:	2201      	movs	r2, #1
 8007a96:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	b2d9      	uxtb	r1, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	689a      	ldr	r2, [r3, #8]
 8007aa2:	8bbb      	ldrh	r3, [r7, #28]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f000 f88f 	bl	8007bc8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8007aaa:	e04e      	b.n	8007b4a <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8007aac:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8007ab0:	f001 f837 	bl	8008b22 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8007ab4:	e043      	b.n	8007b3e <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8007ab6:	f107 030c 	add.w	r3, r7, #12
 8007aba:	4619      	mov	r1, r3
 8007abc:	4829      	ldr	r0, [pc, #164]	@ (8007b64 <hci_send_req+0x104>)
 8007abe:	f000 fd48 	bl	8008552 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	7a5b      	ldrb	r3, [r3, #9]
 8007ac6:	2b0f      	cmp	r3, #15
 8007ac8:	d114      	bne.n	8007af4 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	330b      	adds	r3, #11
 8007ace:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	885b      	ldrh	r3, [r3, #2]
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	8bba      	ldrh	r2, [r7, #28]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d104      	bne.n	8007ae6 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	7812      	ldrb	r2, [r2, #0]
 8007ae4:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d027      	beq.n	8007b3e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8007aee:	2301      	movs	r3, #1
 8007af0:	77fb      	strb	r3, [r7, #31]
 8007af2:	e024      	b.n	8007b3e <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	330b      	adds	r3, #11
 8007af8:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	8bba      	ldrh	r2, [r7, #28]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d114      	bne.n	8007b32 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	7a9b      	ldrb	r3, [r3, #10]
 8007b0c:	3b03      	subs	r3, #3
 8007b0e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	695a      	ldr	r2, [r3, #20]
 8007b14:	7dfb      	ldrb	r3, [r7, #23]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	bfa8      	it	ge
 8007b1a:	461a      	movge	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6918      	ldr	r0, [r3, #16]
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	1cd9      	adds	r1, r3, #3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	695b      	ldr	r3, [r3, #20]
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	f002 fc4a 	bl	800a3c6 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8007b3e:	4809      	ldr	r0, [pc, #36]	@ (8007b64 <hci_send_req+0x104>)
 8007b40:	f000 fc78 	bl	8008434 <LST_is_empty>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0b5      	beq.n	8007ab6 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8007b4a:	7ffb      	ldrb	r3, [r7, #31]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d0ad      	beq.n	8007aac <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8007b50:	2001      	movs	r0, #1
 8007b52:	f000 f85f 	bl	8007c14 <NotifyCmdStatus>

  return 0;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3720      	adds	r7, #32
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	2000044c 	.word	0x2000044c
 8007b64:	20000440 	.word	0x20000440

08007b68 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8007b70:	480f      	ldr	r0, [pc, #60]	@ (8007bb0 <TlInit+0x48>)
 8007b72:	f000 fc4f 	bl	8008414 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8007b76:	4a0f      	ldr	r2, [pc, #60]	@ (8007bb4 <TlInit+0x4c>)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8007b7c:	480e      	ldr	r0, [pc, #56]	@ (8007bb8 <TlInit+0x50>)
 8007b7e:	f000 fc49 	bl	8008414 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8007b82:	4b0e      	ldr	r3, [pc, #56]	@ (8007bbc <TlInit+0x54>)
 8007b84:	2201      	movs	r2, #1
 8007b86:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8007b88:	4b0d      	ldr	r3, [pc, #52]	@ (8007bc0 <TlInit+0x58>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00a      	beq.n	8007ba6 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8007b94:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc4 <TlInit+0x5c>)
 8007b96:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8007b98:	4b09      	ldr	r3, [pc, #36]	@ (8007bc0 <TlInit+0x58>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f107 0208 	add.w	r2, r7, #8
 8007ba0:	4610      	mov	r0, r2
 8007ba2:	4798      	blx	r3
  }

  return;
 8007ba4:	bf00      	nop
 8007ba6:	bf00      	nop
}
 8007ba8:	3718      	adds	r7, #24
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	20000440 	.word	0x20000440
 8007bb4:	2000021c 	.word	0x2000021c
 8007bb8:	20000214 	.word	0x20000214
 8007bbc:	20000220 	.word	0x20000220
 8007bc0:	20000420 	.word	0x20000420
 8007bc4:	08007c55 	.word	0x08007c55

08007bc8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	603a      	str	r2, [r7, #0]
 8007bd2:	80fb      	strh	r3, [r7, #6]
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8007bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8007c0c <SendCmd+0x44>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	88fa      	ldrh	r2, [r7, #6]
 8007bde:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8007be2:	4b0a      	ldr	r3, [pc, #40]	@ (8007c0c <SendCmd+0x44>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	797a      	ldrb	r2, [r7, #5]
 8007be8:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8007bea:	4b08      	ldr	r3, [pc, #32]	@ (8007c0c <SendCmd+0x44>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	330c      	adds	r3, #12
 8007bf0:	797a      	ldrb	r2, [r7, #5]
 8007bf2:	6839      	ldr	r1, [r7, #0]
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f002 fbe6 	bl	800a3c6 <memcpy>

  hciContext.io.Send(0,0);
 8007bfa:	4b05      	ldr	r3, [pc, #20]	@ (8007c10 <SendCmd+0x48>)
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	2100      	movs	r1, #0
 8007c00:	2000      	movs	r0, #0
 8007c02:	4798      	blx	r3

  return;
 8007c04:	bf00      	nop
}
 8007c06:	3708      	adds	r7, #8
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	2000021c 	.word	0x2000021c
 8007c10:	20000420 	.word	0x20000420

08007c14 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8007c1e:	79fb      	ldrb	r3, [r7, #7]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d108      	bne.n	8007c36 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8007c24:	4b0a      	ldr	r3, [pc, #40]	@ (8007c50 <NotifyCmdStatus+0x3c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00d      	beq.n	8007c48 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8007c2c:	4b08      	ldr	r3, [pc, #32]	@ (8007c50 <NotifyCmdStatus+0x3c>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	2000      	movs	r0, #0
 8007c32:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8007c34:	e008      	b.n	8007c48 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8007c36:	4b06      	ldr	r3, [pc, #24]	@ (8007c50 <NotifyCmdStatus+0x3c>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d004      	beq.n	8007c48 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8007c3e:	4b04      	ldr	r3, [pc, #16]	@ (8007c50 <NotifyCmdStatus+0x3c>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2001      	movs	r0, #1
 8007c44:	4798      	blx	r3
  return;
 8007c46:	bf00      	nop
 8007c48:	bf00      	nop
}
 8007c4a:	3708      	adds	r7, #8
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20000448 	.word	0x20000448

08007c54 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	7a5b      	ldrb	r3, [r3, #9]
 8007c60:	2b0f      	cmp	r3, #15
 8007c62:	d003      	beq.n	8007c6c <TlEvtReceived+0x18>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	7a5b      	ldrb	r3, [r3, #9]
 8007c68:	2b0e      	cmp	r3, #14
 8007c6a:	d107      	bne.n	8007c7c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8007c6c:	6879      	ldr	r1, [r7, #4]
 8007c6e:	4809      	ldr	r0, [pc, #36]	@ (8007c94 <TlEvtReceived+0x40>)
 8007c70:	f000 fc28 	bl	80084c4 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8007c74:	2000      	movs	r0, #0
 8007c76:	f000 ff49 	bl	8008b0c <hci_cmd_resp_release>
 8007c7a:	e006      	b.n	8007c8a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	4806      	ldr	r0, [pc, #24]	@ (8007c98 <TlEvtReceived+0x44>)
 8007c80:	f000 fc20 	bl	80084c4 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8007c84:	4804      	ldr	r0, [pc, #16]	@ (8007c98 <TlEvtReceived+0x44>)
 8007c86:	f000 ff35 	bl	8008af4 <hci_notify_asynch_evt>
  }

  return;
 8007c8a:	bf00      	nop
}
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20000440 	.word	0x20000440
 8007c98:	20000214 	.word	0x20000214

08007c9c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a05      	ldr	r2, [pc, #20]	@ (8007cbc <hci_register_io_bus+0x20>)
 8007ca8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a04      	ldr	r2, [pc, #16]	@ (8007cc0 <hci_register_io_bus+0x24>)
 8007cae:	611a      	str	r2, [r3, #16]

  return;
 8007cb0:	bf00      	nop
}
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	08007fb5 	.word	0x08007fb5
 8007cc0:	0800801d 	.word	0x0800801d

08007cc4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	4a08      	ldr	r2, [pc, #32]	@ (8007cf4 <shci_init+0x30>)
 8007cd4:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8007cd6:	4a08      	ldr	r2, [pc, #32]	@ (8007cf8 <shci_init+0x34>)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8007cdc:	4806      	ldr	r0, [pc, #24]	@ (8007cf8 <shci_init+0x34>)
 8007cde:	f000 f915 	bl	8007f0c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 f898 	bl	8007e1c <TlInit>

  return;
 8007cec:	bf00      	nop
}
 8007cee:	3708      	adds	r7, #8
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	20000470 	.word	0x20000470
 8007cf8:	20000450 	.word	0x20000450

08007cfc <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8007d02:	4822      	ldr	r0, [pc, #136]	@ (8007d8c <shci_user_evt_proc+0x90>)
 8007d04:	f000 fb96 	bl	8008434 <LST_is_empty>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d12b      	bne.n	8007d66 <shci_user_evt_proc+0x6a>
 8007d0e:	4b20      	ldr	r3, [pc, #128]	@ (8007d90 <shci_user_evt_proc+0x94>)
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d027      	beq.n	8007d66 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8007d16:	f107 030c 	add.w	r3, r7, #12
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	481b      	ldr	r0, [pc, #108]	@ (8007d8c <shci_user_evt_proc+0x90>)
 8007d1e:	f000 fc18 	bl	8008552 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8007d22:	4b1c      	ldr	r3, [pc, #112]	@ (8007d94 <shci_user_evt_proc+0x98>)
 8007d24:	69db      	ldr	r3, [r3, #28]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00c      	beq.n	8007d44 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8007d32:	4b18      	ldr	r3, [pc, #96]	@ (8007d94 <shci_user_evt_proc+0x98>)
 8007d34:	69db      	ldr	r3, [r3, #28]
 8007d36:	1d3a      	adds	r2, r7, #4
 8007d38:	4610      	mov	r0, r2
 8007d3a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8007d3c:	793a      	ldrb	r2, [r7, #4]
 8007d3e:	4b14      	ldr	r3, [pc, #80]	@ (8007d90 <shci_user_evt_proc+0x94>)
 8007d40:	701a      	strb	r2, [r3, #0]
 8007d42:	e002      	b.n	8007d4a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8007d44:	4b12      	ldr	r3, [pc, #72]	@ (8007d90 <shci_user_evt_proc+0x94>)
 8007d46:	2201      	movs	r2, #1
 8007d48:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8007d4a:	4b11      	ldr	r3, [pc, #68]	@ (8007d90 <shci_user_evt_proc+0x94>)
 8007d4c:	781b      	ldrb	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d004      	beq.n	8007d5c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	4618      	mov	r0, r3
 8007d56:	f000 fa71 	bl	800823c <TL_MM_EvtDone>
 8007d5a:	e004      	b.n	8007d66 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	480a      	ldr	r0, [pc, #40]	@ (8007d8c <shci_user_evt_proc+0x90>)
 8007d62:	f000 fb89 	bl	8008478 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8007d66:	4809      	ldr	r0, [pc, #36]	@ (8007d8c <shci_user_evt_proc+0x90>)
 8007d68:	f000 fb64 	bl	8008434 <LST_is_empty>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d107      	bne.n	8007d82 <shci_user_evt_proc+0x86>
 8007d72:	4b07      	ldr	r3, [pc, #28]	@ (8007d90 <shci_user_evt_proc+0x94>)
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8007d7a:	4804      	ldr	r0, [pc, #16]	@ (8007d8c <shci_user_evt_proc+0x90>)
 8007d7c:	f7f9 f92f 	bl	8000fde <shci_notify_asynch_evt>
  }


  return;
 8007d80:	bf00      	nop
 8007d82:	bf00      	nop
}
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	20000224 	.word	0x20000224
 8007d90:	20000234 	.word	0x20000234
 8007d94:	20000450 	.word	0x20000450

08007d98 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60ba      	str	r2, [r7, #8]
 8007da0:	607b      	str	r3, [r7, #4]
 8007da2:	4603      	mov	r3, r0
 8007da4:	81fb      	strh	r3, [r7, #14]
 8007da6:	460b      	mov	r3, r1
 8007da8:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8007daa:	2000      	movs	r0, #0
 8007dac:	f000 f868 	bl	8007e80 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8007db0:	4b17      	ldr	r3, [pc, #92]	@ (8007e10 <shci_send+0x78>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	89fa      	ldrh	r2, [r7, #14]
 8007db6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8007dba:	4b15      	ldr	r3, [pc, #84]	@ (8007e10 <shci_send+0x78>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	7b7a      	ldrb	r2, [r7, #13]
 8007dc0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8007dc2:	4b13      	ldr	r3, [pc, #76]	@ (8007e10 <shci_send+0x78>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	330c      	adds	r3, #12
 8007dc8:	7b7a      	ldrb	r2, [r7, #13]
 8007dca:	68b9      	ldr	r1, [r7, #8]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f002 fafa 	bl	800a3c6 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8007dd2:	4b10      	ldr	r3, [pc, #64]	@ (8007e14 <shci_send+0x7c>)
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8007dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8007e18 <shci_send+0x80>)
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2100      	movs	r1, #0
 8007dde:	2000      	movs	r0, #0
 8007de0:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8007de2:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8007de6:	f7f9 f911 	bl	800100c <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f103 0008 	add.w	r0, r3, #8
 8007df0:	4b07      	ldr	r3, [pc, #28]	@ (8007e10 <shci_send+0x78>)
 8007df2:	6819      	ldr	r1, [r3, #0]
 8007df4:	4b06      	ldr	r3, [pc, #24]	@ (8007e10 <shci_send+0x78>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	789b      	ldrb	r3, [r3, #2]
 8007dfa:	3303      	adds	r3, #3
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	f002 fae2 	bl	800a3c6 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007e02:	2001      	movs	r0, #1
 8007e04:	f000 f83c 	bl	8007e80 <Cmd_SetStatus>

  return;
 8007e08:	bf00      	nop
}
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20000230 	.word	0x20000230
 8007e14:	20000474 	.word	0x20000474
 8007e18:	20000450 	.word	0x20000450

08007e1c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8007e24:	4a10      	ldr	r2, [pc, #64]	@ (8007e68 <TlInit+0x4c>)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8007e2a:	4810      	ldr	r0, [pc, #64]	@ (8007e6c <TlInit+0x50>)
 8007e2c:	f000 faf2 	bl	8008414 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007e30:	2001      	movs	r0, #1
 8007e32:	f000 f825 	bl	8007e80 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8007e36:	4b0e      	ldr	r3, [pc, #56]	@ (8007e70 <TlInit+0x54>)
 8007e38:	2201      	movs	r2, #1
 8007e3a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8007e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007e74 <TlInit+0x58>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00c      	beq.n	8007e5e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8007e48:	4b0b      	ldr	r3, [pc, #44]	@ (8007e78 <TlInit+0x5c>)
 8007e4a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8007e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e7c <TlInit+0x60>)
 8007e4e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8007e50:	4b08      	ldr	r3, [pc, #32]	@ (8007e74 <TlInit+0x58>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f107 020c 	add.w	r2, r7, #12
 8007e58:	4610      	mov	r0, r2
 8007e5a:	4798      	blx	r3
  }

  return;
 8007e5c:	bf00      	nop
 8007e5e:	bf00      	nop
}
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000230 	.word	0x20000230
 8007e6c:	20000224 	.word	0x20000224
 8007e70:	20000234 	.word	0x20000234
 8007e74:	20000450 	.word	0x20000450
 8007e78:	08007ed1 	.word	0x08007ed1
 8007e7c:	08007ee9 	.word	0x08007ee9

08007e80 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	4603      	mov	r3, r0
 8007e88:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10b      	bne.n	8007ea8 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8007e90:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec8 <Cmd_SetStatus+0x48>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d003      	beq.n	8007ea0 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8007e98:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec8 <Cmd_SetStatus+0x48>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8007ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8007ecc <Cmd_SetStatus+0x4c>)
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8007ea6:	e00b      	b.n	8007ec0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8007ea8:	4b08      	ldr	r3, [pc, #32]	@ (8007ecc <Cmd_SetStatus+0x4c>)
 8007eaa:	2201      	movs	r2, #1
 8007eac:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8007eae:	4b06      	ldr	r3, [pc, #24]	@ (8007ec8 <Cmd_SetStatus+0x48>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d004      	beq.n	8007ec0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8007eb6:	4b04      	ldr	r3, [pc, #16]	@ (8007ec8 <Cmd_SetStatus+0x48>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2001      	movs	r0, #1
 8007ebc:	4798      	blx	r3
  return;
 8007ebe:	bf00      	nop
 8007ec0:	bf00      	nop
}
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	20000470 	.word	0x20000470
 8007ecc:	2000022c 	.word	0x2000022c

08007ed0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8007ed8:	2000      	movs	r0, #0
 8007eda:	f7f9 f88c 	bl	8000ff6 <shci_cmd_resp_release>

  return;
 8007ede:	bf00      	nop
}
 8007ee0:	3708      	adds	r7, #8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
	...

08007ee8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8007ef0:	6879      	ldr	r1, [r7, #4]
 8007ef2:	4805      	ldr	r0, [pc, #20]	@ (8007f08 <TlUserEvtReceived+0x20>)
 8007ef4:	f000 fae6 	bl	80084c4 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8007ef8:	4803      	ldr	r0, [pc, #12]	@ (8007f08 <TlUserEvtReceived+0x20>)
 8007efa:	f7f9 f870 	bl	8000fde <shci_notify_asynch_evt>

  return;
 8007efe:	bf00      	nop
}
 8007f00:	3708      	adds	r7, #8
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000224 	.word	0x20000224

08007f0c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a05      	ldr	r2, [pc, #20]	@ (8007f2c <shci_register_io_bus+0x20>)
 8007f18:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a04      	ldr	r2, [pc, #16]	@ (8007f30 <shci_register_io_bus+0x24>)
 8007f1e:	611a      	str	r2, [r3, #16]

  return;
 8007f20:	bf00      	nop
}
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	080080c9 	.word	0x080080c9
 8007f30:	0800811d 	.word	0x0800811d

08007f34 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8007f38:	f001 f8b2 	bl	80090a0 <HW_IPCC_Enable>

  return;
 8007f3c:	bf00      	nop
}
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <TL_Init>:


void TL_Init( void )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8007f44:	4b10      	ldr	r3, [pc, #64]	@ (8007f88 <TL_Init+0x48>)
 8007f46:	4a11      	ldr	r2, [pc, #68]	@ (8007f8c <TL_Init+0x4c>)
 8007f48:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8007f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8007f88 <TL_Init+0x48>)
 8007f4c:	4a10      	ldr	r2, [pc, #64]	@ (8007f90 <TL_Init+0x50>)
 8007f4e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8007f50:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <TL_Init+0x48>)
 8007f52:	4a10      	ldr	r2, [pc, #64]	@ (8007f94 <TL_Init+0x54>)
 8007f54:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8007f56:	4b0c      	ldr	r3, [pc, #48]	@ (8007f88 <TL_Init+0x48>)
 8007f58:	4a0f      	ldr	r2, [pc, #60]	@ (8007f98 <TL_Init+0x58>)
 8007f5a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8007f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f88 <TL_Init+0x48>)
 8007f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8007f9c <TL_Init+0x5c>)
 8007f60:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8007f62:	4b09      	ldr	r3, [pc, #36]	@ (8007f88 <TL_Init+0x48>)
 8007f64:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa0 <TL_Init+0x60>)
 8007f66:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8007f68:	4b07      	ldr	r3, [pc, #28]	@ (8007f88 <TL_Init+0x48>)
 8007f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa4 <TL_Init+0x64>)
 8007f6c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8007f6e:	4b06      	ldr	r3, [pc, #24]	@ (8007f88 <TL_Init+0x48>)
 8007f70:	4a0d      	ldr	r2, [pc, #52]	@ (8007fa8 <TL_Init+0x68>)
 8007f72:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8007f74:	4b04      	ldr	r3, [pc, #16]	@ (8007f88 <TL_Init+0x48>)
 8007f76:	4a0d      	ldr	r2, [pc, #52]	@ (8007fac <TL_Init+0x6c>)
 8007f78:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8007f7a:	4b03      	ldr	r3, [pc, #12]	@ (8007f88 <TL_Init+0x48>)
 8007f7c:	4a0c      	ldr	r2, [pc, #48]	@ (8007fb0 <TL_Init+0x70>)
 8007f7e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8007f80:	f001 f8a2 	bl	80090c8 <HW_IPCC_Init>

  return;
 8007f84:	bf00      	nop
}
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	20030000 	.word	0x20030000
 8007f8c:	20030028 	.word	0x20030028
 8007f90:	20030048 	.word	0x20030048
 8007f94:	20030058 	.word	0x20030058
 8007f98:	20030068 	.word	0x20030068
 8007f9c:	20030070 	.word	0x20030070
 8007fa0:	20030078 	.word	0x20030078
 8007fa4:	20030080 	.word	0x20030080
 8007fa8:	2003009c 	.word	0x2003009c
 8007fac:	200300a0 	.word	0x200300a0
 8007fb0:	200300ac 	.word	0x200300ac

08007fb4 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8007fc0:	4811      	ldr	r0, [pc, #68]	@ (8008008 <TL_BLE_Init+0x54>)
 8007fc2:	f000 fa27 	bl	8008414 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8007fc6:	4b11      	ldr	r3, [pc, #68]	@ (800800c <TL_BLE_Init+0x58>)
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	68da      	ldr	r2, [r3, #12]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	4a0c      	ldr	r2, [pc, #48]	@ (8008010 <TL_BLE_Init+0x5c>)
 8007fe0:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	4a08      	ldr	r2, [pc, #32]	@ (8008008 <TL_BLE_Init+0x54>)
 8007fe6:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8007fe8:	f001 f884 	bl	80090f4 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a08      	ldr	r2, [pc, #32]	@ (8008014 <TL_BLE_Init+0x60>)
 8007ff2:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	4a07      	ldr	r2, [pc, #28]	@ (8008018 <TL_BLE_Init+0x64>)
 8007ffa:	6013      	str	r3, [r2, #0]

  return 0;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	200300c8 	.word	0x200300c8
 800800c:	20030000 	.word	0x20030000
 8008010:	20030a58 	.word	0x20030a58
 8008014:	20000480 	.word	0x20000480
 8008018:	20000484 	.word	0x20000484

0800801c <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8008028:	4b09      	ldr	r3, [pc, #36]	@ (8008050 <TL_BLE_SendCmd+0x34>)
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2201      	movs	r2, #1
 8008030:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8008032:	4b07      	ldr	r3, [pc, #28]	@ (8008050 <TL_BLE_SendCmd+0x34>)
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4619      	mov	r1, r3
 800803a:	2001      	movs	r0, #1
 800803c:	f000 f96c 	bl	8008318 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8008040:	f001 f872 	bl	8009128 <HW_IPCC_BLE_SendCmd>

  return 0;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20030000 	.word	0x20030000

08008054 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800805a:	e01c      	b.n	8008096 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800805c:	1d3b      	adds	r3, r7, #4
 800805e:	4619      	mov	r1, r3
 8008060:	4812      	ldr	r0, [pc, #72]	@ (80080ac <HW_IPCC_BLE_RxEvtNot+0x58>)
 8008062:	f000 fa76 	bl	8008552 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	7a5b      	ldrb	r3, [r3, #9]
 800806a:	2b0f      	cmp	r3, #15
 800806c:	d003      	beq.n	8008076 <HW_IPCC_BLE_RxEvtNot+0x22>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	7a5b      	ldrb	r3, [r3, #9]
 8008072:	2b0e      	cmp	r3, #14
 8008074:	d105      	bne.n	8008082 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4619      	mov	r1, r3
 800807a:	2002      	movs	r0, #2
 800807c:	f000 f94c 	bl	8008318 <OutputDbgTrace>
 8008080:	e004      	b.n	800808c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4619      	mov	r1, r3
 8008086:	2003      	movs	r0, #3
 8008088:	f000 f946 	bl	8008318 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800808c:	4b08      	ldr	r3, [pc, #32]	@ (80080b0 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	4610      	mov	r0, r2
 8008094:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8008096:	4805      	ldr	r0, [pc, #20]	@ (80080ac <HW_IPCC_BLE_RxEvtNot+0x58>)
 8008098:	f000 f9cc 	bl	8008434 <LST_is_empty>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d0dc      	beq.n	800805c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 80080a2:	bf00      	nop
}
 80080a4:	3708      	adds	r7, #8
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	200300c8 	.word	0x200300c8
 80080b0:	20000480 	.word	0x20000480

080080b4 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 80080b8:	4b02      	ldr	r3, [pc, #8]	@ (80080c4 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4798      	blx	r3

  return;
 80080be:	bf00      	nop
}
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	20000484 	.word	0x20000484

080080c8 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 80080d4:	480d      	ldr	r0, [pc, #52]	@ (800810c <TL_SYS_Init+0x44>)
 80080d6:	f000 f99d 	bl	8008414 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 80080da:	4b0d      	ldr	r3, [pc, #52]	@ (8008110 <TL_SYS_Init+0x48>)
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	4a08      	ldr	r2, [pc, #32]	@ (800810c <TL_SYS_Init+0x44>)
 80080ec:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80080ee:	f001 f84d 	bl	800918c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a07      	ldr	r2, [pc, #28]	@ (8008114 <TL_SYS_Init+0x4c>)
 80080f8:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	4a06      	ldr	r2, [pc, #24]	@ (8008118 <TL_SYS_Init+0x50>)
 8008100:	6013      	str	r3, [r2, #0]

  return 0;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	200300d0 	.word	0x200300d0
 8008110:	20030000 	.word	0x20030000
 8008114:	20000488 	.word	0x20000488
 8008118:	2000048c 	.word	0x2000048c

0800811c <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	460b      	mov	r3, r1
 8008126:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8008128:	4b09      	ldr	r3, [pc, #36]	@ (8008150 <TL_SYS_SendCmd+0x34>)
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2210      	movs	r2, #16
 8008130:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8008132:	4b07      	ldr	r3, [pc, #28]	@ (8008150 <TL_SYS_SendCmd+0x34>)
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4619      	mov	r1, r3
 800813a:	2004      	movs	r0, #4
 800813c:	f000 f8ec 	bl	8008318 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8008140:	f001 f83e 	bl	80091c0 <HW_IPCC_SYS_SendCmd>

  return 0;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	3708      	adds	r7, #8
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20030000 	.word	0x20030000

08008154 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008158:	4b07      	ldr	r3, [pc, #28]	@ (8008178 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4619      	mov	r1, r3
 8008160:	2005      	movs	r0, #5
 8008162:	f000 f8d9 	bl	8008318 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008166:	4b05      	ldr	r3, [pc, #20]	@ (800817c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a03      	ldr	r2, [pc, #12]	@ (8008178 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800816c:	68d2      	ldr	r2, [r2, #12]
 800816e:	6812      	ldr	r2, [r2, #0]
 8008170:	4610      	mov	r0, r2
 8008172:	4798      	blx	r3

  return;
 8008174:	bf00      	nop
}
 8008176:	bd80      	pop	{r7, pc}
 8008178:	20030000 	.word	0x20030000
 800817c:	20000488 	.word	0x20000488

08008180 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8008186:	e00e      	b.n	80081a6 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8008188:	1d3b      	adds	r3, r7, #4
 800818a:	4619      	mov	r1, r3
 800818c:	480b      	ldr	r0, [pc, #44]	@ (80081bc <HW_IPCC_SYS_EvtNot+0x3c>)
 800818e:	f000 f9e0 	bl	8008552 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4619      	mov	r1, r3
 8008196:	2006      	movs	r0, #6
 8008198:	f000 f8be 	bl	8008318 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800819c:	4b08      	ldr	r3, [pc, #32]	@ (80081c0 <HW_IPCC_SYS_EvtNot+0x40>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	4610      	mov	r0, r2
 80081a4:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80081a6:	4805      	ldr	r0, [pc, #20]	@ (80081bc <HW_IPCC_SYS_EvtNot+0x3c>)
 80081a8:	f000 f944 	bl	8008434 <LST_is_empty>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0ea      	beq.n	8008188 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 80081b2:	bf00      	nop
}
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	200300d0 	.word	0x200300d0
 80081c0:	2000048c 	.word	0x2000048c

080081c4 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 80081cc:	4817      	ldr	r0, [pc, #92]	@ (800822c <TL_MM_Init+0x68>)
 80081ce:	f000 f921 	bl	8008414 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 80081d2:	4817      	ldr	r0, [pc, #92]	@ (8008230 <TL_MM_Init+0x6c>)
 80081d4:	f000 f91e 	bl	8008414 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 80081d8:	4b16      	ldr	r3, [pc, #88]	@ (8008234 <TL_MM_Init+0x70>)
 80081da:	691b      	ldr	r3, [r3, #16]
 80081dc:	4a16      	ldr	r2, [pc, #88]	@ (8008238 <TL_MM_Init+0x74>)
 80081de:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 80081e0:	4b15      	ldr	r3, [pc, #84]	@ (8008238 <TL_MM_Init+0x74>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	6892      	ldr	r2, [r2, #8]
 80081e8:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 80081ea:	4b13      	ldr	r3, [pc, #76]	@ (8008238 <TL_MM_Init+0x74>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	68d2      	ldr	r2, [r2, #12]
 80081f2:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 80081f4:	4b10      	ldr	r3, [pc, #64]	@ (8008238 <TL_MM_Init+0x74>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a0c      	ldr	r2, [pc, #48]	@ (800822c <TL_MM_Init+0x68>)
 80081fa:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 80081fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008238 <TL_MM_Init+0x74>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	6812      	ldr	r2, [r2, #0]
 8008204:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8008206:	4b0c      	ldr	r3, [pc, #48]	@ (8008238 <TL_MM_Init+0x74>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	6852      	ldr	r2, [r2, #4]
 800820e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8008210:	4b09      	ldr	r3, [pc, #36]	@ (8008238 <TL_MM_Init+0x74>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	6912      	ldr	r2, [r2, #16]
 8008218:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800821a:	4b07      	ldr	r3, [pc, #28]	@ (8008238 <TL_MM_Init+0x74>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	6952      	ldr	r2, [r2, #20]
 8008222:	619a      	str	r2, [r3, #24]

  return;
 8008224:	bf00      	nop
}
 8008226:	3708      	adds	r7, #8
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	200300b8 	.word	0x200300b8
 8008230:	20000478 	.word	0x20000478
 8008234:	20030000 	.word	0x20030000
 8008238:	20000490 	.word	0x20000490

0800823c <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8008244:	6879      	ldr	r1, [r7, #4]
 8008246:	4807      	ldr	r0, [pc, #28]	@ (8008264 <TL_MM_EvtDone+0x28>)
 8008248:	f000 f93c 	bl	80084c4 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800824c:	6879      	ldr	r1, [r7, #4]
 800824e:	2000      	movs	r0, #0
 8008250:	f000 f862 	bl	8008318 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8008254:	4804      	ldr	r0, [pc, #16]	@ (8008268 <TL_MM_EvtDone+0x2c>)
 8008256:	f000 fff9 	bl	800924c <HW_IPCC_MM_SendFreeBuf>

  return;
 800825a:	bf00      	nop
}
 800825c:	3708      	adds	r7, #8
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	20000478 	.word	0x20000478
 8008268:	0800826d 	.word	0x0800826d

0800826c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8008272:	e00c      	b.n	800828e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8008274:	1d3b      	adds	r3, r7, #4
 8008276:	4619      	mov	r1, r3
 8008278:	480a      	ldr	r0, [pc, #40]	@ (80082a4 <SendFreeBuf+0x38>)
 800827a:	f000 f96a 	bl	8008552 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800827e:	4b0a      	ldr	r3, [pc, #40]	@ (80082a8 <SendFreeBuf+0x3c>)
 8008280:	691b      	ldr	r3, [r3, #16]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	4611      	mov	r1, r2
 8008288:	4618      	mov	r0, r3
 800828a:	f000 f91b 	bl	80084c4 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800828e:	4805      	ldr	r0, [pc, #20]	@ (80082a4 <SendFreeBuf+0x38>)
 8008290:	f000 f8d0 	bl	8008434 <LST_is_empty>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d0ec      	beq.n	8008274 <SendFreeBuf+0x8>
  }

  return;
 800829a:	bf00      	nop
}
 800829c:	3708      	adds	r7, #8
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	20000478 	.word	0x20000478
 80082a8:	20030000 	.word	0x20030000

080082ac <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 80082b0:	4805      	ldr	r0, [pc, #20]	@ (80082c8 <TL_TRACES_Init+0x1c>)
 80082b2:	f000 f8af 	bl	8008414 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 80082b6:	4b05      	ldr	r3, [pc, #20]	@ (80082cc <TL_TRACES_Init+0x20>)
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	4a03      	ldr	r2, [pc, #12]	@ (80082c8 <TL_TRACES_Init+0x1c>)
 80082bc:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 80082be:	f001 f817 	bl	80092f0 <HW_IPCC_TRACES_Init>

  return;
 80082c2:	bf00      	nop
}
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	200300c0 	.word	0x200300c0
 80082cc:	20030000 	.word	0x20030000

080082d0 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80082d6:	e008      	b.n	80082ea <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 80082d8:	1d3b      	adds	r3, r7, #4
 80082da:	4619      	mov	r1, r3
 80082dc:	4808      	ldr	r0, [pc, #32]	@ (8008300 <HW_IPCC_TRACES_EvtNot+0x30>)
 80082de:	f000 f938 	bl	8008552 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 f80d 	bl	8008304 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80082ea:	4805      	ldr	r0, [pc, #20]	@ (8008300 <HW_IPCC_TRACES_EvtNot+0x30>)
 80082ec:	f000 f8a2 	bl	8008434 <LST_is_empty>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d0f0      	beq.n	80082d8 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 80082f6:	bf00      	nop
}
 80082f8:	3708      	adds	r7, #8
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	200300c0 	.word	0x200300c0

08008304 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	4603      	mov	r3, r0
 8008320:	6039      	str	r1, [r7, #0]
 8008322:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8008324:	79fb      	ldrb	r3, [r7, #7]
 8008326:	2b06      	cmp	r3, #6
 8008328:	d845      	bhi.n	80083b6 <OutputDbgTrace+0x9e>
 800832a:	a201      	add	r2, pc, #4	@ (adr r2, 8008330 <OutputDbgTrace+0x18>)
 800832c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008330:	0800834d 	.word	0x0800834d
 8008334:	08008371 	.word	0x08008371
 8008338:	08008377 	.word	0x08008377
 800833c:	0800838b 	.word	0x0800838b
 8008340:	08008397 	.word	0x08008397
 8008344:	0800839d 	.word	0x0800839d
 8008348:	080083ab 	.word	0x080083ab
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	7a5b      	ldrb	r3, [r3, #9]
 8008354:	2bff      	cmp	r3, #255	@ 0xff
 8008356:	d005      	beq.n	8008364 <OutputDbgTrace+0x4c>
 8008358:	2bff      	cmp	r3, #255	@ 0xff
 800835a:	dc05      	bgt.n	8008368 <OutputDbgTrace+0x50>
 800835c:	2b0e      	cmp	r3, #14
 800835e:	d005      	beq.n	800836c <OutputDbgTrace+0x54>
 8008360:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8008362:	e001      	b.n	8008368 <OutputDbgTrace+0x50>
          break;
 8008364:	bf00      	nop
 8008366:	e027      	b.n	80083b8 <OutputDbgTrace+0xa0>
          break;
 8008368:	bf00      	nop
 800836a:	e025      	b.n	80083b8 <OutputDbgTrace+0xa0>
          break;
 800836c:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800836e:	e023      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8008374:	e020      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	7a5b      	ldrb	r3, [r3, #9]
 800837e:	2b0e      	cmp	r3, #14
 8008380:	d001      	beq.n	8008386 <OutputDbgTrace+0x6e>
 8008382:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8008384:	e000      	b.n	8008388 <OutputDbgTrace+0x70>
          break;
 8008386:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008388:	e016      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	7a5b      	ldrb	r3, [r3, #9]
 8008392:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008394:	e010      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800839a:	e00d      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	785b      	ldrb	r3, [r3, #1]
 80083a4:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 80083a6:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 80083a8:	e006      	b.n	80083b8 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	7a5b      	ldrb	r3, [r3, #9]
 80083b2:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 80083b4:	e000      	b.n	80083b8 <OutputDbgTrace+0xa0>

    default:
      break;
 80083b6:	bf00      	nop
  }

  return;
 80083b8:	bf00      	nop
}
 80083ba:	371c      	adds	r7, #28
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	4603      	mov	r3, r0
 80083cc:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 80083ce:	4b0f      	ldr	r3, [pc, #60]	@ (800840c <OTP_Read+0x48>)
 80083d0:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 80083d2:	e002      	b.n	80083da <OTP_Read+0x16>
  {
    p_id -= 8 ;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	3b08      	subs	r3, #8
 80083d8:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3307      	adds	r3, #7
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	79fa      	ldrb	r2, [r7, #7]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d003      	beq.n	80083ee <OTP_Read+0x2a>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4a09      	ldr	r2, [pc, #36]	@ (8008410 <OTP_Read+0x4c>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d1f2      	bne.n	80083d4 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	3307      	adds	r3, #7
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	79fa      	ldrb	r2, [r7, #7]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d001      	beq.n	80083fe <OTP_Read+0x3a>
  {
    p_id = 0 ;
 80083fa:	2300      	movs	r3, #0
 80083fc:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 80083fe:	68fb      	ldr	r3, [r7, #12]
}
 8008400:	4618      	mov	r0, r3
 8008402:	3714      	adds	r7, #20
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr
 800840c:	1fff73f8 	.word	0x1fff73f8
 8008410:	1fff7000 	.word	0x1fff7000

08008414 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	605a      	str	r2, [r3, #4]
}
 8008428:	bf00      	nop
 800842a:	370c      	adds	r7, #12
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8008434:	b480      	push	{r7}
 8008436:	b087      	sub	sp, #28
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800843c:	f3ef 8310 	mrs	r3, PRIMASK
 8008440:	60fb      	str	r3, [r7, #12]
  return(result);
 8008442:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008444:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8008446:	b672      	cpsid	i
}
 8008448:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	429a      	cmp	r2, r3
 8008452:	d102      	bne.n	800845a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8008454:	2301      	movs	r3, #1
 8008456:	75fb      	strb	r3, [r7, #23]
 8008458:	e001      	b.n	800845e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800845a:	2300      	movs	r3, #0
 800845c:	75fb      	strb	r3, [r7, #23]
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	f383 8810 	msr	PRIMASK, r3
}
 8008468:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800846a:	7dfb      	ldrb	r3, [r7, #23]
}
 800846c:	4618      	mov	r0, r3
 800846e:	371c      	adds	r7, #28
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8008478:	b480      	push	{r7}
 800847a:	b087      	sub	sp, #28
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008482:	f3ef 8310 	mrs	r3, PRIMASK
 8008486:	60fb      	str	r3, [r7, #12]
  return(result);
 8008488:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800848a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800848c:	b672      	cpsid	i
}
 800848e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	683a      	ldr	r2, [r7, #0]
 80084a2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	683a      	ldr	r2, [r7, #0]
 80084aa:	605a      	str	r2, [r3, #4]
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	f383 8810 	msr	PRIMASK, r3
}
 80084b6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80084b8:	bf00      	nop
 80084ba:	371c      	adds	r7, #28
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b087      	sub	sp, #28
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084ce:	f3ef 8310 	mrs	r3, PRIMASK
 80084d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80084d4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80084d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80084d8:	b672      	cpsid	i
}
 80084da:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	683a      	ldr	r2, [r7, #0]
 80084ee:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	683a      	ldr	r2, [r7, #0]
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	f383 8810 	msr	PRIMASK, r3
}
 8008502:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008504:	bf00      	nop
 8008506:	371c      	adds	r7, #28
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8008510:	b480      	push	{r7}
 8008512:	b087      	sub	sp, #28
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008518:	f3ef 8310 	mrs	r3, PRIMASK
 800851c:	60fb      	str	r3, [r7, #12]
  return(result);
 800851e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008520:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008522:	b672      	cpsid	i
}
 8008524:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	6812      	ldr	r2, [r2, #0]
 800852e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6852      	ldr	r2, [r2, #4]
 8008538:	605a      	str	r2, [r3, #4]
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	f383 8810 	msr	PRIMASK, r3
}
 8008544:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008546:	bf00      	nop
 8008548:	371c      	adds	r7, #28
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b086      	sub	sp, #24
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800855c:	f3ef 8310 	mrs	r3, PRIMASK
 8008560:	60fb      	str	r3, [r7, #12]
  return(result);
 8008562:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008564:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008566:	b672      	cpsid	i
}
 8008568:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f7ff ffca 	bl	8008510 <LST_remove_node>
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	f383 8810 	msr	PRIMASK, r3
}
 8008586:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8008588:	bf00      	nop
 800858a:	3718      	adds	r7, #24
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8008590:	b480      	push	{r7}
 8008592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8008594:	4b03      	ldr	r3, [pc, #12]	@ (80085a4 <LL_FLASH_GetUDN+0x14>)
 8008596:	681b      	ldr	r3, [r3, #0]
}
 8008598:	4618      	mov	r0, r3
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr
 80085a2:	bf00      	nop
 80085a4:	1fff7580 	.word	0x1fff7580

080085a8 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80085a8:	b480      	push	{r7}
 80085aa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80085ac:	4b03      	ldr	r3, [pc, #12]	@ (80085bc <LL_FLASH_GetDeviceID+0x14>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	b2db      	uxtb	r3, r3
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr
 80085bc:	1fff7584 	.word	0x1fff7584

080085c0 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80085c0:	b480      	push	{r7}
 80085c2:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80085c4:	4b03      	ldr	r3, [pc, #12]	@ (80085d4 <LL_FLASH_GetSTCompanyID+0x14>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	0a1b      	lsrs	r3, r3, #8
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr
 80085d4:	1fff7584 	.word	0x1fff7584

080085d8 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 80085d8:	b5b0      	push	{r4, r5, r7, lr}
 80085da:	b090      	sub	sp, #64	@ 0x40
 80085dc:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80085de:	2392      	movs	r3, #146	@ 0x92
 80085e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80085e4:	4b25      	ldr	r3, [pc, #148]	@ (800867c <APP_BLE_Init+0xa4>)
 80085e6:	1d3c      	adds	r4, r7, #4
 80085e8:	461d      	mov	r5, r3
 80085ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80085ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80085ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80085f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80085f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80085f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80085f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80085fa:	c403      	stmia	r4!, {r0, r1}
 80085fc:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 80085fe:	f000 f921 	bl	8008844 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8008602:	2101      	movs	r1, #1
 8008604:	2002      	movs	r0, #2
 8008606:	f000 feab 	bl	8009360 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800860a:	4a1d      	ldr	r2, [pc, #116]	@ (8008680 <APP_BLE_Init+0xa8>)
 800860c:	2100      	movs	r1, #0
 800860e:	2002      	movs	r0, #2
 8008610:	f000 ffd2 	bl	80095b8 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8008614:	1d3b      	adds	r3, r7, #4
 8008616:	4618      	mov	r0, r3
 8008618:	f7ff f8c6 	bl	80077a8 <SHCI_C2_BLE_Init>
 800861c:	4603      	mov	r3, r0
 800861e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8008622:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008626:	2b00      	cmp	r3, #0
 8008628:	d001      	beq.n	800862e <APP_BLE_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800862a:	f7f9 ff8b 	bl	8002544 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800862e:	f000 f91f 	bl	8008870 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8008632:	f7ff f813 	bl	800765c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8008636:	4b13      	ldr	r3, [pc, #76]	@ (8008684 <APP_BLE_Init+0xac>)
 8008638:	2200      	movs	r2, #0
 800863a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800863e:	4b11      	ldr	r3, [pc, #68]	@ (8008684 <APP_BLE_Init+0xac>)
 8008640:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008644:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8008646:	4a10      	ldr	r2, [pc, #64]	@ (8008688 <APP_BLE_Init+0xb0>)
 8008648:	2100      	movs	r1, #0
 800864a:	2001      	movs	r0, #1
 800864c:	f000 ffb4 	bl	80095b8 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8008650:	2006      	movs	r0, #6
 8008652:	f7fe fe77 	bl	8007344 <aci_hal_set_radio_activity_mask>
 8008656:	4603      	mov	r3, r0
 8008658:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800865c:	f000 fac5 	bl	8008bea <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8008660:	4b08      	ldr	r3, [pc, #32]	@ (8008684 <APP_BLE_Init+0xac>)
 8008662:	2200      	movs	r2, #0
 8008664:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8008666:	4b07      	ldr	r3, [pc, #28]	@ (8008684 <APP_BLE_Init+0xac>)
 8008668:	2200      	movs	r2, #0
 800866a:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800866c:	2001      	movs	r0, #1
 800866e:	f000 f9b3 	bl	80089d8 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8008672:	bf00      	nop
}
 8008674:	3740      	adds	r7, #64	@ 0x40
 8008676:	46bd      	mov	sp, r7
 8008678:	bdb0      	pop	{r4, r5, r7, pc}
 800867a:	bf00      	nop
 800867c:	0800c178 	.word	0x0800c178
 8008680:	080079c5 	.word	0x080079c5
 8008684:	2000049c 	.word	0x2000049c
 8008688:	08008ac1 	.word	0x08008ac1

0800868c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b08c      	sub	sp, #48	@ 0x30
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8008694:	2392      	movs	r3, #146	@ 0x92
 8008696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	3301      	adds	r3, #1
 800869e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 80086a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2bff      	cmp	r3, #255	@ 0xff
 80086a6:	d05c      	beq.n	8008762 <SVCCTL_App_Notification+0xd6>
 80086a8:	2bff      	cmp	r3, #255	@ 0xff
 80086aa:	f300 80bd 	bgt.w	8008828 <SVCCTL_App_Notification+0x19c>
 80086ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80086b0:	d02b      	beq.n	800870a <SVCCTL_App_Notification+0x7e>
 80086b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80086b4:	f300 80b8 	bgt.w	8008828 <SVCCTL_App_Notification+0x19c>
 80086b8:	2b05      	cmp	r3, #5
 80086ba:	d002      	beq.n	80086c2 <SVCCTL_App_Notification+0x36>
 80086bc:	2b10      	cmp	r3, #16
 80086be:	d020      	beq.n	8008702 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 80086c0:	e0b2      	b.n	8008828 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 80086c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c4:	3302      	adds	r3, #2
 80086c6:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80086ce:	b29a      	uxth	r2, r3
 80086d0:	4b59      	ldr	r3, [pc, #356]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80086d2:	8adb      	ldrh	r3, [r3, #22]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d106      	bne.n	80086e6 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 80086d8:	4b57      	ldr	r3, [pc, #348]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80086da:	2200      	movs	r2, #0
 80086dc:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80086de:	4b56      	ldr	r3, [pc, #344]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 80086e6:	2001      	movs	r0, #1
 80086e8:	f000 f976 	bl	80089d8 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 80086ec:	4b53      	ldr	r3, [pc, #332]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 80086ee:	2201      	movs	r2, #1
 80086f0:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80086f2:	4b51      	ldr	r3, [pc, #324]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80086f4:	8ada      	ldrh	r2, [r3, #22]
 80086f6:	4b51      	ldr	r3, [pc, #324]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 80086f8:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 80086fa:	4850      	ldr	r0, [pc, #320]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 80086fc:	f000 fa61 	bl	8008bc2 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8008700:	e095      	b.n	800882e <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 8008702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008704:	3302      	adds	r3, #2
 8008706:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 8008708:	e091      	b.n	800882e <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800870a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870c:	3302      	adds	r3, #2
 800870e:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d001      	beq.n	800871c <SVCCTL_App_Notification+0x90>
 8008718:	2b03      	cmp	r3, #3
          break;
 800871a:	e021      	b.n	8008760 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	3301      	adds	r3, #1
 8008720:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8008722:	4b45      	ldr	r3, [pc, #276]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 8008724:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008728:	2b04      	cmp	r3, #4
 800872a:	d104      	bne.n	8008736 <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800872c:	4b42      	ldr	r3, [pc, #264]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 800872e:	2206      	movs	r2, #6
 8008730:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8008734:	e003      	b.n	800873e <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8008736:	4b40      	ldr	r3, [pc, #256]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 8008738:	2205      	movs	r2, #5
 800873a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008744:	b29a      	uxth	r2, r3
 8008746:	4b3c      	ldr	r3, [pc, #240]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 8008748:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800874a:	4b3c      	ldr	r3, [pc, #240]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 800874c:	2200      	movs	r2, #0
 800874e:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8008750:	4b39      	ldr	r3, [pc, #228]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 8008752:	8ada      	ldrh	r2, [r3, #22]
 8008754:	4b39      	ldr	r3, [pc, #228]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 8008756:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8008758:	4838      	ldr	r0, [pc, #224]	@ (800883c <SVCCTL_App_Notification+0x1b0>)
 800875a:	f000 fa32 	bl	8008bc2 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800875e:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8008760:	e065      	b.n	800882e <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8008762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008764:	3302      	adds	r3, #2
 8008766:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8008768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876a:	881b      	ldrh	r3, [r3, #0]
 800876c:	b29b      	uxth	r3, r3
 800876e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8008772:	4293      	cmp	r3, r2
 8008774:	d048      	beq.n	8008808 <SVCCTL_App_Notification+0x17c>
 8008776:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800877a:	4293      	cmp	r3, r2
 800877c:	dc56      	bgt.n	800882c <SVCCTL_App_Notification+0x1a0>
 800877e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008782:	d04b      	beq.n	800881c <SVCCTL_App_Notification+0x190>
 8008784:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008788:	dc50      	bgt.n	800882c <SVCCTL_App_Notification+0x1a0>
 800878a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800878e:	4293      	cmp	r3, r2
 8008790:	dc4c      	bgt.n	800882c <SVCCTL_App_Notification+0x1a0>
 8008792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008796:	dc04      	bgt.n	80087a2 <SVCCTL_App_Notification+0x116>
 8008798:	2b04      	cmp	r3, #4
 800879a:	d041      	beq.n	8008820 <SVCCTL_App_Notification+0x194>
 800879c:	2b06      	cmp	r3, #6
 800879e:	d039      	beq.n	8008814 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80087a0:	e044      	b.n	800882c <SVCCTL_App_Notification+0x1a0>
      switch (p_blecore_evt->ecode)
 80087a2:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 80087a6:	2b09      	cmp	r3, #9
 80087a8:	d840      	bhi.n	800882c <SVCCTL_App_Notification+0x1a0>
 80087aa:	a201      	add	r2, pc, #4	@ (adr r2, 80087b0 <SVCCTL_App_Notification+0x124>)
 80087ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b0:	08008801 	.word	0x08008801
 80087b4:	080087d9 	.word	0x080087d9
 80087b8:	0800882d 	.word	0x0800882d
 80087bc:	0800882d 	.word	0x0800882d
 80087c0:	0800882d 	.word	0x0800882d
 80087c4:	0800882d 	.word	0x0800882d
 80087c8:	08008825 	.word	0x08008825
 80087cc:	0800882d 	.word	0x0800882d
 80087d0:	080087ed 	.word	0x080087ed
 80087d4:	08008825 	.word	0x08008825
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 80087d8:	4b17      	ldr	r3, [pc, #92]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80087da:	8adb      	ldrh	r3, [r3, #22]
 80087dc:	4918      	ldr	r1, [pc, #96]	@ (8008840 <SVCCTL_App_Notification+0x1b4>)
 80087de:	4618      	mov	r0, r3
 80087e0:	f7fd ffb2 	bl	8006748 <aci_gap_pass_key_resp>
 80087e4:	4603      	mov	r3, r0
 80087e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80087ea:	e01c      	b.n	8008826 <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 80087ec:	4b12      	ldr	r3, [pc, #72]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 80087ee:	8adb      	ldrh	r3, [r3, #22]
 80087f0:	2101      	movs	r1, #1
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7fe f952 	bl	8006a9c <aci_gap_numeric_comparison_value_confirm_yesno>
 80087f8:	4603      	mov	r3, r0
 80087fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80087fe:	e012      	b.n	8008826 <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8008800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008802:	3302      	adds	r3, #2
 8008804:	623b      	str	r3, [r7, #32]
          break;
 8008806:	e00e      	b.n	8008826 <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8008808:	4b0b      	ldr	r3, [pc, #44]	@ (8008838 <SVCCTL_App_Notification+0x1ac>)
 800880a:	8adb      	ldrh	r3, [r3, #22]
 800880c:	4618      	mov	r0, r3
 800880e:	f7fe fc58 	bl	80070c2 <aci_gatt_confirm_indication>
        break;
 8008812:	e008      	b.n	8008826 <SVCCTL_App_Notification+0x19a>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 8008814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008816:	3302      	adds	r3, #2
 8008818:	61fb      	str	r3, [r7, #28]
          break;
 800881a:	e004      	b.n	8008826 <SVCCTL_App_Notification+0x19a>
          break;
 800881c:	bf00      	nop
 800881e:	e005      	b.n	800882c <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8008820:	bf00      	nop
 8008822:	e003      	b.n	800882c <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8008824:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8008826:	e001      	b.n	800882c <SVCCTL_App_Notification+0x1a0>
      break;
 8008828:	bf00      	nop
 800882a:	e000      	b.n	800882e <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800882c:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800882e:	2301      	movs	r3, #1
}
 8008830:	4618      	mov	r0, r3
 8008832:	3730      	adds	r7, #48	@ 0x30
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	2000049c 	.word	0x2000049c
 800883c:	20000520 	.word	0x20000520
 8008840:	0001b207 	.word	0x0001b207

08008844 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b082      	sub	sp, #8
 8008848:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800884a:	4b06      	ldr	r3, [pc, #24]	@ (8008864 <Ble_Tl_Init+0x20>)
 800884c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800884e:	4b06      	ldr	r3, [pc, #24]	@ (8008868 <Ble_Tl_Init+0x24>)
 8008850:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8008852:	463b      	mov	r3, r7
 8008854:	4619      	mov	r1, r3
 8008856:	4805      	ldr	r0, [pc, #20]	@ (800886c <Ble_Tl_Init+0x28>)
 8008858:	f7ff f898 	bl	800798c <hci_init>

  return;
 800885c:	bf00      	nop
}
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}
 8008864:	200300d8 	.word	0x200300d8
 8008868:	08008b71 	.word	0x08008b71
 800886c:	08008b39 	.word	0x08008b39

08008870 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8008870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008872:	b08d      	sub	sp, #52	@ 0x34
 8008874:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8008876:	2300      	movs	r3, #0
 8008878:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800887a:	2392      	movs	r3, #146	@ 0x92
 800887c:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800887e:	f7fe fdb5 	bl	80073ec <hci_reset>
 8008882:	4603      	mov	r3, r0
 8008884:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8008886:	f000 f8d7 	bl	8008a38 <BleGetBdAddress>
 800888a:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	2106      	movs	r1, #6
 8008890:	2000      	movs	r0, #0
 8008892:	f7fe fc6b 	bl	800716c <aci_hal_write_config_data>
 8008896:	4603      	mov	r3, r0
 8008898:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800889a:	4a4a      	ldr	r2, [pc, #296]	@ (80089c4 <Ble_Hci_Gap_Gatt_Init+0x154>)
 800889c:	2110      	movs	r1, #16
 800889e:	2018      	movs	r0, #24
 80088a0:	f7fe fc64 	bl	800716c <aci_hal_write_config_data>
 80088a4:	4603      	mov	r3, r0
 80088a6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 80088a8:	4a47      	ldr	r2, [pc, #284]	@ (80089c8 <Ble_Hci_Gap_Gatt_Init+0x158>)
 80088aa:	2110      	movs	r1, #16
 80088ac:	2008      	movs	r0, #8
 80088ae:	f7fe fc5d 	bl	800716c <aci_hal_write_config_data>
 80088b2:	4603      	mov	r3, r0
 80088b4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80088b6:	211d      	movs	r1, #29
 80088b8:	2001      	movs	r0, #1
 80088ba:	f7fe fcdc 	bl	8007276 <aci_hal_set_tx_power_level>
 80088be:	4603      	mov	r3, r0
 80088c0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 80088c2:	f7fe f952 	bl	8006b6a <aci_gatt_init>
 80088c6:	4603      	mov	r3, r0
 80088c8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 80088ca:	2300      	movs	r3, #0
 80088cc:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
 80088d0:	f043 0301 	orr.w	r3, r3, #1
 80088d4:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01f      	beq.n	800891c <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 80088dc:	4b3b      	ldr	r3, [pc, #236]	@ (80089cc <Ble_Hci_Gap_Gatt_Init+0x15c>)
 80088de:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 80088e0:	1dba      	adds	r2, r7, #6
 80088e2:	7bf8      	ldrb	r0, [r7, #15]
 80088e4:	1cbb      	adds	r3, r7, #2
 80088e6:	9301      	str	r3, [sp, #4]
 80088e8:	1d3b      	adds	r3, r7, #4
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	4613      	mov	r3, r2
 80088ee:	2207      	movs	r2, #7
 80088f0:	2100      	movs	r1, #0
 80088f2:	f7fd ff90 	bl	8006816 <aci_gap_init>
 80088f6:	4603      	mov	r3, r0
 80088f8:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 80088fa:	88fc      	ldrh	r4, [r7, #6]
 80088fc:	88bd      	ldrh	r5, [r7, #4]
 80088fe:	68b8      	ldr	r0, [r7, #8]
 8008900:	f7f7 fc8e 	bl	8000220 <strlen>
 8008904:	4603      	mov	r3, r0
 8008906:	b2da      	uxtb	r2, r3
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	9300      	str	r3, [sp, #0]
 800890c:	4613      	mov	r3, r2
 800890e:	2200      	movs	r2, #0
 8008910:	4629      	mov	r1, r5
 8008912:	4620      	mov	r0, r4
 8008914:	f7fe fb2c 	bl	8006f70 <aci_gatt_update_char_value>
 8008918:	4603      	mov	r3, r0
 800891a:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800891c:	88f8      	ldrh	r0, [r7, #6]
 800891e:	8879      	ldrh	r1, [r7, #2]
 8008920:	463b      	mov	r3, r7
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	2302      	movs	r3, #2
 8008926:	2200      	movs	r2, #0
 8008928:	f7fe fb22 	bl	8006f70 <aci_gatt_update_char_value>
 800892c:	4603      	mov	r3, r0
 800892e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8008930:	2202      	movs	r2, #2
 8008932:	2102      	movs	r1, #2
 8008934:	2000      	movs	r0, #0
 8008936:	f7fe fd7d 	bl	8007434 <hci_le_set_default_phy>
 800893a:	4603      	mov	r3, r0
 800893c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800893e:	4b24      	ldr	r3, [pc, #144]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008940:	2201      	movs	r2, #1
 8008942:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8008944:	4b22      	ldr	r3, [pc, #136]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	4618      	mov	r0, r3
 800894a:	f7fd fde5 	bl	8006518 <aci_gap_set_io_capability>
 800894e:	4603      	mov	r3, r0
 8008950:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8008952:	4b1f      	ldr	r3, [pc, #124]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008954:	2201      	movs	r2, #1
 8008956:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8008958:	4b1d      	ldr	r3, [pc, #116]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800895a:	2208      	movs	r2, #8
 800895c:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800895e:	4b1c      	ldr	r3, [pc, #112]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008960:	2210      	movs	r2, #16
 8008962:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8008964:	4b1a      	ldr	r3, [pc, #104]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008966:	2200      	movs	r2, #0
 8008968:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800896a:	4b19      	ldr	r3, [pc, #100]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800896c:	4a19      	ldr	r2, [pc, #100]	@ (80089d4 <Ble_Hci_Gap_Gatt_Init+0x164>)
 800896e:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8008970:	4b17      	ldr	r3, [pc, #92]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008972:	2200      	movs	r2, #0
 8008974:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8008976:	4b16      	ldr	r3, [pc, #88]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008978:	789c      	ldrb	r4, [r3, #2]
 800897a:	4b15      	ldr	r3, [pc, #84]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800897c:	785d      	ldrb	r5, [r3, #1]
 800897e:	4b14      	ldr	r3, [pc, #80]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008980:	791b      	ldrb	r3, [r3, #4]
 8008982:	4a13      	ldr	r2, [pc, #76]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008984:	7952      	ldrb	r2, [r2, #5]
 8008986:	4912      	ldr	r1, [pc, #72]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8008988:	78c9      	ldrb	r1, [r1, #3]
 800898a:	4811      	ldr	r0, [pc, #68]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800898c:	6880      	ldr	r0, [r0, #8]
 800898e:	2600      	movs	r6, #0
 8008990:	9604      	str	r6, [sp, #16]
 8008992:	9003      	str	r0, [sp, #12]
 8008994:	9102      	str	r1, [sp, #8]
 8008996:	9201      	str	r2, [sp, #4]
 8008998:	9300      	str	r3, [sp, #0]
 800899a:	2300      	movs	r3, #0
 800899c:	2201      	movs	r2, #1
 800899e:	4629      	mov	r1, r5
 80089a0:	4620      	mov	r0, r4
 80089a2:	f7fd fe0d 	bl	80065c0 <aci_gap_set_authentication_requirement>
 80089a6:	4603      	mov	r3, r0
 80089a8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80089aa:	4b09      	ldr	r3, [pc, #36]	@ (80089d0 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80089ac:	789b      	ldrb	r3, [r3, #2]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d003      	beq.n	80089ba <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 80089b2:	f7fe f84f 	bl	8006a54 <aci_gap_configure_filter_accept_list>
 80089b6:	4603      	mov	r3, r0
 80089b8:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 80089ba:	bf00      	nop
 80089bc:	371c      	adds	r7, #28
 80089be:	46bd      	mov	sp, r7
 80089c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089c2:	bf00      	nop
 80089c4:	0800c374 	.word	0x0800c374
 80089c8:	0800c384 	.word	0x0800c384
 80089cc:	0800c1b4 	.word	0x0800c1b4
 80089d0:	2000049c 	.word	0x2000049c
 80089d4:	0001b207 	.word	0x0001b207

080089d8 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b08c      	sub	sp, #48	@ 0x30
 80089dc:	af08      	add	r7, sp, #32
 80089de:	4603      	mov	r3, r0
 80089e0:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80089e2:	2392      	movs	r3, #146	@ 0x92
 80089e4:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80089e6:	4a12      	ldr	r2, [pc, #72]	@ (8008a30 <Adv_Request+0x58>)
 80089e8:	79fb      	ldrb	r3, [r7, #7]
 80089ea:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 80089ee:	2300      	movs	r3, #0
 80089f0:	9306      	str	r3, [sp, #24]
 80089f2:	2300      	movs	r3, #0
 80089f4:	9305      	str	r3, [sp, #20]
 80089f6:	2300      	movs	r3, #0
 80089f8:	9304      	str	r3, [sp, #16]
 80089fa:	2300      	movs	r3, #0
 80089fc:	9303      	str	r3, [sp, #12]
 80089fe:	2300      	movs	r3, #0
 8008a00:	9302      	str	r3, [sp, #8]
 8008a02:	2300      	movs	r3, #0
 8008a04:	9301      	str	r3, [sp, #4]
 8008a06:	2300      	movs	r3, #0
 8008a08:	9300      	str	r3, [sp, #0]
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	22a0      	movs	r2, #160	@ 0xa0
 8008a0e:	2180      	movs	r1, #128	@ 0x80
 8008a10:	2000      	movs	r0, #0
 8008a12:	f7fd fc87 	bl	8006324 <aci_gap_set_discoverable>
 8008a16:	4603      	mov	r3, r0
 8008a18:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8008a1a:	4906      	ldr	r1, [pc, #24]	@ (8008a34 <Adv_Request+0x5c>)
 8008a1c:	2003      	movs	r0, #3
 8008a1e:	f7fd ffa7 	bl	8006970 <aci_gap_update_adv_data>
 8008a22:	4603      	mov	r3, r0
 8008a24:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8008a26:	bf00      	nop
}
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	2000049c 	.word	0x2000049c
 8008a34:	20000014 	.word	0x20000014

08008a38 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8008a3e:	f7ff fda7 	bl	8008590 <LL_FLASH_GetUDN>
 8008a42:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d023      	beq.n	8008a94 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8008a4c:	f7ff fdb8 	bl	80085c0 <LL_FLASH_GetSTCompanyID>
 8008a50:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8008a52:	f7ff fda9 	bl	80085a8 <LL_FLASH_GetDeviceID>
 8008a56:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	b2da      	uxtb	r2, r3
 8008a5c:	4b16      	ldr	r3, [pc, #88]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a5e:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	0a1b      	lsrs	r3, r3, #8
 8008a64:	b2da      	uxtb	r2, r3
 8008a66:	4b14      	ldr	r3, [pc, #80]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a68:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	4b12      	ldr	r3, [pc, #72]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a70:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	b2da      	uxtb	r2, r3
 8008a76:	4b10      	ldr	r3, [pc, #64]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a78:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	0a1b      	lsrs	r3, r3, #8
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a82:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	0c1b      	lsrs	r3, r3, #16
 8008a88:	b2da      	uxtb	r2, r3
 8008a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a8c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8008a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab8 <BleGetBdAddress+0x80>)
 8008a90:	617b      	str	r3, [r7, #20]
 8008a92:	e00b      	b.n	8008aac <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8008a94:	2000      	movs	r0, #0
 8008a96:	f7ff fc95 	bl	80083c4 <OTP_Read>
 8008a9a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d002      	beq.n	8008aa8 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	617b      	str	r3, [r7, #20]
 8008aa6:	e001      	b.n	8008aac <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8008aa8:	4b04      	ldr	r3, [pc, #16]	@ (8008abc <BleGetBdAddress+0x84>)
 8008aaa:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8008aac:	697b      	ldr	r3, [r7, #20]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3718      	adds	r7, #24
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	20000494 	.word	0x20000494
 8008abc:	0800c36c 	.word	0x0800c36c

08008ac0 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8008ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8008af0 <Adv_Cancel+0x30>)
 8008ac8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008acc:	2b05      	cmp	r3, #5
 8008ace:	d00a      	beq.n	8008ae6 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008ad0:	2392      	movs	r3, #146	@ 0x92
 8008ad2:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8008ad4:	f7fd fc02 	bl	80062dc <aci_gap_set_non_discoverable>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8008adc:	4b04      	ldr	r3, [pc, #16]	@ (8008af0 <Adv_Cancel+0x30>)
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop
}
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	2000049c 	.word	0x2000049c

08008af4 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8008afc:	2100      	movs	r1, #0
 8008afe:	2002      	movs	r0, #2
 8008b00:	f000 fd7c 	bl	80095fc <UTIL_SEQ_SetTask>

  return;
 8008b04:	bf00      	nop
}
 8008b06:	3708      	adds	r7, #8
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8008b14:	2001      	movs	r0, #1
 8008b16:	f000 fddd 	bl	80096d4 <UTIL_SEQ_SetEvt>

  return;
 8008b1a:	bf00      	nop
}
 8008b1c:	3708      	adds	r7, #8
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b082      	sub	sp, #8
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8008b2a:	2001      	movs	r0, #1
 8008b2c:	f000 fdf2 	bl	8009714 <UTIL_SEQ_WaitEvt>

  return;
 8008b30:	bf00      	nop
}
 8008b32:	3708      	adds	r7, #8
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	3308      	adds	r3, #8
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7fe fdd8 	bl	8007700 <SVCCTL_UserEvtRx>
 8008b50:	4603      	mov	r3, r0
 8008b52:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8008b54:	7afb      	ldrb	r3, [r7, #11]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d003      	beq.n	8008b62 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8008b60:	e003      	b.n	8008b6a <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	701a      	strb	r2, [r3, #0]
  return;
 8008b68:	bf00      	nop
}
 8008b6a:	3710      	adds	r7, #16
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	4603      	mov	r3, r0
 8008b78:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8008b7a:	79fb      	ldrb	r3, [r7, #7]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <BLE_StatusNot+0x16>
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d006      	beq.n	8008b92 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8008b84:	e00b      	b.n	8008b9e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008b86:	2303      	movs	r3, #3
 8008b88:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f000 fd62 	bl	8009654 <UTIL_SEQ_PauseTask>
      break;
 8008b90:	e005      	b.n	8008b9e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008b92:	2303      	movs	r3, #3
 8008b94:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f000 fd7c 	bl	8009694 <UTIL_SEQ_ResumeTask>
      break;
 8008b9c:	bf00      	nop
  }

  return;
 8008b9e:	bf00      	nop
}
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8008ba6:	b480      	push	{r7}
 8008ba8:	b083      	sub	sp, #12
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8008bb4:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8008bb6:	bf00      	nop
}
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b083      	sub	sp, #12
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d002      	beq.n	8008bd8 <Custom_APP_Notification+0x16>
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d002      	beq.n	8008bdc <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8008bd6:	e002      	b.n	8008bde <Custom_APP_Notification+0x1c>
      break;
 8008bd8:	bf00      	nop
 8008bda:	e000      	b.n	8008bde <Custom_APP_Notification+0x1c>
      break;
 8008bdc:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8008bde:	bf00      	nop
}
 8008be0:	370c      	adds	r7, #12
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr

08008bea <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8008bea:	b480      	push	{r7}
 8008bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 8008bee:	bf00      	nop
}
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b08c      	sub	sp, #48	@ 0x30
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8008c00:	2300      	movs	r3, #0
 8008c02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	3301      	adds	r3, #1
 8008c0a:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 8008c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	2bff      	cmp	r3, #255	@ 0xff
 8008c12:	d154      	bne.n	8008cbe <Custom_STM_Event_Handler+0xc6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8008c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c16:	3302      	adds	r3, #2
 8008c18:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1c:	881b      	ldrh	r3, [r3, #0]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8008c24:	2b1a      	cmp	r3, #26
 8008c26:	d848      	bhi.n	8008cba <Custom_STM_Event_Handler+0xc2>
 8008c28:	a201      	add	r2, pc, #4	@ (adr r2, 8008c30 <Custom_STM_Event_Handler+0x38>)
 8008c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2e:	bf00      	nop
 8008c30:	08008cbb 	.word	0x08008cbb
 8008c34:	08008cbb 	.word	0x08008cbb
 8008c38:	08008cbb 	.word	0x08008cbb
 8008c3c:	08008cbb 	.word	0x08008cbb
 8008c40:	08008cbb 	.word	0x08008cbb
 8008c44:	08008cbb 	.word	0x08008cbb
 8008c48:	08008cbb 	.word	0x08008cbb
 8008c4c:	08008cbb 	.word	0x08008cbb
 8008c50:	08008cbb 	.word	0x08008cbb
 8008c54:	08008cbb 	.word	0x08008cbb
 8008c58:	08008cbb 	.word	0x08008cbb
 8008c5c:	08008cbb 	.word	0x08008cbb
 8008c60:	08008cbb 	.word	0x08008cbb
 8008c64:	08008cbb 	.word	0x08008cbb
 8008c68:	08008cbb 	.word	0x08008cbb
 8008c6c:	08008cbb 	.word	0x08008cbb
 8008c70:	08008cbb 	.word	0x08008cbb
 8008c74:	08008cbb 	.word	0x08008cbb
 8008c78:	08008cbb 	.word	0x08008cbb
 8008c7c:	08008cbb 	.word	0x08008cbb
 8008c80:	08008cbb 	.word	0x08008cbb
 8008c84:	08008cbb 	.word	0x08008cbb
 8008c88:	08008cbb 	.word	0x08008cbb
 8008c8c:	08008cbb 	.word	0x08008cbb
 8008c90:	08008cbb 	.word	0x08008cbb
 8008c94:	08008cbb 	.word	0x08008cbb
 8008c98:	08008c9d 	.word	0x08008c9d
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 8008c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9e:	3302      	adds	r3, #2
 8008ca0:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8008ca6:	6a3b      	ldr	r3, [r7, #32]
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 8008cae:	f107 030c 	add.w	r3, r7, #12
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7ff ff77 	bl	8008ba6 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8008cb8:	e000      	b.n	8008cbc <Custom_STM_Event_Handler+0xc4>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 8008cba:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8008cbc:	e000      	b.n	8008cc0 <Custom_STM_Event_Handler+0xc8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8008cbe:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8008cc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3730      	adds	r7, #48	@ 0x30
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b08c      	sub	sp, #48	@ 0x30
 8008cd0:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008cd2:	2392      	movs	r3, #146	@ 0x92
 8008cd4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8008cd6:	4834      	ldr	r0, [pc, #208]	@ (8008da8 <SVCCTL_InitCustomSvc+0xdc>)
 8008cd8:	f7fe fcf8 	bl	80076cc <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_INSUDOS_UUID(uuid.Char_UUID_128);
 8008ce0:	2319      	movs	r3, #25
 8008ce2:	713b      	strb	r3, [r7, #4]
 8008ce4:	23ed      	movs	r3, #237	@ 0xed
 8008ce6:	717b      	strb	r3, [r7, #5]
 8008ce8:	2382      	movs	r3, #130	@ 0x82
 8008cea:	71bb      	strb	r3, [r7, #6]
 8008cec:	23ae      	movs	r3, #174	@ 0xae
 8008cee:	71fb      	strb	r3, [r7, #7]
 8008cf0:	23ed      	movs	r3, #237	@ 0xed
 8008cf2:	723b      	strb	r3, [r7, #8]
 8008cf4:	2321      	movs	r3, #33	@ 0x21
 8008cf6:	727b      	strb	r3, [r7, #9]
 8008cf8:	234c      	movs	r3, #76	@ 0x4c
 8008cfa:	72bb      	strb	r3, [r7, #10]
 8008cfc:	239d      	movs	r3, #157	@ 0x9d
 8008cfe:	72fb      	strb	r3, [r7, #11]
 8008d00:	2341      	movs	r3, #65	@ 0x41
 8008d02:	733b      	strb	r3, [r7, #12]
 8008d04:	2345      	movs	r3, #69	@ 0x45
 8008d06:	737b      	strb	r3, [r7, #13]
 8008d08:	2322      	movs	r3, #34	@ 0x22
 8008d0a:	73bb      	strb	r3, [r7, #14]
 8008d0c:	238e      	movs	r3, #142	@ 0x8e
 8008d0e:	73fb      	strb	r3, [r7, #15]
 8008d10:	2300      	movs	r3, #0
 8008d12:	743b      	strb	r3, [r7, #16]
 8008d14:	2300      	movs	r3, #0
 8008d16:	747b      	strb	r3, [r7, #17]
 8008d18:	2300      	movs	r3, #0
 8008d1a:	74bb      	strb	r3, [r7, #18]
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8008d20:	7dbb      	ldrb	r3, [r7, #22]
 8008d22:	1d39      	adds	r1, r7, #4
 8008d24:	4a21      	ldr	r2, [pc, #132]	@ (8008dac <SVCCTL_InitCustomSvc+0xe0>)
 8008d26:	9200      	str	r2, [sp, #0]
 8008d28:	2201      	movs	r2, #1
 8008d2a:	2002      	movs	r0, #2
 8008d2c:	f7fd ff42 	bl	8006bb4 <aci_gatt_add_service>
 8008d30:	4603      	mov	r3, r0
 8008d32:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  Insudos
   */
  COPY_INSUDOS_UUID(uuid.Char_UUID_128);
 8008d34:	2319      	movs	r3, #25
 8008d36:	713b      	strb	r3, [r7, #4]
 8008d38:	23ed      	movs	r3, #237	@ 0xed
 8008d3a:	717b      	strb	r3, [r7, #5]
 8008d3c:	2382      	movs	r3, #130	@ 0x82
 8008d3e:	71bb      	strb	r3, [r7, #6]
 8008d40:	23ae      	movs	r3, #174	@ 0xae
 8008d42:	71fb      	strb	r3, [r7, #7]
 8008d44:	23ed      	movs	r3, #237	@ 0xed
 8008d46:	723b      	strb	r3, [r7, #8]
 8008d48:	2321      	movs	r3, #33	@ 0x21
 8008d4a:	727b      	strb	r3, [r7, #9]
 8008d4c:	234c      	movs	r3, #76	@ 0x4c
 8008d4e:	72bb      	strb	r3, [r7, #10]
 8008d50:	239d      	movs	r3, #157	@ 0x9d
 8008d52:	72fb      	strb	r3, [r7, #11]
 8008d54:	2341      	movs	r3, #65	@ 0x41
 8008d56:	733b      	strb	r3, [r7, #12]
 8008d58:	2345      	movs	r3, #69	@ 0x45
 8008d5a:	737b      	strb	r3, [r7, #13]
 8008d5c:	2322      	movs	r3, #34	@ 0x22
 8008d5e:	73bb      	strb	r3, [r7, #14]
 8008d60:	238e      	movs	r3, #142	@ 0x8e
 8008d62:	73fb      	strb	r3, [r7, #15]
 8008d64:	2300      	movs	r3, #0
 8008d66:	743b      	strb	r3, [r7, #16]
 8008d68:	2300      	movs	r3, #0
 8008d6a:	747b      	strb	r3, [r7, #17]
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	74bb      	strb	r3, [r7, #18]
 8008d70:	2300      	movs	r3, #0
 8008d72:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomIdHdle,
 8008d74:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <SVCCTL_InitCustomSvc+0xe0>)
 8008d76:	8818      	ldrh	r0, [r3, #0]
 8008d78:	4b0d      	ldr	r3, [pc, #52]	@ (8008db0 <SVCCTL_InitCustomSvc+0xe4>)
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	1d3a      	adds	r2, r7, #4
 8008d7e:	490b      	ldr	r1, [pc, #44]	@ (8008dac <SVCCTL_InitCustomSvc+0xe0>)
 8008d80:	9105      	str	r1, [sp, #20]
 8008d82:	2100      	movs	r1, #0
 8008d84:	9104      	str	r1, [sp, #16]
 8008d86:	2110      	movs	r1, #16
 8008d88:	9103      	str	r1, [sp, #12]
 8008d8a:	2107      	movs	r1, #7
 8008d8c:	9102      	str	r1, [sp, #8]
 8008d8e:	2100      	movs	r1, #0
 8008d90:	9101      	str	r1, [sp, #4]
 8008d92:	2100      	movs	r1, #0
 8008d94:	9100      	str	r1, [sp, #0]
 8008d96:	2102      	movs	r1, #2
 8008d98:	f7fd ffe2 	bl	8006d60 <aci_gatt_add_char>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8008da0:	bf00      	nop
}
 8008da2:	3718      	adds	r7, #24
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	08008bf9 	.word	0x08008bf9
 8008dac:	20000524 	.word	0x20000524
 8008db0:	20000018 	.word	0x20000018

08008db4 <LL_PWR_EnableBootC2>:
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8008db8:	4b05      	ldr	r3, [pc, #20]	@ (8008dd0 <LL_PWR_EnableBootC2+0x1c>)
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	4a04      	ldr	r2, [pc, #16]	@ (8008dd0 <LL_PWR_EnableBootC2+0x1c>)
 8008dbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dc2:	60d3      	str	r3, [r2, #12]
}
 8008dc4:	bf00      	nop
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop
 8008dd0:	58000400 	.word	0x58000400

08008dd4 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8008ddc:	4b06      	ldr	r3, [pc, #24]	@ (8008df8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8008dde:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8008de2:	4905      	ldr	r1, [pc, #20]	@ (8008df8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8008dec:	bf00      	nop
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr
 8008df8:	58000800 	.word	0x58000800

08008dfc <LL_EXTI_EnableRisingTrig_32_63>:
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8008e04:	4b05      	ldr	r3, [pc, #20]	@ (8008e1c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008e06:	6a1a      	ldr	r2, [r3, #32]
 8008e08:	4904      	ldr	r1, [pc, #16]	@ (8008e1c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	620b      	str	r3, [r1, #32]
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr
 8008e1c:	58000800 	.word	0x58000800

08008e20 <LL_AHB3_GRP1_EnableClock>:
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8008e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4313      	orrs	r3, r2
 8008e36:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8008e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4013      	ands	r3, r2
 8008e42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e44:	68fb      	ldr	r3, [r7, #12]
}
 8008e46:	bf00      	nop
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b085      	sub	sp, #20
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8008e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e5e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8008e62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8008e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e72:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4013      	ands	r3, r2
 8008e7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
}
 8008e7e:	bf00      	nop
 8008e80:	3714      	adds	r7, #20
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b083      	sub	sp, #12
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	601a      	str	r2, [r3, #0]
}
 8008e9e:	bf00      	nop
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b083      	sub	sp, #12
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f043 0201 	orr.w	r2, r3, #1
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	601a      	str	r2, [r3, #0]
}
 8008ebe:	bf00      	nop
 8008ec0:	370c      	adds	r7, #12
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr

08008eca <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b083      	sub	sp, #12
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
 8008ed2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	041b      	lsls	r3, r3, #16
 8008edc:	43db      	mvns	r3, r3
 8008ede:	401a      	ands	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	605a      	str	r2, [r3, #4]
}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	685a      	ldr	r2, [r3, #4]
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	041b      	lsls	r3, r3, #16
 8008f02:	431a      	orrs	r2, r3
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	605a      	str	r2, [r3, #4]
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	685a      	ldr	r2, [r3, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	43db      	mvns	r3, r3
 8008f26:	401a      	ands	r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	605a      	str	r2, [r3, #4]
}
 8008f2c:	bf00      	nop
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	683a      	ldr	r2, [r7, #0]
 8008f46:	609a      	str	r2, [r3, #8]
}
 8008f48:	bf00      	nop
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	041a      	lsls	r2, r3, #16
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	609a      	str	r2, [r3, #8]
}
 8008f66:	bf00      	nop
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b083      	sub	sp, #12
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	4013      	ands	r3, r2
 8008f84:	683a      	ldr	r2, [r7, #0]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d101      	bne.n	8008f8e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	e000      	b.n	8008f90 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	69da      	ldr	r2, [r3, #28]
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	4013      	ands	r3, r2
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d101      	bne.n	8008fb8 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8008fcc:	2102      	movs	r1, #2
 8008fce:	4818      	ldr	r0, [pc, #96]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 8008fd0:	f7ff ffe4 	bl	8008f9c <LL_C2_IPCC_IsActiveFlag_CHx>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d008      	beq.n	8008fec <HW_IPCC_Rx_Handler+0x24>
 8008fda:	4b15      	ldr	r3, [pc, #84]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	f003 0302 	and.w	r3, r3, #2
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d102      	bne.n	8008fec <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8008fe6:	f000 f925 	bl	8009234 <HW_IPCC_SYS_EvtHandler>
 8008fea:	e01e      	b.n	800902a <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8008fec:	2101      	movs	r1, #1
 8008fee:	4810      	ldr	r0, [pc, #64]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 8008ff0:	f7ff ffd4 	bl	8008f9c <LL_C2_IPCC_IsActiveFlag_CHx>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d008      	beq.n	800900c <HW_IPCC_Rx_Handler+0x44>
 8008ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d102      	bne.n	800900c <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8009006:	f000 f899 	bl	800913c <HW_IPCC_BLE_EvtHandler>
 800900a:	e00e      	b.n	800902a <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800900c:	2108      	movs	r1, #8
 800900e:	4808      	ldr	r0, [pc, #32]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 8009010:	f7ff ffc4 	bl	8008f9c <LL_C2_IPCC_IsActiveFlag_CHx>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d008      	beq.n	800902c <HW_IPCC_Rx_Handler+0x64>
 800901a:	4b05      	ldr	r3, [pc, #20]	@ (8009030 <HW_IPCC_Rx_Handler+0x68>)
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	f003 0308 	and.w	r3, r3, #8
 8009022:	2b00      	cmp	r3, #0
 8009024:	d102      	bne.n	800902c <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8009026:	f000 f97d 	bl	8009324 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800902a:	bf00      	nop
 800902c:	bf00      	nop
}
 800902e:	bd80      	pop	{r7, pc}
 8009030:	58000c00 	.word	0x58000c00

08009034 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8009038:	2102      	movs	r1, #2
 800903a:	4818      	ldr	r0, [pc, #96]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 800903c:	f7ff ff99 	bl	8008f72 <LL_C1_IPCC_IsActiveFlag_CHx>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d108      	bne.n	8009058 <HW_IPCC_Tx_Handler+0x24>
 8009046:	4b15      	ldr	r3, [pc, #84]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800904e:	2b00      	cmp	r3, #0
 8009050:	d102      	bne.n	8009058 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8009052:	f000 f8d3 	bl	80091fc <HW_IPCC_SYS_CmdEvtHandler>
 8009056:	e01e      	b.n	8009096 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8009058:	2108      	movs	r1, #8
 800905a:	4810      	ldr	r0, [pc, #64]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 800905c:	f7ff ff89 	bl	8008f72 <LL_C1_IPCC_IsActiveFlag_CHx>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	d108      	bne.n	8009078 <HW_IPCC_Tx_Handler+0x44>
 8009066:	4b0d      	ldr	r3, [pc, #52]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d102      	bne.n	8009078 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8009072:	f000 f919 	bl	80092a8 <HW_IPCC_MM_FreeBufHandler>
 8009076:	e00e      	b.n	8009096 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8009078:	2120      	movs	r1, #32
 800907a:	4808      	ldr	r0, [pc, #32]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 800907c:	f7ff ff79 	bl	8008f72 <LL_C1_IPCC_IsActiveFlag_CHx>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d108      	bne.n	8009098 <HW_IPCC_Tx_Handler+0x64>
 8009086:	4b05      	ldr	r3, [pc, #20]	@ (800909c <HW_IPCC_Tx_Handler+0x68>)
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800908e:	2b00      	cmp	r3, #0
 8009090:	d102      	bne.n	8009098 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8009092:	f000 f85f 	bl	8009154 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8009096:	bf00      	nop
 8009098:	bf00      	nop
}
 800909a:	bd80      	pop	{r7, pc}
 800909c:	58000c00 	.word	0x58000c00

080090a0 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 80090a4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80090a8:	f7ff fed3 	bl	8008e52 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 80090ac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80090b0:	f7ff fea4 	bl	8008dfc <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 80090b4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80090b8:	f7ff fe8c 	bl	8008dd4 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80090bc:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80090be:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80090c0:	f7ff fe78 	bl	8008db4 <LL_PWR_EnableBootC2>

  return;
 80090c4:	bf00      	nop
}
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80090cc:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80090d0:	f7ff fea6 	bl	8008e20 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80090d4:	4806      	ldr	r0, [pc, #24]	@ (80090f0 <HW_IPCC_Init+0x28>)
 80090d6:	f7ff fee8 	bl	8008eaa <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80090da:	4805      	ldr	r0, [pc, #20]	@ (80090f0 <HW_IPCC_Init+0x28>)
 80090dc:	f7ff fed5 	bl	8008e8a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80090e0:	202c      	movs	r0, #44	@ 0x2c
 80090e2:	f7f9 fede 	bl	8002ea2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80090e6:	202d      	movs	r0, #45	@ 0x2d
 80090e8:	f7f9 fedb 	bl	8002ea2 <HAL_NVIC_EnableIRQ>

  return;
 80090ec:	bf00      	nop
}
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	58000c00 	.word	0x58000c00

080090f4 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090fa:	f3ef 8310 	mrs	r3, PRIMASK
 80090fe:	607b      	str	r3, [r7, #4]
  return(result);
 8009100:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8009102:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8009104:	b672      	cpsid	i
}
 8009106:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8009108:	2101      	movs	r1, #1
 800910a:	4806      	ldr	r0, [pc, #24]	@ (8009124 <HW_IPCC_BLE_Init+0x30>)
 800910c:	f7ff ff02 	bl	8008f14 <LL_C1_IPCC_EnableReceiveChannel>
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	f383 8810 	msr	PRIMASK, r3
}
 800911a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800911c:	bf00      	nop
}
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}
 8009124:	58000c00 	.word	0x58000c00

08009128 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800912c:	2101      	movs	r1, #1
 800912e:	4802      	ldr	r0, [pc, #8]	@ (8009138 <HW_IPCC_BLE_SendCmd+0x10>)
 8009130:	f7ff ff10 	bl	8008f54 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8009134:	bf00      	nop
}
 8009136:	bd80      	pop	{r7, pc}
 8009138:	58000c00 	.word	0x58000c00

0800913c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8009140:	f7fe ff88 	bl	8008054 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8009144:	2101      	movs	r1, #1
 8009146:	4802      	ldr	r0, [pc, #8]	@ (8009150 <HW_IPCC_BLE_EvtHandler+0x14>)
 8009148:	f7ff fef6 	bl	8008f38 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800914c:	bf00      	nop
}
 800914e:	bd80      	pop	{r7, pc}
 8009150:	58000c00 	.word	0x58000c00

08009154 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800915a:	f3ef 8310 	mrs	r3, PRIMASK
 800915e:	607b      	str	r3, [r7, #4]
  return(result);
 8009160:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8009162:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8009164:	b672      	cpsid	i
}
 8009166:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8009168:	2120      	movs	r1, #32
 800916a:	4807      	ldr	r0, [pc, #28]	@ (8009188 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800916c:	f7ff fec0 	bl	8008ef0 <LL_C1_IPCC_DisableTransmitChannel>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	f383 8810 	msr	PRIMASK, r3
}
 800917a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800917c:	f7fe ff9a 	bl	80080b4 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8009180:	bf00      	nop
}
 8009182:	3710      	adds	r7, #16
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}
 8009188:	58000c00 	.word	0x58000c00

0800918c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009192:	f3ef 8310 	mrs	r3, PRIMASK
 8009196:	607b      	str	r3, [r7, #4]
  return(result);
 8009198:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800919a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800919c:	b672      	cpsid	i
}
 800919e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80091a0:	2102      	movs	r1, #2
 80091a2:	4806      	ldr	r0, [pc, #24]	@ (80091bc <HW_IPCC_SYS_Init+0x30>)
 80091a4:	f7ff feb6 	bl	8008f14 <LL_C1_IPCC_EnableReceiveChannel>
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f383 8810 	msr	PRIMASK, r3
}
 80091b2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80091b4:	bf00      	nop
}
 80091b6:	3710      	adds	r7, #16
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	58000c00 	.word	0x58000c00

080091c0 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80091c6:	2102      	movs	r1, #2
 80091c8:	480b      	ldr	r0, [pc, #44]	@ (80091f8 <HW_IPCC_SYS_SendCmd+0x38>)
 80091ca:	f7ff fec3 	bl	8008f54 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091ce:	f3ef 8310 	mrs	r3, PRIMASK
 80091d2:	607b      	str	r3, [r7, #4]
  return(result);
 80091d4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80091d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80091d8:	b672      	cpsid	i
}
 80091da:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80091dc:	2102      	movs	r1, #2
 80091de:	4806      	ldr	r0, [pc, #24]	@ (80091f8 <HW_IPCC_SYS_SendCmd+0x38>)
 80091e0:	f7ff fe73 	bl	8008eca <LL_C1_IPCC_EnableTransmitChannel>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f383 8810 	msr	PRIMASK, r3
}
 80091ee:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80091f0:	bf00      	nop
}
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	58000c00 	.word	0x58000c00

080091fc <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009202:	f3ef 8310 	mrs	r3, PRIMASK
 8009206:	607b      	str	r3, [r7, #4]
  return(result);
 8009208:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800920a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800920c:	b672      	cpsid	i
}
 800920e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8009210:	2102      	movs	r1, #2
 8009212:	4807      	ldr	r0, [pc, #28]	@ (8009230 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8009214:	f7ff fe6c 	bl	8008ef0 <LL_C1_IPCC_DisableTransmitChannel>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	f383 8810 	msr	PRIMASK, r3
}
 8009222:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8009224:	f7fe ff96 	bl	8008154 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8009228:	bf00      	nop
}
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	58000c00 	.word	0x58000c00

08009234 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8009238:	f7fe ffa2 	bl	8008180 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800923c:	2102      	movs	r1, #2
 800923e:	4802      	ldr	r0, [pc, #8]	@ (8009248 <HW_IPCC_SYS_EvtHandler+0x14>)
 8009240:	f7ff fe7a 	bl	8008f38 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8009244:	bf00      	nop
}
 8009246:	bd80      	pop	{r7, pc}
 8009248:	58000c00 	.word	0x58000c00

0800924c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b086      	sub	sp, #24
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8009254:	2108      	movs	r1, #8
 8009256:	4812      	ldr	r0, [pc, #72]	@ (80092a0 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8009258:	f7ff fe8b 	bl	8008f72 <LL_C1_IPCC_IsActiveFlag_CHx>
 800925c:	4603      	mov	r3, r0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d013      	beq.n	800928a <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8009262:	4a10      	ldr	r2, [pc, #64]	@ (80092a4 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009268:	f3ef 8310 	mrs	r3, PRIMASK
 800926c:	60fb      	str	r3, [r7, #12]
  return(result);
 800926e:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8009270:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009272:	b672      	cpsid	i
}
 8009274:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8009276:	2108      	movs	r1, #8
 8009278:	4809      	ldr	r0, [pc, #36]	@ (80092a0 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800927a:	f7ff fe26 	bl	8008eca <LL_C1_IPCC_EnableTransmitChannel>
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	f383 8810 	msr	PRIMASK, r3
}
 8009288:	e005      	b.n	8009296 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800928e:	2108      	movs	r1, #8
 8009290:	4803      	ldr	r0, [pc, #12]	@ (80092a0 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8009292:	f7ff fe5f 	bl	8008f54 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8009296:	bf00      	nop
}
 8009298:	3718      	adds	r7, #24
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	58000c00 	.word	0x58000c00
 80092a4:	20000528 	.word	0x20000528

080092a8 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092ae:	f3ef 8310 	mrs	r3, PRIMASK
 80092b2:	607b      	str	r3, [r7, #4]
  return(result);
 80092b4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80092b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80092b8:	b672      	cpsid	i
}
 80092ba:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80092bc:	2108      	movs	r1, #8
 80092be:	480a      	ldr	r0, [pc, #40]	@ (80092e8 <HW_IPCC_MM_FreeBufHandler+0x40>)
 80092c0:	f7ff fe16 	bl	8008ef0 <LL_C1_IPCC_DisableTransmitChannel>
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	f383 8810 	msr	PRIMASK, r3
}
 80092ce:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 80092d0:	4b06      	ldr	r3, [pc, #24]	@ (80092ec <HW_IPCC_MM_FreeBufHandler+0x44>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80092d6:	2108      	movs	r1, #8
 80092d8:	4803      	ldr	r0, [pc, #12]	@ (80092e8 <HW_IPCC_MM_FreeBufHandler+0x40>)
 80092da:	f7ff fe3b 	bl	8008f54 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80092de:	bf00      	nop
}
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	58000c00 	.word	0x58000c00
 80092ec:	20000528 	.word	0x20000528

080092f0 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092f6:	f3ef 8310 	mrs	r3, PRIMASK
 80092fa:	607b      	str	r3, [r7, #4]
  return(result);
 80092fc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80092fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8009300:	b672      	cpsid	i
}
 8009302:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8009304:	2108      	movs	r1, #8
 8009306:	4806      	ldr	r0, [pc, #24]	@ (8009320 <HW_IPCC_TRACES_Init+0x30>)
 8009308:	f7ff fe04 	bl	8008f14 <LL_C1_IPCC_EnableReceiveChannel>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	f383 8810 	msr	PRIMASK, r3
}
 8009316:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8009318:	bf00      	nop
}
 800931a:	3710      	adds	r7, #16
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	58000c00 	.word	0x58000c00

08009324 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8009324:	b580      	push	{r7, lr}
 8009326:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8009328:	f7fe ffd2 	bl	80082d0 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800932c:	2108      	movs	r1, #8
 800932e:	4802      	ldr	r0, [pc, #8]	@ (8009338 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8009330:	f7ff fe02 	bl	8008f38 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8009334:	bf00      	nop
}
 8009336:	bd80      	pop	{r7, pc}
 8009338:	58000c00 	.word	0x58000c00

0800933c <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800933c:	b480      	push	{r7}
 800933e:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8009340:	4b05      	ldr	r3, [pc, #20]	@ (8009358 <UTIL_LPM_Init+0x1c>)
 8009342:	2200      	movs	r2, #0
 8009344:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8009346:	4b05      	ldr	r3, [pc, #20]	@ (800935c <UTIL_LPM_Init+0x20>)
 8009348:	2200      	movs	r2, #0
 800934a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800934c:	bf00      	nop
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
 8009356:	bf00      	nop
 8009358:	2000052c 	.word	0x2000052c
 800935c:	20000530 	.word	0x20000530

08009360 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8009360:	b480      	push	{r7}
 8009362:	b087      	sub	sp, #28
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	460b      	mov	r3, r1
 800936a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800936c:	f3ef 8310 	mrs	r3, PRIMASK
 8009370:	613b      	str	r3, [r7, #16]
  return(result);
 8009372:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8009374:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009376:	b672      	cpsid	i
}
 8009378:	bf00      	nop
  
  switch(state)
 800937a:	78fb      	ldrb	r3, [r7, #3]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d008      	beq.n	8009392 <UTIL_LPM_SetOffMode+0x32>
 8009380:	2b01      	cmp	r3, #1
 8009382:	d10e      	bne.n	80093a2 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8009384:	4b0d      	ldr	r3, [pc, #52]	@ (80093bc <UTIL_LPM_SetOffMode+0x5c>)
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	4313      	orrs	r3, r2
 800938c:	4a0b      	ldr	r2, [pc, #44]	@ (80093bc <UTIL_LPM_SetOffMode+0x5c>)
 800938e:	6013      	str	r3, [r2, #0]
      break;
 8009390:	e008      	b.n	80093a4 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	43da      	mvns	r2, r3
 8009396:	4b09      	ldr	r3, [pc, #36]	@ (80093bc <UTIL_LPM_SetOffMode+0x5c>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4013      	ands	r3, r2
 800939c:	4a07      	ldr	r2, [pc, #28]	@ (80093bc <UTIL_LPM_SetOffMode+0x5c>)
 800939e:	6013      	str	r3, [r2, #0]
      break;
 80093a0:	e000      	b.n	80093a4 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80093a2:	bf00      	nop
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f383 8810 	msr	PRIMASK, r3
}
 80093ae:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80093b0:	bf00      	nop
 80093b2:	371c      	adds	r7, #28
 80093b4:	46bd      	mov	sp, r7
 80093b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ba:	4770      	bx	lr
 80093bc:	20000530 	.word	0x20000530

080093c0 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b090      	sub	sp, #64	@ 0x40
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80093c8:	4b73      	ldr	r3, [pc, #460]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 80093ce:	4b72      	ldr	r3, [pc, #456]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4013      	ands	r3, r2
 80093d6:	4a70      	ldr	r2, [pc, #448]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 80093d8:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 80093da:	4b70      	ldr	r3, [pc, #448]	@ (800959c <UTIL_SEQ_Run+0x1dc>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80093e0:	4b6f      	ldr	r3, [pc, #444]	@ (80095a0 <UTIL_SEQ_Run+0x1e0>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80093e6:	4b6f      	ldr	r3, [pc, #444]	@ (80095a4 <UTIL_SEQ_Run+0x1e4>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 80093ec:	4b6e      	ldr	r3, [pc, #440]	@ (80095a8 <UTIL_SEQ_Run+0x1e8>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80093f2:	e08d      	b.n	8009510 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 80093f4:	2300      	movs	r3, #0
 80093f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80093f8:	e002      	b.n	8009400 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 80093fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093fc:	3301      	adds	r3, #1
 80093fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8009400:	4a6a      	ldr	r2, [pc, #424]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 8009402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009404:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940a:	401a      	ands	r2, r3
 800940c:	4b62      	ldr	r3, [pc, #392]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4013      	ands	r3, r2
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0f1      	beq.n	80093fa <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8009416:	4a65      	ldr	r2, [pc, #404]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 8009418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800941a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009420:	401a      	ands	r2, r3
 8009422:	4b5d      	ldr	r3, [pc, #372]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4013      	ands	r3, r2
 8009428:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800942a:	4a60      	ldr	r2, [pc, #384]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 800942c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800942e:	00db      	lsls	r3, r3, #3
 8009430:	4413      	add	r3, r2
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009436:	4013      	ands	r3, r2
 8009438:	2b00      	cmp	r3, #0
 800943a:	d106      	bne.n	800944a <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800943c:	4a5b      	ldr	r2, [pc, #364]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 800943e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009440:	00db      	lsls	r3, r3, #3
 8009442:	4413      	add	r3, r2
 8009444:	f04f 32ff 	mov.w	r2, #4294967295
 8009448:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800944a:	4a58      	ldr	r2, [pc, #352]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 800944c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800944e:	00db      	lsls	r3, r3, #3
 8009450:	4413      	add	r3, r2
 8009452:	685a      	ldr	r2, [r3, #4]
 8009454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009456:	4013      	ands	r3, r2
 8009458:	4618      	mov	r0, r3
 800945a:	f000 f9c1 	bl	80097e0 <SEQ_BitPosition>
 800945e:	4603      	mov	r3, r0
 8009460:	461a      	mov	r2, r3
 8009462:	4b53      	ldr	r3, [pc, #332]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 8009464:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8009466:	4a51      	ldr	r2, [pc, #324]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 8009468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800946a:	00db      	lsls	r3, r3, #3
 800946c:	4413      	add	r3, r2
 800946e:	685a      	ldr	r2, [r3, #4]
 8009470:	4b4f      	ldr	r3, [pc, #316]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2101      	movs	r1, #1
 8009476:	fa01 f303 	lsl.w	r3, r1, r3
 800947a:	43db      	mvns	r3, r3
 800947c:	401a      	ands	r2, r3
 800947e:	494b      	ldr	r1, [pc, #300]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 8009480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009482:	00db      	lsls	r3, r3, #3
 8009484:	440b      	add	r3, r1
 8009486:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009488:	f3ef 8310 	mrs	r3, PRIMASK
 800948c:	61bb      	str	r3, [r7, #24]
  return(result);
 800948e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8009490:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8009492:	b672      	cpsid	i
}
 8009494:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8009496:	4b46      	ldr	r3, [pc, #280]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2201      	movs	r2, #1
 800949c:	fa02 f303 	lsl.w	r3, r2, r3
 80094a0:	43da      	mvns	r2, r3
 80094a2:	4b3e      	ldr	r3, [pc, #248]	@ (800959c <UTIL_SEQ_Run+0x1dc>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4013      	ands	r3, r2
 80094a8:	4a3c      	ldr	r2, [pc, #240]	@ (800959c <UTIL_SEQ_Run+0x1dc>)
 80094aa:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80094ac:	2301      	movs	r3, #1
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094b0:	e013      	b.n	80094da <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80094b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094b4:	3b01      	subs	r3, #1
 80094b6:	4a3d      	ldr	r2, [pc, #244]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 80094b8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80094bc:	4b3c      	ldr	r3, [pc, #240]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2201      	movs	r2, #1
 80094c2:	fa02 f303 	lsl.w	r3, r2, r3
 80094c6:	43da      	mvns	r2, r3
 80094c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ca:	3b01      	subs	r3, #1
 80094cc:	400a      	ands	r2, r1
 80094ce:	4937      	ldr	r1, [pc, #220]	@ (80095ac <UTIL_SEQ_Run+0x1ec>)
 80094d0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80094d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d6:	3b01      	subs	r3, #1
 80094d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d1e8      	bne.n	80094b2 <UTIL_SEQ_Run+0xf2>
 80094e0:	6a3b      	ldr	r3, [r7, #32]
 80094e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f383 8810 	msr	PRIMASK, r3
}
 80094ea:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80094ec:	4b30      	ldr	r3, [pc, #192]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a30      	ldr	r2, [pc, #192]	@ (80095b4 <UTIL_SEQ_Run+0x1f4>)
 80094f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094f6:	4798      	blx	r3

    local_taskset = TaskSet;
 80094f8:	4b28      	ldr	r3, [pc, #160]	@ (800959c <UTIL_SEQ_Run+0x1dc>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 80094fe:	4b28      	ldr	r3, [pc, #160]	@ (80095a0 <UTIL_SEQ_Run+0x1e0>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8009504:	4b27      	ldr	r3, [pc, #156]	@ (80095a4 <UTIL_SEQ_Run+0x1e4>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800950a:	4b27      	ldr	r3, [pc, #156]	@ (80095a8 <UTIL_SEQ_Run+0x1e8>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8009510:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009514:	401a      	ands	r2, r3
 8009516:	4b20      	ldr	r3, [pc, #128]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4013      	ands	r3, r2
 800951c:	2b00      	cmp	r3, #0
 800951e:	d005      	beq.n	800952c <UTIL_SEQ_Run+0x16c>
 8009520:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009524:	4013      	ands	r3, r2
 8009526:	2b00      	cmp	r3, #0
 8009528:	f43f af64 	beq.w	80093f4 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800952c:	4b20      	ldr	r3, [pc, #128]	@ (80095b0 <UTIL_SEQ_Run+0x1f0>)
 800952e:	f04f 32ff 	mov.w	r2, #4294967295
 8009532:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8009534:	f000 f946 	bl	80097c4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009538:	f3ef 8310 	mrs	r3, PRIMASK
 800953c:	613b      	str	r3, [r7, #16]
  return(result);
 800953e:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8009540:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8009542:	b672      	cpsid	i
}
 8009544:	bf00      	nop
  local_taskset = TaskSet;
 8009546:	4b15      	ldr	r3, [pc, #84]	@ (800959c <UTIL_SEQ_Run+0x1dc>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800954c:	4b14      	ldr	r3, [pc, #80]	@ (80095a0 <UTIL_SEQ_Run+0x1e0>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8009552:	4b14      	ldr	r3, [pc, #80]	@ (80095a4 <UTIL_SEQ_Run+0x1e4>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8009558:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800955a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955c:	401a      	ands	r2, r3
 800955e:	4b0e      	ldr	r3, [pc, #56]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4013      	ands	r3, r2
 8009564:	2b00      	cmp	r3, #0
 8009566:	d107      	bne.n	8009578 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8009568:	4b0f      	ldr	r3, [pc, #60]	@ (80095a8 <UTIL_SEQ_Run+0x1e8>)
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800956e:	4013      	ands	r3, r2
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8009574:	f7f7 fd2c 	bl	8000fd0 <UTIL_SEQ_Idle>
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f383 8810 	msr	PRIMASK, r3
}
 8009582:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8009584:	f000 f925 	bl	80097d2 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8009588:	4a03      	ldr	r2, [pc, #12]	@ (8009598 <UTIL_SEQ_Run+0x1d8>)
 800958a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958c:	6013      	str	r3, [r2, #0]

  return;
 800958e:	bf00      	nop
}
 8009590:	3740      	adds	r7, #64	@ 0x40
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	20000020 	.word	0x20000020
 800959c:	20000534 	.word	0x20000534
 80095a0:	20000538 	.word	0x20000538
 80095a4:	2000001c 	.word	0x2000001c
 80095a8:	2000053c 	.word	0x2000053c
 80095ac:	200005c4 	.word	0x200005c4
 80095b0:	20000540 	.word	0x20000540
 80095b4:	20000544 	.word	0x20000544

080095b8 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b088      	sub	sp, #32
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095c4:	f3ef 8310 	mrs	r3, PRIMASK
 80095c8:	617b      	str	r3, [r7, #20]
  return(result);
 80095ca:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80095cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80095ce:	b672      	cpsid	i
}
 80095d0:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 f904 	bl	80097e0 <SEQ_BitPosition>
 80095d8:	4603      	mov	r3, r0
 80095da:	4619      	mov	r1, r3
 80095dc:	4a06      	ldr	r2, [pc, #24]	@ (80095f8 <UTIL_SEQ_RegTask+0x40>)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80095e4:	69fb      	ldr	r3, [r7, #28]
 80095e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095e8:	69bb      	ldr	r3, [r7, #24]
 80095ea:	f383 8810 	msr	PRIMASK, r3
}
 80095ee:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 80095f0:	bf00      	nop
}
 80095f2:	3720      	adds	r7, #32
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	20000544 	.word	0x20000544

080095fc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 80095fc:	b480      	push	{r7}
 80095fe:	b087      	sub	sp, #28
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009606:	f3ef 8310 	mrs	r3, PRIMASK
 800960a:	60fb      	str	r3, [r7, #12]
  return(result);
 800960c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800960e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009610:	b672      	cpsid	i
}
 8009612:	bf00      	nop

  TaskSet |= TaskId_bm;
 8009614:	4b0d      	ldr	r3, [pc, #52]	@ (800964c <UTIL_SEQ_SetTask+0x50>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4313      	orrs	r3, r2
 800961c:	4a0b      	ldr	r2, [pc, #44]	@ (800964c <UTIL_SEQ_SetTask+0x50>)
 800961e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8009620:	4a0b      	ldr	r2, [pc, #44]	@ (8009650 <UTIL_SEQ_SetTask+0x54>)
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	431a      	orrs	r2, r3
 800962c:	4908      	ldr	r1, [pc, #32]	@ (8009650 <UTIL_SEQ_SetTask+0x54>)
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	f383 8810 	msr	PRIMASK, r3
}
 800963e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8009640:	bf00      	nop
}
 8009642:	371c      	adds	r7, #28
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr
 800964c:	20000534 	.word	0x20000534
 8009650:	200005c4 	.word	0x200005c4

08009654 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8009654:	b480      	push	{r7}
 8009656:	b087      	sub	sp, #28
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800965c:	f3ef 8310 	mrs	r3, PRIMASK
 8009660:	60fb      	str	r3, [r7, #12]
  return(result);
 8009662:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8009664:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009666:	b672      	cpsid	i
}
 8009668:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	43da      	mvns	r2, r3
 800966e:	4b08      	ldr	r3, [pc, #32]	@ (8009690 <UTIL_SEQ_PauseTask+0x3c>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4013      	ands	r3, r2
 8009674:	4a06      	ldr	r2, [pc, #24]	@ (8009690 <UTIL_SEQ_PauseTask+0x3c>)
 8009676:	6013      	str	r3, [r2, #0]
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	f383 8810 	msr	PRIMASK, r3
}
 8009682:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8009684:	bf00      	nop
}
 8009686:	371c      	adds	r7, #28
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr
 8009690:	2000001c 	.word	0x2000001c

08009694 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8009694:	b480      	push	{r7}
 8009696:	b087      	sub	sp, #28
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800969c:	f3ef 8310 	mrs	r3, PRIMASK
 80096a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80096a2:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80096a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80096a6:	b672      	cpsid	i
}
 80096a8:	bf00      	nop

  TaskMask |= TaskId_bm;
 80096aa:	4b09      	ldr	r3, [pc, #36]	@ (80096d0 <UTIL_SEQ_ResumeTask+0x3c>)
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4313      	orrs	r3, r2
 80096b2:	4a07      	ldr	r2, [pc, #28]	@ (80096d0 <UTIL_SEQ_ResumeTask+0x3c>)
 80096b4:	6013      	str	r3, [r2, #0]
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	f383 8810 	msr	PRIMASK, r3
}
 80096c0:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80096c2:	bf00      	nop
}
 80096c4:	371c      	adds	r7, #28
 80096c6:	46bd      	mov	sp, r7
 80096c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096cc:	4770      	bx	lr
 80096ce:	bf00      	nop
 80096d0:	2000001c 	.word	0x2000001c

080096d4 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 80096d4:	b480      	push	{r7}
 80096d6:	b087      	sub	sp, #28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096dc:	f3ef 8310 	mrs	r3, PRIMASK
 80096e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80096e2:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80096e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80096e6:	b672      	cpsid	i
}
 80096e8:	bf00      	nop

  EvtSet |= EvtId_bm;
 80096ea:	4b09      	ldr	r3, [pc, #36]	@ (8009710 <UTIL_SEQ_SetEvt+0x3c>)
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	4a07      	ldr	r2, [pc, #28]	@ (8009710 <UTIL_SEQ_SetEvt+0x3c>)
 80096f4:	6013      	str	r3, [r2, #0]
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	f383 8810 	msr	PRIMASK, r3
}
 8009700:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8009702:	bf00      	nop
}
 8009704:	371c      	adds	r7, #28
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	20000538 	.word	0x20000538

08009714 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b088      	sub	sp, #32
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800971c:	4b1f      	ldr	r3, [pc, #124]	@ (800979c <UTIL_SEQ_WaitEvt+0x88>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8009722:	4b1e      	ldr	r3, [pc, #120]	@ (800979c <UTIL_SEQ_WaitEvt+0x88>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800972a:	d102      	bne.n	8009732 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800972c:	2300      	movs	r3, #0
 800972e:	61fb      	str	r3, [r7, #28]
 8009730:	e005      	b.n	800973e <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8009732:	4b1a      	ldr	r3, [pc, #104]	@ (800979c <UTIL_SEQ_WaitEvt+0x88>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2201      	movs	r2, #1
 8009738:	fa02 f303 	lsl.w	r3, r2, r3
 800973c:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800973e:	4b18      	ldr	r3, [pc, #96]	@ (80097a0 <UTIL_SEQ_WaitEvt+0x8c>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8009744:	4a16      	ldr	r2, [pc, #88]	@ (80097a0 <UTIL_SEQ_WaitEvt+0x8c>)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800974a:	e003      	b.n	8009754 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	69f8      	ldr	r0, [r7, #28]
 8009750:	f000 f82a 	bl	80097a8 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8009754:	4b13      	ldr	r3, [pc, #76]	@ (80097a4 <UTIL_SEQ_WaitEvt+0x90>)
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4013      	ands	r3, r2
 800975c:	2b00      	cmp	r3, #0
 800975e:	d0f5      	beq.n	800974c <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8009760:	4a0e      	ldr	r2, [pc, #56]	@ (800979c <UTIL_SEQ_WaitEvt+0x88>)
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009766:	f3ef 8310 	mrs	r3, PRIMASK
 800976a:	60bb      	str	r3, [r7, #8]
  return(result);
 800976c:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800976e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009770:	b672      	cpsid	i
}
 8009772:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	43da      	mvns	r2, r3
 8009778:	4b0a      	ldr	r3, [pc, #40]	@ (80097a4 <UTIL_SEQ_WaitEvt+0x90>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4013      	ands	r3, r2
 800977e:	4a09      	ldr	r2, [pc, #36]	@ (80097a4 <UTIL_SEQ_WaitEvt+0x90>)
 8009780:	6013      	str	r3, [r2, #0]
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f383 8810 	msr	PRIMASK, r3
}
 800978c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800978e:	4a04      	ldr	r2, [pc, #16]	@ (80097a0 <UTIL_SEQ_WaitEvt+0x8c>)
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	6013      	str	r3, [r2, #0]
  return;
 8009794:	bf00      	nop
}
 8009796:	3720      	adds	r7, #32
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	20000540 	.word	0x20000540
 80097a0:	2000053c 	.word	0x2000053c
 80097a4:	20000538 	.word	0x20000538

080097a8 <UTIL_SEQ_EvtIdle>:
  UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
  return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  (void)EvtWaited_bm;
  UTIL_SEQ_Run(~TaskId_bm);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	43db      	mvns	r3, r3
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff fe02 	bl	80093c0 <UTIL_SEQ_Run>
  return;
 80097bc:	bf00      	nop
}
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80097c8:	bf00      	nop
}
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 80097d2:	b480      	push	{r7}
 80097d4:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80097d6:	bf00      	nop
}
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d101      	bne.n	80097f6 <SEQ_BitPosition+0x16>
    return 32U;
 80097f2:	2320      	movs	r3, #32
 80097f4:	e003      	b.n	80097fe <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	fab3 f383 	clz	r3, r3
 80097fc:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 80097fe:	f1c3 031f 	rsb	r3, r3, #31
 8009802:	b2db      	uxtb	r3, r3
}
 8009804:	4618      	mov	r0, r3
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <__cvt>:
 8009810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009814:	ec57 6b10 	vmov	r6, r7, d0
 8009818:	2f00      	cmp	r7, #0
 800981a:	460c      	mov	r4, r1
 800981c:	4619      	mov	r1, r3
 800981e:	463b      	mov	r3, r7
 8009820:	bfbb      	ittet	lt
 8009822:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009826:	461f      	movlt	r7, r3
 8009828:	2300      	movge	r3, #0
 800982a:	232d      	movlt	r3, #45	@ 0x2d
 800982c:	700b      	strb	r3, [r1, #0]
 800982e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009830:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009834:	4691      	mov	r9, r2
 8009836:	f023 0820 	bic.w	r8, r3, #32
 800983a:	bfbc      	itt	lt
 800983c:	4632      	movlt	r2, r6
 800983e:	4616      	movlt	r6, r2
 8009840:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009844:	d005      	beq.n	8009852 <__cvt+0x42>
 8009846:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800984a:	d100      	bne.n	800984e <__cvt+0x3e>
 800984c:	3401      	adds	r4, #1
 800984e:	2102      	movs	r1, #2
 8009850:	e000      	b.n	8009854 <__cvt+0x44>
 8009852:	2103      	movs	r1, #3
 8009854:	ab03      	add	r3, sp, #12
 8009856:	9301      	str	r3, [sp, #4]
 8009858:	ab02      	add	r3, sp, #8
 800985a:	9300      	str	r3, [sp, #0]
 800985c:	ec47 6b10 	vmov	d0, r6, r7
 8009860:	4653      	mov	r3, sl
 8009862:	4622      	mov	r2, r4
 8009864:	f000 fe48 	bl	800a4f8 <_dtoa_r>
 8009868:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800986c:	4605      	mov	r5, r0
 800986e:	d119      	bne.n	80098a4 <__cvt+0x94>
 8009870:	f019 0f01 	tst.w	r9, #1
 8009874:	d00e      	beq.n	8009894 <__cvt+0x84>
 8009876:	eb00 0904 	add.w	r9, r0, r4
 800987a:	2200      	movs	r2, #0
 800987c:	2300      	movs	r3, #0
 800987e:	4630      	mov	r0, r6
 8009880:	4639      	mov	r1, r7
 8009882:	f7f7 f8f9 	bl	8000a78 <__aeabi_dcmpeq>
 8009886:	b108      	cbz	r0, 800988c <__cvt+0x7c>
 8009888:	f8cd 900c 	str.w	r9, [sp, #12]
 800988c:	2230      	movs	r2, #48	@ 0x30
 800988e:	9b03      	ldr	r3, [sp, #12]
 8009890:	454b      	cmp	r3, r9
 8009892:	d31e      	bcc.n	80098d2 <__cvt+0xc2>
 8009894:	9b03      	ldr	r3, [sp, #12]
 8009896:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009898:	1b5b      	subs	r3, r3, r5
 800989a:	4628      	mov	r0, r5
 800989c:	6013      	str	r3, [r2, #0]
 800989e:	b004      	add	sp, #16
 80098a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80098a8:	eb00 0904 	add.w	r9, r0, r4
 80098ac:	d1e5      	bne.n	800987a <__cvt+0x6a>
 80098ae:	7803      	ldrb	r3, [r0, #0]
 80098b0:	2b30      	cmp	r3, #48	@ 0x30
 80098b2:	d10a      	bne.n	80098ca <__cvt+0xba>
 80098b4:	2200      	movs	r2, #0
 80098b6:	2300      	movs	r3, #0
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f7 f8dc 	bl	8000a78 <__aeabi_dcmpeq>
 80098c0:	b918      	cbnz	r0, 80098ca <__cvt+0xba>
 80098c2:	f1c4 0401 	rsb	r4, r4, #1
 80098c6:	f8ca 4000 	str.w	r4, [sl]
 80098ca:	f8da 3000 	ldr.w	r3, [sl]
 80098ce:	4499      	add	r9, r3
 80098d0:	e7d3      	b.n	800987a <__cvt+0x6a>
 80098d2:	1c59      	adds	r1, r3, #1
 80098d4:	9103      	str	r1, [sp, #12]
 80098d6:	701a      	strb	r2, [r3, #0]
 80098d8:	e7d9      	b.n	800988e <__cvt+0x7e>

080098da <__exponent>:
 80098da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098dc:	2900      	cmp	r1, #0
 80098de:	bfba      	itte	lt
 80098e0:	4249      	neglt	r1, r1
 80098e2:	232d      	movlt	r3, #45	@ 0x2d
 80098e4:	232b      	movge	r3, #43	@ 0x2b
 80098e6:	2909      	cmp	r1, #9
 80098e8:	7002      	strb	r2, [r0, #0]
 80098ea:	7043      	strb	r3, [r0, #1]
 80098ec:	dd29      	ble.n	8009942 <__exponent+0x68>
 80098ee:	f10d 0307 	add.w	r3, sp, #7
 80098f2:	461d      	mov	r5, r3
 80098f4:	270a      	movs	r7, #10
 80098f6:	461a      	mov	r2, r3
 80098f8:	fbb1 f6f7 	udiv	r6, r1, r7
 80098fc:	fb07 1416 	mls	r4, r7, r6, r1
 8009900:	3430      	adds	r4, #48	@ 0x30
 8009902:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009906:	460c      	mov	r4, r1
 8009908:	2c63      	cmp	r4, #99	@ 0x63
 800990a:	f103 33ff 	add.w	r3, r3, #4294967295
 800990e:	4631      	mov	r1, r6
 8009910:	dcf1      	bgt.n	80098f6 <__exponent+0x1c>
 8009912:	3130      	adds	r1, #48	@ 0x30
 8009914:	1e94      	subs	r4, r2, #2
 8009916:	f803 1c01 	strb.w	r1, [r3, #-1]
 800991a:	1c41      	adds	r1, r0, #1
 800991c:	4623      	mov	r3, r4
 800991e:	42ab      	cmp	r3, r5
 8009920:	d30a      	bcc.n	8009938 <__exponent+0x5e>
 8009922:	f10d 0309 	add.w	r3, sp, #9
 8009926:	1a9b      	subs	r3, r3, r2
 8009928:	42ac      	cmp	r4, r5
 800992a:	bf88      	it	hi
 800992c:	2300      	movhi	r3, #0
 800992e:	3302      	adds	r3, #2
 8009930:	4403      	add	r3, r0
 8009932:	1a18      	subs	r0, r3, r0
 8009934:	b003      	add	sp, #12
 8009936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009938:	f813 6b01 	ldrb.w	r6, [r3], #1
 800993c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009940:	e7ed      	b.n	800991e <__exponent+0x44>
 8009942:	2330      	movs	r3, #48	@ 0x30
 8009944:	3130      	adds	r1, #48	@ 0x30
 8009946:	7083      	strb	r3, [r0, #2]
 8009948:	70c1      	strb	r1, [r0, #3]
 800994a:	1d03      	adds	r3, r0, #4
 800994c:	e7f1      	b.n	8009932 <__exponent+0x58>
	...

08009950 <_printf_float>:
 8009950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009954:	b08d      	sub	sp, #52	@ 0x34
 8009956:	460c      	mov	r4, r1
 8009958:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800995c:	4616      	mov	r6, r2
 800995e:	461f      	mov	r7, r3
 8009960:	4605      	mov	r5, r0
 8009962:	f000 fcb9 	bl	800a2d8 <_localeconv_r>
 8009966:	6803      	ldr	r3, [r0, #0]
 8009968:	9304      	str	r3, [sp, #16]
 800996a:	4618      	mov	r0, r3
 800996c:	f7f6 fc58 	bl	8000220 <strlen>
 8009970:	2300      	movs	r3, #0
 8009972:	930a      	str	r3, [sp, #40]	@ 0x28
 8009974:	f8d8 3000 	ldr.w	r3, [r8]
 8009978:	9005      	str	r0, [sp, #20]
 800997a:	3307      	adds	r3, #7
 800997c:	f023 0307 	bic.w	r3, r3, #7
 8009980:	f103 0208 	add.w	r2, r3, #8
 8009984:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009988:	f8d4 b000 	ldr.w	fp, [r4]
 800998c:	f8c8 2000 	str.w	r2, [r8]
 8009990:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009994:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009998:	9307      	str	r3, [sp, #28]
 800999a:	f8cd 8018 	str.w	r8, [sp, #24]
 800999e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80099a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099a6:	4b9c      	ldr	r3, [pc, #624]	@ (8009c18 <_printf_float+0x2c8>)
 80099a8:	f04f 32ff 	mov.w	r2, #4294967295
 80099ac:	f7f7 f896 	bl	8000adc <__aeabi_dcmpun>
 80099b0:	bb70      	cbnz	r0, 8009a10 <_printf_float+0xc0>
 80099b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099b6:	4b98      	ldr	r3, [pc, #608]	@ (8009c18 <_printf_float+0x2c8>)
 80099b8:	f04f 32ff 	mov.w	r2, #4294967295
 80099bc:	f7f7 f870 	bl	8000aa0 <__aeabi_dcmple>
 80099c0:	bb30      	cbnz	r0, 8009a10 <_printf_float+0xc0>
 80099c2:	2200      	movs	r2, #0
 80099c4:	2300      	movs	r3, #0
 80099c6:	4640      	mov	r0, r8
 80099c8:	4649      	mov	r1, r9
 80099ca:	f7f7 f85f 	bl	8000a8c <__aeabi_dcmplt>
 80099ce:	b110      	cbz	r0, 80099d6 <_printf_float+0x86>
 80099d0:	232d      	movs	r3, #45	@ 0x2d
 80099d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099d6:	4a91      	ldr	r2, [pc, #580]	@ (8009c1c <_printf_float+0x2cc>)
 80099d8:	4b91      	ldr	r3, [pc, #580]	@ (8009c20 <_printf_float+0x2d0>)
 80099da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80099de:	bf8c      	ite	hi
 80099e0:	4690      	movhi	r8, r2
 80099e2:	4698      	movls	r8, r3
 80099e4:	2303      	movs	r3, #3
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	f02b 0304 	bic.w	r3, fp, #4
 80099ec:	6023      	str	r3, [r4, #0]
 80099ee:	f04f 0900 	mov.w	r9, #0
 80099f2:	9700      	str	r7, [sp, #0]
 80099f4:	4633      	mov	r3, r6
 80099f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80099f8:	4621      	mov	r1, r4
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 f9d2 	bl	8009da4 <_printf_common>
 8009a00:	3001      	adds	r0, #1
 8009a02:	f040 808d 	bne.w	8009b20 <_printf_float+0x1d0>
 8009a06:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0a:	b00d      	add	sp, #52	@ 0x34
 8009a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a10:	4642      	mov	r2, r8
 8009a12:	464b      	mov	r3, r9
 8009a14:	4640      	mov	r0, r8
 8009a16:	4649      	mov	r1, r9
 8009a18:	f7f7 f860 	bl	8000adc <__aeabi_dcmpun>
 8009a1c:	b140      	cbz	r0, 8009a30 <_printf_float+0xe0>
 8009a1e:	464b      	mov	r3, r9
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	bfbc      	itt	lt
 8009a24:	232d      	movlt	r3, #45	@ 0x2d
 8009a26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009a2a:	4a7e      	ldr	r2, [pc, #504]	@ (8009c24 <_printf_float+0x2d4>)
 8009a2c:	4b7e      	ldr	r3, [pc, #504]	@ (8009c28 <_printf_float+0x2d8>)
 8009a2e:	e7d4      	b.n	80099da <_printf_float+0x8a>
 8009a30:	6863      	ldr	r3, [r4, #4]
 8009a32:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009a36:	9206      	str	r2, [sp, #24]
 8009a38:	1c5a      	adds	r2, r3, #1
 8009a3a:	d13b      	bne.n	8009ab4 <_printf_float+0x164>
 8009a3c:	2306      	movs	r3, #6
 8009a3e:	6063      	str	r3, [r4, #4]
 8009a40:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009a44:	2300      	movs	r3, #0
 8009a46:	6022      	str	r2, [r4, #0]
 8009a48:	9303      	str	r3, [sp, #12]
 8009a4a:	ab0a      	add	r3, sp, #40	@ 0x28
 8009a4c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009a50:	ab09      	add	r3, sp, #36	@ 0x24
 8009a52:	9300      	str	r3, [sp, #0]
 8009a54:	6861      	ldr	r1, [r4, #4]
 8009a56:	ec49 8b10 	vmov	d0, r8, r9
 8009a5a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009a5e:	4628      	mov	r0, r5
 8009a60:	f7ff fed6 	bl	8009810 <__cvt>
 8009a64:	9b06      	ldr	r3, [sp, #24]
 8009a66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a68:	2b47      	cmp	r3, #71	@ 0x47
 8009a6a:	4680      	mov	r8, r0
 8009a6c:	d129      	bne.n	8009ac2 <_printf_float+0x172>
 8009a6e:	1cc8      	adds	r0, r1, #3
 8009a70:	db02      	blt.n	8009a78 <_printf_float+0x128>
 8009a72:	6863      	ldr	r3, [r4, #4]
 8009a74:	4299      	cmp	r1, r3
 8009a76:	dd41      	ble.n	8009afc <_printf_float+0x1ac>
 8009a78:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a7c:	fa5f fa8a 	uxtb.w	sl, sl
 8009a80:	3901      	subs	r1, #1
 8009a82:	4652      	mov	r2, sl
 8009a84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a88:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a8a:	f7ff ff26 	bl	80098da <__exponent>
 8009a8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a90:	1813      	adds	r3, r2, r0
 8009a92:	2a01      	cmp	r2, #1
 8009a94:	4681      	mov	r9, r0
 8009a96:	6123      	str	r3, [r4, #16]
 8009a98:	dc02      	bgt.n	8009aa0 <_printf_float+0x150>
 8009a9a:	6822      	ldr	r2, [r4, #0]
 8009a9c:	07d2      	lsls	r2, r2, #31
 8009a9e:	d501      	bpl.n	8009aa4 <_printf_float+0x154>
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	6123      	str	r3, [r4, #16]
 8009aa4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d0a2      	beq.n	80099f2 <_printf_float+0xa2>
 8009aac:	232d      	movs	r3, #45	@ 0x2d
 8009aae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ab2:	e79e      	b.n	80099f2 <_printf_float+0xa2>
 8009ab4:	9a06      	ldr	r2, [sp, #24]
 8009ab6:	2a47      	cmp	r2, #71	@ 0x47
 8009ab8:	d1c2      	bne.n	8009a40 <_printf_float+0xf0>
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d1c0      	bne.n	8009a40 <_printf_float+0xf0>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e7bd      	b.n	8009a3e <_printf_float+0xee>
 8009ac2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ac6:	d9db      	bls.n	8009a80 <_printf_float+0x130>
 8009ac8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009acc:	d118      	bne.n	8009b00 <_printf_float+0x1b0>
 8009ace:	2900      	cmp	r1, #0
 8009ad0:	6863      	ldr	r3, [r4, #4]
 8009ad2:	dd0b      	ble.n	8009aec <_printf_float+0x19c>
 8009ad4:	6121      	str	r1, [r4, #16]
 8009ad6:	b913      	cbnz	r3, 8009ade <_printf_float+0x18e>
 8009ad8:	6822      	ldr	r2, [r4, #0]
 8009ada:	07d0      	lsls	r0, r2, #31
 8009adc:	d502      	bpl.n	8009ae4 <_printf_float+0x194>
 8009ade:	3301      	adds	r3, #1
 8009ae0:	440b      	add	r3, r1
 8009ae2:	6123      	str	r3, [r4, #16]
 8009ae4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ae6:	f04f 0900 	mov.w	r9, #0
 8009aea:	e7db      	b.n	8009aa4 <_printf_float+0x154>
 8009aec:	b913      	cbnz	r3, 8009af4 <_printf_float+0x1a4>
 8009aee:	6822      	ldr	r2, [r4, #0]
 8009af0:	07d2      	lsls	r2, r2, #31
 8009af2:	d501      	bpl.n	8009af8 <_printf_float+0x1a8>
 8009af4:	3302      	adds	r3, #2
 8009af6:	e7f4      	b.n	8009ae2 <_printf_float+0x192>
 8009af8:	2301      	movs	r3, #1
 8009afa:	e7f2      	b.n	8009ae2 <_printf_float+0x192>
 8009afc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b02:	4299      	cmp	r1, r3
 8009b04:	db05      	blt.n	8009b12 <_printf_float+0x1c2>
 8009b06:	6823      	ldr	r3, [r4, #0]
 8009b08:	6121      	str	r1, [r4, #16]
 8009b0a:	07d8      	lsls	r0, r3, #31
 8009b0c:	d5ea      	bpl.n	8009ae4 <_printf_float+0x194>
 8009b0e:	1c4b      	adds	r3, r1, #1
 8009b10:	e7e7      	b.n	8009ae2 <_printf_float+0x192>
 8009b12:	2900      	cmp	r1, #0
 8009b14:	bfd4      	ite	le
 8009b16:	f1c1 0202 	rsble	r2, r1, #2
 8009b1a:	2201      	movgt	r2, #1
 8009b1c:	4413      	add	r3, r2
 8009b1e:	e7e0      	b.n	8009ae2 <_printf_float+0x192>
 8009b20:	6823      	ldr	r3, [r4, #0]
 8009b22:	055a      	lsls	r2, r3, #21
 8009b24:	d407      	bmi.n	8009b36 <_printf_float+0x1e6>
 8009b26:	6923      	ldr	r3, [r4, #16]
 8009b28:	4642      	mov	r2, r8
 8009b2a:	4631      	mov	r1, r6
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	47b8      	blx	r7
 8009b30:	3001      	adds	r0, #1
 8009b32:	d12b      	bne.n	8009b8c <_printf_float+0x23c>
 8009b34:	e767      	b.n	8009a06 <_printf_float+0xb6>
 8009b36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b3a:	f240 80dd 	bls.w	8009cf8 <_printf_float+0x3a8>
 8009b3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b42:	2200      	movs	r2, #0
 8009b44:	2300      	movs	r3, #0
 8009b46:	f7f6 ff97 	bl	8000a78 <__aeabi_dcmpeq>
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	d033      	beq.n	8009bb6 <_printf_float+0x266>
 8009b4e:	4a37      	ldr	r2, [pc, #220]	@ (8009c2c <_printf_float+0x2dc>)
 8009b50:	2301      	movs	r3, #1
 8009b52:	4631      	mov	r1, r6
 8009b54:	4628      	mov	r0, r5
 8009b56:	47b8      	blx	r7
 8009b58:	3001      	adds	r0, #1
 8009b5a:	f43f af54 	beq.w	8009a06 <_printf_float+0xb6>
 8009b5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009b62:	4543      	cmp	r3, r8
 8009b64:	db02      	blt.n	8009b6c <_printf_float+0x21c>
 8009b66:	6823      	ldr	r3, [r4, #0]
 8009b68:	07d8      	lsls	r0, r3, #31
 8009b6a:	d50f      	bpl.n	8009b8c <_printf_float+0x23c>
 8009b6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b70:	4631      	mov	r1, r6
 8009b72:	4628      	mov	r0, r5
 8009b74:	47b8      	blx	r7
 8009b76:	3001      	adds	r0, #1
 8009b78:	f43f af45 	beq.w	8009a06 <_printf_float+0xb6>
 8009b7c:	f04f 0900 	mov.w	r9, #0
 8009b80:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b84:	f104 0a1a 	add.w	sl, r4, #26
 8009b88:	45c8      	cmp	r8, r9
 8009b8a:	dc09      	bgt.n	8009ba0 <_printf_float+0x250>
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	079b      	lsls	r3, r3, #30
 8009b90:	f100 8103 	bmi.w	8009d9a <_printf_float+0x44a>
 8009b94:	68e0      	ldr	r0, [r4, #12]
 8009b96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b98:	4298      	cmp	r0, r3
 8009b9a:	bfb8      	it	lt
 8009b9c:	4618      	movlt	r0, r3
 8009b9e:	e734      	b.n	8009a0a <_printf_float+0xba>
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	4652      	mov	r2, sl
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	47b8      	blx	r7
 8009baa:	3001      	adds	r0, #1
 8009bac:	f43f af2b 	beq.w	8009a06 <_printf_float+0xb6>
 8009bb0:	f109 0901 	add.w	r9, r9, #1
 8009bb4:	e7e8      	b.n	8009b88 <_printf_float+0x238>
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	dc39      	bgt.n	8009c30 <_printf_float+0x2e0>
 8009bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8009c2c <_printf_float+0x2dc>)
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	4631      	mov	r1, r6
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	47b8      	blx	r7
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	f43f af1d 	beq.w	8009a06 <_printf_float+0xb6>
 8009bcc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009bd0:	ea59 0303 	orrs.w	r3, r9, r3
 8009bd4:	d102      	bne.n	8009bdc <_printf_float+0x28c>
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	07d9      	lsls	r1, r3, #31
 8009bda:	d5d7      	bpl.n	8009b8c <_printf_float+0x23c>
 8009bdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009be0:	4631      	mov	r1, r6
 8009be2:	4628      	mov	r0, r5
 8009be4:	47b8      	blx	r7
 8009be6:	3001      	adds	r0, #1
 8009be8:	f43f af0d 	beq.w	8009a06 <_printf_float+0xb6>
 8009bec:	f04f 0a00 	mov.w	sl, #0
 8009bf0:	f104 0b1a 	add.w	fp, r4, #26
 8009bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf6:	425b      	negs	r3, r3
 8009bf8:	4553      	cmp	r3, sl
 8009bfa:	dc01      	bgt.n	8009c00 <_printf_float+0x2b0>
 8009bfc:	464b      	mov	r3, r9
 8009bfe:	e793      	b.n	8009b28 <_printf_float+0x1d8>
 8009c00:	2301      	movs	r3, #1
 8009c02:	465a      	mov	r2, fp
 8009c04:	4631      	mov	r1, r6
 8009c06:	4628      	mov	r0, r5
 8009c08:	47b8      	blx	r7
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	f43f aefb 	beq.w	8009a06 <_printf_float+0xb6>
 8009c10:	f10a 0a01 	add.w	sl, sl, #1
 8009c14:	e7ee      	b.n	8009bf4 <_printf_float+0x2a4>
 8009c16:	bf00      	nop
 8009c18:	7fefffff 	.word	0x7fefffff
 8009c1c:	0800c398 	.word	0x0800c398
 8009c20:	0800c394 	.word	0x0800c394
 8009c24:	0800c3a0 	.word	0x0800c3a0
 8009c28:	0800c39c 	.word	0x0800c39c
 8009c2c:	0800c3a4 	.word	0x0800c3a4
 8009c30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c36:	4553      	cmp	r3, sl
 8009c38:	bfa8      	it	ge
 8009c3a:	4653      	movge	r3, sl
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	4699      	mov	r9, r3
 8009c40:	dc36      	bgt.n	8009cb0 <_printf_float+0x360>
 8009c42:	f04f 0b00 	mov.w	fp, #0
 8009c46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c4a:	f104 021a 	add.w	r2, r4, #26
 8009c4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c50:	9306      	str	r3, [sp, #24]
 8009c52:	eba3 0309 	sub.w	r3, r3, r9
 8009c56:	455b      	cmp	r3, fp
 8009c58:	dc31      	bgt.n	8009cbe <_printf_float+0x36e>
 8009c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5c:	459a      	cmp	sl, r3
 8009c5e:	dc3a      	bgt.n	8009cd6 <_printf_float+0x386>
 8009c60:	6823      	ldr	r3, [r4, #0]
 8009c62:	07da      	lsls	r2, r3, #31
 8009c64:	d437      	bmi.n	8009cd6 <_printf_float+0x386>
 8009c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c68:	ebaa 0903 	sub.w	r9, sl, r3
 8009c6c:	9b06      	ldr	r3, [sp, #24]
 8009c6e:	ebaa 0303 	sub.w	r3, sl, r3
 8009c72:	4599      	cmp	r9, r3
 8009c74:	bfa8      	it	ge
 8009c76:	4699      	movge	r9, r3
 8009c78:	f1b9 0f00 	cmp.w	r9, #0
 8009c7c:	dc33      	bgt.n	8009ce6 <_printf_float+0x396>
 8009c7e:	f04f 0800 	mov.w	r8, #0
 8009c82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c86:	f104 0b1a 	add.w	fp, r4, #26
 8009c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c8c:	ebaa 0303 	sub.w	r3, sl, r3
 8009c90:	eba3 0309 	sub.w	r3, r3, r9
 8009c94:	4543      	cmp	r3, r8
 8009c96:	f77f af79 	ble.w	8009b8c <_printf_float+0x23c>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	465a      	mov	r2, fp
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	47b8      	blx	r7
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	f43f aeae 	beq.w	8009a06 <_printf_float+0xb6>
 8009caa:	f108 0801 	add.w	r8, r8, #1
 8009cae:	e7ec      	b.n	8009c8a <_printf_float+0x33a>
 8009cb0:	4642      	mov	r2, r8
 8009cb2:	4631      	mov	r1, r6
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	47b8      	blx	r7
 8009cb8:	3001      	adds	r0, #1
 8009cba:	d1c2      	bne.n	8009c42 <_printf_float+0x2f2>
 8009cbc:	e6a3      	b.n	8009a06 <_printf_float+0xb6>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4631      	mov	r1, r6
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	9206      	str	r2, [sp, #24]
 8009cc6:	47b8      	blx	r7
 8009cc8:	3001      	adds	r0, #1
 8009cca:	f43f ae9c 	beq.w	8009a06 <_printf_float+0xb6>
 8009cce:	9a06      	ldr	r2, [sp, #24]
 8009cd0:	f10b 0b01 	add.w	fp, fp, #1
 8009cd4:	e7bb      	b.n	8009c4e <_printf_float+0x2fe>
 8009cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b8      	blx	r7
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d1c0      	bne.n	8009c66 <_printf_float+0x316>
 8009ce4:	e68f      	b.n	8009a06 <_printf_float+0xb6>
 8009ce6:	9a06      	ldr	r2, [sp, #24]
 8009ce8:	464b      	mov	r3, r9
 8009cea:	4442      	add	r2, r8
 8009cec:	4631      	mov	r1, r6
 8009cee:	4628      	mov	r0, r5
 8009cf0:	47b8      	blx	r7
 8009cf2:	3001      	adds	r0, #1
 8009cf4:	d1c3      	bne.n	8009c7e <_printf_float+0x32e>
 8009cf6:	e686      	b.n	8009a06 <_printf_float+0xb6>
 8009cf8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cfc:	f1ba 0f01 	cmp.w	sl, #1
 8009d00:	dc01      	bgt.n	8009d06 <_printf_float+0x3b6>
 8009d02:	07db      	lsls	r3, r3, #31
 8009d04:	d536      	bpl.n	8009d74 <_printf_float+0x424>
 8009d06:	2301      	movs	r3, #1
 8009d08:	4642      	mov	r2, r8
 8009d0a:	4631      	mov	r1, r6
 8009d0c:	4628      	mov	r0, r5
 8009d0e:	47b8      	blx	r7
 8009d10:	3001      	adds	r0, #1
 8009d12:	f43f ae78 	beq.w	8009a06 <_printf_float+0xb6>
 8009d16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	47b8      	blx	r7
 8009d20:	3001      	adds	r0, #1
 8009d22:	f43f ae70 	beq.w	8009a06 <_printf_float+0xb6>
 8009d26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d32:	f7f6 fea1 	bl	8000a78 <__aeabi_dcmpeq>
 8009d36:	b9c0      	cbnz	r0, 8009d6a <_printf_float+0x41a>
 8009d38:	4653      	mov	r3, sl
 8009d3a:	f108 0201 	add.w	r2, r8, #1
 8009d3e:	4631      	mov	r1, r6
 8009d40:	4628      	mov	r0, r5
 8009d42:	47b8      	blx	r7
 8009d44:	3001      	adds	r0, #1
 8009d46:	d10c      	bne.n	8009d62 <_printf_float+0x412>
 8009d48:	e65d      	b.n	8009a06 <_printf_float+0xb6>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	465a      	mov	r2, fp
 8009d4e:	4631      	mov	r1, r6
 8009d50:	4628      	mov	r0, r5
 8009d52:	47b8      	blx	r7
 8009d54:	3001      	adds	r0, #1
 8009d56:	f43f ae56 	beq.w	8009a06 <_printf_float+0xb6>
 8009d5a:	f108 0801 	add.w	r8, r8, #1
 8009d5e:	45d0      	cmp	r8, sl
 8009d60:	dbf3      	blt.n	8009d4a <_printf_float+0x3fa>
 8009d62:	464b      	mov	r3, r9
 8009d64:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d68:	e6df      	b.n	8009b2a <_printf_float+0x1da>
 8009d6a:	f04f 0800 	mov.w	r8, #0
 8009d6e:	f104 0b1a 	add.w	fp, r4, #26
 8009d72:	e7f4      	b.n	8009d5e <_printf_float+0x40e>
 8009d74:	2301      	movs	r3, #1
 8009d76:	4642      	mov	r2, r8
 8009d78:	e7e1      	b.n	8009d3e <_printf_float+0x3ee>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	464a      	mov	r2, r9
 8009d7e:	4631      	mov	r1, r6
 8009d80:	4628      	mov	r0, r5
 8009d82:	47b8      	blx	r7
 8009d84:	3001      	adds	r0, #1
 8009d86:	f43f ae3e 	beq.w	8009a06 <_printf_float+0xb6>
 8009d8a:	f108 0801 	add.w	r8, r8, #1
 8009d8e:	68e3      	ldr	r3, [r4, #12]
 8009d90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d92:	1a5b      	subs	r3, r3, r1
 8009d94:	4543      	cmp	r3, r8
 8009d96:	dcf0      	bgt.n	8009d7a <_printf_float+0x42a>
 8009d98:	e6fc      	b.n	8009b94 <_printf_float+0x244>
 8009d9a:	f04f 0800 	mov.w	r8, #0
 8009d9e:	f104 0919 	add.w	r9, r4, #25
 8009da2:	e7f4      	b.n	8009d8e <_printf_float+0x43e>

08009da4 <_printf_common>:
 8009da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009da8:	4616      	mov	r6, r2
 8009daa:	4698      	mov	r8, r3
 8009dac:	688a      	ldr	r2, [r1, #8]
 8009dae:	690b      	ldr	r3, [r1, #16]
 8009db0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009db4:	4293      	cmp	r3, r2
 8009db6:	bfb8      	it	lt
 8009db8:	4613      	movlt	r3, r2
 8009dba:	6033      	str	r3, [r6, #0]
 8009dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	b10a      	cbz	r2, 8009dca <_printf_common+0x26>
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	6033      	str	r3, [r6, #0]
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	0699      	lsls	r1, r3, #26
 8009dce:	bf42      	ittt	mi
 8009dd0:	6833      	ldrmi	r3, [r6, #0]
 8009dd2:	3302      	addmi	r3, #2
 8009dd4:	6033      	strmi	r3, [r6, #0]
 8009dd6:	6825      	ldr	r5, [r4, #0]
 8009dd8:	f015 0506 	ands.w	r5, r5, #6
 8009ddc:	d106      	bne.n	8009dec <_printf_common+0x48>
 8009dde:	f104 0a19 	add.w	sl, r4, #25
 8009de2:	68e3      	ldr	r3, [r4, #12]
 8009de4:	6832      	ldr	r2, [r6, #0]
 8009de6:	1a9b      	subs	r3, r3, r2
 8009de8:	42ab      	cmp	r3, r5
 8009dea:	dc26      	bgt.n	8009e3a <_printf_common+0x96>
 8009dec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009df0:	6822      	ldr	r2, [r4, #0]
 8009df2:	3b00      	subs	r3, #0
 8009df4:	bf18      	it	ne
 8009df6:	2301      	movne	r3, #1
 8009df8:	0692      	lsls	r2, r2, #26
 8009dfa:	d42b      	bmi.n	8009e54 <_printf_common+0xb0>
 8009dfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e00:	4641      	mov	r1, r8
 8009e02:	4638      	mov	r0, r7
 8009e04:	47c8      	blx	r9
 8009e06:	3001      	adds	r0, #1
 8009e08:	d01e      	beq.n	8009e48 <_printf_common+0xa4>
 8009e0a:	6823      	ldr	r3, [r4, #0]
 8009e0c:	6922      	ldr	r2, [r4, #16]
 8009e0e:	f003 0306 	and.w	r3, r3, #6
 8009e12:	2b04      	cmp	r3, #4
 8009e14:	bf02      	ittt	eq
 8009e16:	68e5      	ldreq	r5, [r4, #12]
 8009e18:	6833      	ldreq	r3, [r6, #0]
 8009e1a:	1aed      	subeq	r5, r5, r3
 8009e1c:	68a3      	ldr	r3, [r4, #8]
 8009e1e:	bf0c      	ite	eq
 8009e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e24:	2500      	movne	r5, #0
 8009e26:	4293      	cmp	r3, r2
 8009e28:	bfc4      	itt	gt
 8009e2a:	1a9b      	subgt	r3, r3, r2
 8009e2c:	18ed      	addgt	r5, r5, r3
 8009e2e:	2600      	movs	r6, #0
 8009e30:	341a      	adds	r4, #26
 8009e32:	42b5      	cmp	r5, r6
 8009e34:	d11a      	bne.n	8009e6c <_printf_common+0xc8>
 8009e36:	2000      	movs	r0, #0
 8009e38:	e008      	b.n	8009e4c <_printf_common+0xa8>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	4641      	mov	r1, r8
 8009e40:	4638      	mov	r0, r7
 8009e42:	47c8      	blx	r9
 8009e44:	3001      	adds	r0, #1
 8009e46:	d103      	bne.n	8009e50 <_printf_common+0xac>
 8009e48:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e50:	3501      	adds	r5, #1
 8009e52:	e7c6      	b.n	8009de2 <_printf_common+0x3e>
 8009e54:	18e1      	adds	r1, r4, r3
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	2030      	movs	r0, #48	@ 0x30
 8009e5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e5e:	4422      	add	r2, r4
 8009e60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e68:	3302      	adds	r3, #2
 8009e6a:	e7c7      	b.n	8009dfc <_printf_common+0x58>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	4622      	mov	r2, r4
 8009e70:	4641      	mov	r1, r8
 8009e72:	4638      	mov	r0, r7
 8009e74:	47c8      	blx	r9
 8009e76:	3001      	adds	r0, #1
 8009e78:	d0e6      	beq.n	8009e48 <_printf_common+0xa4>
 8009e7a:	3601      	adds	r6, #1
 8009e7c:	e7d9      	b.n	8009e32 <_printf_common+0x8e>
	...

08009e80 <_printf_i>:
 8009e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e84:	7e0f      	ldrb	r7, [r1, #24]
 8009e86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e88:	2f78      	cmp	r7, #120	@ 0x78
 8009e8a:	4691      	mov	r9, r2
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	460c      	mov	r4, r1
 8009e90:	469a      	mov	sl, r3
 8009e92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e96:	d807      	bhi.n	8009ea8 <_printf_i+0x28>
 8009e98:	2f62      	cmp	r7, #98	@ 0x62
 8009e9a:	d80a      	bhi.n	8009eb2 <_printf_i+0x32>
 8009e9c:	2f00      	cmp	r7, #0
 8009e9e:	f000 80d1 	beq.w	800a044 <_printf_i+0x1c4>
 8009ea2:	2f58      	cmp	r7, #88	@ 0x58
 8009ea4:	f000 80b8 	beq.w	800a018 <_printf_i+0x198>
 8009ea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009eac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009eb0:	e03a      	b.n	8009f28 <_printf_i+0xa8>
 8009eb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009eb6:	2b15      	cmp	r3, #21
 8009eb8:	d8f6      	bhi.n	8009ea8 <_printf_i+0x28>
 8009eba:	a101      	add	r1, pc, #4	@ (adr r1, 8009ec0 <_printf_i+0x40>)
 8009ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ec0:	08009f19 	.word	0x08009f19
 8009ec4:	08009f2d 	.word	0x08009f2d
 8009ec8:	08009ea9 	.word	0x08009ea9
 8009ecc:	08009ea9 	.word	0x08009ea9
 8009ed0:	08009ea9 	.word	0x08009ea9
 8009ed4:	08009ea9 	.word	0x08009ea9
 8009ed8:	08009f2d 	.word	0x08009f2d
 8009edc:	08009ea9 	.word	0x08009ea9
 8009ee0:	08009ea9 	.word	0x08009ea9
 8009ee4:	08009ea9 	.word	0x08009ea9
 8009ee8:	08009ea9 	.word	0x08009ea9
 8009eec:	0800a02b 	.word	0x0800a02b
 8009ef0:	08009f57 	.word	0x08009f57
 8009ef4:	08009fe5 	.word	0x08009fe5
 8009ef8:	08009ea9 	.word	0x08009ea9
 8009efc:	08009ea9 	.word	0x08009ea9
 8009f00:	0800a04d 	.word	0x0800a04d
 8009f04:	08009ea9 	.word	0x08009ea9
 8009f08:	08009f57 	.word	0x08009f57
 8009f0c:	08009ea9 	.word	0x08009ea9
 8009f10:	08009ea9 	.word	0x08009ea9
 8009f14:	08009fed 	.word	0x08009fed
 8009f18:	6833      	ldr	r3, [r6, #0]
 8009f1a:	1d1a      	adds	r2, r3, #4
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	6032      	str	r2, [r6, #0]
 8009f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e09c      	b.n	800a066 <_printf_i+0x1e6>
 8009f2c:	6833      	ldr	r3, [r6, #0]
 8009f2e:	6820      	ldr	r0, [r4, #0]
 8009f30:	1d19      	adds	r1, r3, #4
 8009f32:	6031      	str	r1, [r6, #0]
 8009f34:	0606      	lsls	r6, r0, #24
 8009f36:	d501      	bpl.n	8009f3c <_printf_i+0xbc>
 8009f38:	681d      	ldr	r5, [r3, #0]
 8009f3a:	e003      	b.n	8009f44 <_printf_i+0xc4>
 8009f3c:	0645      	lsls	r5, r0, #25
 8009f3e:	d5fb      	bpl.n	8009f38 <_printf_i+0xb8>
 8009f40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f44:	2d00      	cmp	r5, #0
 8009f46:	da03      	bge.n	8009f50 <_printf_i+0xd0>
 8009f48:	232d      	movs	r3, #45	@ 0x2d
 8009f4a:	426d      	negs	r5, r5
 8009f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f50:	4858      	ldr	r0, [pc, #352]	@ (800a0b4 <_printf_i+0x234>)
 8009f52:	230a      	movs	r3, #10
 8009f54:	e011      	b.n	8009f7a <_printf_i+0xfa>
 8009f56:	6821      	ldr	r1, [r4, #0]
 8009f58:	6833      	ldr	r3, [r6, #0]
 8009f5a:	0608      	lsls	r0, r1, #24
 8009f5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f60:	d402      	bmi.n	8009f68 <_printf_i+0xe8>
 8009f62:	0649      	lsls	r1, r1, #25
 8009f64:	bf48      	it	mi
 8009f66:	b2ad      	uxthmi	r5, r5
 8009f68:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f6a:	4852      	ldr	r0, [pc, #328]	@ (800a0b4 <_printf_i+0x234>)
 8009f6c:	6033      	str	r3, [r6, #0]
 8009f6e:	bf14      	ite	ne
 8009f70:	230a      	movne	r3, #10
 8009f72:	2308      	moveq	r3, #8
 8009f74:	2100      	movs	r1, #0
 8009f76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f7a:	6866      	ldr	r6, [r4, #4]
 8009f7c:	60a6      	str	r6, [r4, #8]
 8009f7e:	2e00      	cmp	r6, #0
 8009f80:	db05      	blt.n	8009f8e <_printf_i+0x10e>
 8009f82:	6821      	ldr	r1, [r4, #0]
 8009f84:	432e      	orrs	r6, r5
 8009f86:	f021 0104 	bic.w	r1, r1, #4
 8009f8a:	6021      	str	r1, [r4, #0]
 8009f8c:	d04b      	beq.n	800a026 <_printf_i+0x1a6>
 8009f8e:	4616      	mov	r6, r2
 8009f90:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f94:	fb03 5711 	mls	r7, r3, r1, r5
 8009f98:	5dc7      	ldrb	r7, [r0, r7]
 8009f9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f9e:	462f      	mov	r7, r5
 8009fa0:	42bb      	cmp	r3, r7
 8009fa2:	460d      	mov	r5, r1
 8009fa4:	d9f4      	bls.n	8009f90 <_printf_i+0x110>
 8009fa6:	2b08      	cmp	r3, #8
 8009fa8:	d10b      	bne.n	8009fc2 <_printf_i+0x142>
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	07df      	lsls	r7, r3, #31
 8009fae:	d508      	bpl.n	8009fc2 <_printf_i+0x142>
 8009fb0:	6923      	ldr	r3, [r4, #16]
 8009fb2:	6861      	ldr	r1, [r4, #4]
 8009fb4:	4299      	cmp	r1, r3
 8009fb6:	bfde      	ittt	le
 8009fb8:	2330      	movle	r3, #48	@ 0x30
 8009fba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fc2:	1b92      	subs	r2, r2, r6
 8009fc4:	6122      	str	r2, [r4, #16]
 8009fc6:	f8cd a000 	str.w	sl, [sp]
 8009fca:	464b      	mov	r3, r9
 8009fcc:	aa03      	add	r2, sp, #12
 8009fce:	4621      	mov	r1, r4
 8009fd0:	4640      	mov	r0, r8
 8009fd2:	f7ff fee7 	bl	8009da4 <_printf_common>
 8009fd6:	3001      	adds	r0, #1
 8009fd8:	d14a      	bne.n	800a070 <_printf_i+0x1f0>
 8009fda:	f04f 30ff 	mov.w	r0, #4294967295
 8009fde:	b004      	add	sp, #16
 8009fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fe4:	6823      	ldr	r3, [r4, #0]
 8009fe6:	f043 0320 	orr.w	r3, r3, #32
 8009fea:	6023      	str	r3, [r4, #0]
 8009fec:	4832      	ldr	r0, [pc, #200]	@ (800a0b8 <_printf_i+0x238>)
 8009fee:	2778      	movs	r7, #120	@ 0x78
 8009ff0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ff4:	6823      	ldr	r3, [r4, #0]
 8009ff6:	6831      	ldr	r1, [r6, #0]
 8009ff8:	061f      	lsls	r7, r3, #24
 8009ffa:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ffe:	d402      	bmi.n	800a006 <_printf_i+0x186>
 800a000:	065f      	lsls	r7, r3, #25
 800a002:	bf48      	it	mi
 800a004:	b2ad      	uxthmi	r5, r5
 800a006:	6031      	str	r1, [r6, #0]
 800a008:	07d9      	lsls	r1, r3, #31
 800a00a:	bf44      	itt	mi
 800a00c:	f043 0320 	orrmi.w	r3, r3, #32
 800a010:	6023      	strmi	r3, [r4, #0]
 800a012:	b11d      	cbz	r5, 800a01c <_printf_i+0x19c>
 800a014:	2310      	movs	r3, #16
 800a016:	e7ad      	b.n	8009f74 <_printf_i+0xf4>
 800a018:	4826      	ldr	r0, [pc, #152]	@ (800a0b4 <_printf_i+0x234>)
 800a01a:	e7e9      	b.n	8009ff0 <_printf_i+0x170>
 800a01c:	6823      	ldr	r3, [r4, #0]
 800a01e:	f023 0320 	bic.w	r3, r3, #32
 800a022:	6023      	str	r3, [r4, #0]
 800a024:	e7f6      	b.n	800a014 <_printf_i+0x194>
 800a026:	4616      	mov	r6, r2
 800a028:	e7bd      	b.n	8009fa6 <_printf_i+0x126>
 800a02a:	6833      	ldr	r3, [r6, #0]
 800a02c:	6825      	ldr	r5, [r4, #0]
 800a02e:	6961      	ldr	r1, [r4, #20]
 800a030:	1d18      	adds	r0, r3, #4
 800a032:	6030      	str	r0, [r6, #0]
 800a034:	062e      	lsls	r6, r5, #24
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	d501      	bpl.n	800a03e <_printf_i+0x1be>
 800a03a:	6019      	str	r1, [r3, #0]
 800a03c:	e002      	b.n	800a044 <_printf_i+0x1c4>
 800a03e:	0668      	lsls	r0, r5, #25
 800a040:	d5fb      	bpl.n	800a03a <_printf_i+0x1ba>
 800a042:	8019      	strh	r1, [r3, #0]
 800a044:	2300      	movs	r3, #0
 800a046:	6123      	str	r3, [r4, #16]
 800a048:	4616      	mov	r6, r2
 800a04a:	e7bc      	b.n	8009fc6 <_printf_i+0x146>
 800a04c:	6833      	ldr	r3, [r6, #0]
 800a04e:	1d1a      	adds	r2, r3, #4
 800a050:	6032      	str	r2, [r6, #0]
 800a052:	681e      	ldr	r6, [r3, #0]
 800a054:	6862      	ldr	r2, [r4, #4]
 800a056:	2100      	movs	r1, #0
 800a058:	4630      	mov	r0, r6
 800a05a:	f7f6 f891 	bl	8000180 <memchr>
 800a05e:	b108      	cbz	r0, 800a064 <_printf_i+0x1e4>
 800a060:	1b80      	subs	r0, r0, r6
 800a062:	6060      	str	r0, [r4, #4]
 800a064:	6863      	ldr	r3, [r4, #4]
 800a066:	6123      	str	r3, [r4, #16]
 800a068:	2300      	movs	r3, #0
 800a06a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a06e:	e7aa      	b.n	8009fc6 <_printf_i+0x146>
 800a070:	6923      	ldr	r3, [r4, #16]
 800a072:	4632      	mov	r2, r6
 800a074:	4649      	mov	r1, r9
 800a076:	4640      	mov	r0, r8
 800a078:	47d0      	blx	sl
 800a07a:	3001      	adds	r0, #1
 800a07c:	d0ad      	beq.n	8009fda <_printf_i+0x15a>
 800a07e:	6823      	ldr	r3, [r4, #0]
 800a080:	079b      	lsls	r3, r3, #30
 800a082:	d413      	bmi.n	800a0ac <_printf_i+0x22c>
 800a084:	68e0      	ldr	r0, [r4, #12]
 800a086:	9b03      	ldr	r3, [sp, #12]
 800a088:	4298      	cmp	r0, r3
 800a08a:	bfb8      	it	lt
 800a08c:	4618      	movlt	r0, r3
 800a08e:	e7a6      	b.n	8009fde <_printf_i+0x15e>
 800a090:	2301      	movs	r3, #1
 800a092:	4632      	mov	r2, r6
 800a094:	4649      	mov	r1, r9
 800a096:	4640      	mov	r0, r8
 800a098:	47d0      	blx	sl
 800a09a:	3001      	adds	r0, #1
 800a09c:	d09d      	beq.n	8009fda <_printf_i+0x15a>
 800a09e:	3501      	adds	r5, #1
 800a0a0:	68e3      	ldr	r3, [r4, #12]
 800a0a2:	9903      	ldr	r1, [sp, #12]
 800a0a4:	1a5b      	subs	r3, r3, r1
 800a0a6:	42ab      	cmp	r3, r5
 800a0a8:	dcf2      	bgt.n	800a090 <_printf_i+0x210>
 800a0aa:	e7eb      	b.n	800a084 <_printf_i+0x204>
 800a0ac:	2500      	movs	r5, #0
 800a0ae:	f104 0619 	add.w	r6, r4, #25
 800a0b2:	e7f5      	b.n	800a0a0 <_printf_i+0x220>
 800a0b4:	0800c3a6 	.word	0x0800c3a6
 800a0b8:	0800c3b7 	.word	0x0800c3b7

0800a0bc <std>:
 800a0bc:	2300      	movs	r3, #0
 800a0be:	b510      	push	{r4, lr}
 800a0c0:	4604      	mov	r4, r0
 800a0c2:	e9c0 3300 	strd	r3, r3, [r0]
 800a0c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0ca:	6083      	str	r3, [r0, #8]
 800a0cc:	8181      	strh	r1, [r0, #12]
 800a0ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800a0d0:	81c2      	strh	r2, [r0, #14]
 800a0d2:	6183      	str	r3, [r0, #24]
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	2208      	movs	r2, #8
 800a0d8:	305c      	adds	r0, #92	@ 0x5c
 800a0da:	f000 f8f4 	bl	800a2c6 <memset>
 800a0de:	4b0d      	ldr	r3, [pc, #52]	@ (800a114 <std+0x58>)
 800a0e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a0e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a118 <std+0x5c>)
 800a0e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a0e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a11c <std+0x60>)
 800a0e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a0ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a120 <std+0x64>)
 800a0ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800a0ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a124 <std+0x68>)
 800a0f0:	6224      	str	r4, [r4, #32]
 800a0f2:	429c      	cmp	r4, r3
 800a0f4:	d006      	beq.n	800a104 <std+0x48>
 800a0f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a0fa:	4294      	cmp	r4, r2
 800a0fc:	d002      	beq.n	800a104 <std+0x48>
 800a0fe:	33d0      	adds	r3, #208	@ 0xd0
 800a100:	429c      	cmp	r4, r3
 800a102:	d105      	bne.n	800a110 <std+0x54>
 800a104:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a10c:	f000 b958 	b.w	800a3c0 <__retarget_lock_init_recursive>
 800a110:	bd10      	pop	{r4, pc}
 800a112:	bf00      	nop
 800a114:	0800a241 	.word	0x0800a241
 800a118:	0800a263 	.word	0x0800a263
 800a11c:	0800a29b 	.word	0x0800a29b
 800a120:	0800a2bf 	.word	0x0800a2bf
 800a124:	200005cc 	.word	0x200005cc

0800a128 <stdio_exit_handler>:
 800a128:	4a02      	ldr	r2, [pc, #8]	@ (800a134 <stdio_exit_handler+0xc>)
 800a12a:	4903      	ldr	r1, [pc, #12]	@ (800a138 <stdio_exit_handler+0x10>)
 800a12c:	4803      	ldr	r0, [pc, #12]	@ (800a13c <stdio_exit_handler+0x14>)
 800a12e:	f000 b869 	b.w	800a204 <_fwalk_sglue>
 800a132:	bf00      	nop
 800a134:	20000024 	.word	0x20000024
 800a138:	0800bd19 	.word	0x0800bd19
 800a13c:	20000034 	.word	0x20000034

0800a140 <cleanup_stdio>:
 800a140:	6841      	ldr	r1, [r0, #4]
 800a142:	4b0c      	ldr	r3, [pc, #48]	@ (800a174 <cleanup_stdio+0x34>)
 800a144:	4299      	cmp	r1, r3
 800a146:	b510      	push	{r4, lr}
 800a148:	4604      	mov	r4, r0
 800a14a:	d001      	beq.n	800a150 <cleanup_stdio+0x10>
 800a14c:	f001 fde4 	bl	800bd18 <_fflush_r>
 800a150:	68a1      	ldr	r1, [r4, #8]
 800a152:	4b09      	ldr	r3, [pc, #36]	@ (800a178 <cleanup_stdio+0x38>)
 800a154:	4299      	cmp	r1, r3
 800a156:	d002      	beq.n	800a15e <cleanup_stdio+0x1e>
 800a158:	4620      	mov	r0, r4
 800a15a:	f001 fddd 	bl	800bd18 <_fflush_r>
 800a15e:	68e1      	ldr	r1, [r4, #12]
 800a160:	4b06      	ldr	r3, [pc, #24]	@ (800a17c <cleanup_stdio+0x3c>)
 800a162:	4299      	cmp	r1, r3
 800a164:	d004      	beq.n	800a170 <cleanup_stdio+0x30>
 800a166:	4620      	mov	r0, r4
 800a168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a16c:	f001 bdd4 	b.w	800bd18 <_fflush_r>
 800a170:	bd10      	pop	{r4, pc}
 800a172:	bf00      	nop
 800a174:	200005cc 	.word	0x200005cc
 800a178:	20000634 	.word	0x20000634
 800a17c:	2000069c 	.word	0x2000069c

0800a180 <global_stdio_init.part.0>:
 800a180:	b510      	push	{r4, lr}
 800a182:	4b0b      	ldr	r3, [pc, #44]	@ (800a1b0 <global_stdio_init.part.0+0x30>)
 800a184:	4c0b      	ldr	r4, [pc, #44]	@ (800a1b4 <global_stdio_init.part.0+0x34>)
 800a186:	4a0c      	ldr	r2, [pc, #48]	@ (800a1b8 <global_stdio_init.part.0+0x38>)
 800a188:	601a      	str	r2, [r3, #0]
 800a18a:	4620      	mov	r0, r4
 800a18c:	2200      	movs	r2, #0
 800a18e:	2104      	movs	r1, #4
 800a190:	f7ff ff94 	bl	800a0bc <std>
 800a194:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a198:	2201      	movs	r2, #1
 800a19a:	2109      	movs	r1, #9
 800a19c:	f7ff ff8e 	bl	800a0bc <std>
 800a1a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a1a4:	2202      	movs	r2, #2
 800a1a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1aa:	2112      	movs	r1, #18
 800a1ac:	f7ff bf86 	b.w	800a0bc <std>
 800a1b0:	20000704 	.word	0x20000704
 800a1b4:	200005cc 	.word	0x200005cc
 800a1b8:	0800a129 	.word	0x0800a129

0800a1bc <__sfp_lock_acquire>:
 800a1bc:	4801      	ldr	r0, [pc, #4]	@ (800a1c4 <__sfp_lock_acquire+0x8>)
 800a1be:	f000 b900 	b.w	800a3c2 <__retarget_lock_acquire_recursive>
 800a1c2:	bf00      	nop
 800a1c4:	2000070d 	.word	0x2000070d

0800a1c8 <__sfp_lock_release>:
 800a1c8:	4801      	ldr	r0, [pc, #4]	@ (800a1d0 <__sfp_lock_release+0x8>)
 800a1ca:	f000 b8fb 	b.w	800a3c4 <__retarget_lock_release_recursive>
 800a1ce:	bf00      	nop
 800a1d0:	2000070d 	.word	0x2000070d

0800a1d4 <__sinit>:
 800a1d4:	b510      	push	{r4, lr}
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	f7ff fff0 	bl	800a1bc <__sfp_lock_acquire>
 800a1dc:	6a23      	ldr	r3, [r4, #32]
 800a1de:	b11b      	cbz	r3, 800a1e8 <__sinit+0x14>
 800a1e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1e4:	f7ff bff0 	b.w	800a1c8 <__sfp_lock_release>
 800a1e8:	4b04      	ldr	r3, [pc, #16]	@ (800a1fc <__sinit+0x28>)
 800a1ea:	6223      	str	r3, [r4, #32]
 800a1ec:	4b04      	ldr	r3, [pc, #16]	@ (800a200 <__sinit+0x2c>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1f5      	bne.n	800a1e0 <__sinit+0xc>
 800a1f4:	f7ff ffc4 	bl	800a180 <global_stdio_init.part.0>
 800a1f8:	e7f2      	b.n	800a1e0 <__sinit+0xc>
 800a1fa:	bf00      	nop
 800a1fc:	0800a141 	.word	0x0800a141
 800a200:	20000704 	.word	0x20000704

0800a204 <_fwalk_sglue>:
 800a204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a208:	4607      	mov	r7, r0
 800a20a:	4688      	mov	r8, r1
 800a20c:	4614      	mov	r4, r2
 800a20e:	2600      	movs	r6, #0
 800a210:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a214:	f1b9 0901 	subs.w	r9, r9, #1
 800a218:	d505      	bpl.n	800a226 <_fwalk_sglue+0x22>
 800a21a:	6824      	ldr	r4, [r4, #0]
 800a21c:	2c00      	cmp	r4, #0
 800a21e:	d1f7      	bne.n	800a210 <_fwalk_sglue+0xc>
 800a220:	4630      	mov	r0, r6
 800a222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a226:	89ab      	ldrh	r3, [r5, #12]
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d907      	bls.n	800a23c <_fwalk_sglue+0x38>
 800a22c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a230:	3301      	adds	r3, #1
 800a232:	d003      	beq.n	800a23c <_fwalk_sglue+0x38>
 800a234:	4629      	mov	r1, r5
 800a236:	4638      	mov	r0, r7
 800a238:	47c0      	blx	r8
 800a23a:	4306      	orrs	r6, r0
 800a23c:	3568      	adds	r5, #104	@ 0x68
 800a23e:	e7e9      	b.n	800a214 <_fwalk_sglue+0x10>

0800a240 <__sread>:
 800a240:	b510      	push	{r4, lr}
 800a242:	460c      	mov	r4, r1
 800a244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a248:	f000 f86c 	bl	800a324 <_read_r>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	bfab      	itete	ge
 800a250:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a252:	89a3      	ldrhlt	r3, [r4, #12]
 800a254:	181b      	addge	r3, r3, r0
 800a256:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a25a:	bfac      	ite	ge
 800a25c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a25e:	81a3      	strhlt	r3, [r4, #12]
 800a260:	bd10      	pop	{r4, pc}

0800a262 <__swrite>:
 800a262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a266:	461f      	mov	r7, r3
 800a268:	898b      	ldrh	r3, [r1, #12]
 800a26a:	05db      	lsls	r3, r3, #23
 800a26c:	4605      	mov	r5, r0
 800a26e:	460c      	mov	r4, r1
 800a270:	4616      	mov	r6, r2
 800a272:	d505      	bpl.n	800a280 <__swrite+0x1e>
 800a274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a278:	2302      	movs	r3, #2
 800a27a:	2200      	movs	r2, #0
 800a27c:	f000 f840 	bl	800a300 <_lseek_r>
 800a280:	89a3      	ldrh	r3, [r4, #12]
 800a282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a286:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a28a:	81a3      	strh	r3, [r4, #12]
 800a28c:	4632      	mov	r2, r6
 800a28e:	463b      	mov	r3, r7
 800a290:	4628      	mov	r0, r5
 800a292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a296:	f000 b857 	b.w	800a348 <_write_r>

0800a29a <__sseek>:
 800a29a:	b510      	push	{r4, lr}
 800a29c:	460c      	mov	r4, r1
 800a29e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a2:	f000 f82d 	bl	800a300 <_lseek_r>
 800a2a6:	1c43      	adds	r3, r0, #1
 800a2a8:	89a3      	ldrh	r3, [r4, #12]
 800a2aa:	bf15      	itete	ne
 800a2ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a2ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a2b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a2b6:	81a3      	strheq	r3, [r4, #12]
 800a2b8:	bf18      	it	ne
 800a2ba:	81a3      	strhne	r3, [r4, #12]
 800a2bc:	bd10      	pop	{r4, pc}

0800a2be <__sclose>:
 800a2be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c2:	f000 b80d 	b.w	800a2e0 <_close_r>

0800a2c6 <memset>:
 800a2c6:	4402      	add	r2, r0
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d100      	bne.n	800a2d0 <memset+0xa>
 800a2ce:	4770      	bx	lr
 800a2d0:	f803 1b01 	strb.w	r1, [r3], #1
 800a2d4:	e7f9      	b.n	800a2ca <memset+0x4>
	...

0800a2d8 <_localeconv_r>:
 800a2d8:	4800      	ldr	r0, [pc, #0]	@ (800a2dc <_localeconv_r+0x4>)
 800a2da:	4770      	bx	lr
 800a2dc:	20000170 	.word	0x20000170

0800a2e0 <_close_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4d06      	ldr	r5, [pc, #24]	@ (800a2fc <_close_r+0x1c>)
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	4608      	mov	r0, r1
 800a2ea:	602b      	str	r3, [r5, #0]
 800a2ec:	f7f8 fafc 	bl	80028e8 <_close>
 800a2f0:	1c43      	adds	r3, r0, #1
 800a2f2:	d102      	bne.n	800a2fa <_close_r+0x1a>
 800a2f4:	682b      	ldr	r3, [r5, #0]
 800a2f6:	b103      	cbz	r3, 800a2fa <_close_r+0x1a>
 800a2f8:	6023      	str	r3, [r4, #0]
 800a2fa:	bd38      	pop	{r3, r4, r5, pc}
 800a2fc:	20000708 	.word	0x20000708

0800a300 <_lseek_r>:
 800a300:	b538      	push	{r3, r4, r5, lr}
 800a302:	4d07      	ldr	r5, [pc, #28]	@ (800a320 <_lseek_r+0x20>)
 800a304:	4604      	mov	r4, r0
 800a306:	4608      	mov	r0, r1
 800a308:	4611      	mov	r1, r2
 800a30a:	2200      	movs	r2, #0
 800a30c:	602a      	str	r2, [r5, #0]
 800a30e:	461a      	mov	r2, r3
 800a310:	f7f8 fb11 	bl	8002936 <_lseek>
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	d102      	bne.n	800a31e <_lseek_r+0x1e>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	b103      	cbz	r3, 800a31e <_lseek_r+0x1e>
 800a31c:	6023      	str	r3, [r4, #0]
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20000708 	.word	0x20000708

0800a324 <_read_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d07      	ldr	r5, [pc, #28]	@ (800a344 <_read_r+0x20>)
 800a328:	4604      	mov	r4, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	4611      	mov	r1, r2
 800a32e:	2200      	movs	r2, #0
 800a330:	602a      	str	r2, [r5, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	f7f8 fa9f 	bl	8002876 <_read>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_read_r+0x1e>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_read_r+0x1e>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20000708 	.word	0x20000708

0800a348 <_write_r>:
 800a348:	b538      	push	{r3, r4, r5, lr}
 800a34a:	4d07      	ldr	r5, [pc, #28]	@ (800a368 <_write_r+0x20>)
 800a34c:	4604      	mov	r4, r0
 800a34e:	4608      	mov	r0, r1
 800a350:	4611      	mov	r1, r2
 800a352:	2200      	movs	r2, #0
 800a354:	602a      	str	r2, [r5, #0]
 800a356:	461a      	mov	r2, r3
 800a358:	f7f8 faaa 	bl	80028b0 <_write>
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	d102      	bne.n	800a366 <_write_r+0x1e>
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	b103      	cbz	r3, 800a366 <_write_r+0x1e>
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	20000708 	.word	0x20000708

0800a36c <__errno>:
 800a36c:	4b01      	ldr	r3, [pc, #4]	@ (800a374 <__errno+0x8>)
 800a36e:	6818      	ldr	r0, [r3, #0]
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	20000030 	.word	0x20000030

0800a378 <__libc_init_array>:
 800a378:	b570      	push	{r4, r5, r6, lr}
 800a37a:	4d0d      	ldr	r5, [pc, #52]	@ (800a3b0 <__libc_init_array+0x38>)
 800a37c:	4c0d      	ldr	r4, [pc, #52]	@ (800a3b4 <__libc_init_array+0x3c>)
 800a37e:	1b64      	subs	r4, r4, r5
 800a380:	10a4      	asrs	r4, r4, #2
 800a382:	2600      	movs	r6, #0
 800a384:	42a6      	cmp	r6, r4
 800a386:	d109      	bne.n	800a39c <__libc_init_array+0x24>
 800a388:	4d0b      	ldr	r5, [pc, #44]	@ (800a3b8 <__libc_init_array+0x40>)
 800a38a:	4c0c      	ldr	r4, [pc, #48]	@ (800a3bc <__libc_init_array+0x44>)
 800a38c:	f001 fec4 	bl	800c118 <_init>
 800a390:	1b64      	subs	r4, r4, r5
 800a392:	10a4      	asrs	r4, r4, #2
 800a394:	2600      	movs	r6, #0
 800a396:	42a6      	cmp	r6, r4
 800a398:	d105      	bne.n	800a3a6 <__libc_init_array+0x2e>
 800a39a:	bd70      	pop	{r4, r5, r6, pc}
 800a39c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a0:	4798      	blx	r3
 800a3a2:	3601      	adds	r6, #1
 800a3a4:	e7ee      	b.n	800a384 <__libc_init_array+0xc>
 800a3a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3aa:	4798      	blx	r3
 800a3ac:	3601      	adds	r6, #1
 800a3ae:	e7f2      	b.n	800a396 <__libc_init_array+0x1e>
 800a3b0:	0800c714 	.word	0x0800c714
 800a3b4:	0800c714 	.word	0x0800c714
 800a3b8:	0800c714 	.word	0x0800c714
 800a3bc:	0800c718 	.word	0x0800c718

0800a3c0 <__retarget_lock_init_recursive>:
 800a3c0:	4770      	bx	lr

0800a3c2 <__retarget_lock_acquire_recursive>:
 800a3c2:	4770      	bx	lr

0800a3c4 <__retarget_lock_release_recursive>:
 800a3c4:	4770      	bx	lr

0800a3c6 <memcpy>:
 800a3c6:	440a      	add	r2, r1
 800a3c8:	4291      	cmp	r1, r2
 800a3ca:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3ce:	d100      	bne.n	800a3d2 <memcpy+0xc>
 800a3d0:	4770      	bx	lr
 800a3d2:	b510      	push	{r4, lr}
 800a3d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3dc:	4291      	cmp	r1, r2
 800a3de:	d1f9      	bne.n	800a3d4 <memcpy+0xe>
 800a3e0:	bd10      	pop	{r4, pc}

0800a3e2 <quorem>:
 800a3e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e6:	6903      	ldr	r3, [r0, #16]
 800a3e8:	690c      	ldr	r4, [r1, #16]
 800a3ea:	42a3      	cmp	r3, r4
 800a3ec:	4607      	mov	r7, r0
 800a3ee:	db7e      	blt.n	800a4ee <quorem+0x10c>
 800a3f0:	3c01      	subs	r4, #1
 800a3f2:	f101 0814 	add.w	r8, r1, #20
 800a3f6:	00a3      	lsls	r3, r4, #2
 800a3f8:	f100 0514 	add.w	r5, r0, #20
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a402:	9301      	str	r3, [sp, #4]
 800a404:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a40c:	3301      	adds	r3, #1
 800a40e:	429a      	cmp	r2, r3
 800a410:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a414:	fbb2 f6f3 	udiv	r6, r2, r3
 800a418:	d32e      	bcc.n	800a478 <quorem+0x96>
 800a41a:	f04f 0a00 	mov.w	sl, #0
 800a41e:	46c4      	mov	ip, r8
 800a420:	46ae      	mov	lr, r5
 800a422:	46d3      	mov	fp, sl
 800a424:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a428:	b298      	uxth	r0, r3
 800a42a:	fb06 a000 	mla	r0, r6, r0, sl
 800a42e:	0c02      	lsrs	r2, r0, #16
 800a430:	0c1b      	lsrs	r3, r3, #16
 800a432:	fb06 2303 	mla	r3, r6, r3, r2
 800a436:	f8de 2000 	ldr.w	r2, [lr]
 800a43a:	b280      	uxth	r0, r0
 800a43c:	b292      	uxth	r2, r2
 800a43e:	1a12      	subs	r2, r2, r0
 800a440:	445a      	add	r2, fp
 800a442:	f8de 0000 	ldr.w	r0, [lr]
 800a446:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a450:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a454:	b292      	uxth	r2, r2
 800a456:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a45a:	45e1      	cmp	r9, ip
 800a45c:	f84e 2b04 	str.w	r2, [lr], #4
 800a460:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a464:	d2de      	bcs.n	800a424 <quorem+0x42>
 800a466:	9b00      	ldr	r3, [sp, #0]
 800a468:	58eb      	ldr	r3, [r5, r3]
 800a46a:	b92b      	cbnz	r3, 800a478 <quorem+0x96>
 800a46c:	9b01      	ldr	r3, [sp, #4]
 800a46e:	3b04      	subs	r3, #4
 800a470:	429d      	cmp	r5, r3
 800a472:	461a      	mov	r2, r3
 800a474:	d32f      	bcc.n	800a4d6 <quorem+0xf4>
 800a476:	613c      	str	r4, [r7, #16]
 800a478:	4638      	mov	r0, r7
 800a47a:	f001 f97f 	bl	800b77c <__mcmp>
 800a47e:	2800      	cmp	r0, #0
 800a480:	db25      	blt.n	800a4ce <quorem+0xec>
 800a482:	4629      	mov	r1, r5
 800a484:	2000      	movs	r0, #0
 800a486:	f858 2b04 	ldr.w	r2, [r8], #4
 800a48a:	f8d1 c000 	ldr.w	ip, [r1]
 800a48e:	fa1f fe82 	uxth.w	lr, r2
 800a492:	fa1f f38c 	uxth.w	r3, ip
 800a496:	eba3 030e 	sub.w	r3, r3, lr
 800a49a:	4403      	add	r3, r0
 800a49c:	0c12      	lsrs	r2, r2, #16
 800a49e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a4a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4ac:	45c1      	cmp	r9, r8
 800a4ae:	f841 3b04 	str.w	r3, [r1], #4
 800a4b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4b6:	d2e6      	bcs.n	800a486 <quorem+0xa4>
 800a4b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4c0:	b922      	cbnz	r2, 800a4cc <quorem+0xea>
 800a4c2:	3b04      	subs	r3, #4
 800a4c4:	429d      	cmp	r5, r3
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	d30b      	bcc.n	800a4e2 <quorem+0x100>
 800a4ca:	613c      	str	r4, [r7, #16]
 800a4cc:	3601      	adds	r6, #1
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	b003      	add	sp, #12
 800a4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d6:	6812      	ldr	r2, [r2, #0]
 800a4d8:	3b04      	subs	r3, #4
 800a4da:	2a00      	cmp	r2, #0
 800a4dc:	d1cb      	bne.n	800a476 <quorem+0x94>
 800a4de:	3c01      	subs	r4, #1
 800a4e0:	e7c6      	b.n	800a470 <quorem+0x8e>
 800a4e2:	6812      	ldr	r2, [r2, #0]
 800a4e4:	3b04      	subs	r3, #4
 800a4e6:	2a00      	cmp	r2, #0
 800a4e8:	d1ef      	bne.n	800a4ca <quorem+0xe8>
 800a4ea:	3c01      	subs	r4, #1
 800a4ec:	e7ea      	b.n	800a4c4 <quorem+0xe2>
 800a4ee:	2000      	movs	r0, #0
 800a4f0:	e7ee      	b.n	800a4d0 <quorem+0xee>
 800a4f2:	0000      	movs	r0, r0
 800a4f4:	0000      	movs	r0, r0
	...

0800a4f8 <_dtoa_r>:
 800a4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fc:	69c7      	ldr	r7, [r0, #28]
 800a4fe:	b097      	sub	sp, #92	@ 0x5c
 800a500:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a504:	ec55 4b10 	vmov	r4, r5, d0
 800a508:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a50a:	9107      	str	r1, [sp, #28]
 800a50c:	4681      	mov	r9, r0
 800a50e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a510:	9311      	str	r3, [sp, #68]	@ 0x44
 800a512:	b97f      	cbnz	r7, 800a534 <_dtoa_r+0x3c>
 800a514:	2010      	movs	r0, #16
 800a516:	f000 fe09 	bl	800b12c <malloc>
 800a51a:	4602      	mov	r2, r0
 800a51c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a520:	b920      	cbnz	r0, 800a52c <_dtoa_r+0x34>
 800a522:	4ba9      	ldr	r3, [pc, #676]	@ (800a7c8 <_dtoa_r+0x2d0>)
 800a524:	21ef      	movs	r1, #239	@ 0xef
 800a526:	48a9      	ldr	r0, [pc, #676]	@ (800a7cc <_dtoa_r+0x2d4>)
 800a528:	f001 fcc2 	bl	800beb0 <__assert_func>
 800a52c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a530:	6007      	str	r7, [r0, #0]
 800a532:	60c7      	str	r7, [r0, #12]
 800a534:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a538:	6819      	ldr	r1, [r3, #0]
 800a53a:	b159      	cbz	r1, 800a554 <_dtoa_r+0x5c>
 800a53c:	685a      	ldr	r2, [r3, #4]
 800a53e:	604a      	str	r2, [r1, #4]
 800a540:	2301      	movs	r3, #1
 800a542:	4093      	lsls	r3, r2
 800a544:	608b      	str	r3, [r1, #8]
 800a546:	4648      	mov	r0, r9
 800a548:	f000 fee6 	bl	800b318 <_Bfree>
 800a54c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a550:	2200      	movs	r2, #0
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	1e2b      	subs	r3, r5, #0
 800a556:	bfb9      	ittee	lt
 800a558:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a55c:	9305      	strlt	r3, [sp, #20]
 800a55e:	2300      	movge	r3, #0
 800a560:	6033      	strge	r3, [r6, #0]
 800a562:	9f05      	ldr	r7, [sp, #20]
 800a564:	4b9a      	ldr	r3, [pc, #616]	@ (800a7d0 <_dtoa_r+0x2d8>)
 800a566:	bfbc      	itt	lt
 800a568:	2201      	movlt	r2, #1
 800a56a:	6032      	strlt	r2, [r6, #0]
 800a56c:	43bb      	bics	r3, r7
 800a56e:	d112      	bne.n	800a596 <_dtoa_r+0x9e>
 800a570:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a572:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a576:	6013      	str	r3, [r2, #0]
 800a578:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a57c:	4323      	orrs	r3, r4
 800a57e:	f000 855a 	beq.w	800b036 <_dtoa_r+0xb3e>
 800a582:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a584:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a7e4 <_dtoa_r+0x2ec>
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 855c 	beq.w	800b046 <_dtoa_r+0xb4e>
 800a58e:	f10a 0303 	add.w	r3, sl, #3
 800a592:	f000 bd56 	b.w	800b042 <_dtoa_r+0xb4a>
 800a596:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a59a:	2200      	movs	r2, #0
 800a59c:	ec51 0b17 	vmov	r0, r1, d7
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a5a6:	f7f6 fa67 	bl	8000a78 <__aeabi_dcmpeq>
 800a5aa:	4680      	mov	r8, r0
 800a5ac:	b158      	cbz	r0, 800a5c6 <_dtoa_r+0xce>
 800a5ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	6013      	str	r3, [r2, #0]
 800a5b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a5b6:	b113      	cbz	r3, 800a5be <_dtoa_r+0xc6>
 800a5b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a5ba:	4b86      	ldr	r3, [pc, #536]	@ (800a7d4 <_dtoa_r+0x2dc>)
 800a5bc:	6013      	str	r3, [r2, #0]
 800a5be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a7e8 <_dtoa_r+0x2f0>
 800a5c2:	f000 bd40 	b.w	800b046 <_dtoa_r+0xb4e>
 800a5c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a5ca:	aa14      	add	r2, sp, #80	@ 0x50
 800a5cc:	a915      	add	r1, sp, #84	@ 0x54
 800a5ce:	4648      	mov	r0, r9
 800a5d0:	f001 f984 	bl	800b8dc <__d2b>
 800a5d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a5d8:	9002      	str	r0, [sp, #8]
 800a5da:	2e00      	cmp	r6, #0
 800a5dc:	d078      	beq.n	800a6d0 <_dtoa_r+0x1d8>
 800a5de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a5e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	4b76      	ldr	r3, [pc, #472]	@ (800a7d8 <_dtoa_r+0x2e0>)
 800a5fe:	f7f5 fe1b 	bl	8000238 <__aeabi_dsub>
 800a602:	a36b      	add	r3, pc, #428	@ (adr r3, 800a7b0 <_dtoa_r+0x2b8>)
 800a604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a608:	f7f5 ffce 	bl	80005a8 <__aeabi_dmul>
 800a60c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a7b8 <_dtoa_r+0x2c0>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f7f5 fe13 	bl	800023c <__adddf3>
 800a616:	4604      	mov	r4, r0
 800a618:	4630      	mov	r0, r6
 800a61a:	460d      	mov	r5, r1
 800a61c:	f7f5 ff5a 	bl	80004d4 <__aeabi_i2d>
 800a620:	a367      	add	r3, pc, #412	@ (adr r3, 800a7c0 <_dtoa_r+0x2c8>)
 800a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a626:	f7f5 ffbf 	bl	80005a8 <__aeabi_dmul>
 800a62a:	4602      	mov	r2, r0
 800a62c:	460b      	mov	r3, r1
 800a62e:	4620      	mov	r0, r4
 800a630:	4629      	mov	r1, r5
 800a632:	f7f5 fe03 	bl	800023c <__adddf3>
 800a636:	4604      	mov	r4, r0
 800a638:	460d      	mov	r5, r1
 800a63a:	f7f6 fa65 	bl	8000b08 <__aeabi_d2iz>
 800a63e:	2200      	movs	r2, #0
 800a640:	4607      	mov	r7, r0
 800a642:	2300      	movs	r3, #0
 800a644:	4620      	mov	r0, r4
 800a646:	4629      	mov	r1, r5
 800a648:	f7f6 fa20 	bl	8000a8c <__aeabi_dcmplt>
 800a64c:	b140      	cbz	r0, 800a660 <_dtoa_r+0x168>
 800a64e:	4638      	mov	r0, r7
 800a650:	f7f5 ff40 	bl	80004d4 <__aeabi_i2d>
 800a654:	4622      	mov	r2, r4
 800a656:	462b      	mov	r3, r5
 800a658:	f7f6 fa0e 	bl	8000a78 <__aeabi_dcmpeq>
 800a65c:	b900      	cbnz	r0, 800a660 <_dtoa_r+0x168>
 800a65e:	3f01      	subs	r7, #1
 800a660:	2f16      	cmp	r7, #22
 800a662:	d852      	bhi.n	800a70a <_dtoa_r+0x212>
 800a664:	4b5d      	ldr	r3, [pc, #372]	@ (800a7dc <_dtoa_r+0x2e4>)
 800a666:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a672:	f7f6 fa0b 	bl	8000a8c <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	d049      	beq.n	800a70e <_dtoa_r+0x216>
 800a67a:	3f01      	subs	r7, #1
 800a67c:	2300      	movs	r3, #0
 800a67e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a680:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a682:	1b9b      	subs	r3, r3, r6
 800a684:	1e5a      	subs	r2, r3, #1
 800a686:	bf45      	ittet	mi
 800a688:	f1c3 0301 	rsbmi	r3, r3, #1
 800a68c:	9300      	strmi	r3, [sp, #0]
 800a68e:	2300      	movpl	r3, #0
 800a690:	2300      	movmi	r3, #0
 800a692:	9206      	str	r2, [sp, #24]
 800a694:	bf54      	ite	pl
 800a696:	9300      	strpl	r3, [sp, #0]
 800a698:	9306      	strmi	r3, [sp, #24]
 800a69a:	2f00      	cmp	r7, #0
 800a69c:	db39      	blt.n	800a712 <_dtoa_r+0x21a>
 800a69e:	9b06      	ldr	r3, [sp, #24]
 800a6a0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a6a2:	443b      	add	r3, r7
 800a6a4:	9306      	str	r3, [sp, #24]
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	9308      	str	r3, [sp, #32]
 800a6aa:	9b07      	ldr	r3, [sp, #28]
 800a6ac:	2b09      	cmp	r3, #9
 800a6ae:	d863      	bhi.n	800a778 <_dtoa_r+0x280>
 800a6b0:	2b05      	cmp	r3, #5
 800a6b2:	bfc4      	itt	gt
 800a6b4:	3b04      	subgt	r3, #4
 800a6b6:	9307      	strgt	r3, [sp, #28]
 800a6b8:	9b07      	ldr	r3, [sp, #28]
 800a6ba:	f1a3 0302 	sub.w	r3, r3, #2
 800a6be:	bfcc      	ite	gt
 800a6c0:	2400      	movgt	r4, #0
 800a6c2:	2401      	movle	r4, #1
 800a6c4:	2b03      	cmp	r3, #3
 800a6c6:	d863      	bhi.n	800a790 <_dtoa_r+0x298>
 800a6c8:	e8df f003 	tbb	[pc, r3]
 800a6cc:	2b375452 	.word	0x2b375452
 800a6d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a6d4:	441e      	add	r6, r3
 800a6d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a6da:	2b20      	cmp	r3, #32
 800a6dc:	bfc1      	itttt	gt
 800a6de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a6e2:	409f      	lslgt	r7, r3
 800a6e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a6e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a6ec:	bfd6      	itet	le
 800a6ee:	f1c3 0320 	rsble	r3, r3, #32
 800a6f2:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6f6:	fa04 f003 	lslle.w	r0, r4, r3
 800a6fa:	f7f5 fedb 	bl	80004b4 <__aeabi_ui2d>
 800a6fe:	2201      	movs	r2, #1
 800a700:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a704:	3e01      	subs	r6, #1
 800a706:	9212      	str	r2, [sp, #72]	@ 0x48
 800a708:	e776      	b.n	800a5f8 <_dtoa_r+0x100>
 800a70a:	2301      	movs	r3, #1
 800a70c:	e7b7      	b.n	800a67e <_dtoa_r+0x186>
 800a70e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a710:	e7b6      	b.n	800a680 <_dtoa_r+0x188>
 800a712:	9b00      	ldr	r3, [sp, #0]
 800a714:	1bdb      	subs	r3, r3, r7
 800a716:	9300      	str	r3, [sp, #0]
 800a718:	427b      	negs	r3, r7
 800a71a:	9308      	str	r3, [sp, #32]
 800a71c:	2300      	movs	r3, #0
 800a71e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a720:	e7c3      	b.n	800a6aa <_dtoa_r+0x1b2>
 800a722:	2301      	movs	r3, #1
 800a724:	9309      	str	r3, [sp, #36]	@ 0x24
 800a726:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a728:	eb07 0b03 	add.w	fp, r7, r3
 800a72c:	f10b 0301 	add.w	r3, fp, #1
 800a730:	2b01      	cmp	r3, #1
 800a732:	9303      	str	r3, [sp, #12]
 800a734:	bfb8      	it	lt
 800a736:	2301      	movlt	r3, #1
 800a738:	e006      	b.n	800a748 <_dtoa_r+0x250>
 800a73a:	2301      	movs	r3, #1
 800a73c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a73e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a740:	2b00      	cmp	r3, #0
 800a742:	dd28      	ble.n	800a796 <_dtoa_r+0x29e>
 800a744:	469b      	mov	fp, r3
 800a746:	9303      	str	r3, [sp, #12]
 800a748:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a74c:	2100      	movs	r1, #0
 800a74e:	2204      	movs	r2, #4
 800a750:	f102 0514 	add.w	r5, r2, #20
 800a754:	429d      	cmp	r5, r3
 800a756:	d926      	bls.n	800a7a6 <_dtoa_r+0x2ae>
 800a758:	6041      	str	r1, [r0, #4]
 800a75a:	4648      	mov	r0, r9
 800a75c:	f000 fd9c 	bl	800b298 <_Balloc>
 800a760:	4682      	mov	sl, r0
 800a762:	2800      	cmp	r0, #0
 800a764:	d142      	bne.n	800a7ec <_dtoa_r+0x2f4>
 800a766:	4b1e      	ldr	r3, [pc, #120]	@ (800a7e0 <_dtoa_r+0x2e8>)
 800a768:	4602      	mov	r2, r0
 800a76a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a76e:	e6da      	b.n	800a526 <_dtoa_r+0x2e>
 800a770:	2300      	movs	r3, #0
 800a772:	e7e3      	b.n	800a73c <_dtoa_r+0x244>
 800a774:	2300      	movs	r3, #0
 800a776:	e7d5      	b.n	800a724 <_dtoa_r+0x22c>
 800a778:	2401      	movs	r4, #1
 800a77a:	2300      	movs	r3, #0
 800a77c:	9307      	str	r3, [sp, #28]
 800a77e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a780:	f04f 3bff 	mov.w	fp, #4294967295
 800a784:	2200      	movs	r2, #0
 800a786:	f8cd b00c 	str.w	fp, [sp, #12]
 800a78a:	2312      	movs	r3, #18
 800a78c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a78e:	e7db      	b.n	800a748 <_dtoa_r+0x250>
 800a790:	2301      	movs	r3, #1
 800a792:	9309      	str	r3, [sp, #36]	@ 0x24
 800a794:	e7f4      	b.n	800a780 <_dtoa_r+0x288>
 800a796:	f04f 0b01 	mov.w	fp, #1
 800a79a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a79e:	465b      	mov	r3, fp
 800a7a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a7a4:	e7d0      	b.n	800a748 <_dtoa_r+0x250>
 800a7a6:	3101      	adds	r1, #1
 800a7a8:	0052      	lsls	r2, r2, #1
 800a7aa:	e7d1      	b.n	800a750 <_dtoa_r+0x258>
 800a7ac:	f3af 8000 	nop.w
 800a7b0:	636f4361 	.word	0x636f4361
 800a7b4:	3fd287a7 	.word	0x3fd287a7
 800a7b8:	8b60c8b3 	.word	0x8b60c8b3
 800a7bc:	3fc68a28 	.word	0x3fc68a28
 800a7c0:	509f79fb 	.word	0x509f79fb
 800a7c4:	3fd34413 	.word	0x3fd34413
 800a7c8:	0800c3d5 	.word	0x0800c3d5
 800a7cc:	0800c3ec 	.word	0x0800c3ec
 800a7d0:	7ff00000 	.word	0x7ff00000
 800a7d4:	0800c3a5 	.word	0x0800c3a5
 800a7d8:	3ff80000 	.word	0x3ff80000
 800a7dc:	0800c540 	.word	0x0800c540
 800a7e0:	0800c444 	.word	0x0800c444
 800a7e4:	0800c3d1 	.word	0x0800c3d1
 800a7e8:	0800c3a4 	.word	0x0800c3a4
 800a7ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7f0:	6018      	str	r0, [r3, #0]
 800a7f2:	9b03      	ldr	r3, [sp, #12]
 800a7f4:	2b0e      	cmp	r3, #14
 800a7f6:	f200 80a1 	bhi.w	800a93c <_dtoa_r+0x444>
 800a7fa:	2c00      	cmp	r4, #0
 800a7fc:	f000 809e 	beq.w	800a93c <_dtoa_r+0x444>
 800a800:	2f00      	cmp	r7, #0
 800a802:	dd33      	ble.n	800a86c <_dtoa_r+0x374>
 800a804:	4b9c      	ldr	r3, [pc, #624]	@ (800aa78 <_dtoa_r+0x580>)
 800a806:	f007 020f 	and.w	r2, r7, #15
 800a80a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a80e:	ed93 7b00 	vldr	d7, [r3]
 800a812:	05f8      	lsls	r0, r7, #23
 800a814:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a818:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a81c:	d516      	bpl.n	800a84c <_dtoa_r+0x354>
 800a81e:	4b97      	ldr	r3, [pc, #604]	@ (800aa7c <_dtoa_r+0x584>)
 800a820:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a824:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a828:	f7f5 ffe8 	bl	80007fc <__aeabi_ddiv>
 800a82c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a830:	f004 040f 	and.w	r4, r4, #15
 800a834:	2603      	movs	r6, #3
 800a836:	4d91      	ldr	r5, [pc, #580]	@ (800aa7c <_dtoa_r+0x584>)
 800a838:	b954      	cbnz	r4, 800a850 <_dtoa_r+0x358>
 800a83a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a842:	f7f5 ffdb 	bl	80007fc <__aeabi_ddiv>
 800a846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a84a:	e028      	b.n	800a89e <_dtoa_r+0x3a6>
 800a84c:	2602      	movs	r6, #2
 800a84e:	e7f2      	b.n	800a836 <_dtoa_r+0x33e>
 800a850:	07e1      	lsls	r1, r4, #31
 800a852:	d508      	bpl.n	800a866 <_dtoa_r+0x36e>
 800a854:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a858:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a85c:	f7f5 fea4 	bl	80005a8 <__aeabi_dmul>
 800a860:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a864:	3601      	adds	r6, #1
 800a866:	1064      	asrs	r4, r4, #1
 800a868:	3508      	adds	r5, #8
 800a86a:	e7e5      	b.n	800a838 <_dtoa_r+0x340>
 800a86c:	f000 80af 	beq.w	800a9ce <_dtoa_r+0x4d6>
 800a870:	427c      	negs	r4, r7
 800a872:	4b81      	ldr	r3, [pc, #516]	@ (800aa78 <_dtoa_r+0x580>)
 800a874:	4d81      	ldr	r5, [pc, #516]	@ (800aa7c <_dtoa_r+0x584>)
 800a876:	f004 020f 	and.w	r2, r4, #15
 800a87a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a882:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a886:	f7f5 fe8f 	bl	80005a8 <__aeabi_dmul>
 800a88a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a88e:	1124      	asrs	r4, r4, #4
 800a890:	2300      	movs	r3, #0
 800a892:	2602      	movs	r6, #2
 800a894:	2c00      	cmp	r4, #0
 800a896:	f040 808f 	bne.w	800a9b8 <_dtoa_r+0x4c0>
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d1d3      	bne.n	800a846 <_dtoa_r+0x34e>
 800a89e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	f000 8094 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8aa:	4b75      	ldr	r3, [pc, #468]	@ (800aa80 <_dtoa_r+0x588>)
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	f7f6 f8eb 	bl	8000a8c <__aeabi_dcmplt>
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	f000 808b 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8bc:	9b03      	ldr	r3, [sp, #12]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f000 8087 	beq.w	800a9d2 <_dtoa_r+0x4da>
 800a8c4:	f1bb 0f00 	cmp.w	fp, #0
 800a8c8:	dd34      	ble.n	800a934 <_dtoa_r+0x43c>
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	4b6d      	ldr	r3, [pc, #436]	@ (800aa84 <_dtoa_r+0x58c>)
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 fe69 	bl	80005a8 <__aeabi_dmul>
 800a8d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8da:	f107 38ff 	add.w	r8, r7, #4294967295
 800a8de:	3601      	adds	r6, #1
 800a8e0:	465c      	mov	r4, fp
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	f7f5 fdf6 	bl	80004d4 <__aeabi_i2d>
 800a8e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8ec:	f7f5 fe5c 	bl	80005a8 <__aeabi_dmul>
 800a8f0:	4b65      	ldr	r3, [pc, #404]	@ (800aa88 <_dtoa_r+0x590>)
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f7f5 fca2 	bl	800023c <__adddf3>
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8fe:	2c00      	cmp	r4, #0
 800a900:	d16a      	bne.n	800a9d8 <_dtoa_r+0x4e0>
 800a902:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a906:	4b61      	ldr	r3, [pc, #388]	@ (800aa8c <_dtoa_r+0x594>)
 800a908:	2200      	movs	r2, #0
 800a90a:	f7f5 fc95 	bl	8000238 <__aeabi_dsub>
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a916:	462a      	mov	r2, r5
 800a918:	4633      	mov	r3, r6
 800a91a:	f7f6 f8d5 	bl	8000ac8 <__aeabi_dcmpgt>
 800a91e:	2800      	cmp	r0, #0
 800a920:	f040 8298 	bne.w	800ae54 <_dtoa_r+0x95c>
 800a924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a928:	462a      	mov	r2, r5
 800a92a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a92e:	f7f6 f8ad 	bl	8000a8c <__aeabi_dcmplt>
 800a932:	bb38      	cbnz	r0, 800a984 <_dtoa_r+0x48c>
 800a934:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a938:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a93c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a93e:	2b00      	cmp	r3, #0
 800a940:	f2c0 8157 	blt.w	800abf2 <_dtoa_r+0x6fa>
 800a944:	2f0e      	cmp	r7, #14
 800a946:	f300 8154 	bgt.w	800abf2 <_dtoa_r+0x6fa>
 800a94a:	4b4b      	ldr	r3, [pc, #300]	@ (800aa78 <_dtoa_r+0x580>)
 800a94c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a950:	ed93 7b00 	vldr	d7, [r3]
 800a954:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a956:	2b00      	cmp	r3, #0
 800a958:	ed8d 7b00 	vstr	d7, [sp]
 800a95c:	f280 80e5 	bge.w	800ab2a <_dtoa_r+0x632>
 800a960:	9b03      	ldr	r3, [sp, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	f300 80e1 	bgt.w	800ab2a <_dtoa_r+0x632>
 800a968:	d10c      	bne.n	800a984 <_dtoa_r+0x48c>
 800a96a:	4b48      	ldr	r3, [pc, #288]	@ (800aa8c <_dtoa_r+0x594>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	ec51 0b17 	vmov	r0, r1, d7
 800a972:	f7f5 fe19 	bl	80005a8 <__aeabi_dmul>
 800a976:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a97a:	f7f6 f89b 	bl	8000ab4 <__aeabi_dcmpge>
 800a97e:	2800      	cmp	r0, #0
 800a980:	f000 8266 	beq.w	800ae50 <_dtoa_r+0x958>
 800a984:	2400      	movs	r4, #0
 800a986:	4625      	mov	r5, r4
 800a988:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a98a:	4656      	mov	r6, sl
 800a98c:	ea6f 0803 	mvn.w	r8, r3
 800a990:	2700      	movs	r7, #0
 800a992:	4621      	mov	r1, r4
 800a994:	4648      	mov	r0, r9
 800a996:	f000 fcbf 	bl	800b318 <_Bfree>
 800a99a:	2d00      	cmp	r5, #0
 800a99c:	f000 80bd 	beq.w	800ab1a <_dtoa_r+0x622>
 800a9a0:	b12f      	cbz	r7, 800a9ae <_dtoa_r+0x4b6>
 800a9a2:	42af      	cmp	r7, r5
 800a9a4:	d003      	beq.n	800a9ae <_dtoa_r+0x4b6>
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	4648      	mov	r0, r9
 800a9aa:	f000 fcb5 	bl	800b318 <_Bfree>
 800a9ae:	4629      	mov	r1, r5
 800a9b0:	4648      	mov	r0, r9
 800a9b2:	f000 fcb1 	bl	800b318 <_Bfree>
 800a9b6:	e0b0      	b.n	800ab1a <_dtoa_r+0x622>
 800a9b8:	07e2      	lsls	r2, r4, #31
 800a9ba:	d505      	bpl.n	800a9c8 <_dtoa_r+0x4d0>
 800a9bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9c0:	f7f5 fdf2 	bl	80005a8 <__aeabi_dmul>
 800a9c4:	3601      	adds	r6, #1
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	1064      	asrs	r4, r4, #1
 800a9ca:	3508      	adds	r5, #8
 800a9cc:	e762      	b.n	800a894 <_dtoa_r+0x39c>
 800a9ce:	2602      	movs	r6, #2
 800a9d0:	e765      	b.n	800a89e <_dtoa_r+0x3a6>
 800a9d2:	9c03      	ldr	r4, [sp, #12]
 800a9d4:	46b8      	mov	r8, r7
 800a9d6:	e784      	b.n	800a8e2 <_dtoa_r+0x3ea>
 800a9d8:	4b27      	ldr	r3, [pc, #156]	@ (800aa78 <_dtoa_r+0x580>)
 800a9da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9e4:	4454      	add	r4, sl
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	d054      	beq.n	800aa94 <_dtoa_r+0x59c>
 800a9ea:	4929      	ldr	r1, [pc, #164]	@ (800aa90 <_dtoa_r+0x598>)
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	f7f5 ff05 	bl	80007fc <__aeabi_ddiv>
 800a9f2:	4633      	mov	r3, r6
 800a9f4:	462a      	mov	r2, r5
 800a9f6:	f7f5 fc1f 	bl	8000238 <__aeabi_dsub>
 800a9fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9fe:	4656      	mov	r6, sl
 800aa00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa04:	f7f6 f880 	bl	8000b08 <__aeabi_d2iz>
 800aa08:	4605      	mov	r5, r0
 800aa0a:	f7f5 fd63 	bl	80004d4 <__aeabi_i2d>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	460b      	mov	r3, r1
 800aa12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa16:	f7f5 fc0f 	bl	8000238 <__aeabi_dsub>
 800aa1a:	3530      	adds	r5, #48	@ 0x30
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	460b      	mov	r3, r1
 800aa20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa24:	f806 5b01 	strb.w	r5, [r6], #1
 800aa28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa2c:	f7f6 f82e 	bl	8000a8c <__aeabi_dcmplt>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	d172      	bne.n	800ab1a <_dtoa_r+0x622>
 800aa34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa38:	4911      	ldr	r1, [pc, #68]	@ (800aa80 <_dtoa_r+0x588>)
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	f7f5 fbfc 	bl	8000238 <__aeabi_dsub>
 800aa40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa44:	f7f6 f822 	bl	8000a8c <__aeabi_dcmplt>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	f040 80b4 	bne.w	800abb6 <_dtoa_r+0x6be>
 800aa4e:	42a6      	cmp	r6, r4
 800aa50:	f43f af70 	beq.w	800a934 <_dtoa_r+0x43c>
 800aa54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa58:	4b0a      	ldr	r3, [pc, #40]	@ (800aa84 <_dtoa_r+0x58c>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	f7f5 fda4 	bl	80005a8 <__aeabi_dmul>
 800aa60:	4b08      	ldr	r3, [pc, #32]	@ (800aa84 <_dtoa_r+0x58c>)
 800aa62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa66:	2200      	movs	r2, #0
 800aa68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa6c:	f7f5 fd9c 	bl	80005a8 <__aeabi_dmul>
 800aa70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa74:	e7c4      	b.n	800aa00 <_dtoa_r+0x508>
 800aa76:	bf00      	nop
 800aa78:	0800c540 	.word	0x0800c540
 800aa7c:	0800c518 	.word	0x0800c518
 800aa80:	3ff00000 	.word	0x3ff00000
 800aa84:	40240000 	.word	0x40240000
 800aa88:	401c0000 	.word	0x401c0000
 800aa8c:	40140000 	.word	0x40140000
 800aa90:	3fe00000 	.word	0x3fe00000
 800aa94:	4631      	mov	r1, r6
 800aa96:	4628      	mov	r0, r5
 800aa98:	f7f5 fd86 	bl	80005a8 <__aeabi_dmul>
 800aa9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aaa0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aaa2:	4656      	mov	r6, sl
 800aaa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa8:	f7f6 f82e 	bl	8000b08 <__aeabi_d2iz>
 800aaac:	4605      	mov	r5, r0
 800aaae:	f7f5 fd11 	bl	80004d4 <__aeabi_i2d>
 800aab2:	4602      	mov	r2, r0
 800aab4:	460b      	mov	r3, r1
 800aab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaba:	f7f5 fbbd 	bl	8000238 <__aeabi_dsub>
 800aabe:	3530      	adds	r5, #48	@ 0x30
 800aac0:	f806 5b01 	strb.w	r5, [r6], #1
 800aac4:	4602      	mov	r2, r0
 800aac6:	460b      	mov	r3, r1
 800aac8:	42a6      	cmp	r6, r4
 800aaca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aace:	f04f 0200 	mov.w	r2, #0
 800aad2:	d124      	bne.n	800ab1e <_dtoa_r+0x626>
 800aad4:	4baf      	ldr	r3, [pc, #700]	@ (800ad94 <_dtoa_r+0x89c>)
 800aad6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aada:	f7f5 fbaf 	bl	800023c <__adddf3>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aae6:	f7f5 ffef 	bl	8000ac8 <__aeabi_dcmpgt>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d163      	bne.n	800abb6 <_dtoa_r+0x6be>
 800aaee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aaf2:	49a8      	ldr	r1, [pc, #672]	@ (800ad94 <_dtoa_r+0x89c>)
 800aaf4:	2000      	movs	r0, #0
 800aaf6:	f7f5 fb9f 	bl	8000238 <__aeabi_dsub>
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab02:	f7f5 ffc3 	bl	8000a8c <__aeabi_dcmplt>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	f43f af14 	beq.w	800a934 <_dtoa_r+0x43c>
 800ab0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ab0e:	1e73      	subs	r3, r6, #1
 800ab10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab16:	2b30      	cmp	r3, #48	@ 0x30
 800ab18:	d0f8      	beq.n	800ab0c <_dtoa_r+0x614>
 800ab1a:	4647      	mov	r7, r8
 800ab1c:	e03b      	b.n	800ab96 <_dtoa_r+0x69e>
 800ab1e:	4b9e      	ldr	r3, [pc, #632]	@ (800ad98 <_dtoa_r+0x8a0>)
 800ab20:	f7f5 fd42 	bl	80005a8 <__aeabi_dmul>
 800ab24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab28:	e7bc      	b.n	800aaa4 <_dtoa_r+0x5ac>
 800ab2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ab2e:	4656      	mov	r6, sl
 800ab30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab34:	4620      	mov	r0, r4
 800ab36:	4629      	mov	r1, r5
 800ab38:	f7f5 fe60 	bl	80007fc <__aeabi_ddiv>
 800ab3c:	f7f5 ffe4 	bl	8000b08 <__aeabi_d2iz>
 800ab40:	4680      	mov	r8, r0
 800ab42:	f7f5 fcc7 	bl	80004d4 <__aeabi_i2d>
 800ab46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab4a:	f7f5 fd2d 	bl	80005a8 <__aeabi_dmul>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4620      	mov	r0, r4
 800ab54:	4629      	mov	r1, r5
 800ab56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab5a:	f7f5 fb6d 	bl	8000238 <__aeabi_dsub>
 800ab5e:	f806 4b01 	strb.w	r4, [r6], #1
 800ab62:	9d03      	ldr	r5, [sp, #12]
 800ab64:	eba6 040a 	sub.w	r4, r6, sl
 800ab68:	42a5      	cmp	r5, r4
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	d133      	bne.n	800abd8 <_dtoa_r+0x6e0>
 800ab70:	f7f5 fb64 	bl	800023c <__adddf3>
 800ab74:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab78:	4604      	mov	r4, r0
 800ab7a:	460d      	mov	r5, r1
 800ab7c:	f7f5 ffa4 	bl	8000ac8 <__aeabi_dcmpgt>
 800ab80:	b9c0      	cbnz	r0, 800abb4 <_dtoa_r+0x6bc>
 800ab82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab86:	4620      	mov	r0, r4
 800ab88:	4629      	mov	r1, r5
 800ab8a:	f7f5 ff75 	bl	8000a78 <__aeabi_dcmpeq>
 800ab8e:	b110      	cbz	r0, 800ab96 <_dtoa_r+0x69e>
 800ab90:	f018 0f01 	tst.w	r8, #1
 800ab94:	d10e      	bne.n	800abb4 <_dtoa_r+0x6bc>
 800ab96:	9902      	ldr	r1, [sp, #8]
 800ab98:	4648      	mov	r0, r9
 800ab9a:	f000 fbbd 	bl	800b318 <_Bfree>
 800ab9e:	2300      	movs	r3, #0
 800aba0:	7033      	strb	r3, [r6, #0]
 800aba2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aba4:	3701      	adds	r7, #1
 800aba6:	601f      	str	r7, [r3, #0]
 800aba8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f000 824b 	beq.w	800b046 <_dtoa_r+0xb4e>
 800abb0:	601e      	str	r6, [r3, #0]
 800abb2:	e248      	b.n	800b046 <_dtoa_r+0xb4e>
 800abb4:	46b8      	mov	r8, r7
 800abb6:	4633      	mov	r3, r6
 800abb8:	461e      	mov	r6, r3
 800abba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abbe:	2a39      	cmp	r2, #57	@ 0x39
 800abc0:	d106      	bne.n	800abd0 <_dtoa_r+0x6d8>
 800abc2:	459a      	cmp	sl, r3
 800abc4:	d1f8      	bne.n	800abb8 <_dtoa_r+0x6c0>
 800abc6:	2230      	movs	r2, #48	@ 0x30
 800abc8:	f108 0801 	add.w	r8, r8, #1
 800abcc:	f88a 2000 	strb.w	r2, [sl]
 800abd0:	781a      	ldrb	r2, [r3, #0]
 800abd2:	3201      	adds	r2, #1
 800abd4:	701a      	strb	r2, [r3, #0]
 800abd6:	e7a0      	b.n	800ab1a <_dtoa_r+0x622>
 800abd8:	4b6f      	ldr	r3, [pc, #444]	@ (800ad98 <_dtoa_r+0x8a0>)
 800abda:	2200      	movs	r2, #0
 800abdc:	f7f5 fce4 	bl	80005a8 <__aeabi_dmul>
 800abe0:	2200      	movs	r2, #0
 800abe2:	2300      	movs	r3, #0
 800abe4:	4604      	mov	r4, r0
 800abe6:	460d      	mov	r5, r1
 800abe8:	f7f5 ff46 	bl	8000a78 <__aeabi_dcmpeq>
 800abec:	2800      	cmp	r0, #0
 800abee:	d09f      	beq.n	800ab30 <_dtoa_r+0x638>
 800abf0:	e7d1      	b.n	800ab96 <_dtoa_r+0x69e>
 800abf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	f000 80ea 	beq.w	800adce <_dtoa_r+0x8d6>
 800abfa:	9a07      	ldr	r2, [sp, #28]
 800abfc:	2a01      	cmp	r2, #1
 800abfe:	f300 80cd 	bgt.w	800ad9c <_dtoa_r+0x8a4>
 800ac02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac04:	2a00      	cmp	r2, #0
 800ac06:	f000 80c1 	beq.w	800ad8c <_dtoa_r+0x894>
 800ac0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac0e:	9c08      	ldr	r4, [sp, #32]
 800ac10:	9e00      	ldr	r6, [sp, #0]
 800ac12:	9a00      	ldr	r2, [sp, #0]
 800ac14:	441a      	add	r2, r3
 800ac16:	9200      	str	r2, [sp, #0]
 800ac18:	9a06      	ldr	r2, [sp, #24]
 800ac1a:	2101      	movs	r1, #1
 800ac1c:	441a      	add	r2, r3
 800ac1e:	4648      	mov	r0, r9
 800ac20:	9206      	str	r2, [sp, #24]
 800ac22:	f000 fc2d 	bl	800b480 <__i2b>
 800ac26:	4605      	mov	r5, r0
 800ac28:	b166      	cbz	r6, 800ac44 <_dtoa_r+0x74c>
 800ac2a:	9b06      	ldr	r3, [sp, #24]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	dd09      	ble.n	800ac44 <_dtoa_r+0x74c>
 800ac30:	42b3      	cmp	r3, r6
 800ac32:	9a00      	ldr	r2, [sp, #0]
 800ac34:	bfa8      	it	ge
 800ac36:	4633      	movge	r3, r6
 800ac38:	1ad2      	subs	r2, r2, r3
 800ac3a:	9200      	str	r2, [sp, #0]
 800ac3c:	9a06      	ldr	r2, [sp, #24]
 800ac3e:	1af6      	subs	r6, r6, r3
 800ac40:	1ad3      	subs	r3, r2, r3
 800ac42:	9306      	str	r3, [sp, #24]
 800ac44:	9b08      	ldr	r3, [sp, #32]
 800ac46:	b30b      	cbz	r3, 800ac8c <_dtoa_r+0x794>
 800ac48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 80c6 	beq.w	800addc <_dtoa_r+0x8e4>
 800ac50:	2c00      	cmp	r4, #0
 800ac52:	f000 80c0 	beq.w	800add6 <_dtoa_r+0x8de>
 800ac56:	4629      	mov	r1, r5
 800ac58:	4622      	mov	r2, r4
 800ac5a:	4648      	mov	r0, r9
 800ac5c:	f000 fcc8 	bl	800b5f0 <__pow5mult>
 800ac60:	9a02      	ldr	r2, [sp, #8]
 800ac62:	4601      	mov	r1, r0
 800ac64:	4605      	mov	r5, r0
 800ac66:	4648      	mov	r0, r9
 800ac68:	f000 fc20 	bl	800b4ac <__multiply>
 800ac6c:	9902      	ldr	r1, [sp, #8]
 800ac6e:	4680      	mov	r8, r0
 800ac70:	4648      	mov	r0, r9
 800ac72:	f000 fb51 	bl	800b318 <_Bfree>
 800ac76:	9b08      	ldr	r3, [sp, #32]
 800ac78:	1b1b      	subs	r3, r3, r4
 800ac7a:	9308      	str	r3, [sp, #32]
 800ac7c:	f000 80b1 	beq.w	800ade2 <_dtoa_r+0x8ea>
 800ac80:	9a08      	ldr	r2, [sp, #32]
 800ac82:	4641      	mov	r1, r8
 800ac84:	4648      	mov	r0, r9
 800ac86:	f000 fcb3 	bl	800b5f0 <__pow5mult>
 800ac8a:	9002      	str	r0, [sp, #8]
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	4648      	mov	r0, r9
 800ac90:	f000 fbf6 	bl	800b480 <__i2b>
 800ac94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac96:	4604      	mov	r4, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f000 81d8 	beq.w	800b04e <_dtoa_r+0xb56>
 800ac9e:	461a      	mov	r2, r3
 800aca0:	4601      	mov	r1, r0
 800aca2:	4648      	mov	r0, r9
 800aca4:	f000 fca4 	bl	800b5f0 <__pow5mult>
 800aca8:	9b07      	ldr	r3, [sp, #28]
 800acaa:	2b01      	cmp	r3, #1
 800acac:	4604      	mov	r4, r0
 800acae:	f300 809f 	bgt.w	800adf0 <_dtoa_r+0x8f8>
 800acb2:	9b04      	ldr	r3, [sp, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	f040 8097 	bne.w	800ade8 <_dtoa_r+0x8f0>
 800acba:	9b05      	ldr	r3, [sp, #20]
 800acbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f040 8093 	bne.w	800adec <_dtoa_r+0x8f4>
 800acc6:	9b05      	ldr	r3, [sp, #20]
 800acc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800accc:	0d1b      	lsrs	r3, r3, #20
 800acce:	051b      	lsls	r3, r3, #20
 800acd0:	b133      	cbz	r3, 800ace0 <_dtoa_r+0x7e8>
 800acd2:	9b00      	ldr	r3, [sp, #0]
 800acd4:	3301      	adds	r3, #1
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	9b06      	ldr	r3, [sp, #24]
 800acda:	3301      	adds	r3, #1
 800acdc:	9306      	str	r3, [sp, #24]
 800acde:	2301      	movs	r3, #1
 800ace0:	9308      	str	r3, [sp, #32]
 800ace2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 81b8 	beq.w	800b05a <_dtoa_r+0xb62>
 800acea:	6923      	ldr	r3, [r4, #16]
 800acec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800acf0:	6918      	ldr	r0, [r3, #16]
 800acf2:	f000 fb79 	bl	800b3e8 <__hi0bits>
 800acf6:	f1c0 0020 	rsb	r0, r0, #32
 800acfa:	9b06      	ldr	r3, [sp, #24]
 800acfc:	4418      	add	r0, r3
 800acfe:	f010 001f 	ands.w	r0, r0, #31
 800ad02:	f000 8082 	beq.w	800ae0a <_dtoa_r+0x912>
 800ad06:	f1c0 0320 	rsb	r3, r0, #32
 800ad0a:	2b04      	cmp	r3, #4
 800ad0c:	dd73      	ble.n	800adf6 <_dtoa_r+0x8fe>
 800ad0e:	9b00      	ldr	r3, [sp, #0]
 800ad10:	f1c0 001c 	rsb	r0, r0, #28
 800ad14:	4403      	add	r3, r0
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	9b06      	ldr	r3, [sp, #24]
 800ad1a:	4403      	add	r3, r0
 800ad1c:	4406      	add	r6, r0
 800ad1e:	9306      	str	r3, [sp, #24]
 800ad20:	9b00      	ldr	r3, [sp, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	dd05      	ble.n	800ad32 <_dtoa_r+0x83a>
 800ad26:	9902      	ldr	r1, [sp, #8]
 800ad28:	461a      	mov	r2, r3
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f000 fcba 	bl	800b6a4 <__lshift>
 800ad30:	9002      	str	r0, [sp, #8]
 800ad32:	9b06      	ldr	r3, [sp, #24]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	dd05      	ble.n	800ad44 <_dtoa_r+0x84c>
 800ad38:	4621      	mov	r1, r4
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	4648      	mov	r0, r9
 800ad3e:	f000 fcb1 	bl	800b6a4 <__lshift>
 800ad42:	4604      	mov	r4, r0
 800ad44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d061      	beq.n	800ae0e <_dtoa_r+0x916>
 800ad4a:	9802      	ldr	r0, [sp, #8]
 800ad4c:	4621      	mov	r1, r4
 800ad4e:	f000 fd15 	bl	800b77c <__mcmp>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	da5b      	bge.n	800ae0e <_dtoa_r+0x916>
 800ad56:	2300      	movs	r3, #0
 800ad58:	9902      	ldr	r1, [sp, #8]
 800ad5a:	220a      	movs	r2, #10
 800ad5c:	4648      	mov	r0, r9
 800ad5e:	f000 fafd 	bl	800b35c <__multadd>
 800ad62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad64:	9002      	str	r0, [sp, #8]
 800ad66:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f000 8177 	beq.w	800b05e <_dtoa_r+0xb66>
 800ad70:	4629      	mov	r1, r5
 800ad72:	2300      	movs	r3, #0
 800ad74:	220a      	movs	r2, #10
 800ad76:	4648      	mov	r0, r9
 800ad78:	f000 faf0 	bl	800b35c <__multadd>
 800ad7c:	f1bb 0f00 	cmp.w	fp, #0
 800ad80:	4605      	mov	r5, r0
 800ad82:	dc6f      	bgt.n	800ae64 <_dtoa_r+0x96c>
 800ad84:	9b07      	ldr	r3, [sp, #28]
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	dc49      	bgt.n	800ae1e <_dtoa_r+0x926>
 800ad8a:	e06b      	b.n	800ae64 <_dtoa_r+0x96c>
 800ad8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad92:	e73c      	b.n	800ac0e <_dtoa_r+0x716>
 800ad94:	3fe00000 	.word	0x3fe00000
 800ad98:	40240000 	.word	0x40240000
 800ad9c:	9b03      	ldr	r3, [sp, #12]
 800ad9e:	1e5c      	subs	r4, r3, #1
 800ada0:	9b08      	ldr	r3, [sp, #32]
 800ada2:	42a3      	cmp	r3, r4
 800ada4:	db09      	blt.n	800adba <_dtoa_r+0x8c2>
 800ada6:	1b1c      	subs	r4, r3, r4
 800ada8:	9b03      	ldr	r3, [sp, #12]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f6bf af30 	bge.w	800ac10 <_dtoa_r+0x718>
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	9a03      	ldr	r2, [sp, #12]
 800adb4:	1a9e      	subs	r6, r3, r2
 800adb6:	2300      	movs	r3, #0
 800adb8:	e72b      	b.n	800ac12 <_dtoa_r+0x71a>
 800adba:	9b08      	ldr	r3, [sp, #32]
 800adbc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800adbe:	9408      	str	r4, [sp, #32]
 800adc0:	1ae3      	subs	r3, r4, r3
 800adc2:	441a      	add	r2, r3
 800adc4:	9e00      	ldr	r6, [sp, #0]
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	920d      	str	r2, [sp, #52]	@ 0x34
 800adca:	2400      	movs	r4, #0
 800adcc:	e721      	b.n	800ac12 <_dtoa_r+0x71a>
 800adce:	9c08      	ldr	r4, [sp, #32]
 800add0:	9e00      	ldr	r6, [sp, #0]
 800add2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800add4:	e728      	b.n	800ac28 <_dtoa_r+0x730>
 800add6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800adda:	e751      	b.n	800ac80 <_dtoa_r+0x788>
 800addc:	9a08      	ldr	r2, [sp, #32]
 800adde:	9902      	ldr	r1, [sp, #8]
 800ade0:	e750      	b.n	800ac84 <_dtoa_r+0x78c>
 800ade2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ade6:	e751      	b.n	800ac8c <_dtoa_r+0x794>
 800ade8:	2300      	movs	r3, #0
 800adea:	e779      	b.n	800ace0 <_dtoa_r+0x7e8>
 800adec:	9b04      	ldr	r3, [sp, #16]
 800adee:	e777      	b.n	800ace0 <_dtoa_r+0x7e8>
 800adf0:	2300      	movs	r3, #0
 800adf2:	9308      	str	r3, [sp, #32]
 800adf4:	e779      	b.n	800acea <_dtoa_r+0x7f2>
 800adf6:	d093      	beq.n	800ad20 <_dtoa_r+0x828>
 800adf8:	9a00      	ldr	r2, [sp, #0]
 800adfa:	331c      	adds	r3, #28
 800adfc:	441a      	add	r2, r3
 800adfe:	9200      	str	r2, [sp, #0]
 800ae00:	9a06      	ldr	r2, [sp, #24]
 800ae02:	441a      	add	r2, r3
 800ae04:	441e      	add	r6, r3
 800ae06:	9206      	str	r2, [sp, #24]
 800ae08:	e78a      	b.n	800ad20 <_dtoa_r+0x828>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	e7f4      	b.n	800adf8 <_dtoa_r+0x900>
 800ae0e:	9b03      	ldr	r3, [sp, #12]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	46b8      	mov	r8, r7
 800ae14:	dc20      	bgt.n	800ae58 <_dtoa_r+0x960>
 800ae16:	469b      	mov	fp, r3
 800ae18:	9b07      	ldr	r3, [sp, #28]
 800ae1a:	2b02      	cmp	r3, #2
 800ae1c:	dd1e      	ble.n	800ae5c <_dtoa_r+0x964>
 800ae1e:	f1bb 0f00 	cmp.w	fp, #0
 800ae22:	f47f adb1 	bne.w	800a988 <_dtoa_r+0x490>
 800ae26:	4621      	mov	r1, r4
 800ae28:	465b      	mov	r3, fp
 800ae2a:	2205      	movs	r2, #5
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	f000 fa95 	bl	800b35c <__multadd>
 800ae32:	4601      	mov	r1, r0
 800ae34:	4604      	mov	r4, r0
 800ae36:	9802      	ldr	r0, [sp, #8]
 800ae38:	f000 fca0 	bl	800b77c <__mcmp>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	f77f ada3 	ble.w	800a988 <_dtoa_r+0x490>
 800ae42:	4656      	mov	r6, sl
 800ae44:	2331      	movs	r3, #49	@ 0x31
 800ae46:	f806 3b01 	strb.w	r3, [r6], #1
 800ae4a:	f108 0801 	add.w	r8, r8, #1
 800ae4e:	e59f      	b.n	800a990 <_dtoa_r+0x498>
 800ae50:	9c03      	ldr	r4, [sp, #12]
 800ae52:	46b8      	mov	r8, r7
 800ae54:	4625      	mov	r5, r4
 800ae56:	e7f4      	b.n	800ae42 <_dtoa_r+0x94a>
 800ae58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 8101 	beq.w	800b066 <_dtoa_r+0xb6e>
 800ae64:	2e00      	cmp	r6, #0
 800ae66:	dd05      	ble.n	800ae74 <_dtoa_r+0x97c>
 800ae68:	4629      	mov	r1, r5
 800ae6a:	4632      	mov	r2, r6
 800ae6c:	4648      	mov	r0, r9
 800ae6e:	f000 fc19 	bl	800b6a4 <__lshift>
 800ae72:	4605      	mov	r5, r0
 800ae74:	9b08      	ldr	r3, [sp, #32]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d05c      	beq.n	800af34 <_dtoa_r+0xa3c>
 800ae7a:	6869      	ldr	r1, [r5, #4]
 800ae7c:	4648      	mov	r0, r9
 800ae7e:	f000 fa0b 	bl	800b298 <_Balloc>
 800ae82:	4606      	mov	r6, r0
 800ae84:	b928      	cbnz	r0, 800ae92 <_dtoa_r+0x99a>
 800ae86:	4b82      	ldr	r3, [pc, #520]	@ (800b090 <_dtoa_r+0xb98>)
 800ae88:	4602      	mov	r2, r0
 800ae8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae8e:	f7ff bb4a 	b.w	800a526 <_dtoa_r+0x2e>
 800ae92:	692a      	ldr	r2, [r5, #16]
 800ae94:	3202      	adds	r2, #2
 800ae96:	0092      	lsls	r2, r2, #2
 800ae98:	f105 010c 	add.w	r1, r5, #12
 800ae9c:	300c      	adds	r0, #12
 800ae9e:	f7ff fa92 	bl	800a3c6 <memcpy>
 800aea2:	2201      	movs	r2, #1
 800aea4:	4631      	mov	r1, r6
 800aea6:	4648      	mov	r0, r9
 800aea8:	f000 fbfc 	bl	800b6a4 <__lshift>
 800aeac:	f10a 0301 	add.w	r3, sl, #1
 800aeb0:	9300      	str	r3, [sp, #0]
 800aeb2:	eb0a 030b 	add.w	r3, sl, fp
 800aeb6:	9308      	str	r3, [sp, #32]
 800aeb8:	9b04      	ldr	r3, [sp, #16]
 800aeba:	f003 0301 	and.w	r3, r3, #1
 800aebe:	462f      	mov	r7, r5
 800aec0:	9306      	str	r3, [sp, #24]
 800aec2:	4605      	mov	r5, r0
 800aec4:	9b00      	ldr	r3, [sp, #0]
 800aec6:	9802      	ldr	r0, [sp, #8]
 800aec8:	4621      	mov	r1, r4
 800aeca:	f103 3bff 	add.w	fp, r3, #4294967295
 800aece:	f7ff fa88 	bl	800a3e2 <quorem>
 800aed2:	4603      	mov	r3, r0
 800aed4:	3330      	adds	r3, #48	@ 0x30
 800aed6:	9003      	str	r0, [sp, #12]
 800aed8:	4639      	mov	r1, r7
 800aeda:	9802      	ldr	r0, [sp, #8]
 800aedc:	9309      	str	r3, [sp, #36]	@ 0x24
 800aede:	f000 fc4d 	bl	800b77c <__mcmp>
 800aee2:	462a      	mov	r2, r5
 800aee4:	9004      	str	r0, [sp, #16]
 800aee6:	4621      	mov	r1, r4
 800aee8:	4648      	mov	r0, r9
 800aeea:	f000 fc63 	bl	800b7b4 <__mdiff>
 800aeee:	68c2      	ldr	r2, [r0, #12]
 800aef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef2:	4606      	mov	r6, r0
 800aef4:	bb02      	cbnz	r2, 800af38 <_dtoa_r+0xa40>
 800aef6:	4601      	mov	r1, r0
 800aef8:	9802      	ldr	r0, [sp, #8]
 800aefa:	f000 fc3f 	bl	800b77c <__mcmp>
 800aefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af00:	4602      	mov	r2, r0
 800af02:	4631      	mov	r1, r6
 800af04:	4648      	mov	r0, r9
 800af06:	920c      	str	r2, [sp, #48]	@ 0x30
 800af08:	9309      	str	r3, [sp, #36]	@ 0x24
 800af0a:	f000 fa05 	bl	800b318 <_Bfree>
 800af0e:	9b07      	ldr	r3, [sp, #28]
 800af10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800af12:	9e00      	ldr	r6, [sp, #0]
 800af14:	ea42 0103 	orr.w	r1, r2, r3
 800af18:	9b06      	ldr	r3, [sp, #24]
 800af1a:	4319      	orrs	r1, r3
 800af1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1e:	d10d      	bne.n	800af3c <_dtoa_r+0xa44>
 800af20:	2b39      	cmp	r3, #57	@ 0x39
 800af22:	d027      	beq.n	800af74 <_dtoa_r+0xa7c>
 800af24:	9a04      	ldr	r2, [sp, #16]
 800af26:	2a00      	cmp	r2, #0
 800af28:	dd01      	ble.n	800af2e <_dtoa_r+0xa36>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	3331      	adds	r3, #49	@ 0x31
 800af2e:	f88b 3000 	strb.w	r3, [fp]
 800af32:	e52e      	b.n	800a992 <_dtoa_r+0x49a>
 800af34:	4628      	mov	r0, r5
 800af36:	e7b9      	b.n	800aeac <_dtoa_r+0x9b4>
 800af38:	2201      	movs	r2, #1
 800af3a:	e7e2      	b.n	800af02 <_dtoa_r+0xa0a>
 800af3c:	9904      	ldr	r1, [sp, #16]
 800af3e:	2900      	cmp	r1, #0
 800af40:	db04      	blt.n	800af4c <_dtoa_r+0xa54>
 800af42:	9807      	ldr	r0, [sp, #28]
 800af44:	4301      	orrs	r1, r0
 800af46:	9806      	ldr	r0, [sp, #24]
 800af48:	4301      	orrs	r1, r0
 800af4a:	d120      	bne.n	800af8e <_dtoa_r+0xa96>
 800af4c:	2a00      	cmp	r2, #0
 800af4e:	ddee      	ble.n	800af2e <_dtoa_r+0xa36>
 800af50:	9902      	ldr	r1, [sp, #8]
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	2201      	movs	r2, #1
 800af56:	4648      	mov	r0, r9
 800af58:	f000 fba4 	bl	800b6a4 <__lshift>
 800af5c:	4621      	mov	r1, r4
 800af5e:	9002      	str	r0, [sp, #8]
 800af60:	f000 fc0c 	bl	800b77c <__mcmp>
 800af64:	2800      	cmp	r0, #0
 800af66:	9b00      	ldr	r3, [sp, #0]
 800af68:	dc02      	bgt.n	800af70 <_dtoa_r+0xa78>
 800af6a:	d1e0      	bne.n	800af2e <_dtoa_r+0xa36>
 800af6c:	07da      	lsls	r2, r3, #31
 800af6e:	d5de      	bpl.n	800af2e <_dtoa_r+0xa36>
 800af70:	2b39      	cmp	r3, #57	@ 0x39
 800af72:	d1da      	bne.n	800af2a <_dtoa_r+0xa32>
 800af74:	2339      	movs	r3, #57	@ 0x39
 800af76:	f88b 3000 	strb.w	r3, [fp]
 800af7a:	4633      	mov	r3, r6
 800af7c:	461e      	mov	r6, r3
 800af7e:	3b01      	subs	r3, #1
 800af80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af84:	2a39      	cmp	r2, #57	@ 0x39
 800af86:	d04e      	beq.n	800b026 <_dtoa_r+0xb2e>
 800af88:	3201      	adds	r2, #1
 800af8a:	701a      	strb	r2, [r3, #0]
 800af8c:	e501      	b.n	800a992 <_dtoa_r+0x49a>
 800af8e:	2a00      	cmp	r2, #0
 800af90:	dd03      	ble.n	800af9a <_dtoa_r+0xaa2>
 800af92:	2b39      	cmp	r3, #57	@ 0x39
 800af94:	d0ee      	beq.n	800af74 <_dtoa_r+0xa7c>
 800af96:	3301      	adds	r3, #1
 800af98:	e7c9      	b.n	800af2e <_dtoa_r+0xa36>
 800af9a:	9a00      	ldr	r2, [sp, #0]
 800af9c:	9908      	ldr	r1, [sp, #32]
 800af9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800afa2:	428a      	cmp	r2, r1
 800afa4:	d028      	beq.n	800aff8 <_dtoa_r+0xb00>
 800afa6:	9902      	ldr	r1, [sp, #8]
 800afa8:	2300      	movs	r3, #0
 800afaa:	220a      	movs	r2, #10
 800afac:	4648      	mov	r0, r9
 800afae:	f000 f9d5 	bl	800b35c <__multadd>
 800afb2:	42af      	cmp	r7, r5
 800afb4:	9002      	str	r0, [sp, #8]
 800afb6:	f04f 0300 	mov.w	r3, #0
 800afba:	f04f 020a 	mov.w	r2, #10
 800afbe:	4639      	mov	r1, r7
 800afc0:	4648      	mov	r0, r9
 800afc2:	d107      	bne.n	800afd4 <_dtoa_r+0xadc>
 800afc4:	f000 f9ca 	bl	800b35c <__multadd>
 800afc8:	4607      	mov	r7, r0
 800afca:	4605      	mov	r5, r0
 800afcc:	9b00      	ldr	r3, [sp, #0]
 800afce:	3301      	adds	r3, #1
 800afd0:	9300      	str	r3, [sp, #0]
 800afd2:	e777      	b.n	800aec4 <_dtoa_r+0x9cc>
 800afd4:	f000 f9c2 	bl	800b35c <__multadd>
 800afd8:	4629      	mov	r1, r5
 800afda:	4607      	mov	r7, r0
 800afdc:	2300      	movs	r3, #0
 800afde:	220a      	movs	r2, #10
 800afe0:	4648      	mov	r0, r9
 800afe2:	f000 f9bb 	bl	800b35c <__multadd>
 800afe6:	4605      	mov	r5, r0
 800afe8:	e7f0      	b.n	800afcc <_dtoa_r+0xad4>
 800afea:	f1bb 0f00 	cmp.w	fp, #0
 800afee:	bfcc      	ite	gt
 800aff0:	465e      	movgt	r6, fp
 800aff2:	2601      	movle	r6, #1
 800aff4:	4456      	add	r6, sl
 800aff6:	2700      	movs	r7, #0
 800aff8:	9902      	ldr	r1, [sp, #8]
 800affa:	9300      	str	r3, [sp, #0]
 800affc:	2201      	movs	r2, #1
 800affe:	4648      	mov	r0, r9
 800b000:	f000 fb50 	bl	800b6a4 <__lshift>
 800b004:	4621      	mov	r1, r4
 800b006:	9002      	str	r0, [sp, #8]
 800b008:	f000 fbb8 	bl	800b77c <__mcmp>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	dcb4      	bgt.n	800af7a <_dtoa_r+0xa82>
 800b010:	d102      	bne.n	800b018 <_dtoa_r+0xb20>
 800b012:	9b00      	ldr	r3, [sp, #0]
 800b014:	07db      	lsls	r3, r3, #31
 800b016:	d4b0      	bmi.n	800af7a <_dtoa_r+0xa82>
 800b018:	4633      	mov	r3, r6
 800b01a:	461e      	mov	r6, r3
 800b01c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b020:	2a30      	cmp	r2, #48	@ 0x30
 800b022:	d0fa      	beq.n	800b01a <_dtoa_r+0xb22>
 800b024:	e4b5      	b.n	800a992 <_dtoa_r+0x49a>
 800b026:	459a      	cmp	sl, r3
 800b028:	d1a8      	bne.n	800af7c <_dtoa_r+0xa84>
 800b02a:	2331      	movs	r3, #49	@ 0x31
 800b02c:	f108 0801 	add.w	r8, r8, #1
 800b030:	f88a 3000 	strb.w	r3, [sl]
 800b034:	e4ad      	b.n	800a992 <_dtoa_r+0x49a>
 800b036:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b038:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b094 <_dtoa_r+0xb9c>
 800b03c:	b11b      	cbz	r3, 800b046 <_dtoa_r+0xb4e>
 800b03e:	f10a 0308 	add.w	r3, sl, #8
 800b042:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b044:	6013      	str	r3, [r2, #0]
 800b046:	4650      	mov	r0, sl
 800b048:	b017      	add	sp, #92	@ 0x5c
 800b04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b04e:	9b07      	ldr	r3, [sp, #28]
 800b050:	2b01      	cmp	r3, #1
 800b052:	f77f ae2e 	ble.w	800acb2 <_dtoa_r+0x7ba>
 800b056:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b058:	9308      	str	r3, [sp, #32]
 800b05a:	2001      	movs	r0, #1
 800b05c:	e64d      	b.n	800acfa <_dtoa_r+0x802>
 800b05e:	f1bb 0f00 	cmp.w	fp, #0
 800b062:	f77f aed9 	ble.w	800ae18 <_dtoa_r+0x920>
 800b066:	4656      	mov	r6, sl
 800b068:	9802      	ldr	r0, [sp, #8]
 800b06a:	4621      	mov	r1, r4
 800b06c:	f7ff f9b9 	bl	800a3e2 <quorem>
 800b070:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b074:	f806 3b01 	strb.w	r3, [r6], #1
 800b078:	eba6 020a 	sub.w	r2, r6, sl
 800b07c:	4593      	cmp	fp, r2
 800b07e:	ddb4      	ble.n	800afea <_dtoa_r+0xaf2>
 800b080:	9902      	ldr	r1, [sp, #8]
 800b082:	2300      	movs	r3, #0
 800b084:	220a      	movs	r2, #10
 800b086:	4648      	mov	r0, r9
 800b088:	f000 f968 	bl	800b35c <__multadd>
 800b08c:	9002      	str	r0, [sp, #8]
 800b08e:	e7eb      	b.n	800b068 <_dtoa_r+0xb70>
 800b090:	0800c444 	.word	0x0800c444
 800b094:	0800c3c8 	.word	0x0800c3c8

0800b098 <_free_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	4605      	mov	r5, r0
 800b09c:	2900      	cmp	r1, #0
 800b09e:	d041      	beq.n	800b124 <_free_r+0x8c>
 800b0a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0a4:	1f0c      	subs	r4, r1, #4
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	bfb8      	it	lt
 800b0aa:	18e4      	addlt	r4, r4, r3
 800b0ac:	f000 f8e8 	bl	800b280 <__malloc_lock>
 800b0b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b128 <_free_r+0x90>)
 800b0b2:	6813      	ldr	r3, [r2, #0]
 800b0b4:	b933      	cbnz	r3, 800b0c4 <_free_r+0x2c>
 800b0b6:	6063      	str	r3, [r4, #4]
 800b0b8:	6014      	str	r4, [r2, #0]
 800b0ba:	4628      	mov	r0, r5
 800b0bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0c0:	f000 b8e4 	b.w	800b28c <__malloc_unlock>
 800b0c4:	42a3      	cmp	r3, r4
 800b0c6:	d908      	bls.n	800b0da <_free_r+0x42>
 800b0c8:	6820      	ldr	r0, [r4, #0]
 800b0ca:	1821      	adds	r1, r4, r0
 800b0cc:	428b      	cmp	r3, r1
 800b0ce:	bf01      	itttt	eq
 800b0d0:	6819      	ldreq	r1, [r3, #0]
 800b0d2:	685b      	ldreq	r3, [r3, #4]
 800b0d4:	1809      	addeq	r1, r1, r0
 800b0d6:	6021      	streq	r1, [r4, #0]
 800b0d8:	e7ed      	b.n	800b0b6 <_free_r+0x1e>
 800b0da:	461a      	mov	r2, r3
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	b10b      	cbz	r3, 800b0e4 <_free_r+0x4c>
 800b0e0:	42a3      	cmp	r3, r4
 800b0e2:	d9fa      	bls.n	800b0da <_free_r+0x42>
 800b0e4:	6811      	ldr	r1, [r2, #0]
 800b0e6:	1850      	adds	r0, r2, r1
 800b0e8:	42a0      	cmp	r0, r4
 800b0ea:	d10b      	bne.n	800b104 <_free_r+0x6c>
 800b0ec:	6820      	ldr	r0, [r4, #0]
 800b0ee:	4401      	add	r1, r0
 800b0f0:	1850      	adds	r0, r2, r1
 800b0f2:	4283      	cmp	r3, r0
 800b0f4:	6011      	str	r1, [r2, #0]
 800b0f6:	d1e0      	bne.n	800b0ba <_free_r+0x22>
 800b0f8:	6818      	ldr	r0, [r3, #0]
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	6053      	str	r3, [r2, #4]
 800b0fe:	4408      	add	r0, r1
 800b100:	6010      	str	r0, [r2, #0]
 800b102:	e7da      	b.n	800b0ba <_free_r+0x22>
 800b104:	d902      	bls.n	800b10c <_free_r+0x74>
 800b106:	230c      	movs	r3, #12
 800b108:	602b      	str	r3, [r5, #0]
 800b10a:	e7d6      	b.n	800b0ba <_free_r+0x22>
 800b10c:	6820      	ldr	r0, [r4, #0]
 800b10e:	1821      	adds	r1, r4, r0
 800b110:	428b      	cmp	r3, r1
 800b112:	bf04      	itt	eq
 800b114:	6819      	ldreq	r1, [r3, #0]
 800b116:	685b      	ldreq	r3, [r3, #4]
 800b118:	6063      	str	r3, [r4, #4]
 800b11a:	bf04      	itt	eq
 800b11c:	1809      	addeq	r1, r1, r0
 800b11e:	6021      	streq	r1, [r4, #0]
 800b120:	6054      	str	r4, [r2, #4]
 800b122:	e7ca      	b.n	800b0ba <_free_r+0x22>
 800b124:	bd38      	pop	{r3, r4, r5, pc}
 800b126:	bf00      	nop
 800b128:	20000714 	.word	0x20000714

0800b12c <malloc>:
 800b12c:	4b02      	ldr	r3, [pc, #8]	@ (800b138 <malloc+0xc>)
 800b12e:	4601      	mov	r1, r0
 800b130:	6818      	ldr	r0, [r3, #0]
 800b132:	f000 b825 	b.w	800b180 <_malloc_r>
 800b136:	bf00      	nop
 800b138:	20000030 	.word	0x20000030

0800b13c <sbrk_aligned>:
 800b13c:	b570      	push	{r4, r5, r6, lr}
 800b13e:	4e0f      	ldr	r6, [pc, #60]	@ (800b17c <sbrk_aligned+0x40>)
 800b140:	460c      	mov	r4, r1
 800b142:	6831      	ldr	r1, [r6, #0]
 800b144:	4605      	mov	r5, r0
 800b146:	b911      	cbnz	r1, 800b14e <sbrk_aligned+0x12>
 800b148:	f000 fea2 	bl	800be90 <_sbrk_r>
 800b14c:	6030      	str	r0, [r6, #0]
 800b14e:	4621      	mov	r1, r4
 800b150:	4628      	mov	r0, r5
 800b152:	f000 fe9d 	bl	800be90 <_sbrk_r>
 800b156:	1c43      	adds	r3, r0, #1
 800b158:	d103      	bne.n	800b162 <sbrk_aligned+0x26>
 800b15a:	f04f 34ff 	mov.w	r4, #4294967295
 800b15e:	4620      	mov	r0, r4
 800b160:	bd70      	pop	{r4, r5, r6, pc}
 800b162:	1cc4      	adds	r4, r0, #3
 800b164:	f024 0403 	bic.w	r4, r4, #3
 800b168:	42a0      	cmp	r0, r4
 800b16a:	d0f8      	beq.n	800b15e <sbrk_aligned+0x22>
 800b16c:	1a21      	subs	r1, r4, r0
 800b16e:	4628      	mov	r0, r5
 800b170:	f000 fe8e 	bl	800be90 <_sbrk_r>
 800b174:	3001      	adds	r0, #1
 800b176:	d1f2      	bne.n	800b15e <sbrk_aligned+0x22>
 800b178:	e7ef      	b.n	800b15a <sbrk_aligned+0x1e>
 800b17a:	bf00      	nop
 800b17c:	20000710 	.word	0x20000710

0800b180 <_malloc_r>:
 800b180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b184:	1ccd      	adds	r5, r1, #3
 800b186:	f025 0503 	bic.w	r5, r5, #3
 800b18a:	3508      	adds	r5, #8
 800b18c:	2d0c      	cmp	r5, #12
 800b18e:	bf38      	it	cc
 800b190:	250c      	movcc	r5, #12
 800b192:	2d00      	cmp	r5, #0
 800b194:	4606      	mov	r6, r0
 800b196:	db01      	blt.n	800b19c <_malloc_r+0x1c>
 800b198:	42a9      	cmp	r1, r5
 800b19a:	d904      	bls.n	800b1a6 <_malloc_r+0x26>
 800b19c:	230c      	movs	r3, #12
 800b19e:	6033      	str	r3, [r6, #0]
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b27c <_malloc_r+0xfc>
 800b1aa:	f000 f869 	bl	800b280 <__malloc_lock>
 800b1ae:	f8d8 3000 	ldr.w	r3, [r8]
 800b1b2:	461c      	mov	r4, r3
 800b1b4:	bb44      	cbnz	r4, 800b208 <_malloc_r+0x88>
 800b1b6:	4629      	mov	r1, r5
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	f7ff ffbf 	bl	800b13c <sbrk_aligned>
 800b1be:	1c43      	adds	r3, r0, #1
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	d158      	bne.n	800b276 <_malloc_r+0xf6>
 800b1c4:	f8d8 4000 	ldr.w	r4, [r8]
 800b1c8:	4627      	mov	r7, r4
 800b1ca:	2f00      	cmp	r7, #0
 800b1cc:	d143      	bne.n	800b256 <_malloc_r+0xd6>
 800b1ce:	2c00      	cmp	r4, #0
 800b1d0:	d04b      	beq.n	800b26a <_malloc_r+0xea>
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	4639      	mov	r1, r7
 800b1d6:	4630      	mov	r0, r6
 800b1d8:	eb04 0903 	add.w	r9, r4, r3
 800b1dc:	f000 fe58 	bl	800be90 <_sbrk_r>
 800b1e0:	4581      	cmp	r9, r0
 800b1e2:	d142      	bne.n	800b26a <_malloc_r+0xea>
 800b1e4:	6821      	ldr	r1, [r4, #0]
 800b1e6:	1a6d      	subs	r5, r5, r1
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	f7ff ffa6 	bl	800b13c <sbrk_aligned>
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	d03a      	beq.n	800b26a <_malloc_r+0xea>
 800b1f4:	6823      	ldr	r3, [r4, #0]
 800b1f6:	442b      	add	r3, r5
 800b1f8:	6023      	str	r3, [r4, #0]
 800b1fa:	f8d8 3000 	ldr.w	r3, [r8]
 800b1fe:	685a      	ldr	r2, [r3, #4]
 800b200:	bb62      	cbnz	r2, 800b25c <_malloc_r+0xdc>
 800b202:	f8c8 7000 	str.w	r7, [r8]
 800b206:	e00f      	b.n	800b228 <_malloc_r+0xa8>
 800b208:	6822      	ldr	r2, [r4, #0]
 800b20a:	1b52      	subs	r2, r2, r5
 800b20c:	d420      	bmi.n	800b250 <_malloc_r+0xd0>
 800b20e:	2a0b      	cmp	r2, #11
 800b210:	d917      	bls.n	800b242 <_malloc_r+0xc2>
 800b212:	1961      	adds	r1, r4, r5
 800b214:	42a3      	cmp	r3, r4
 800b216:	6025      	str	r5, [r4, #0]
 800b218:	bf18      	it	ne
 800b21a:	6059      	strne	r1, [r3, #4]
 800b21c:	6863      	ldr	r3, [r4, #4]
 800b21e:	bf08      	it	eq
 800b220:	f8c8 1000 	streq.w	r1, [r8]
 800b224:	5162      	str	r2, [r4, r5]
 800b226:	604b      	str	r3, [r1, #4]
 800b228:	4630      	mov	r0, r6
 800b22a:	f000 f82f 	bl	800b28c <__malloc_unlock>
 800b22e:	f104 000b 	add.w	r0, r4, #11
 800b232:	1d23      	adds	r3, r4, #4
 800b234:	f020 0007 	bic.w	r0, r0, #7
 800b238:	1ac2      	subs	r2, r0, r3
 800b23a:	bf1c      	itt	ne
 800b23c:	1a1b      	subne	r3, r3, r0
 800b23e:	50a3      	strne	r3, [r4, r2]
 800b240:	e7af      	b.n	800b1a2 <_malloc_r+0x22>
 800b242:	6862      	ldr	r2, [r4, #4]
 800b244:	42a3      	cmp	r3, r4
 800b246:	bf0c      	ite	eq
 800b248:	f8c8 2000 	streq.w	r2, [r8]
 800b24c:	605a      	strne	r2, [r3, #4]
 800b24e:	e7eb      	b.n	800b228 <_malloc_r+0xa8>
 800b250:	4623      	mov	r3, r4
 800b252:	6864      	ldr	r4, [r4, #4]
 800b254:	e7ae      	b.n	800b1b4 <_malloc_r+0x34>
 800b256:	463c      	mov	r4, r7
 800b258:	687f      	ldr	r7, [r7, #4]
 800b25a:	e7b6      	b.n	800b1ca <_malloc_r+0x4a>
 800b25c:	461a      	mov	r2, r3
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	42a3      	cmp	r3, r4
 800b262:	d1fb      	bne.n	800b25c <_malloc_r+0xdc>
 800b264:	2300      	movs	r3, #0
 800b266:	6053      	str	r3, [r2, #4]
 800b268:	e7de      	b.n	800b228 <_malloc_r+0xa8>
 800b26a:	230c      	movs	r3, #12
 800b26c:	6033      	str	r3, [r6, #0]
 800b26e:	4630      	mov	r0, r6
 800b270:	f000 f80c 	bl	800b28c <__malloc_unlock>
 800b274:	e794      	b.n	800b1a0 <_malloc_r+0x20>
 800b276:	6005      	str	r5, [r0, #0]
 800b278:	e7d6      	b.n	800b228 <_malloc_r+0xa8>
 800b27a:	bf00      	nop
 800b27c:	20000714 	.word	0x20000714

0800b280 <__malloc_lock>:
 800b280:	4801      	ldr	r0, [pc, #4]	@ (800b288 <__malloc_lock+0x8>)
 800b282:	f7ff b89e 	b.w	800a3c2 <__retarget_lock_acquire_recursive>
 800b286:	bf00      	nop
 800b288:	2000070c 	.word	0x2000070c

0800b28c <__malloc_unlock>:
 800b28c:	4801      	ldr	r0, [pc, #4]	@ (800b294 <__malloc_unlock+0x8>)
 800b28e:	f7ff b899 	b.w	800a3c4 <__retarget_lock_release_recursive>
 800b292:	bf00      	nop
 800b294:	2000070c 	.word	0x2000070c

0800b298 <_Balloc>:
 800b298:	b570      	push	{r4, r5, r6, lr}
 800b29a:	69c6      	ldr	r6, [r0, #28]
 800b29c:	4604      	mov	r4, r0
 800b29e:	460d      	mov	r5, r1
 800b2a0:	b976      	cbnz	r6, 800b2c0 <_Balloc+0x28>
 800b2a2:	2010      	movs	r0, #16
 800b2a4:	f7ff ff42 	bl	800b12c <malloc>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	61e0      	str	r0, [r4, #28]
 800b2ac:	b920      	cbnz	r0, 800b2b8 <_Balloc+0x20>
 800b2ae:	4b18      	ldr	r3, [pc, #96]	@ (800b310 <_Balloc+0x78>)
 800b2b0:	4818      	ldr	r0, [pc, #96]	@ (800b314 <_Balloc+0x7c>)
 800b2b2:	216b      	movs	r1, #107	@ 0x6b
 800b2b4:	f000 fdfc 	bl	800beb0 <__assert_func>
 800b2b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2bc:	6006      	str	r6, [r0, #0]
 800b2be:	60c6      	str	r6, [r0, #12]
 800b2c0:	69e6      	ldr	r6, [r4, #28]
 800b2c2:	68f3      	ldr	r3, [r6, #12]
 800b2c4:	b183      	cbz	r3, 800b2e8 <_Balloc+0x50>
 800b2c6:	69e3      	ldr	r3, [r4, #28]
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2ce:	b9b8      	cbnz	r0, 800b300 <_Balloc+0x68>
 800b2d0:	2101      	movs	r1, #1
 800b2d2:	fa01 f605 	lsl.w	r6, r1, r5
 800b2d6:	1d72      	adds	r2, r6, #5
 800b2d8:	0092      	lsls	r2, r2, #2
 800b2da:	4620      	mov	r0, r4
 800b2dc:	f000 fe06 	bl	800beec <_calloc_r>
 800b2e0:	b160      	cbz	r0, 800b2fc <_Balloc+0x64>
 800b2e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b2e6:	e00e      	b.n	800b306 <_Balloc+0x6e>
 800b2e8:	2221      	movs	r2, #33	@ 0x21
 800b2ea:	2104      	movs	r1, #4
 800b2ec:	4620      	mov	r0, r4
 800b2ee:	f000 fdfd 	bl	800beec <_calloc_r>
 800b2f2:	69e3      	ldr	r3, [r4, #28]
 800b2f4:	60f0      	str	r0, [r6, #12]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d1e4      	bne.n	800b2c6 <_Balloc+0x2e>
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	bd70      	pop	{r4, r5, r6, pc}
 800b300:	6802      	ldr	r2, [r0, #0]
 800b302:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b306:	2300      	movs	r3, #0
 800b308:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b30c:	e7f7      	b.n	800b2fe <_Balloc+0x66>
 800b30e:	bf00      	nop
 800b310:	0800c3d5 	.word	0x0800c3d5
 800b314:	0800c455 	.word	0x0800c455

0800b318 <_Bfree>:
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	69c6      	ldr	r6, [r0, #28]
 800b31c:	4605      	mov	r5, r0
 800b31e:	460c      	mov	r4, r1
 800b320:	b976      	cbnz	r6, 800b340 <_Bfree+0x28>
 800b322:	2010      	movs	r0, #16
 800b324:	f7ff ff02 	bl	800b12c <malloc>
 800b328:	4602      	mov	r2, r0
 800b32a:	61e8      	str	r0, [r5, #28]
 800b32c:	b920      	cbnz	r0, 800b338 <_Bfree+0x20>
 800b32e:	4b09      	ldr	r3, [pc, #36]	@ (800b354 <_Bfree+0x3c>)
 800b330:	4809      	ldr	r0, [pc, #36]	@ (800b358 <_Bfree+0x40>)
 800b332:	218f      	movs	r1, #143	@ 0x8f
 800b334:	f000 fdbc 	bl	800beb0 <__assert_func>
 800b338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b33c:	6006      	str	r6, [r0, #0]
 800b33e:	60c6      	str	r6, [r0, #12]
 800b340:	b13c      	cbz	r4, 800b352 <_Bfree+0x3a>
 800b342:	69eb      	ldr	r3, [r5, #28]
 800b344:	6862      	ldr	r2, [r4, #4]
 800b346:	68db      	ldr	r3, [r3, #12]
 800b348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b34c:	6021      	str	r1, [r4, #0]
 800b34e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b352:	bd70      	pop	{r4, r5, r6, pc}
 800b354:	0800c3d5 	.word	0x0800c3d5
 800b358:	0800c455 	.word	0x0800c455

0800b35c <__multadd>:
 800b35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b360:	690d      	ldr	r5, [r1, #16]
 800b362:	4607      	mov	r7, r0
 800b364:	460c      	mov	r4, r1
 800b366:	461e      	mov	r6, r3
 800b368:	f101 0c14 	add.w	ip, r1, #20
 800b36c:	2000      	movs	r0, #0
 800b36e:	f8dc 3000 	ldr.w	r3, [ip]
 800b372:	b299      	uxth	r1, r3
 800b374:	fb02 6101 	mla	r1, r2, r1, r6
 800b378:	0c1e      	lsrs	r6, r3, #16
 800b37a:	0c0b      	lsrs	r3, r1, #16
 800b37c:	fb02 3306 	mla	r3, r2, r6, r3
 800b380:	b289      	uxth	r1, r1
 800b382:	3001      	adds	r0, #1
 800b384:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b388:	4285      	cmp	r5, r0
 800b38a:	f84c 1b04 	str.w	r1, [ip], #4
 800b38e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b392:	dcec      	bgt.n	800b36e <__multadd+0x12>
 800b394:	b30e      	cbz	r6, 800b3da <__multadd+0x7e>
 800b396:	68a3      	ldr	r3, [r4, #8]
 800b398:	42ab      	cmp	r3, r5
 800b39a:	dc19      	bgt.n	800b3d0 <__multadd+0x74>
 800b39c:	6861      	ldr	r1, [r4, #4]
 800b39e:	4638      	mov	r0, r7
 800b3a0:	3101      	adds	r1, #1
 800b3a2:	f7ff ff79 	bl	800b298 <_Balloc>
 800b3a6:	4680      	mov	r8, r0
 800b3a8:	b928      	cbnz	r0, 800b3b6 <__multadd+0x5a>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e0 <__multadd+0x84>)
 800b3ae:	480d      	ldr	r0, [pc, #52]	@ (800b3e4 <__multadd+0x88>)
 800b3b0:	21ba      	movs	r1, #186	@ 0xba
 800b3b2:	f000 fd7d 	bl	800beb0 <__assert_func>
 800b3b6:	6922      	ldr	r2, [r4, #16]
 800b3b8:	3202      	adds	r2, #2
 800b3ba:	f104 010c 	add.w	r1, r4, #12
 800b3be:	0092      	lsls	r2, r2, #2
 800b3c0:	300c      	adds	r0, #12
 800b3c2:	f7ff f800 	bl	800a3c6 <memcpy>
 800b3c6:	4621      	mov	r1, r4
 800b3c8:	4638      	mov	r0, r7
 800b3ca:	f7ff ffa5 	bl	800b318 <_Bfree>
 800b3ce:	4644      	mov	r4, r8
 800b3d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3d4:	3501      	adds	r5, #1
 800b3d6:	615e      	str	r6, [r3, #20]
 800b3d8:	6125      	str	r5, [r4, #16]
 800b3da:	4620      	mov	r0, r4
 800b3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3e0:	0800c444 	.word	0x0800c444
 800b3e4:	0800c455 	.word	0x0800c455

0800b3e8 <__hi0bits>:
 800b3e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	bf36      	itet	cc
 800b3f0:	0403      	lslcc	r3, r0, #16
 800b3f2:	2000      	movcs	r0, #0
 800b3f4:	2010      	movcc	r0, #16
 800b3f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3fa:	bf3c      	itt	cc
 800b3fc:	021b      	lslcc	r3, r3, #8
 800b3fe:	3008      	addcc	r0, #8
 800b400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b404:	bf3c      	itt	cc
 800b406:	011b      	lslcc	r3, r3, #4
 800b408:	3004      	addcc	r0, #4
 800b40a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b40e:	bf3c      	itt	cc
 800b410:	009b      	lslcc	r3, r3, #2
 800b412:	3002      	addcc	r0, #2
 800b414:	2b00      	cmp	r3, #0
 800b416:	db05      	blt.n	800b424 <__hi0bits+0x3c>
 800b418:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b41c:	f100 0001 	add.w	r0, r0, #1
 800b420:	bf08      	it	eq
 800b422:	2020      	moveq	r0, #32
 800b424:	4770      	bx	lr

0800b426 <__lo0bits>:
 800b426:	6803      	ldr	r3, [r0, #0]
 800b428:	4602      	mov	r2, r0
 800b42a:	f013 0007 	ands.w	r0, r3, #7
 800b42e:	d00b      	beq.n	800b448 <__lo0bits+0x22>
 800b430:	07d9      	lsls	r1, r3, #31
 800b432:	d421      	bmi.n	800b478 <__lo0bits+0x52>
 800b434:	0798      	lsls	r0, r3, #30
 800b436:	bf49      	itett	mi
 800b438:	085b      	lsrmi	r3, r3, #1
 800b43a:	089b      	lsrpl	r3, r3, #2
 800b43c:	2001      	movmi	r0, #1
 800b43e:	6013      	strmi	r3, [r2, #0]
 800b440:	bf5c      	itt	pl
 800b442:	6013      	strpl	r3, [r2, #0]
 800b444:	2002      	movpl	r0, #2
 800b446:	4770      	bx	lr
 800b448:	b299      	uxth	r1, r3
 800b44a:	b909      	cbnz	r1, 800b450 <__lo0bits+0x2a>
 800b44c:	0c1b      	lsrs	r3, r3, #16
 800b44e:	2010      	movs	r0, #16
 800b450:	b2d9      	uxtb	r1, r3
 800b452:	b909      	cbnz	r1, 800b458 <__lo0bits+0x32>
 800b454:	3008      	adds	r0, #8
 800b456:	0a1b      	lsrs	r3, r3, #8
 800b458:	0719      	lsls	r1, r3, #28
 800b45a:	bf04      	itt	eq
 800b45c:	091b      	lsreq	r3, r3, #4
 800b45e:	3004      	addeq	r0, #4
 800b460:	0799      	lsls	r1, r3, #30
 800b462:	bf04      	itt	eq
 800b464:	089b      	lsreq	r3, r3, #2
 800b466:	3002      	addeq	r0, #2
 800b468:	07d9      	lsls	r1, r3, #31
 800b46a:	d403      	bmi.n	800b474 <__lo0bits+0x4e>
 800b46c:	085b      	lsrs	r3, r3, #1
 800b46e:	f100 0001 	add.w	r0, r0, #1
 800b472:	d003      	beq.n	800b47c <__lo0bits+0x56>
 800b474:	6013      	str	r3, [r2, #0]
 800b476:	4770      	bx	lr
 800b478:	2000      	movs	r0, #0
 800b47a:	4770      	bx	lr
 800b47c:	2020      	movs	r0, #32
 800b47e:	4770      	bx	lr

0800b480 <__i2b>:
 800b480:	b510      	push	{r4, lr}
 800b482:	460c      	mov	r4, r1
 800b484:	2101      	movs	r1, #1
 800b486:	f7ff ff07 	bl	800b298 <_Balloc>
 800b48a:	4602      	mov	r2, r0
 800b48c:	b928      	cbnz	r0, 800b49a <__i2b+0x1a>
 800b48e:	4b05      	ldr	r3, [pc, #20]	@ (800b4a4 <__i2b+0x24>)
 800b490:	4805      	ldr	r0, [pc, #20]	@ (800b4a8 <__i2b+0x28>)
 800b492:	f240 1145 	movw	r1, #325	@ 0x145
 800b496:	f000 fd0b 	bl	800beb0 <__assert_func>
 800b49a:	2301      	movs	r3, #1
 800b49c:	6144      	str	r4, [r0, #20]
 800b49e:	6103      	str	r3, [r0, #16]
 800b4a0:	bd10      	pop	{r4, pc}
 800b4a2:	bf00      	nop
 800b4a4:	0800c444 	.word	0x0800c444
 800b4a8:	0800c455 	.word	0x0800c455

0800b4ac <__multiply>:
 800b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b0:	4617      	mov	r7, r2
 800b4b2:	690a      	ldr	r2, [r1, #16]
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	bfa8      	it	ge
 800b4ba:	463b      	movge	r3, r7
 800b4bc:	4689      	mov	r9, r1
 800b4be:	bfa4      	itt	ge
 800b4c0:	460f      	movge	r7, r1
 800b4c2:	4699      	movge	r9, r3
 800b4c4:	693d      	ldr	r5, [r7, #16]
 800b4c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	6879      	ldr	r1, [r7, #4]
 800b4ce:	eb05 060a 	add.w	r6, r5, sl
 800b4d2:	42b3      	cmp	r3, r6
 800b4d4:	b085      	sub	sp, #20
 800b4d6:	bfb8      	it	lt
 800b4d8:	3101      	addlt	r1, #1
 800b4da:	f7ff fedd 	bl	800b298 <_Balloc>
 800b4de:	b930      	cbnz	r0, 800b4ee <__multiply+0x42>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	4b41      	ldr	r3, [pc, #260]	@ (800b5e8 <__multiply+0x13c>)
 800b4e4:	4841      	ldr	r0, [pc, #260]	@ (800b5ec <__multiply+0x140>)
 800b4e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b4ea:	f000 fce1 	bl	800beb0 <__assert_func>
 800b4ee:	f100 0414 	add.w	r4, r0, #20
 800b4f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b4f6:	4623      	mov	r3, r4
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	4573      	cmp	r3, lr
 800b4fc:	d320      	bcc.n	800b540 <__multiply+0x94>
 800b4fe:	f107 0814 	add.w	r8, r7, #20
 800b502:	f109 0114 	add.w	r1, r9, #20
 800b506:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b50a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b50e:	9302      	str	r3, [sp, #8]
 800b510:	1beb      	subs	r3, r5, r7
 800b512:	3b15      	subs	r3, #21
 800b514:	f023 0303 	bic.w	r3, r3, #3
 800b518:	3304      	adds	r3, #4
 800b51a:	3715      	adds	r7, #21
 800b51c:	42bd      	cmp	r5, r7
 800b51e:	bf38      	it	cc
 800b520:	2304      	movcc	r3, #4
 800b522:	9301      	str	r3, [sp, #4]
 800b524:	9b02      	ldr	r3, [sp, #8]
 800b526:	9103      	str	r1, [sp, #12]
 800b528:	428b      	cmp	r3, r1
 800b52a:	d80c      	bhi.n	800b546 <__multiply+0x9a>
 800b52c:	2e00      	cmp	r6, #0
 800b52e:	dd03      	ble.n	800b538 <__multiply+0x8c>
 800b530:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b534:	2b00      	cmp	r3, #0
 800b536:	d055      	beq.n	800b5e4 <__multiply+0x138>
 800b538:	6106      	str	r6, [r0, #16]
 800b53a:	b005      	add	sp, #20
 800b53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b540:	f843 2b04 	str.w	r2, [r3], #4
 800b544:	e7d9      	b.n	800b4fa <__multiply+0x4e>
 800b546:	f8b1 a000 	ldrh.w	sl, [r1]
 800b54a:	f1ba 0f00 	cmp.w	sl, #0
 800b54e:	d01f      	beq.n	800b590 <__multiply+0xe4>
 800b550:	46c4      	mov	ip, r8
 800b552:	46a1      	mov	r9, r4
 800b554:	2700      	movs	r7, #0
 800b556:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b55a:	f8d9 3000 	ldr.w	r3, [r9]
 800b55e:	fa1f fb82 	uxth.w	fp, r2
 800b562:	b29b      	uxth	r3, r3
 800b564:	fb0a 330b 	mla	r3, sl, fp, r3
 800b568:	443b      	add	r3, r7
 800b56a:	f8d9 7000 	ldr.w	r7, [r9]
 800b56e:	0c12      	lsrs	r2, r2, #16
 800b570:	0c3f      	lsrs	r7, r7, #16
 800b572:	fb0a 7202 	mla	r2, sl, r2, r7
 800b576:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b580:	4565      	cmp	r5, ip
 800b582:	f849 3b04 	str.w	r3, [r9], #4
 800b586:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b58a:	d8e4      	bhi.n	800b556 <__multiply+0xaa>
 800b58c:	9b01      	ldr	r3, [sp, #4]
 800b58e:	50e7      	str	r7, [r4, r3]
 800b590:	9b03      	ldr	r3, [sp, #12]
 800b592:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b596:	3104      	adds	r1, #4
 800b598:	f1b9 0f00 	cmp.w	r9, #0
 800b59c:	d020      	beq.n	800b5e0 <__multiply+0x134>
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	4647      	mov	r7, r8
 800b5a2:	46a4      	mov	ip, r4
 800b5a4:	f04f 0a00 	mov.w	sl, #0
 800b5a8:	f8b7 b000 	ldrh.w	fp, [r7]
 800b5ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b5b0:	fb09 220b 	mla	r2, r9, fp, r2
 800b5b4:	4452      	add	r2, sl
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5bc:	f84c 3b04 	str.w	r3, [ip], #4
 800b5c0:	f857 3b04 	ldr.w	r3, [r7], #4
 800b5c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5c8:	f8bc 3000 	ldrh.w	r3, [ip]
 800b5cc:	fb09 330a 	mla	r3, r9, sl, r3
 800b5d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b5d4:	42bd      	cmp	r5, r7
 800b5d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5da:	d8e5      	bhi.n	800b5a8 <__multiply+0xfc>
 800b5dc:	9a01      	ldr	r2, [sp, #4]
 800b5de:	50a3      	str	r3, [r4, r2]
 800b5e0:	3404      	adds	r4, #4
 800b5e2:	e79f      	b.n	800b524 <__multiply+0x78>
 800b5e4:	3e01      	subs	r6, #1
 800b5e6:	e7a1      	b.n	800b52c <__multiply+0x80>
 800b5e8:	0800c444 	.word	0x0800c444
 800b5ec:	0800c455 	.word	0x0800c455

0800b5f0 <__pow5mult>:
 800b5f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5f4:	4615      	mov	r5, r2
 800b5f6:	f012 0203 	ands.w	r2, r2, #3
 800b5fa:	4607      	mov	r7, r0
 800b5fc:	460e      	mov	r6, r1
 800b5fe:	d007      	beq.n	800b610 <__pow5mult+0x20>
 800b600:	4c25      	ldr	r4, [pc, #148]	@ (800b698 <__pow5mult+0xa8>)
 800b602:	3a01      	subs	r2, #1
 800b604:	2300      	movs	r3, #0
 800b606:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b60a:	f7ff fea7 	bl	800b35c <__multadd>
 800b60e:	4606      	mov	r6, r0
 800b610:	10ad      	asrs	r5, r5, #2
 800b612:	d03d      	beq.n	800b690 <__pow5mult+0xa0>
 800b614:	69fc      	ldr	r4, [r7, #28]
 800b616:	b97c      	cbnz	r4, 800b638 <__pow5mult+0x48>
 800b618:	2010      	movs	r0, #16
 800b61a:	f7ff fd87 	bl	800b12c <malloc>
 800b61e:	4602      	mov	r2, r0
 800b620:	61f8      	str	r0, [r7, #28]
 800b622:	b928      	cbnz	r0, 800b630 <__pow5mult+0x40>
 800b624:	4b1d      	ldr	r3, [pc, #116]	@ (800b69c <__pow5mult+0xac>)
 800b626:	481e      	ldr	r0, [pc, #120]	@ (800b6a0 <__pow5mult+0xb0>)
 800b628:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b62c:	f000 fc40 	bl	800beb0 <__assert_func>
 800b630:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b634:	6004      	str	r4, [r0, #0]
 800b636:	60c4      	str	r4, [r0, #12]
 800b638:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b63c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b640:	b94c      	cbnz	r4, 800b656 <__pow5mult+0x66>
 800b642:	f240 2171 	movw	r1, #625	@ 0x271
 800b646:	4638      	mov	r0, r7
 800b648:	f7ff ff1a 	bl	800b480 <__i2b>
 800b64c:	2300      	movs	r3, #0
 800b64e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b652:	4604      	mov	r4, r0
 800b654:	6003      	str	r3, [r0, #0]
 800b656:	f04f 0900 	mov.w	r9, #0
 800b65a:	07eb      	lsls	r3, r5, #31
 800b65c:	d50a      	bpl.n	800b674 <__pow5mult+0x84>
 800b65e:	4631      	mov	r1, r6
 800b660:	4622      	mov	r2, r4
 800b662:	4638      	mov	r0, r7
 800b664:	f7ff ff22 	bl	800b4ac <__multiply>
 800b668:	4631      	mov	r1, r6
 800b66a:	4680      	mov	r8, r0
 800b66c:	4638      	mov	r0, r7
 800b66e:	f7ff fe53 	bl	800b318 <_Bfree>
 800b672:	4646      	mov	r6, r8
 800b674:	106d      	asrs	r5, r5, #1
 800b676:	d00b      	beq.n	800b690 <__pow5mult+0xa0>
 800b678:	6820      	ldr	r0, [r4, #0]
 800b67a:	b938      	cbnz	r0, 800b68c <__pow5mult+0x9c>
 800b67c:	4622      	mov	r2, r4
 800b67e:	4621      	mov	r1, r4
 800b680:	4638      	mov	r0, r7
 800b682:	f7ff ff13 	bl	800b4ac <__multiply>
 800b686:	6020      	str	r0, [r4, #0]
 800b688:	f8c0 9000 	str.w	r9, [r0]
 800b68c:	4604      	mov	r4, r0
 800b68e:	e7e4      	b.n	800b65a <__pow5mult+0x6a>
 800b690:	4630      	mov	r0, r6
 800b692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b696:	bf00      	nop
 800b698:	0800c508 	.word	0x0800c508
 800b69c:	0800c3d5 	.word	0x0800c3d5
 800b6a0:	0800c455 	.word	0x0800c455

0800b6a4 <__lshift>:
 800b6a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a8:	460c      	mov	r4, r1
 800b6aa:	6849      	ldr	r1, [r1, #4]
 800b6ac:	6923      	ldr	r3, [r4, #16]
 800b6ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6b2:	68a3      	ldr	r3, [r4, #8]
 800b6b4:	4607      	mov	r7, r0
 800b6b6:	4691      	mov	r9, r2
 800b6b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6bc:	f108 0601 	add.w	r6, r8, #1
 800b6c0:	42b3      	cmp	r3, r6
 800b6c2:	db0b      	blt.n	800b6dc <__lshift+0x38>
 800b6c4:	4638      	mov	r0, r7
 800b6c6:	f7ff fde7 	bl	800b298 <_Balloc>
 800b6ca:	4605      	mov	r5, r0
 800b6cc:	b948      	cbnz	r0, 800b6e2 <__lshift+0x3e>
 800b6ce:	4602      	mov	r2, r0
 800b6d0:	4b28      	ldr	r3, [pc, #160]	@ (800b774 <__lshift+0xd0>)
 800b6d2:	4829      	ldr	r0, [pc, #164]	@ (800b778 <__lshift+0xd4>)
 800b6d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b6d8:	f000 fbea 	bl	800beb0 <__assert_func>
 800b6dc:	3101      	adds	r1, #1
 800b6de:	005b      	lsls	r3, r3, #1
 800b6e0:	e7ee      	b.n	800b6c0 <__lshift+0x1c>
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	f100 0114 	add.w	r1, r0, #20
 800b6e8:	f100 0210 	add.w	r2, r0, #16
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	4553      	cmp	r3, sl
 800b6f0:	db33      	blt.n	800b75a <__lshift+0xb6>
 800b6f2:	6920      	ldr	r0, [r4, #16]
 800b6f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6f8:	f104 0314 	add.w	r3, r4, #20
 800b6fc:	f019 091f 	ands.w	r9, r9, #31
 800b700:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b704:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b708:	d02b      	beq.n	800b762 <__lshift+0xbe>
 800b70a:	f1c9 0e20 	rsb	lr, r9, #32
 800b70e:	468a      	mov	sl, r1
 800b710:	2200      	movs	r2, #0
 800b712:	6818      	ldr	r0, [r3, #0]
 800b714:	fa00 f009 	lsl.w	r0, r0, r9
 800b718:	4310      	orrs	r0, r2
 800b71a:	f84a 0b04 	str.w	r0, [sl], #4
 800b71e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b722:	459c      	cmp	ip, r3
 800b724:	fa22 f20e 	lsr.w	r2, r2, lr
 800b728:	d8f3      	bhi.n	800b712 <__lshift+0x6e>
 800b72a:	ebac 0304 	sub.w	r3, ip, r4
 800b72e:	3b15      	subs	r3, #21
 800b730:	f023 0303 	bic.w	r3, r3, #3
 800b734:	3304      	adds	r3, #4
 800b736:	f104 0015 	add.w	r0, r4, #21
 800b73a:	4560      	cmp	r0, ip
 800b73c:	bf88      	it	hi
 800b73e:	2304      	movhi	r3, #4
 800b740:	50ca      	str	r2, [r1, r3]
 800b742:	b10a      	cbz	r2, 800b748 <__lshift+0xa4>
 800b744:	f108 0602 	add.w	r6, r8, #2
 800b748:	3e01      	subs	r6, #1
 800b74a:	4638      	mov	r0, r7
 800b74c:	612e      	str	r6, [r5, #16]
 800b74e:	4621      	mov	r1, r4
 800b750:	f7ff fde2 	bl	800b318 <_Bfree>
 800b754:	4628      	mov	r0, r5
 800b756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b75a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b75e:	3301      	adds	r3, #1
 800b760:	e7c5      	b.n	800b6ee <__lshift+0x4a>
 800b762:	3904      	subs	r1, #4
 800b764:	f853 2b04 	ldr.w	r2, [r3], #4
 800b768:	f841 2f04 	str.w	r2, [r1, #4]!
 800b76c:	459c      	cmp	ip, r3
 800b76e:	d8f9      	bhi.n	800b764 <__lshift+0xc0>
 800b770:	e7ea      	b.n	800b748 <__lshift+0xa4>
 800b772:	bf00      	nop
 800b774:	0800c444 	.word	0x0800c444
 800b778:	0800c455 	.word	0x0800c455

0800b77c <__mcmp>:
 800b77c:	690a      	ldr	r2, [r1, #16]
 800b77e:	4603      	mov	r3, r0
 800b780:	6900      	ldr	r0, [r0, #16]
 800b782:	1a80      	subs	r0, r0, r2
 800b784:	b530      	push	{r4, r5, lr}
 800b786:	d10e      	bne.n	800b7a6 <__mcmp+0x2a>
 800b788:	3314      	adds	r3, #20
 800b78a:	3114      	adds	r1, #20
 800b78c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b790:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b794:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b798:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b79c:	4295      	cmp	r5, r2
 800b79e:	d003      	beq.n	800b7a8 <__mcmp+0x2c>
 800b7a0:	d205      	bcs.n	800b7ae <__mcmp+0x32>
 800b7a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7a6:	bd30      	pop	{r4, r5, pc}
 800b7a8:	42a3      	cmp	r3, r4
 800b7aa:	d3f3      	bcc.n	800b794 <__mcmp+0x18>
 800b7ac:	e7fb      	b.n	800b7a6 <__mcmp+0x2a>
 800b7ae:	2001      	movs	r0, #1
 800b7b0:	e7f9      	b.n	800b7a6 <__mcmp+0x2a>
	...

0800b7b4 <__mdiff>:
 800b7b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b8:	4689      	mov	r9, r1
 800b7ba:	4606      	mov	r6, r0
 800b7bc:	4611      	mov	r1, r2
 800b7be:	4648      	mov	r0, r9
 800b7c0:	4614      	mov	r4, r2
 800b7c2:	f7ff ffdb 	bl	800b77c <__mcmp>
 800b7c6:	1e05      	subs	r5, r0, #0
 800b7c8:	d112      	bne.n	800b7f0 <__mdiff+0x3c>
 800b7ca:	4629      	mov	r1, r5
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	f7ff fd63 	bl	800b298 <_Balloc>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	b928      	cbnz	r0, 800b7e2 <__mdiff+0x2e>
 800b7d6:	4b3f      	ldr	r3, [pc, #252]	@ (800b8d4 <__mdiff+0x120>)
 800b7d8:	f240 2137 	movw	r1, #567	@ 0x237
 800b7dc:	483e      	ldr	r0, [pc, #248]	@ (800b8d8 <__mdiff+0x124>)
 800b7de:	f000 fb67 	bl	800beb0 <__assert_func>
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b7e8:	4610      	mov	r0, r2
 800b7ea:	b003      	add	sp, #12
 800b7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f0:	bfbc      	itt	lt
 800b7f2:	464b      	movlt	r3, r9
 800b7f4:	46a1      	movlt	r9, r4
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b7fc:	bfba      	itte	lt
 800b7fe:	461c      	movlt	r4, r3
 800b800:	2501      	movlt	r5, #1
 800b802:	2500      	movge	r5, #0
 800b804:	f7ff fd48 	bl	800b298 <_Balloc>
 800b808:	4602      	mov	r2, r0
 800b80a:	b918      	cbnz	r0, 800b814 <__mdiff+0x60>
 800b80c:	4b31      	ldr	r3, [pc, #196]	@ (800b8d4 <__mdiff+0x120>)
 800b80e:	f240 2145 	movw	r1, #581	@ 0x245
 800b812:	e7e3      	b.n	800b7dc <__mdiff+0x28>
 800b814:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b818:	6926      	ldr	r6, [r4, #16]
 800b81a:	60c5      	str	r5, [r0, #12]
 800b81c:	f109 0310 	add.w	r3, r9, #16
 800b820:	f109 0514 	add.w	r5, r9, #20
 800b824:	f104 0e14 	add.w	lr, r4, #20
 800b828:	f100 0b14 	add.w	fp, r0, #20
 800b82c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b830:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b834:	9301      	str	r3, [sp, #4]
 800b836:	46d9      	mov	r9, fp
 800b838:	f04f 0c00 	mov.w	ip, #0
 800b83c:	9b01      	ldr	r3, [sp, #4]
 800b83e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b842:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	fa1f f38a 	uxth.w	r3, sl
 800b84c:	4619      	mov	r1, r3
 800b84e:	b283      	uxth	r3, r0
 800b850:	1acb      	subs	r3, r1, r3
 800b852:	0c00      	lsrs	r0, r0, #16
 800b854:	4463      	add	r3, ip
 800b856:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b85a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b85e:	b29b      	uxth	r3, r3
 800b860:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b864:	4576      	cmp	r6, lr
 800b866:	f849 3b04 	str.w	r3, [r9], #4
 800b86a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b86e:	d8e5      	bhi.n	800b83c <__mdiff+0x88>
 800b870:	1b33      	subs	r3, r6, r4
 800b872:	3b15      	subs	r3, #21
 800b874:	f023 0303 	bic.w	r3, r3, #3
 800b878:	3415      	adds	r4, #21
 800b87a:	3304      	adds	r3, #4
 800b87c:	42a6      	cmp	r6, r4
 800b87e:	bf38      	it	cc
 800b880:	2304      	movcc	r3, #4
 800b882:	441d      	add	r5, r3
 800b884:	445b      	add	r3, fp
 800b886:	461e      	mov	r6, r3
 800b888:	462c      	mov	r4, r5
 800b88a:	4544      	cmp	r4, r8
 800b88c:	d30e      	bcc.n	800b8ac <__mdiff+0xf8>
 800b88e:	f108 0103 	add.w	r1, r8, #3
 800b892:	1b49      	subs	r1, r1, r5
 800b894:	f021 0103 	bic.w	r1, r1, #3
 800b898:	3d03      	subs	r5, #3
 800b89a:	45a8      	cmp	r8, r5
 800b89c:	bf38      	it	cc
 800b89e:	2100      	movcc	r1, #0
 800b8a0:	440b      	add	r3, r1
 800b8a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8a6:	b191      	cbz	r1, 800b8ce <__mdiff+0x11a>
 800b8a8:	6117      	str	r7, [r2, #16]
 800b8aa:	e79d      	b.n	800b7e8 <__mdiff+0x34>
 800b8ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800b8b0:	46e6      	mov	lr, ip
 800b8b2:	0c08      	lsrs	r0, r1, #16
 800b8b4:	fa1c fc81 	uxtah	ip, ip, r1
 800b8b8:	4471      	add	r1, lr
 800b8ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b8be:	b289      	uxth	r1, r1
 800b8c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b8c4:	f846 1b04 	str.w	r1, [r6], #4
 800b8c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b8cc:	e7dd      	b.n	800b88a <__mdiff+0xd6>
 800b8ce:	3f01      	subs	r7, #1
 800b8d0:	e7e7      	b.n	800b8a2 <__mdiff+0xee>
 800b8d2:	bf00      	nop
 800b8d4:	0800c444 	.word	0x0800c444
 800b8d8:	0800c455 	.word	0x0800c455

0800b8dc <__d2b>:
 800b8dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8e0:	460f      	mov	r7, r1
 800b8e2:	2101      	movs	r1, #1
 800b8e4:	ec59 8b10 	vmov	r8, r9, d0
 800b8e8:	4616      	mov	r6, r2
 800b8ea:	f7ff fcd5 	bl	800b298 <_Balloc>
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	b930      	cbnz	r0, 800b900 <__d2b+0x24>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	4b23      	ldr	r3, [pc, #140]	@ (800b984 <__d2b+0xa8>)
 800b8f6:	4824      	ldr	r0, [pc, #144]	@ (800b988 <__d2b+0xac>)
 800b8f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800b8fc:	f000 fad8 	bl	800beb0 <__assert_func>
 800b900:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b904:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b908:	b10d      	cbz	r5, 800b90e <__d2b+0x32>
 800b90a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b90e:	9301      	str	r3, [sp, #4]
 800b910:	f1b8 0300 	subs.w	r3, r8, #0
 800b914:	d023      	beq.n	800b95e <__d2b+0x82>
 800b916:	4668      	mov	r0, sp
 800b918:	9300      	str	r3, [sp, #0]
 800b91a:	f7ff fd84 	bl	800b426 <__lo0bits>
 800b91e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b922:	b1d0      	cbz	r0, 800b95a <__d2b+0x7e>
 800b924:	f1c0 0320 	rsb	r3, r0, #32
 800b928:	fa02 f303 	lsl.w	r3, r2, r3
 800b92c:	430b      	orrs	r3, r1
 800b92e:	40c2      	lsrs	r2, r0
 800b930:	6163      	str	r3, [r4, #20]
 800b932:	9201      	str	r2, [sp, #4]
 800b934:	9b01      	ldr	r3, [sp, #4]
 800b936:	61a3      	str	r3, [r4, #24]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	bf0c      	ite	eq
 800b93c:	2201      	moveq	r2, #1
 800b93e:	2202      	movne	r2, #2
 800b940:	6122      	str	r2, [r4, #16]
 800b942:	b1a5      	cbz	r5, 800b96e <__d2b+0x92>
 800b944:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b948:	4405      	add	r5, r0
 800b94a:	603d      	str	r5, [r7, #0]
 800b94c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b950:	6030      	str	r0, [r6, #0]
 800b952:	4620      	mov	r0, r4
 800b954:	b003      	add	sp, #12
 800b956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b95a:	6161      	str	r1, [r4, #20]
 800b95c:	e7ea      	b.n	800b934 <__d2b+0x58>
 800b95e:	a801      	add	r0, sp, #4
 800b960:	f7ff fd61 	bl	800b426 <__lo0bits>
 800b964:	9b01      	ldr	r3, [sp, #4]
 800b966:	6163      	str	r3, [r4, #20]
 800b968:	3020      	adds	r0, #32
 800b96a:	2201      	movs	r2, #1
 800b96c:	e7e8      	b.n	800b940 <__d2b+0x64>
 800b96e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b972:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b976:	6038      	str	r0, [r7, #0]
 800b978:	6918      	ldr	r0, [r3, #16]
 800b97a:	f7ff fd35 	bl	800b3e8 <__hi0bits>
 800b97e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b982:	e7e5      	b.n	800b950 <__d2b+0x74>
 800b984:	0800c444 	.word	0x0800c444
 800b988:	0800c455 	.word	0x0800c455

0800b98c <__sfputc_r>:
 800b98c:	6893      	ldr	r3, [r2, #8]
 800b98e:	3b01      	subs	r3, #1
 800b990:	2b00      	cmp	r3, #0
 800b992:	b410      	push	{r4}
 800b994:	6093      	str	r3, [r2, #8]
 800b996:	da08      	bge.n	800b9aa <__sfputc_r+0x1e>
 800b998:	6994      	ldr	r4, [r2, #24]
 800b99a:	42a3      	cmp	r3, r4
 800b99c:	db01      	blt.n	800b9a2 <__sfputc_r+0x16>
 800b99e:	290a      	cmp	r1, #10
 800b9a0:	d103      	bne.n	800b9aa <__sfputc_r+0x1e>
 800b9a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9a6:	f000 b9df 	b.w	800bd68 <__swbuf_r>
 800b9aa:	6813      	ldr	r3, [r2, #0]
 800b9ac:	1c58      	adds	r0, r3, #1
 800b9ae:	6010      	str	r0, [r2, #0]
 800b9b0:	7019      	strb	r1, [r3, #0]
 800b9b2:	4608      	mov	r0, r1
 800b9b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9b8:	4770      	bx	lr

0800b9ba <__sfputs_r>:
 800b9ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9bc:	4606      	mov	r6, r0
 800b9be:	460f      	mov	r7, r1
 800b9c0:	4614      	mov	r4, r2
 800b9c2:	18d5      	adds	r5, r2, r3
 800b9c4:	42ac      	cmp	r4, r5
 800b9c6:	d101      	bne.n	800b9cc <__sfputs_r+0x12>
 800b9c8:	2000      	movs	r0, #0
 800b9ca:	e007      	b.n	800b9dc <__sfputs_r+0x22>
 800b9cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9d0:	463a      	mov	r2, r7
 800b9d2:	4630      	mov	r0, r6
 800b9d4:	f7ff ffda 	bl	800b98c <__sfputc_r>
 800b9d8:	1c43      	adds	r3, r0, #1
 800b9da:	d1f3      	bne.n	800b9c4 <__sfputs_r+0xa>
 800b9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b9e0 <_vfiprintf_r>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	460d      	mov	r5, r1
 800b9e6:	b09d      	sub	sp, #116	@ 0x74
 800b9e8:	4614      	mov	r4, r2
 800b9ea:	4698      	mov	r8, r3
 800b9ec:	4606      	mov	r6, r0
 800b9ee:	b118      	cbz	r0, 800b9f8 <_vfiprintf_r+0x18>
 800b9f0:	6a03      	ldr	r3, [r0, #32]
 800b9f2:	b90b      	cbnz	r3, 800b9f8 <_vfiprintf_r+0x18>
 800b9f4:	f7fe fbee 	bl	800a1d4 <__sinit>
 800b9f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9fa:	07d9      	lsls	r1, r3, #31
 800b9fc:	d405      	bmi.n	800ba0a <_vfiprintf_r+0x2a>
 800b9fe:	89ab      	ldrh	r3, [r5, #12]
 800ba00:	059a      	lsls	r2, r3, #22
 800ba02:	d402      	bmi.n	800ba0a <_vfiprintf_r+0x2a>
 800ba04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba06:	f7fe fcdc 	bl	800a3c2 <__retarget_lock_acquire_recursive>
 800ba0a:	89ab      	ldrh	r3, [r5, #12]
 800ba0c:	071b      	lsls	r3, r3, #28
 800ba0e:	d501      	bpl.n	800ba14 <_vfiprintf_r+0x34>
 800ba10:	692b      	ldr	r3, [r5, #16]
 800ba12:	b99b      	cbnz	r3, 800ba3c <_vfiprintf_r+0x5c>
 800ba14:	4629      	mov	r1, r5
 800ba16:	4630      	mov	r0, r6
 800ba18:	f000 f9e4 	bl	800bde4 <__swsetup_r>
 800ba1c:	b170      	cbz	r0, 800ba3c <_vfiprintf_r+0x5c>
 800ba1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba20:	07dc      	lsls	r4, r3, #31
 800ba22:	d504      	bpl.n	800ba2e <_vfiprintf_r+0x4e>
 800ba24:	f04f 30ff 	mov.w	r0, #4294967295
 800ba28:	b01d      	add	sp, #116	@ 0x74
 800ba2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba2e:	89ab      	ldrh	r3, [r5, #12]
 800ba30:	0598      	lsls	r0, r3, #22
 800ba32:	d4f7      	bmi.n	800ba24 <_vfiprintf_r+0x44>
 800ba34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba36:	f7fe fcc5 	bl	800a3c4 <__retarget_lock_release_recursive>
 800ba3a:	e7f3      	b.n	800ba24 <_vfiprintf_r+0x44>
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba40:	2320      	movs	r3, #32
 800ba42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba46:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba4a:	2330      	movs	r3, #48	@ 0x30
 800ba4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bbfc <_vfiprintf_r+0x21c>
 800ba50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba54:	f04f 0901 	mov.w	r9, #1
 800ba58:	4623      	mov	r3, r4
 800ba5a:	469a      	mov	sl, r3
 800ba5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba60:	b10a      	cbz	r2, 800ba66 <_vfiprintf_r+0x86>
 800ba62:	2a25      	cmp	r2, #37	@ 0x25
 800ba64:	d1f9      	bne.n	800ba5a <_vfiprintf_r+0x7a>
 800ba66:	ebba 0b04 	subs.w	fp, sl, r4
 800ba6a:	d00b      	beq.n	800ba84 <_vfiprintf_r+0xa4>
 800ba6c:	465b      	mov	r3, fp
 800ba6e:	4622      	mov	r2, r4
 800ba70:	4629      	mov	r1, r5
 800ba72:	4630      	mov	r0, r6
 800ba74:	f7ff ffa1 	bl	800b9ba <__sfputs_r>
 800ba78:	3001      	adds	r0, #1
 800ba7a:	f000 80a7 	beq.w	800bbcc <_vfiprintf_r+0x1ec>
 800ba7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba80:	445a      	add	r2, fp
 800ba82:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba84:	f89a 3000 	ldrb.w	r3, [sl]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	f000 809f 	beq.w	800bbcc <_vfiprintf_r+0x1ec>
 800ba8e:	2300      	movs	r3, #0
 800ba90:	f04f 32ff 	mov.w	r2, #4294967295
 800ba94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba98:	f10a 0a01 	add.w	sl, sl, #1
 800ba9c:	9304      	str	r3, [sp, #16]
 800ba9e:	9307      	str	r3, [sp, #28]
 800baa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800baa4:	931a      	str	r3, [sp, #104]	@ 0x68
 800baa6:	4654      	mov	r4, sl
 800baa8:	2205      	movs	r2, #5
 800baaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baae:	4853      	ldr	r0, [pc, #332]	@ (800bbfc <_vfiprintf_r+0x21c>)
 800bab0:	f7f4 fb66 	bl	8000180 <memchr>
 800bab4:	9a04      	ldr	r2, [sp, #16]
 800bab6:	b9d8      	cbnz	r0, 800baf0 <_vfiprintf_r+0x110>
 800bab8:	06d1      	lsls	r1, r2, #27
 800baba:	bf44      	itt	mi
 800babc:	2320      	movmi	r3, #32
 800babe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bac2:	0713      	lsls	r3, r2, #28
 800bac4:	bf44      	itt	mi
 800bac6:	232b      	movmi	r3, #43	@ 0x2b
 800bac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bacc:	f89a 3000 	ldrb.w	r3, [sl]
 800bad0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bad2:	d015      	beq.n	800bb00 <_vfiprintf_r+0x120>
 800bad4:	9a07      	ldr	r2, [sp, #28]
 800bad6:	4654      	mov	r4, sl
 800bad8:	2000      	movs	r0, #0
 800bada:	f04f 0c0a 	mov.w	ip, #10
 800bade:	4621      	mov	r1, r4
 800bae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bae4:	3b30      	subs	r3, #48	@ 0x30
 800bae6:	2b09      	cmp	r3, #9
 800bae8:	d94b      	bls.n	800bb82 <_vfiprintf_r+0x1a2>
 800baea:	b1b0      	cbz	r0, 800bb1a <_vfiprintf_r+0x13a>
 800baec:	9207      	str	r2, [sp, #28]
 800baee:	e014      	b.n	800bb1a <_vfiprintf_r+0x13a>
 800baf0:	eba0 0308 	sub.w	r3, r0, r8
 800baf4:	fa09 f303 	lsl.w	r3, r9, r3
 800baf8:	4313      	orrs	r3, r2
 800bafa:	9304      	str	r3, [sp, #16]
 800bafc:	46a2      	mov	sl, r4
 800bafe:	e7d2      	b.n	800baa6 <_vfiprintf_r+0xc6>
 800bb00:	9b03      	ldr	r3, [sp, #12]
 800bb02:	1d19      	adds	r1, r3, #4
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	9103      	str	r1, [sp, #12]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	bfbb      	ittet	lt
 800bb0c:	425b      	neglt	r3, r3
 800bb0e:	f042 0202 	orrlt.w	r2, r2, #2
 800bb12:	9307      	strge	r3, [sp, #28]
 800bb14:	9307      	strlt	r3, [sp, #28]
 800bb16:	bfb8      	it	lt
 800bb18:	9204      	strlt	r2, [sp, #16]
 800bb1a:	7823      	ldrb	r3, [r4, #0]
 800bb1c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb1e:	d10a      	bne.n	800bb36 <_vfiprintf_r+0x156>
 800bb20:	7863      	ldrb	r3, [r4, #1]
 800bb22:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb24:	d132      	bne.n	800bb8c <_vfiprintf_r+0x1ac>
 800bb26:	9b03      	ldr	r3, [sp, #12]
 800bb28:	1d1a      	adds	r2, r3, #4
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	9203      	str	r2, [sp, #12]
 800bb2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb32:	3402      	adds	r4, #2
 800bb34:	9305      	str	r3, [sp, #20]
 800bb36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bc0c <_vfiprintf_r+0x22c>
 800bb3a:	7821      	ldrb	r1, [r4, #0]
 800bb3c:	2203      	movs	r2, #3
 800bb3e:	4650      	mov	r0, sl
 800bb40:	f7f4 fb1e 	bl	8000180 <memchr>
 800bb44:	b138      	cbz	r0, 800bb56 <_vfiprintf_r+0x176>
 800bb46:	9b04      	ldr	r3, [sp, #16]
 800bb48:	eba0 000a 	sub.w	r0, r0, sl
 800bb4c:	2240      	movs	r2, #64	@ 0x40
 800bb4e:	4082      	lsls	r2, r0
 800bb50:	4313      	orrs	r3, r2
 800bb52:	3401      	adds	r4, #1
 800bb54:	9304      	str	r3, [sp, #16]
 800bb56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb5a:	4829      	ldr	r0, [pc, #164]	@ (800bc00 <_vfiprintf_r+0x220>)
 800bb5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb60:	2206      	movs	r2, #6
 800bb62:	f7f4 fb0d 	bl	8000180 <memchr>
 800bb66:	2800      	cmp	r0, #0
 800bb68:	d03f      	beq.n	800bbea <_vfiprintf_r+0x20a>
 800bb6a:	4b26      	ldr	r3, [pc, #152]	@ (800bc04 <_vfiprintf_r+0x224>)
 800bb6c:	bb1b      	cbnz	r3, 800bbb6 <_vfiprintf_r+0x1d6>
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	3307      	adds	r3, #7
 800bb72:	f023 0307 	bic.w	r3, r3, #7
 800bb76:	3308      	adds	r3, #8
 800bb78:	9303      	str	r3, [sp, #12]
 800bb7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb7c:	443b      	add	r3, r7
 800bb7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb80:	e76a      	b.n	800ba58 <_vfiprintf_r+0x78>
 800bb82:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb86:	460c      	mov	r4, r1
 800bb88:	2001      	movs	r0, #1
 800bb8a:	e7a8      	b.n	800bade <_vfiprintf_r+0xfe>
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	3401      	adds	r4, #1
 800bb90:	9305      	str	r3, [sp, #20]
 800bb92:	4619      	mov	r1, r3
 800bb94:	f04f 0c0a 	mov.w	ip, #10
 800bb98:	4620      	mov	r0, r4
 800bb9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb9e:	3a30      	subs	r2, #48	@ 0x30
 800bba0:	2a09      	cmp	r2, #9
 800bba2:	d903      	bls.n	800bbac <_vfiprintf_r+0x1cc>
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d0c6      	beq.n	800bb36 <_vfiprintf_r+0x156>
 800bba8:	9105      	str	r1, [sp, #20]
 800bbaa:	e7c4      	b.n	800bb36 <_vfiprintf_r+0x156>
 800bbac:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbb0:	4604      	mov	r4, r0
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e7f0      	b.n	800bb98 <_vfiprintf_r+0x1b8>
 800bbb6:	ab03      	add	r3, sp, #12
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	462a      	mov	r2, r5
 800bbbc:	4b12      	ldr	r3, [pc, #72]	@ (800bc08 <_vfiprintf_r+0x228>)
 800bbbe:	a904      	add	r1, sp, #16
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	f7fd fec5 	bl	8009950 <_printf_float>
 800bbc6:	4607      	mov	r7, r0
 800bbc8:	1c78      	adds	r0, r7, #1
 800bbca:	d1d6      	bne.n	800bb7a <_vfiprintf_r+0x19a>
 800bbcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbce:	07d9      	lsls	r1, r3, #31
 800bbd0:	d405      	bmi.n	800bbde <_vfiprintf_r+0x1fe>
 800bbd2:	89ab      	ldrh	r3, [r5, #12]
 800bbd4:	059a      	lsls	r2, r3, #22
 800bbd6:	d402      	bmi.n	800bbde <_vfiprintf_r+0x1fe>
 800bbd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbda:	f7fe fbf3 	bl	800a3c4 <__retarget_lock_release_recursive>
 800bbde:	89ab      	ldrh	r3, [r5, #12]
 800bbe0:	065b      	lsls	r3, r3, #25
 800bbe2:	f53f af1f 	bmi.w	800ba24 <_vfiprintf_r+0x44>
 800bbe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bbe8:	e71e      	b.n	800ba28 <_vfiprintf_r+0x48>
 800bbea:	ab03      	add	r3, sp, #12
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	462a      	mov	r2, r5
 800bbf0:	4b05      	ldr	r3, [pc, #20]	@ (800bc08 <_vfiprintf_r+0x228>)
 800bbf2:	a904      	add	r1, sp, #16
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f7fe f943 	bl	8009e80 <_printf_i>
 800bbfa:	e7e4      	b.n	800bbc6 <_vfiprintf_r+0x1e6>
 800bbfc:	0800c4ae 	.word	0x0800c4ae
 800bc00:	0800c4b8 	.word	0x0800c4b8
 800bc04:	08009951 	.word	0x08009951
 800bc08:	0800b9bb 	.word	0x0800b9bb
 800bc0c:	0800c4b4 	.word	0x0800c4b4

0800bc10 <__sflush_r>:
 800bc10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc18:	0716      	lsls	r6, r2, #28
 800bc1a:	4605      	mov	r5, r0
 800bc1c:	460c      	mov	r4, r1
 800bc1e:	d454      	bmi.n	800bcca <__sflush_r+0xba>
 800bc20:	684b      	ldr	r3, [r1, #4]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	dc02      	bgt.n	800bc2c <__sflush_r+0x1c>
 800bc26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	dd48      	ble.n	800bcbe <__sflush_r+0xae>
 800bc2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc2e:	2e00      	cmp	r6, #0
 800bc30:	d045      	beq.n	800bcbe <__sflush_r+0xae>
 800bc32:	2300      	movs	r3, #0
 800bc34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc38:	682f      	ldr	r7, [r5, #0]
 800bc3a:	6a21      	ldr	r1, [r4, #32]
 800bc3c:	602b      	str	r3, [r5, #0]
 800bc3e:	d030      	beq.n	800bca2 <__sflush_r+0x92>
 800bc40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc42:	89a3      	ldrh	r3, [r4, #12]
 800bc44:	0759      	lsls	r1, r3, #29
 800bc46:	d505      	bpl.n	800bc54 <__sflush_r+0x44>
 800bc48:	6863      	ldr	r3, [r4, #4]
 800bc4a:	1ad2      	subs	r2, r2, r3
 800bc4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc4e:	b10b      	cbz	r3, 800bc54 <__sflush_r+0x44>
 800bc50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc52:	1ad2      	subs	r2, r2, r3
 800bc54:	2300      	movs	r3, #0
 800bc56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc58:	6a21      	ldr	r1, [r4, #32]
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	47b0      	blx	r6
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	89a3      	ldrh	r3, [r4, #12]
 800bc62:	d106      	bne.n	800bc72 <__sflush_r+0x62>
 800bc64:	6829      	ldr	r1, [r5, #0]
 800bc66:	291d      	cmp	r1, #29
 800bc68:	d82b      	bhi.n	800bcc2 <__sflush_r+0xb2>
 800bc6a:	4a2a      	ldr	r2, [pc, #168]	@ (800bd14 <__sflush_r+0x104>)
 800bc6c:	40ca      	lsrs	r2, r1
 800bc6e:	07d6      	lsls	r6, r2, #31
 800bc70:	d527      	bpl.n	800bcc2 <__sflush_r+0xb2>
 800bc72:	2200      	movs	r2, #0
 800bc74:	6062      	str	r2, [r4, #4]
 800bc76:	04d9      	lsls	r1, r3, #19
 800bc78:	6922      	ldr	r2, [r4, #16]
 800bc7a:	6022      	str	r2, [r4, #0]
 800bc7c:	d504      	bpl.n	800bc88 <__sflush_r+0x78>
 800bc7e:	1c42      	adds	r2, r0, #1
 800bc80:	d101      	bne.n	800bc86 <__sflush_r+0x76>
 800bc82:	682b      	ldr	r3, [r5, #0]
 800bc84:	b903      	cbnz	r3, 800bc88 <__sflush_r+0x78>
 800bc86:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc8a:	602f      	str	r7, [r5, #0]
 800bc8c:	b1b9      	cbz	r1, 800bcbe <__sflush_r+0xae>
 800bc8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc92:	4299      	cmp	r1, r3
 800bc94:	d002      	beq.n	800bc9c <__sflush_r+0x8c>
 800bc96:	4628      	mov	r0, r5
 800bc98:	f7ff f9fe 	bl	800b098 <_free_r>
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bca0:	e00d      	b.n	800bcbe <__sflush_r+0xae>
 800bca2:	2301      	movs	r3, #1
 800bca4:	4628      	mov	r0, r5
 800bca6:	47b0      	blx	r6
 800bca8:	4602      	mov	r2, r0
 800bcaa:	1c50      	adds	r0, r2, #1
 800bcac:	d1c9      	bne.n	800bc42 <__sflush_r+0x32>
 800bcae:	682b      	ldr	r3, [r5, #0]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d0c6      	beq.n	800bc42 <__sflush_r+0x32>
 800bcb4:	2b1d      	cmp	r3, #29
 800bcb6:	d001      	beq.n	800bcbc <__sflush_r+0xac>
 800bcb8:	2b16      	cmp	r3, #22
 800bcba:	d11e      	bne.n	800bcfa <__sflush_r+0xea>
 800bcbc:	602f      	str	r7, [r5, #0]
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	e022      	b.n	800bd08 <__sflush_r+0xf8>
 800bcc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcc6:	b21b      	sxth	r3, r3
 800bcc8:	e01b      	b.n	800bd02 <__sflush_r+0xf2>
 800bcca:	690f      	ldr	r7, [r1, #16]
 800bccc:	2f00      	cmp	r7, #0
 800bcce:	d0f6      	beq.n	800bcbe <__sflush_r+0xae>
 800bcd0:	0793      	lsls	r3, r2, #30
 800bcd2:	680e      	ldr	r6, [r1, #0]
 800bcd4:	bf08      	it	eq
 800bcd6:	694b      	ldreq	r3, [r1, #20]
 800bcd8:	600f      	str	r7, [r1, #0]
 800bcda:	bf18      	it	ne
 800bcdc:	2300      	movne	r3, #0
 800bcde:	eba6 0807 	sub.w	r8, r6, r7
 800bce2:	608b      	str	r3, [r1, #8]
 800bce4:	f1b8 0f00 	cmp.w	r8, #0
 800bce8:	dde9      	ble.n	800bcbe <__sflush_r+0xae>
 800bcea:	6a21      	ldr	r1, [r4, #32]
 800bcec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bcee:	4643      	mov	r3, r8
 800bcf0:	463a      	mov	r2, r7
 800bcf2:	4628      	mov	r0, r5
 800bcf4:	47b0      	blx	r6
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	dc08      	bgt.n	800bd0c <__sflush_r+0xfc>
 800bcfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd02:	81a3      	strh	r3, [r4, #12]
 800bd04:	f04f 30ff 	mov.w	r0, #4294967295
 800bd08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd0c:	4407      	add	r7, r0
 800bd0e:	eba8 0800 	sub.w	r8, r8, r0
 800bd12:	e7e7      	b.n	800bce4 <__sflush_r+0xd4>
 800bd14:	20400001 	.word	0x20400001

0800bd18 <_fflush_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	690b      	ldr	r3, [r1, #16]
 800bd1c:	4605      	mov	r5, r0
 800bd1e:	460c      	mov	r4, r1
 800bd20:	b913      	cbnz	r3, 800bd28 <_fflush_r+0x10>
 800bd22:	2500      	movs	r5, #0
 800bd24:	4628      	mov	r0, r5
 800bd26:	bd38      	pop	{r3, r4, r5, pc}
 800bd28:	b118      	cbz	r0, 800bd32 <_fflush_r+0x1a>
 800bd2a:	6a03      	ldr	r3, [r0, #32]
 800bd2c:	b90b      	cbnz	r3, 800bd32 <_fflush_r+0x1a>
 800bd2e:	f7fe fa51 	bl	800a1d4 <__sinit>
 800bd32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d0f3      	beq.n	800bd22 <_fflush_r+0xa>
 800bd3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd3c:	07d0      	lsls	r0, r2, #31
 800bd3e:	d404      	bmi.n	800bd4a <_fflush_r+0x32>
 800bd40:	0599      	lsls	r1, r3, #22
 800bd42:	d402      	bmi.n	800bd4a <_fflush_r+0x32>
 800bd44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd46:	f7fe fb3c 	bl	800a3c2 <__retarget_lock_acquire_recursive>
 800bd4a:	4628      	mov	r0, r5
 800bd4c:	4621      	mov	r1, r4
 800bd4e:	f7ff ff5f 	bl	800bc10 <__sflush_r>
 800bd52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd54:	07da      	lsls	r2, r3, #31
 800bd56:	4605      	mov	r5, r0
 800bd58:	d4e4      	bmi.n	800bd24 <_fflush_r+0xc>
 800bd5a:	89a3      	ldrh	r3, [r4, #12]
 800bd5c:	059b      	lsls	r3, r3, #22
 800bd5e:	d4e1      	bmi.n	800bd24 <_fflush_r+0xc>
 800bd60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd62:	f7fe fb2f 	bl	800a3c4 <__retarget_lock_release_recursive>
 800bd66:	e7dd      	b.n	800bd24 <_fflush_r+0xc>

0800bd68 <__swbuf_r>:
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	460e      	mov	r6, r1
 800bd6c:	4614      	mov	r4, r2
 800bd6e:	4605      	mov	r5, r0
 800bd70:	b118      	cbz	r0, 800bd7a <__swbuf_r+0x12>
 800bd72:	6a03      	ldr	r3, [r0, #32]
 800bd74:	b90b      	cbnz	r3, 800bd7a <__swbuf_r+0x12>
 800bd76:	f7fe fa2d 	bl	800a1d4 <__sinit>
 800bd7a:	69a3      	ldr	r3, [r4, #24]
 800bd7c:	60a3      	str	r3, [r4, #8]
 800bd7e:	89a3      	ldrh	r3, [r4, #12]
 800bd80:	071a      	lsls	r2, r3, #28
 800bd82:	d501      	bpl.n	800bd88 <__swbuf_r+0x20>
 800bd84:	6923      	ldr	r3, [r4, #16]
 800bd86:	b943      	cbnz	r3, 800bd9a <__swbuf_r+0x32>
 800bd88:	4621      	mov	r1, r4
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f000 f82a 	bl	800bde4 <__swsetup_r>
 800bd90:	b118      	cbz	r0, 800bd9a <__swbuf_r+0x32>
 800bd92:	f04f 37ff 	mov.w	r7, #4294967295
 800bd96:	4638      	mov	r0, r7
 800bd98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd9a:	6823      	ldr	r3, [r4, #0]
 800bd9c:	6922      	ldr	r2, [r4, #16]
 800bd9e:	1a98      	subs	r0, r3, r2
 800bda0:	6963      	ldr	r3, [r4, #20]
 800bda2:	b2f6      	uxtb	r6, r6
 800bda4:	4283      	cmp	r3, r0
 800bda6:	4637      	mov	r7, r6
 800bda8:	dc05      	bgt.n	800bdb6 <__swbuf_r+0x4e>
 800bdaa:	4621      	mov	r1, r4
 800bdac:	4628      	mov	r0, r5
 800bdae:	f7ff ffb3 	bl	800bd18 <_fflush_r>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	d1ed      	bne.n	800bd92 <__swbuf_r+0x2a>
 800bdb6:	68a3      	ldr	r3, [r4, #8]
 800bdb8:	3b01      	subs	r3, #1
 800bdba:	60a3      	str	r3, [r4, #8]
 800bdbc:	6823      	ldr	r3, [r4, #0]
 800bdbe:	1c5a      	adds	r2, r3, #1
 800bdc0:	6022      	str	r2, [r4, #0]
 800bdc2:	701e      	strb	r6, [r3, #0]
 800bdc4:	6962      	ldr	r2, [r4, #20]
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d004      	beq.n	800bdd6 <__swbuf_r+0x6e>
 800bdcc:	89a3      	ldrh	r3, [r4, #12]
 800bdce:	07db      	lsls	r3, r3, #31
 800bdd0:	d5e1      	bpl.n	800bd96 <__swbuf_r+0x2e>
 800bdd2:	2e0a      	cmp	r6, #10
 800bdd4:	d1df      	bne.n	800bd96 <__swbuf_r+0x2e>
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	4628      	mov	r0, r5
 800bdda:	f7ff ff9d 	bl	800bd18 <_fflush_r>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d0d9      	beq.n	800bd96 <__swbuf_r+0x2e>
 800bde2:	e7d6      	b.n	800bd92 <__swbuf_r+0x2a>

0800bde4 <__swsetup_r>:
 800bde4:	b538      	push	{r3, r4, r5, lr}
 800bde6:	4b29      	ldr	r3, [pc, #164]	@ (800be8c <__swsetup_r+0xa8>)
 800bde8:	4605      	mov	r5, r0
 800bdea:	6818      	ldr	r0, [r3, #0]
 800bdec:	460c      	mov	r4, r1
 800bdee:	b118      	cbz	r0, 800bdf8 <__swsetup_r+0x14>
 800bdf0:	6a03      	ldr	r3, [r0, #32]
 800bdf2:	b90b      	cbnz	r3, 800bdf8 <__swsetup_r+0x14>
 800bdf4:	f7fe f9ee 	bl	800a1d4 <__sinit>
 800bdf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdfc:	0719      	lsls	r1, r3, #28
 800bdfe:	d422      	bmi.n	800be46 <__swsetup_r+0x62>
 800be00:	06da      	lsls	r2, r3, #27
 800be02:	d407      	bmi.n	800be14 <__swsetup_r+0x30>
 800be04:	2209      	movs	r2, #9
 800be06:	602a      	str	r2, [r5, #0]
 800be08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be0c:	81a3      	strh	r3, [r4, #12]
 800be0e:	f04f 30ff 	mov.w	r0, #4294967295
 800be12:	e033      	b.n	800be7c <__swsetup_r+0x98>
 800be14:	0758      	lsls	r0, r3, #29
 800be16:	d512      	bpl.n	800be3e <__swsetup_r+0x5a>
 800be18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be1a:	b141      	cbz	r1, 800be2e <__swsetup_r+0x4a>
 800be1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be20:	4299      	cmp	r1, r3
 800be22:	d002      	beq.n	800be2a <__swsetup_r+0x46>
 800be24:	4628      	mov	r0, r5
 800be26:	f7ff f937 	bl	800b098 <_free_r>
 800be2a:	2300      	movs	r3, #0
 800be2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be34:	81a3      	strh	r3, [r4, #12]
 800be36:	2300      	movs	r3, #0
 800be38:	6063      	str	r3, [r4, #4]
 800be3a:	6923      	ldr	r3, [r4, #16]
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	89a3      	ldrh	r3, [r4, #12]
 800be40:	f043 0308 	orr.w	r3, r3, #8
 800be44:	81a3      	strh	r3, [r4, #12]
 800be46:	6923      	ldr	r3, [r4, #16]
 800be48:	b94b      	cbnz	r3, 800be5e <__swsetup_r+0x7a>
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be54:	d003      	beq.n	800be5e <__swsetup_r+0x7a>
 800be56:	4621      	mov	r1, r4
 800be58:	4628      	mov	r0, r5
 800be5a:	f000 f8b3 	bl	800bfc4 <__smakebuf_r>
 800be5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be62:	f013 0201 	ands.w	r2, r3, #1
 800be66:	d00a      	beq.n	800be7e <__swsetup_r+0x9a>
 800be68:	2200      	movs	r2, #0
 800be6a:	60a2      	str	r2, [r4, #8]
 800be6c:	6962      	ldr	r2, [r4, #20]
 800be6e:	4252      	negs	r2, r2
 800be70:	61a2      	str	r2, [r4, #24]
 800be72:	6922      	ldr	r2, [r4, #16]
 800be74:	b942      	cbnz	r2, 800be88 <__swsetup_r+0xa4>
 800be76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be7a:	d1c5      	bne.n	800be08 <__swsetup_r+0x24>
 800be7c:	bd38      	pop	{r3, r4, r5, pc}
 800be7e:	0799      	lsls	r1, r3, #30
 800be80:	bf58      	it	pl
 800be82:	6962      	ldrpl	r2, [r4, #20]
 800be84:	60a2      	str	r2, [r4, #8]
 800be86:	e7f4      	b.n	800be72 <__swsetup_r+0x8e>
 800be88:	2000      	movs	r0, #0
 800be8a:	e7f7      	b.n	800be7c <__swsetup_r+0x98>
 800be8c:	20000030 	.word	0x20000030

0800be90 <_sbrk_r>:
 800be90:	b538      	push	{r3, r4, r5, lr}
 800be92:	4d06      	ldr	r5, [pc, #24]	@ (800beac <_sbrk_r+0x1c>)
 800be94:	2300      	movs	r3, #0
 800be96:	4604      	mov	r4, r0
 800be98:	4608      	mov	r0, r1
 800be9a:	602b      	str	r3, [r5, #0]
 800be9c:	f7f6 fd58 	bl	8002950 <_sbrk>
 800bea0:	1c43      	adds	r3, r0, #1
 800bea2:	d102      	bne.n	800beaa <_sbrk_r+0x1a>
 800bea4:	682b      	ldr	r3, [r5, #0]
 800bea6:	b103      	cbz	r3, 800beaa <_sbrk_r+0x1a>
 800bea8:	6023      	str	r3, [r4, #0]
 800beaa:	bd38      	pop	{r3, r4, r5, pc}
 800beac:	20000708 	.word	0x20000708

0800beb0 <__assert_func>:
 800beb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800beb2:	4614      	mov	r4, r2
 800beb4:	461a      	mov	r2, r3
 800beb6:	4b09      	ldr	r3, [pc, #36]	@ (800bedc <__assert_func+0x2c>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4605      	mov	r5, r0
 800bebc:	68d8      	ldr	r0, [r3, #12]
 800bebe:	b14c      	cbz	r4, 800bed4 <__assert_func+0x24>
 800bec0:	4b07      	ldr	r3, [pc, #28]	@ (800bee0 <__assert_func+0x30>)
 800bec2:	9100      	str	r1, [sp, #0]
 800bec4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bec8:	4906      	ldr	r1, [pc, #24]	@ (800bee4 <__assert_func+0x34>)
 800beca:	462b      	mov	r3, r5
 800becc:	f000 f842 	bl	800bf54 <fiprintf>
 800bed0:	f000 f8d6 	bl	800c080 <abort>
 800bed4:	4b04      	ldr	r3, [pc, #16]	@ (800bee8 <__assert_func+0x38>)
 800bed6:	461c      	mov	r4, r3
 800bed8:	e7f3      	b.n	800bec2 <__assert_func+0x12>
 800beda:	bf00      	nop
 800bedc:	20000030 	.word	0x20000030
 800bee0:	0800c4c9 	.word	0x0800c4c9
 800bee4:	0800c4d6 	.word	0x0800c4d6
 800bee8:	0800c504 	.word	0x0800c504

0800beec <_calloc_r>:
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	fba1 5402 	umull	r5, r4, r1, r2
 800bef2:	b934      	cbnz	r4, 800bf02 <_calloc_r+0x16>
 800bef4:	4629      	mov	r1, r5
 800bef6:	f7ff f943 	bl	800b180 <_malloc_r>
 800befa:	4606      	mov	r6, r0
 800befc:	b928      	cbnz	r0, 800bf0a <_calloc_r+0x1e>
 800befe:	4630      	mov	r0, r6
 800bf00:	bd70      	pop	{r4, r5, r6, pc}
 800bf02:	220c      	movs	r2, #12
 800bf04:	6002      	str	r2, [r0, #0]
 800bf06:	2600      	movs	r6, #0
 800bf08:	e7f9      	b.n	800befe <_calloc_r+0x12>
 800bf0a:	462a      	mov	r2, r5
 800bf0c:	4621      	mov	r1, r4
 800bf0e:	f7fe f9da 	bl	800a2c6 <memset>
 800bf12:	e7f4      	b.n	800befe <_calloc_r+0x12>

0800bf14 <__ascii_mbtowc>:
 800bf14:	b082      	sub	sp, #8
 800bf16:	b901      	cbnz	r1, 800bf1a <__ascii_mbtowc+0x6>
 800bf18:	a901      	add	r1, sp, #4
 800bf1a:	b142      	cbz	r2, 800bf2e <__ascii_mbtowc+0x1a>
 800bf1c:	b14b      	cbz	r3, 800bf32 <__ascii_mbtowc+0x1e>
 800bf1e:	7813      	ldrb	r3, [r2, #0]
 800bf20:	600b      	str	r3, [r1, #0]
 800bf22:	7812      	ldrb	r2, [r2, #0]
 800bf24:	1e10      	subs	r0, r2, #0
 800bf26:	bf18      	it	ne
 800bf28:	2001      	movne	r0, #1
 800bf2a:	b002      	add	sp, #8
 800bf2c:	4770      	bx	lr
 800bf2e:	4610      	mov	r0, r2
 800bf30:	e7fb      	b.n	800bf2a <__ascii_mbtowc+0x16>
 800bf32:	f06f 0001 	mvn.w	r0, #1
 800bf36:	e7f8      	b.n	800bf2a <__ascii_mbtowc+0x16>

0800bf38 <__ascii_wctomb>:
 800bf38:	4603      	mov	r3, r0
 800bf3a:	4608      	mov	r0, r1
 800bf3c:	b141      	cbz	r1, 800bf50 <__ascii_wctomb+0x18>
 800bf3e:	2aff      	cmp	r2, #255	@ 0xff
 800bf40:	d904      	bls.n	800bf4c <__ascii_wctomb+0x14>
 800bf42:	228a      	movs	r2, #138	@ 0x8a
 800bf44:	601a      	str	r2, [r3, #0]
 800bf46:	f04f 30ff 	mov.w	r0, #4294967295
 800bf4a:	4770      	bx	lr
 800bf4c:	700a      	strb	r2, [r1, #0]
 800bf4e:	2001      	movs	r0, #1
 800bf50:	4770      	bx	lr
	...

0800bf54 <fiprintf>:
 800bf54:	b40e      	push	{r1, r2, r3}
 800bf56:	b503      	push	{r0, r1, lr}
 800bf58:	4601      	mov	r1, r0
 800bf5a:	ab03      	add	r3, sp, #12
 800bf5c:	4805      	ldr	r0, [pc, #20]	@ (800bf74 <fiprintf+0x20>)
 800bf5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf62:	6800      	ldr	r0, [r0, #0]
 800bf64:	9301      	str	r3, [sp, #4]
 800bf66:	f7ff fd3b 	bl	800b9e0 <_vfiprintf_r>
 800bf6a:	b002      	add	sp, #8
 800bf6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf70:	b003      	add	sp, #12
 800bf72:	4770      	bx	lr
 800bf74:	20000030 	.word	0x20000030

0800bf78 <__swhatbuf_r>:
 800bf78:	b570      	push	{r4, r5, r6, lr}
 800bf7a:	460c      	mov	r4, r1
 800bf7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf80:	2900      	cmp	r1, #0
 800bf82:	b096      	sub	sp, #88	@ 0x58
 800bf84:	4615      	mov	r5, r2
 800bf86:	461e      	mov	r6, r3
 800bf88:	da0d      	bge.n	800bfa6 <__swhatbuf_r+0x2e>
 800bf8a:	89a3      	ldrh	r3, [r4, #12]
 800bf8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf90:	f04f 0100 	mov.w	r1, #0
 800bf94:	bf14      	ite	ne
 800bf96:	2340      	movne	r3, #64	@ 0x40
 800bf98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	6031      	str	r1, [r6, #0]
 800bfa0:	602b      	str	r3, [r5, #0]
 800bfa2:	b016      	add	sp, #88	@ 0x58
 800bfa4:	bd70      	pop	{r4, r5, r6, pc}
 800bfa6:	466a      	mov	r2, sp
 800bfa8:	f000 f848 	bl	800c03c <_fstat_r>
 800bfac:	2800      	cmp	r0, #0
 800bfae:	dbec      	blt.n	800bf8a <__swhatbuf_r+0x12>
 800bfb0:	9901      	ldr	r1, [sp, #4]
 800bfb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bfb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bfba:	4259      	negs	r1, r3
 800bfbc:	4159      	adcs	r1, r3
 800bfbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfc2:	e7eb      	b.n	800bf9c <__swhatbuf_r+0x24>

0800bfc4 <__smakebuf_r>:
 800bfc4:	898b      	ldrh	r3, [r1, #12]
 800bfc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfc8:	079d      	lsls	r5, r3, #30
 800bfca:	4606      	mov	r6, r0
 800bfcc:	460c      	mov	r4, r1
 800bfce:	d507      	bpl.n	800bfe0 <__smakebuf_r+0x1c>
 800bfd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bfd4:	6023      	str	r3, [r4, #0]
 800bfd6:	6123      	str	r3, [r4, #16]
 800bfd8:	2301      	movs	r3, #1
 800bfda:	6163      	str	r3, [r4, #20]
 800bfdc:	b003      	add	sp, #12
 800bfde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfe0:	ab01      	add	r3, sp, #4
 800bfe2:	466a      	mov	r2, sp
 800bfe4:	f7ff ffc8 	bl	800bf78 <__swhatbuf_r>
 800bfe8:	9f00      	ldr	r7, [sp, #0]
 800bfea:	4605      	mov	r5, r0
 800bfec:	4639      	mov	r1, r7
 800bfee:	4630      	mov	r0, r6
 800bff0:	f7ff f8c6 	bl	800b180 <_malloc_r>
 800bff4:	b948      	cbnz	r0, 800c00a <__smakebuf_r+0x46>
 800bff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bffa:	059a      	lsls	r2, r3, #22
 800bffc:	d4ee      	bmi.n	800bfdc <__smakebuf_r+0x18>
 800bffe:	f023 0303 	bic.w	r3, r3, #3
 800c002:	f043 0302 	orr.w	r3, r3, #2
 800c006:	81a3      	strh	r3, [r4, #12]
 800c008:	e7e2      	b.n	800bfd0 <__smakebuf_r+0xc>
 800c00a:	89a3      	ldrh	r3, [r4, #12]
 800c00c:	6020      	str	r0, [r4, #0]
 800c00e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c012:	81a3      	strh	r3, [r4, #12]
 800c014:	9b01      	ldr	r3, [sp, #4]
 800c016:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c01a:	b15b      	cbz	r3, 800c034 <__smakebuf_r+0x70>
 800c01c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c020:	4630      	mov	r0, r6
 800c022:	f000 f81d 	bl	800c060 <_isatty_r>
 800c026:	b128      	cbz	r0, 800c034 <__smakebuf_r+0x70>
 800c028:	89a3      	ldrh	r3, [r4, #12]
 800c02a:	f023 0303 	bic.w	r3, r3, #3
 800c02e:	f043 0301 	orr.w	r3, r3, #1
 800c032:	81a3      	strh	r3, [r4, #12]
 800c034:	89a3      	ldrh	r3, [r4, #12]
 800c036:	431d      	orrs	r5, r3
 800c038:	81a5      	strh	r5, [r4, #12]
 800c03a:	e7cf      	b.n	800bfdc <__smakebuf_r+0x18>

0800c03c <_fstat_r>:
 800c03c:	b538      	push	{r3, r4, r5, lr}
 800c03e:	4d07      	ldr	r5, [pc, #28]	@ (800c05c <_fstat_r+0x20>)
 800c040:	2300      	movs	r3, #0
 800c042:	4604      	mov	r4, r0
 800c044:	4608      	mov	r0, r1
 800c046:	4611      	mov	r1, r2
 800c048:	602b      	str	r3, [r5, #0]
 800c04a:	f7f6 fc59 	bl	8002900 <_fstat>
 800c04e:	1c43      	adds	r3, r0, #1
 800c050:	d102      	bne.n	800c058 <_fstat_r+0x1c>
 800c052:	682b      	ldr	r3, [r5, #0]
 800c054:	b103      	cbz	r3, 800c058 <_fstat_r+0x1c>
 800c056:	6023      	str	r3, [r4, #0]
 800c058:	bd38      	pop	{r3, r4, r5, pc}
 800c05a:	bf00      	nop
 800c05c:	20000708 	.word	0x20000708

0800c060 <_isatty_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	4d06      	ldr	r5, [pc, #24]	@ (800c07c <_isatty_r+0x1c>)
 800c064:	2300      	movs	r3, #0
 800c066:	4604      	mov	r4, r0
 800c068:	4608      	mov	r0, r1
 800c06a:	602b      	str	r3, [r5, #0]
 800c06c:	f7f6 fc58 	bl	8002920 <_isatty>
 800c070:	1c43      	adds	r3, r0, #1
 800c072:	d102      	bne.n	800c07a <_isatty_r+0x1a>
 800c074:	682b      	ldr	r3, [r5, #0]
 800c076:	b103      	cbz	r3, 800c07a <_isatty_r+0x1a>
 800c078:	6023      	str	r3, [r4, #0]
 800c07a:	bd38      	pop	{r3, r4, r5, pc}
 800c07c:	20000708 	.word	0x20000708

0800c080 <abort>:
 800c080:	b508      	push	{r3, lr}
 800c082:	2006      	movs	r0, #6
 800c084:	f000 f82c 	bl	800c0e0 <raise>
 800c088:	2001      	movs	r0, #1
 800c08a:	f7f6 fbe9 	bl	8002860 <_exit>

0800c08e <_raise_r>:
 800c08e:	291f      	cmp	r1, #31
 800c090:	b538      	push	{r3, r4, r5, lr}
 800c092:	4605      	mov	r5, r0
 800c094:	460c      	mov	r4, r1
 800c096:	d904      	bls.n	800c0a2 <_raise_r+0x14>
 800c098:	2316      	movs	r3, #22
 800c09a:	6003      	str	r3, [r0, #0]
 800c09c:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a0:	bd38      	pop	{r3, r4, r5, pc}
 800c0a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c0a4:	b112      	cbz	r2, 800c0ac <_raise_r+0x1e>
 800c0a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0aa:	b94b      	cbnz	r3, 800c0c0 <_raise_r+0x32>
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	f000 f831 	bl	800c114 <_getpid_r>
 800c0b2:	4622      	mov	r2, r4
 800c0b4:	4601      	mov	r1, r0
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0bc:	f000 b818 	b.w	800c0f0 <_kill_r>
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d00a      	beq.n	800c0da <_raise_r+0x4c>
 800c0c4:	1c59      	adds	r1, r3, #1
 800c0c6:	d103      	bne.n	800c0d0 <_raise_r+0x42>
 800c0c8:	2316      	movs	r3, #22
 800c0ca:	6003      	str	r3, [r0, #0]
 800c0cc:	2001      	movs	r0, #1
 800c0ce:	e7e7      	b.n	800c0a0 <_raise_r+0x12>
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	4798      	blx	r3
 800c0da:	2000      	movs	r0, #0
 800c0dc:	e7e0      	b.n	800c0a0 <_raise_r+0x12>
	...

0800c0e0 <raise>:
 800c0e0:	4b02      	ldr	r3, [pc, #8]	@ (800c0ec <raise+0xc>)
 800c0e2:	4601      	mov	r1, r0
 800c0e4:	6818      	ldr	r0, [r3, #0]
 800c0e6:	f7ff bfd2 	b.w	800c08e <_raise_r>
 800c0ea:	bf00      	nop
 800c0ec:	20000030 	.word	0x20000030

0800c0f0 <_kill_r>:
 800c0f0:	b538      	push	{r3, r4, r5, lr}
 800c0f2:	4d07      	ldr	r5, [pc, #28]	@ (800c110 <_kill_r+0x20>)
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	4608      	mov	r0, r1
 800c0fa:	4611      	mov	r1, r2
 800c0fc:	602b      	str	r3, [r5, #0]
 800c0fe:	f7f6 fb9f 	bl	8002840 <_kill>
 800c102:	1c43      	adds	r3, r0, #1
 800c104:	d102      	bne.n	800c10c <_kill_r+0x1c>
 800c106:	682b      	ldr	r3, [r5, #0]
 800c108:	b103      	cbz	r3, 800c10c <_kill_r+0x1c>
 800c10a:	6023      	str	r3, [r4, #0]
 800c10c:	bd38      	pop	{r3, r4, r5, pc}
 800c10e:	bf00      	nop
 800c110:	20000708 	.word	0x20000708

0800c114 <_getpid_r>:
 800c114:	f7f6 bb8c 	b.w	8002830 <_getpid>

0800c118 <_init>:
 800c118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c11a:	bf00      	nop
 800c11c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c11e:	bc08      	pop	{r3}
 800c120:	469e      	mov	lr, r3
 800c122:	4770      	bx	lr

0800c124 <_fini>:
 800c124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c126:	bf00      	nop
 800c128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c12a:	bc08      	pop	{r3}
 800c12c:	469e      	mov	lr, r3
 800c12e:	4770      	bx	lr
