\hypertarget{_a_t91_s_a_m3_u4_8h_source}{}\doxysection{D\+:/\+Ei\+E/eiebook/\+AT91\+SAM3\+U4.h}

\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00001}00001 \textcolor{comment}{//  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00002}00002 \textcolor{comment}{//          ATMEL Microcontroller Software Support  -\/  ROUSSET  -\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00003}00003 \textcolor{comment}{//  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00004}00004 \textcolor{comment}{//  Copyright (c) 2008, Atmel Corporation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00005}00005 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00006}00006 \textcolor{comment}{//  All rights reserved.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00007}00007 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00008}00008 \textcolor{comment}{//  Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00009}00009 \textcolor{comment}{//  modification, are permitted provided that the following conditions are met:}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00010}00010 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00011}00011 \textcolor{comment}{//  -\/ Redistributions of source code must retain the above copyright notice,}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00012}00012 \textcolor{comment}{//  this list of conditions and the disclaimer below.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00013}00013 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00014}00014 \textcolor{comment}{//  Atmel's name may not be used to endorse or promote products derived from}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00015}00015 \textcolor{comment}{//  this software without specific prior written permission. }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00016}00016 \textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00017}00017 \textcolor{comment}{//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "{}AS IS"{} AND ANY EXPRESS OR}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00018}00018 \textcolor{comment}{//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00019}00019 \textcolor{comment}{//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-\/INFRINGEMENT ARE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00020}00020 \textcolor{comment}{//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00021}00021 \textcolor{comment}{//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00022}00022 \textcolor{comment}{//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00023}00023 \textcolor{comment}{//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00024}00024 \textcolor{comment}{//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00025}00025 \textcolor{comment}{//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00026}00026 \textcolor{comment}{//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00027}00027 \textcolor{comment}{//  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00028}00028 \textcolor{comment}{// File Name           : AT91SAM3U4.h}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00029}00029 \textcolor{comment}{// Object              : AT91SAM3U4 definitions}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00030}00030 \textcolor{comment}{// Generated           : AT91 SW Application Group  06/04/2009 (13:20:13)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00031}00031 \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00032}00032 \textcolor{comment}{// CVS Reference       : /AT91SAM3U4.pl/1.37/Wed May 27 12:18:53 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00033}00033 \textcolor{comment}{// CVS Reference       : /SYS\_SAM3U4.pl/1.4/Fri Oct 17 13:27:57 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00034}00034 \textcolor{comment}{// CVS Reference       : /HMATRIX2\_SAM3U4.pl/1.4/Tue May  5 11:28:12 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00035}00035 \textcolor{comment}{// CVS Reference       : /PMC\_SAM3U4.pl/1.7/Fri Oct 17 13:27:54 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00036}00036 \textcolor{comment}{// CVS Reference       : /EBI\_SAM9260.pl/1.1/Fri Sep 30 12:12:14 2005//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00037}00037 \textcolor{comment}{// CVS Reference       : /EFC2\_SAM3U4.pl/1.3/Mon Mar  2 10:12:06 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00038}00038 \textcolor{comment}{// CVS Reference       : /HSDRAMC1\_6100A.pl/1.2/Mon Aug  9 10:52:25 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00039}00039 \textcolor{comment}{// CVS Reference       : /HSMC4\_xxxx.pl/1.9/Fri Oct 17 13:27:56 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00040}00040 \textcolor{comment}{// CVS Reference       : /HECC\_6143A.pl/1.1/Wed Feb  9 17:16:57 2005//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00041}00041 \textcolor{comment}{// CVS Reference       : /CORTEX\_M3\_NVIC.pl/1.7/Tue Jan 27 16:16:24 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00042}00042 \textcolor{comment}{// CVS Reference       : /CORTEX\_M3\_MPU.pl/1.3/Fri Oct 17 13:27:48 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00043}00043 \textcolor{comment}{// CVS Reference       : /CORTEX\_M3.pl/1.1/Mon Sep 15 15:22:06 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00044}00044 \textcolor{comment}{// CVS Reference       : /PDC\_6074C.pl/1.2/Thu Feb  3 09:02:11 2005//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00045}00045 \textcolor{comment}{// CVS Reference       : /DBGU\_SAM3U4.pl/1.3/Tue May  5 11:28:09 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00046}00046 \textcolor{comment}{// CVS Reference       : /PIO3\_xxxx.pl/1.6/Mon Mar  9 10:43:37 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00047}00047 \textcolor{comment}{// CVS Reference       : /RSTC\_6098A.pl/1.4/Fri Oct 17 13:27:55 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00048}00048 \textcolor{comment}{// CVS Reference       : /SHDWC\_6122A.pl/1.3/Wed Oct  6 14:16:58 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00049}00049 \textcolor{comment}{// CVS Reference       : /SUPC\_SAM3U4.pl/1.2/Tue May  5 11:29:05 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00050}00050 \textcolor{comment}{// CVS Reference       : /RTTC\_6081A.pl/1.2/Thu Nov  4 13:57:22 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00051}00051 \textcolor{comment}{// CVS Reference       : /PITC\_6079A.pl/1.2/Thu Nov  4 13:56:22 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00052}00052 \textcolor{comment}{// CVS Reference       : /WDTC\_6080A.pl/1.3/Thu Nov  4 13:58:52 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00053}00053 \textcolor{comment}{// CVS Reference       : /TC\_6082A.pl/1.8/Fri Oct 17 13:27:58 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00054}00054 \textcolor{comment}{// CVS Reference       : /MCI\_6101F.pl/1.3/Fri Jan 23 09:15:32 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00055}00055 \textcolor{comment}{// CVS Reference       : /TWI\_6061B.pl/1.3/Fri Oct 17 13:27:59 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00056}00056 \textcolor{comment}{// CVS Reference       : /US\_6089J.pl/1.3/Fri Oct 17 13:27:59 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00057}00057 \textcolor{comment}{// CVS Reference       : /SSC\_SAM3U4.pl/1.1/Thu Jun  4 09:02:35 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00058}00058 \textcolor{comment}{// CVS Reference       : /SPI2.pl/1.5/Thu Jun  4 08:58:10 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00059}00059 \textcolor{comment}{// CVS Reference       : /PWM\_6343B\_V400.pl/1.3/Fri Oct 17 13:27:54 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00060}00060 \textcolor{comment}{// CVS Reference       : /HDMA\_SAM3U4.pl/1.4/Thu Jun  4 09:24:04 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00061}00061 \textcolor{comment}{// CVS Reference       : /UDPHS\_SAM9\_7ept6dma4iso.pl/1.4/Tue Jun 24 13:05:14 2008//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00062}00062 \textcolor{comment}{// CVS Reference       : /ADC\_SAM3UE.pl/1.4/Fri Feb 20 12:19:18 2009//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00063}00063 \textcolor{comment}{// CVS Reference       : /RTC\_1245D.pl/1.3/Fri Sep 17 14:01:31 2004//}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00064}00064 \textcolor{comment}{//  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00065}00065 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00066}00066 \textcolor{preprocessor}{\#ifndef AT91SAM3U4\_H}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00067}00067 \textcolor{preprocessor}{\#define AT91SAM3U4\_H}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00068}00068 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00069}00069 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00070}00070 \textcolor{keyword}{typedef} \textcolor{keyword}{volatile} \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} AT91\_REG;\textcolor{comment}{// Hardware register definition}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00071}00071 \textcolor{preprocessor}{\#define AT91\_CAST(a) (a)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00072}00072 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00073}00073 \textcolor{preprocessor}{\#define AT91\_CAST(a)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00074}00074 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00075}00075 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00076}00076 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00077}00077 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR System Peripherals}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00078}00078 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00079}00079 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00080}\mbox{\hyperlink{struct___a_t91_s___s_y_s}{00080}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___s_y_s}{\_AT91S\_SYS}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00081}00081     AT91\_REG     HSMC4\_CFG;     \textcolor{comment}{// Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00082}00082     AT91\_REG     HSMC4\_CTRL;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00083}00083     AT91\_REG     HSMC4\_SR;  \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00084}00084     AT91\_REG     HSMC4\_IER;     \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00085}00085     AT91\_REG     HSMC4\_IDR;     \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00086}00086     AT91\_REG     HSMC4\_IMR;     \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00087}00087     AT91\_REG     HSMC4\_ADDR;    \textcolor{comment}{// Address Cycle Zero Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00088}00088     AT91\_REG     HSMC4\_BANK;    \textcolor{comment}{// Bank Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00089}00089     AT91\_REG     HSMC4\_ECCCR;   \textcolor{comment}{// ECC reset register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00090}00090     AT91\_REG     HSMC4\_ECCCMD;  \textcolor{comment}{// ECC Page size register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00091}00091     AT91\_REG     HSMC4\_ECCSR1;  \textcolor{comment}{// ECC Status register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00092}00092     AT91\_REG     HSMC4\_ECCPR0;  \textcolor{comment}{// ECC Parity register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00093}00093     AT91\_REG     HSMC4\_ECCPR1;  \textcolor{comment}{// ECC Parity register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00094}00094     AT91\_REG     HSMC4\_ECCSR2;  \textcolor{comment}{// ECC Status register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00095}00095     AT91\_REG     HSMC4\_ECCPR2;  \textcolor{comment}{// ECC Parity register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00096}00096     AT91\_REG     HSMC4\_ECCPR3;  \textcolor{comment}{// ECC Parity register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00097}00097     AT91\_REG     HSMC4\_ECCPR4;  \textcolor{comment}{// ECC Parity register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00098}00098     AT91\_REG     HSMC4\_ECCPR5;  \textcolor{comment}{// ECC Parity register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00099}00099     AT91\_REG     HSMC4\_ECCPR6;  \textcolor{comment}{// ECC Parity register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00100}00100     AT91\_REG     HSMC4\_ECCPR7;  \textcolor{comment}{// ECC Parity register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00101}00101     AT91\_REG     HSMC4\_ECCPR8;  \textcolor{comment}{// ECC Parity register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00102}00102     AT91\_REG     HSMC4\_ECCPR9;  \textcolor{comment}{// ECC Parity register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00103}00103     AT91\_REG     HSMC4\_ECCPR10;     \textcolor{comment}{// ECC Parity register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00104}00104     AT91\_REG     HSMC4\_ECCPR11;     \textcolor{comment}{// ECC Parity register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00105}00105     AT91\_REG     HSMC4\_ECCPR12;     \textcolor{comment}{// ECC Parity register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00106}00106     AT91\_REG     HSMC4\_ECCPR13;     \textcolor{comment}{// ECC Parity register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00107}00107     AT91\_REG     HSMC4\_ECCPR14;     \textcolor{comment}{// ECC Parity register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00108}00108     AT91\_REG     HSMC4\_Eccpr15;     \textcolor{comment}{// ECC Parity register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00109}00109     AT91\_REG     Reserved0[40];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00110}00110     AT91\_REG     HSMC4\_OCMS;    \textcolor{comment}{// OCMS MODE register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00111}00111     AT91\_REG     HSMC4\_KEY1;    \textcolor{comment}{// KEY1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00112}00112     AT91\_REG     HSMC4\_KEY2;    \textcolor{comment}{// KEY2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00113}00113     AT91\_REG     Reserved1[50];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00114}00114     AT91\_REG     HSMC4\_WPCR;    \textcolor{comment}{// Write Protection Control register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00115}00115     AT91\_REG     HSMC4\_WPSR;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00116}00116     AT91\_REG     HSMC4\_ADDRSIZE;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00117}00117     AT91\_REG     HSMC4\_IPNAME1;     \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00118}00118     AT91\_REG     HSMC4\_IPNAME2;     \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00119}00119     AT91\_REG     HSMC4\_FEATURES;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00120}00120     AT91\_REG     HSMC4\_VER;     \textcolor{comment}{// HSMC4 Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00121}00121     AT91\_REG     HMATRIX\_MCFG0;     \textcolor{comment}{//  Master Configuration Register 0 : ARM I and D}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00122}00122     AT91\_REG     HMATRIX\_MCFG1;     \textcolor{comment}{//  Master Configuration Register 1 : ARM S}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00123}00123     AT91\_REG     HMATRIX\_MCFG2;     \textcolor{comment}{//  Master Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00124}00124     AT91\_REG     HMATRIX\_MCFG3;     \textcolor{comment}{//  Master Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00125}00125     AT91\_REG     HMATRIX\_MCFG4;     \textcolor{comment}{//  Master Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00126}00126     AT91\_REG     HMATRIX\_MCFG5;     \textcolor{comment}{//  Master Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00127}00127     AT91\_REG     HMATRIX\_MCFG6;     \textcolor{comment}{//  Master Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00128}00128     AT91\_REG     HMATRIX\_MCFG7;     \textcolor{comment}{//  Master Configuration Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00129}00129     AT91\_REG     Reserved2[8];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00130}00130     AT91\_REG     HMATRIX\_SCFG0;     \textcolor{comment}{//  Slave Configuration Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00131}00131     AT91\_REG     HMATRIX\_SCFG1;     \textcolor{comment}{//  Slave Configuration Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00132}00132     AT91\_REG     HMATRIX\_SCFG2;     \textcolor{comment}{//  Slave Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00133}00133     AT91\_REG     HMATRIX\_SCFG3;     \textcolor{comment}{//  Slave Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00134}00134     AT91\_REG     HMATRIX\_SCFG4;     \textcolor{comment}{//  Slave Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00135}00135     AT91\_REG     HMATRIX\_SCFG5;     \textcolor{comment}{//  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00136}00136     AT91\_REG     HMATRIX\_SCFG6;     \textcolor{comment}{//  Slave Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00137}00137     AT91\_REG     HMATRIX\_SCFG7;     \textcolor{comment}{//  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00138}00138     AT91\_REG     HMATRIX\_SCFG8;     \textcolor{comment}{//  Slave Configuration Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00139}00139     AT91\_REG     HMATRIX\_SCFG9;     \textcolor{comment}{//  Slave Configuration Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00140}00140     AT91\_REG     Reserved3[42];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00141}00141     AT91\_REG     HMATRIX\_SFR0 ;     \textcolor{comment}{//  Special Function Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00142}00142     AT91\_REG     HMATRIX\_SFR1 ;     \textcolor{comment}{//  Special Function Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00143}00143     AT91\_REG     HMATRIX\_SFR2 ;     \textcolor{comment}{//  Special Function Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00144}00144     AT91\_REG     HMATRIX\_SFR3 ;     \textcolor{comment}{//  Special Function Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00145}00145     AT91\_REG     HMATRIX\_SFR4 ;     \textcolor{comment}{//  Special Function Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00146}00146     AT91\_REG     HMATRIX\_SFR5 ;     \textcolor{comment}{//  Special Function Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00147}00147     AT91\_REG     HMATRIX\_SFR6 ;     \textcolor{comment}{//  Special Function Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00148}00148     AT91\_REG     HMATRIX\_SFR7 ;     \textcolor{comment}{//  Special Function Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00149}00149     AT91\_REG     HMATRIX\_SFR8 ;     \textcolor{comment}{//  Special Function Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00150}00150     AT91\_REG     HMATRIX\_SFR9 ;     \textcolor{comment}{//  Special Function Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00151}00151     AT91\_REG     HMATRIX\_SFR10;     \textcolor{comment}{//  Special Function Register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00152}00152     AT91\_REG     HMATRIX\_SFR11;     \textcolor{comment}{//  Special Function Register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00153}00153     AT91\_REG     HMATRIX\_SFR12;     \textcolor{comment}{//  Special Function Register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00154}00154     AT91\_REG     HMATRIX\_SFR13;     \textcolor{comment}{//  Special Function Register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00155}00155     AT91\_REG     HMATRIX\_SFR14;     \textcolor{comment}{//  Special Function Register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00156}00156     AT91\_REG     HMATRIX\_SFR15;     \textcolor{comment}{//  Special Function Register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00157}00157     AT91\_REG     Reserved4[39];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00158}00158     AT91\_REG     HMATRIX\_ADDRSIZE;  \textcolor{comment}{// HMATRIX2 ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00159}00159     AT91\_REG     HMATRIX\_IPNAME1;   \textcolor{comment}{// HMATRIX2 IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00160}00160     AT91\_REG     HMATRIX\_IPNAME2;   \textcolor{comment}{// HMATRIX2 IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00161}00161     AT91\_REG     HMATRIX\_FEATURES;  \textcolor{comment}{// HMATRIX2 FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00162}00162     AT91\_REG     HMATRIX\_VER;   \textcolor{comment}{// HMATRIX2 VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00163}00163     AT91\_REG     PMC\_SCER;  \textcolor{comment}{// System Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00164}00164     AT91\_REG     PMC\_SCDR;  \textcolor{comment}{// System Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00165}00165     AT91\_REG     PMC\_SCSR;  \textcolor{comment}{// System Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00166}00166     AT91\_REG     Reserved5[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00167}00167     AT91\_REG     PMC\_PCER;  \textcolor{comment}{// Peripheral Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00168}00168     AT91\_REG     PMC\_PCDR;  \textcolor{comment}{// Peripheral Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00169}00169     AT91\_REG     PMC\_PCSR;  \textcolor{comment}{// Peripheral Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00170}00170     AT91\_REG     PMC\_UCKR;  \textcolor{comment}{// UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00171}00171     AT91\_REG     PMC\_MOR;   \textcolor{comment}{// Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00172}00172     AT91\_REG     PMC\_MCFR;  \textcolor{comment}{// Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00173}00173     AT91\_REG     PMC\_PLLAR;     \textcolor{comment}{// PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00174}00174     AT91\_REG     Reserved6[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00175}00175     AT91\_REG     PMC\_MCKR;  \textcolor{comment}{// Master Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00176}00176     AT91\_REG     Reserved7[3];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00177}00177     AT91\_REG     PMC\_PCKR[8];   \textcolor{comment}{// Programmable Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00178}00178     AT91\_REG     PMC\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00179}00179     AT91\_REG     PMC\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00180}00180     AT91\_REG     PMC\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00181}00181     AT91\_REG     PMC\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00182}00182     AT91\_REG     PMC\_FSMR;  \textcolor{comment}{// Fast Startup Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00183}00183     AT91\_REG     PMC\_FSPR;  \textcolor{comment}{// Fast Startup Polarity Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00184}00184     AT91\_REG     PMC\_FOCR;  \textcolor{comment}{// Fault Output Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00185}00185     AT91\_REG     Reserved8[28];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00186}00186     AT91\_REG     PMC\_ADDRSIZE;  \textcolor{comment}{// PMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00187}00187     AT91\_REG     PMC\_IPNAME1;   \textcolor{comment}{// PMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00188}00188     AT91\_REG     PMC\_IPNAME2;   \textcolor{comment}{// PMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00189}00189     AT91\_REG     PMC\_FEATURES;  \textcolor{comment}{// PMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00190}00190     AT91\_REG     PMC\_VER;   \textcolor{comment}{// APMC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00191}00191     AT91\_REG     Reserved9[64];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00192}00192     AT91\_REG     DBGU\_CR;   \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00193}00193     AT91\_REG     DBGU\_MR;   \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00194}00194     AT91\_REG     DBGU\_IER;  \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00195}00195     AT91\_REG     DBGU\_IDR;  \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00196}00196     AT91\_REG     DBGU\_IMR;  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00197}00197     AT91\_REG     DBGU\_CSR;  \textcolor{comment}{// Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00198}00198     AT91\_REG     DBGU\_RHR;  \textcolor{comment}{// Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00199}00199     AT91\_REG     DBGU\_THR;  \textcolor{comment}{// Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00200}00200     AT91\_REG     DBGU\_BRGR;     \textcolor{comment}{// Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00201}00201     AT91\_REG     Reserved10[9];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00202}00202     AT91\_REG     DBGU\_FNTR;     \textcolor{comment}{// Force NTRST Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00203}00203     AT91\_REG     Reserved11[40];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00204}00204     AT91\_REG     DBGU\_ADDRSIZE;     \textcolor{comment}{// DBGU ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00205}00205     AT91\_REG     DBGU\_IPNAME1;  \textcolor{comment}{// DBGU IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00206}00206     AT91\_REG     DBGU\_IPNAME2;  \textcolor{comment}{// DBGU IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00207}00207     AT91\_REG     DBGU\_FEATURES;     \textcolor{comment}{// DBGU FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00208}00208     AT91\_REG     DBGU\_VER;  \textcolor{comment}{// DBGU VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00209}00209     AT91\_REG     DBGU\_RPR;  \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00210}00210     AT91\_REG     DBGU\_RCR;  \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00211}00211     AT91\_REG     DBGU\_TPR;  \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00212}00212     AT91\_REG     DBGU\_TCR;  \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00213}00213     AT91\_REG     DBGU\_RNPR;     \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00214}00214     AT91\_REG     DBGU\_RNCR;     \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00215}00215     AT91\_REG     DBGU\_TNPR;     \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00216}00216     AT91\_REG     DBGU\_TNCR;     \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00217}00217     AT91\_REG     DBGU\_PTCR;     \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00218}00218     AT91\_REG     DBGU\_PTSR;     \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00219}00219     AT91\_REG     Reserved12[6];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00220}00220     AT91\_REG     DBGU\_CIDR;     \textcolor{comment}{// Chip ID Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00221}00221     AT91\_REG     DBGU\_EXID;     \textcolor{comment}{// Chip ID Extension Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00222}00222     AT91\_REG     Reserved13[46];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00223}00223     AT91\_REG     EFC0\_FMR;  \textcolor{comment}{// EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00224}00224     AT91\_REG     EFC0\_FCR;  \textcolor{comment}{// EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00225}00225     AT91\_REG     EFC0\_FSR;  \textcolor{comment}{// EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00226}00226     AT91\_REG     EFC0\_FRR;  \textcolor{comment}{// EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00227}00227     AT91\_REG     Reserved14[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00228}00228     AT91\_REG     EFC0\_FVR;  \textcolor{comment}{// EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00229}00229     AT91\_REG     Reserved15[122];   \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00230}00230     AT91\_REG     EFC1\_FMR;  \textcolor{comment}{// EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00231}00231     AT91\_REG     EFC1\_FCR;  \textcolor{comment}{// EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00232}00232     AT91\_REG     EFC1\_FSR;  \textcolor{comment}{// EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00233}00233     AT91\_REG     EFC1\_FRR;  \textcolor{comment}{// EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00234}00234     AT91\_REG     Reserved16[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00235}00235     AT91\_REG     EFC1\_FVR;  \textcolor{comment}{// EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00236}00236     AT91\_REG     Reserved17[122];   \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00237}00237     AT91\_REG     PIOA\_PER;  \textcolor{comment}{// PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00238}00238     AT91\_REG     PIOA\_PDR;  \textcolor{comment}{// PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00239}00239     AT91\_REG     PIOA\_PSR;  \textcolor{comment}{// PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00240}00240     AT91\_REG     Reserved18[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00241}00241     AT91\_REG     PIOA\_OER;  \textcolor{comment}{// Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00242}00242     AT91\_REG     PIOA\_ODR;  \textcolor{comment}{// Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00243}00243     AT91\_REG     PIOA\_OSR;  \textcolor{comment}{// Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00244}00244     AT91\_REG     Reserved19[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00245}00245     AT91\_REG     PIOA\_IFER;     \textcolor{comment}{// Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00246}00246     AT91\_REG     PIOA\_IFDR;     \textcolor{comment}{// Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00247}00247     AT91\_REG     PIOA\_IFSR;     \textcolor{comment}{// Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00248}00248     AT91\_REG     Reserved20[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00249}00249     AT91\_REG     PIOA\_SODR;     \textcolor{comment}{// Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00250}00250     AT91\_REG     PIOA\_CODR;     \textcolor{comment}{// Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00251}00251     AT91\_REG     PIOA\_ODSR;     \textcolor{comment}{// Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00252}00252     AT91\_REG     PIOA\_PDSR;     \textcolor{comment}{// Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00253}00253     AT91\_REG     PIOA\_IER;  \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00254}00254     AT91\_REG     PIOA\_IDR;  \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00255}00255     AT91\_REG     PIOA\_IMR;  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00256}00256     AT91\_REG     PIOA\_ISR;  \textcolor{comment}{// Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00257}00257     AT91\_REG     PIOA\_MDER;     \textcolor{comment}{// Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00258}00258     AT91\_REG     PIOA\_MDDR;     \textcolor{comment}{// Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00259}00259     AT91\_REG     PIOA\_MDSR;     \textcolor{comment}{// Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00260}00260     AT91\_REG     Reserved21[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00261}00261     AT91\_REG     PIOA\_PPUDR;    \textcolor{comment}{// Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00262}00262     AT91\_REG     PIOA\_PPUER;    \textcolor{comment}{// Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00263}00263     AT91\_REG     PIOA\_PPUSR;    \textcolor{comment}{// Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00264}00264     AT91\_REG     Reserved22[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00265}00265     AT91\_REG     PIOA\_ABSR;     \textcolor{comment}{// Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00266}00266     AT91\_REG     Reserved23[3];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00267}00267     AT91\_REG     PIOA\_SCIFSR;   \textcolor{comment}{// System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00268}00268     AT91\_REG     PIOA\_DIFSR;    \textcolor{comment}{// Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00269}00269     AT91\_REG     PIOA\_IFDGSR;   \textcolor{comment}{// Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00270}00270     AT91\_REG     PIOA\_SCDR;     \textcolor{comment}{// Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00271}00271     AT91\_REG     Reserved24[4];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00272}00272     AT91\_REG     PIOA\_OWER;     \textcolor{comment}{// Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00273}00273     AT91\_REG     PIOA\_OWDR;     \textcolor{comment}{// Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00274}00274     AT91\_REG     PIOA\_OWSR;     \textcolor{comment}{// Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00275}00275     AT91\_REG     Reserved25[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00276}00276     AT91\_REG     PIOA\_AIMER;    \textcolor{comment}{// Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00277}00277     AT91\_REG     PIOA\_AIMDR;    \textcolor{comment}{// Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00278}00278     AT91\_REG     PIOA\_AIMMR;    \textcolor{comment}{// Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00279}00279     AT91\_REG     Reserved26[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00280}00280     AT91\_REG     PIOA\_ESR;  \textcolor{comment}{// Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00281}00281     AT91\_REG     PIOA\_LSR;  \textcolor{comment}{// Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00282}00282     AT91\_REG     PIOA\_ELSR;     \textcolor{comment}{// Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00283}00283     AT91\_REG     Reserved27[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00284}00284     AT91\_REG     PIOA\_FELLSR;   \textcolor{comment}{// Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00285}00285     AT91\_REG     PIOA\_REHLSR;   \textcolor{comment}{// Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00286}00286     AT91\_REG     PIOA\_FRLHSR;   \textcolor{comment}{// Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00287}00287     AT91\_REG     Reserved28[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00288}00288     AT91\_REG     PIOA\_LOCKSR;   \textcolor{comment}{// Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00289}00289     AT91\_REG     Reserved29[6];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00290}00290     AT91\_REG     PIOA\_VER;  \textcolor{comment}{// PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00291}00291     AT91\_REG     Reserved30[8];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00292}00292     AT91\_REG     PIOA\_KER;  \textcolor{comment}{// Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00293}00293     AT91\_REG     PIOA\_KRCR;     \textcolor{comment}{// Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00294}00294     AT91\_REG     PIOA\_KDR;  \textcolor{comment}{// Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00295}00295     AT91\_REG     Reserved31[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00296}00296     AT91\_REG     PIOA\_KIER;     \textcolor{comment}{// Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00297}00297     AT91\_REG     PIOA\_KIDR;     \textcolor{comment}{// Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00298}00298     AT91\_REG     PIOA\_KIMR;     \textcolor{comment}{// Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00299}00299     AT91\_REG     PIOA\_KSR;  \textcolor{comment}{// Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00300}00300     AT91\_REG     PIOA\_KKPR;     \textcolor{comment}{// Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00301}00301     AT91\_REG     PIOA\_KKRR;     \textcolor{comment}{// Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00302}00302     AT91\_REG     Reserved32[46];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00303}00303     AT91\_REG     PIOB\_PER;  \textcolor{comment}{// PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00304}00304     AT91\_REG     PIOB\_PDR;  \textcolor{comment}{// PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00305}00305     AT91\_REG     PIOB\_PSR;  \textcolor{comment}{// PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00306}00306     AT91\_REG     Reserved33[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00307}00307     AT91\_REG     PIOB\_OER;  \textcolor{comment}{// Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00308}00308     AT91\_REG     PIOB\_ODR;  \textcolor{comment}{// Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00309}00309     AT91\_REG     PIOB\_OSR;  \textcolor{comment}{// Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00310}00310     AT91\_REG     Reserved34[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00311}00311     AT91\_REG     PIOB\_IFER;     \textcolor{comment}{// Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00312}00312     AT91\_REG     PIOB\_IFDR;     \textcolor{comment}{// Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00313}00313     AT91\_REG     PIOB\_IFSR;     \textcolor{comment}{// Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00314}00314     AT91\_REG     Reserved35[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00315}00315     AT91\_REG     PIOB\_SODR;     \textcolor{comment}{// Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00316}00316     AT91\_REG     PIOB\_CODR;     \textcolor{comment}{// Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00317}00317     AT91\_REG     PIOB\_ODSR;     \textcolor{comment}{// Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00318}00318     AT91\_REG     PIOB\_PDSR;     \textcolor{comment}{// Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00319}00319     AT91\_REG     PIOB\_IER;  \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00320}00320     AT91\_REG     PIOB\_IDR;  \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00321}00321     AT91\_REG     PIOB\_IMR;  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00322}00322     AT91\_REG     PIOB\_ISR;  \textcolor{comment}{// Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00323}00323     AT91\_REG     PIOB\_MDER;     \textcolor{comment}{// Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00324}00324     AT91\_REG     PIOB\_MDDR;     \textcolor{comment}{// Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00325}00325     AT91\_REG     PIOB\_MDSR;     \textcolor{comment}{// Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00326}00326     AT91\_REG     Reserved36[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00327}00327     AT91\_REG     PIOB\_PPUDR;    \textcolor{comment}{// Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00328}00328     AT91\_REG     PIOB\_PPUER;    \textcolor{comment}{// Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00329}00329     AT91\_REG     PIOB\_PPUSR;    \textcolor{comment}{// Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00330}00330     AT91\_REG     Reserved37[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00331}00331     AT91\_REG     PIOB\_ABSR;     \textcolor{comment}{// Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00332}00332     AT91\_REG     Reserved38[3];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00333}00333     AT91\_REG     PIOB\_SCIFSR;   \textcolor{comment}{// System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00334}00334     AT91\_REG     PIOB\_DIFSR;    \textcolor{comment}{// Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00335}00335     AT91\_REG     PIOB\_IFDGSR;   \textcolor{comment}{// Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00336}00336     AT91\_REG     PIOB\_SCDR;     \textcolor{comment}{// Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00337}00337     AT91\_REG     Reserved39[4];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00338}00338     AT91\_REG     PIOB\_OWER;     \textcolor{comment}{// Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00339}00339     AT91\_REG     PIOB\_OWDR;     \textcolor{comment}{// Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00340}00340     AT91\_REG     PIOB\_OWSR;     \textcolor{comment}{// Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00341}00341     AT91\_REG     Reserved40[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00342}00342     AT91\_REG     PIOB\_AIMER;    \textcolor{comment}{// Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00343}00343     AT91\_REG     PIOB\_AIMDR;    \textcolor{comment}{// Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00344}00344     AT91\_REG     PIOB\_AIMMR;    \textcolor{comment}{// Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00345}00345     AT91\_REG     Reserved41[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00346}00346     AT91\_REG     PIOB\_ESR;  \textcolor{comment}{// Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00347}00347     AT91\_REG     PIOB\_LSR;  \textcolor{comment}{// Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00348}00348     AT91\_REG     PIOB\_ELSR;     \textcolor{comment}{// Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00349}00349     AT91\_REG     Reserved42[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00350}00350     AT91\_REG     PIOB\_FELLSR;   \textcolor{comment}{// Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00351}00351     AT91\_REG     PIOB\_REHLSR;   \textcolor{comment}{// Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00352}00352     AT91\_REG     PIOB\_FRLHSR;   \textcolor{comment}{// Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00353}00353     AT91\_REG     Reserved43[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00354}00354     AT91\_REG     PIOB\_LOCKSR;   \textcolor{comment}{// Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00355}00355     AT91\_REG     Reserved44[6];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00356}00356     AT91\_REG     PIOB\_VER;  \textcolor{comment}{// PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00357}00357     AT91\_REG     Reserved45[8];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00358}00358     AT91\_REG     PIOB\_KER;  \textcolor{comment}{// Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00359}00359     AT91\_REG     PIOB\_KRCR;     \textcolor{comment}{// Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00360}00360     AT91\_REG     PIOB\_KDR;  \textcolor{comment}{// Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00361}00361     AT91\_REG     Reserved46[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00362}00362     AT91\_REG     PIOB\_KIER;     \textcolor{comment}{// Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00363}00363     AT91\_REG     PIOB\_KIDR;     \textcolor{comment}{// Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00364}00364     AT91\_REG     PIOB\_KIMR;     \textcolor{comment}{// Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00365}00365     AT91\_REG     PIOB\_KSR;  \textcolor{comment}{// Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00366}00366     AT91\_REG     PIOB\_KKPR;     \textcolor{comment}{// Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00367}00367     AT91\_REG     PIOB\_KKRR;     \textcolor{comment}{// Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00368}00368     AT91\_REG     Reserved47[46];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00369}00369     AT91\_REG     PIOC\_PER;  \textcolor{comment}{// PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00370}00370     AT91\_REG     PIOC\_PDR;  \textcolor{comment}{// PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00371}00371     AT91\_REG     PIOC\_PSR;  \textcolor{comment}{// PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00372}00372     AT91\_REG     Reserved48[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00373}00373     AT91\_REG     PIOC\_OER;  \textcolor{comment}{// Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00374}00374     AT91\_REG     PIOC\_ODR;  \textcolor{comment}{// Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00375}00375     AT91\_REG     PIOC\_OSR;  \textcolor{comment}{// Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00376}00376     AT91\_REG     Reserved49[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00377}00377     AT91\_REG     PIOC\_IFER;     \textcolor{comment}{// Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00378}00378     AT91\_REG     PIOC\_IFDR;     \textcolor{comment}{// Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00379}00379     AT91\_REG     PIOC\_IFSR;     \textcolor{comment}{// Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00380}00380     AT91\_REG     Reserved50[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00381}00381     AT91\_REG     PIOC\_SODR;     \textcolor{comment}{// Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00382}00382     AT91\_REG     PIOC\_CODR;     \textcolor{comment}{// Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00383}00383     AT91\_REG     PIOC\_ODSR;     \textcolor{comment}{// Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00384}00384     AT91\_REG     PIOC\_PDSR;     \textcolor{comment}{// Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00385}00385     AT91\_REG     PIOC\_IER;  \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00386}00386     AT91\_REG     PIOC\_IDR;  \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00387}00387     AT91\_REG     PIOC\_IMR;  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00388}00388     AT91\_REG     PIOC\_ISR;  \textcolor{comment}{// Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00389}00389     AT91\_REG     PIOC\_MDER;     \textcolor{comment}{// Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00390}00390     AT91\_REG     PIOC\_MDDR;     \textcolor{comment}{// Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00391}00391     AT91\_REG     PIOC\_MDSR;     \textcolor{comment}{// Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00392}00392     AT91\_REG     Reserved51[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00393}00393     AT91\_REG     PIOC\_PPUDR;    \textcolor{comment}{// Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00394}00394     AT91\_REG     PIOC\_PPUER;    \textcolor{comment}{// Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00395}00395     AT91\_REG     PIOC\_PPUSR;    \textcolor{comment}{// Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00396}00396     AT91\_REG     Reserved52[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00397}00397     AT91\_REG     PIOC\_ABSR;     \textcolor{comment}{// Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00398}00398     AT91\_REG     Reserved53[3];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00399}00399     AT91\_REG     PIOC\_SCIFSR;   \textcolor{comment}{// System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00400}00400     AT91\_REG     PIOC\_DIFSR;    \textcolor{comment}{// Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00401}00401     AT91\_REG     PIOC\_IFDGSR;   \textcolor{comment}{// Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00402}00402     AT91\_REG     PIOC\_SCDR;     \textcolor{comment}{// Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00403}00403     AT91\_REG     Reserved54[4];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00404}00404     AT91\_REG     PIOC\_OWER;     \textcolor{comment}{// Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00405}00405     AT91\_REG     PIOC\_OWDR;     \textcolor{comment}{// Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00406}00406     AT91\_REG     PIOC\_OWSR;     \textcolor{comment}{// Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00407}00407     AT91\_REG     Reserved55[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00408}00408     AT91\_REG     PIOC\_AIMER;    \textcolor{comment}{// Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00409}00409     AT91\_REG     PIOC\_AIMDR;    \textcolor{comment}{// Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00410}00410     AT91\_REG     PIOC\_AIMMR;    \textcolor{comment}{// Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00411}00411     AT91\_REG     Reserved56[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00412}00412     AT91\_REG     PIOC\_ESR;  \textcolor{comment}{// Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00413}00413     AT91\_REG     PIOC\_LSR;  \textcolor{comment}{// Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00414}00414     AT91\_REG     PIOC\_ELSR;     \textcolor{comment}{// Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00415}00415     AT91\_REG     Reserved57[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00416}00416     AT91\_REG     PIOC\_FELLSR;   \textcolor{comment}{// Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00417}00417     AT91\_REG     PIOC\_REHLSR;   \textcolor{comment}{// Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00418}00418     AT91\_REG     PIOC\_FRLHSR;   \textcolor{comment}{// Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00419}00419     AT91\_REG     Reserved58[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00420}00420     AT91\_REG     PIOC\_LOCKSR;   \textcolor{comment}{// Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00421}00421     AT91\_REG     Reserved59[6];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00422}00422     AT91\_REG     PIOC\_VER;  \textcolor{comment}{// PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00423}00423     AT91\_REG     Reserved60[8];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00424}00424     AT91\_REG     PIOC\_KER;  \textcolor{comment}{// Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00425}00425     AT91\_REG     PIOC\_KRCR;     \textcolor{comment}{// Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00426}00426     AT91\_REG     PIOC\_KDR;  \textcolor{comment}{// Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00427}00427     AT91\_REG     Reserved61[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00428}00428     AT91\_REG     PIOC\_KIER;     \textcolor{comment}{// Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00429}00429     AT91\_REG     PIOC\_KIDR;     \textcolor{comment}{// Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00430}00430     AT91\_REG     PIOC\_KIMR;     \textcolor{comment}{// Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00431}00431     AT91\_REG     PIOC\_KSR;  \textcolor{comment}{// Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00432}00432     AT91\_REG     PIOC\_KKPR;     \textcolor{comment}{// Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00433}00433     AT91\_REG     PIOC\_KKRR;     \textcolor{comment}{// Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00434}00434     AT91\_REG     Reserved62[46];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00435}00435     AT91\_REG     RSTC\_RCR;  \textcolor{comment}{// Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00436}00436     AT91\_REG     RSTC\_RSR;  \textcolor{comment}{// Reset Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00437}00437     AT91\_REG     RSTC\_RMR;  \textcolor{comment}{// Reset Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00438}00438     AT91\_REG     Reserved63[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00439}00439     AT91\_REG SUPC\_CR;   \textcolor{comment}{// Supply Controller Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00440}00440     AT91\_REG SUPC\_SMMR; \textcolor{comment}{// Supply Controller Supply Monitor Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00441}00441     AT91\_REG SUPC\_MR;   \textcolor{comment}{// Supply Controller Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00442}00442     AT91\_REG SUPC\_WUMR; \textcolor{comment}{// Supply Controller Wake Up Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00443}00443     AT91\_REG SUPC\_WUIR; \textcolor{comment}{// Supply Controller Wake Up Inputs Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00444}00444     AT91\_REG SUPC\_SR;   \textcolor{comment}{// Supply Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00445}00445     AT91\_REG     Reserved64[2];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00446}00446     AT91\_REG     RTTC\_RTMR;     \textcolor{comment}{// Real-\/time Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00447}00447     AT91\_REG     RTTC\_RTAR;     \textcolor{comment}{// Real-\/time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00448}00448     AT91\_REG     RTTC\_RTVR;     \textcolor{comment}{// Real-\/time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00449}00449     AT91\_REG     RTTC\_RTSR;     \textcolor{comment}{// Real-\/time Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00450}00450     AT91\_REG     Reserved65[4];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00451}00451     AT91\_REG     WDTC\_WDCR;     \textcolor{comment}{// Watchdog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00452}00452     AT91\_REG     WDTC\_WDMR;     \textcolor{comment}{// Watchdog Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00453}00453     AT91\_REG     WDTC\_WDSR;     \textcolor{comment}{// Watchdog Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00454}00454     AT91\_REG     Reserved66[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00455}00455     AT91\_REG     RTC\_CR;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00456}00456     AT91\_REG     RTC\_MR;    \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00457}00457     AT91\_REG     RTC\_TIMR;  \textcolor{comment}{// Time Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00458}00458     AT91\_REG     RTC\_CALR;  \textcolor{comment}{// Calendar Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00459}00459     AT91\_REG     RTC\_TIMALR;    \textcolor{comment}{// Time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00460}00460     AT91\_REG     RTC\_CALALR;    \textcolor{comment}{// Calendar Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00461}00461     AT91\_REG     RTC\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00462}00462     AT91\_REG     RTC\_SCCR;  \textcolor{comment}{// Status Clear Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00463}00463     AT91\_REG     RTC\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00464}00464     AT91\_REG     RTC\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00465}00465     AT91\_REG     RTC\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00466}00466     AT91\_REG     RTC\_VER;   \textcolor{comment}{// Valid Entry Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00467}00467     AT91\_REG     SYS\_GPBR[8];   \textcolor{comment}{// General Purpose Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00468}00468     AT91\_REG     Reserved67[19];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00469}00469     AT91\_REG     RSTC\_VER;  \textcolor{comment}{// Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00470}00470 \} \mbox{\hyperlink{struct___a_t91_s___s_y_s}{AT91S\_SYS}}, *\mbox{\hyperlink{struct___a_t91_s___s_y_s}{AT91PS\_SYS}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00471}00471 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00472}00472 \textcolor{preprocessor}{\#define GPBR            (AT91\_CAST(AT91\_REG *)  0x00001290) }\textcolor{comment}{// (GPBR) General Purpose Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00473}00473 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00474}00474 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00475}00475 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ GPBR : (SYS Offset: 0x1290) GPBR General Purpose Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00476}00476 \textcolor{preprocessor}{\#define AT91C\_GPBR\_GPRV       (0x0 <<  0) }\textcolor{comment}{// (SYS) General Purpose Register Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00477}00477 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00478}00478 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00479}00479 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR HSMC4 Chip Select interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00480}00480 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00481}00481 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00482}\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4___c_s}{00482}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4___c_s}{\_AT91S\_HSMC4\_CS}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00483}00483     AT91\_REG     HSMC4\_SETUP;   \textcolor{comment}{// Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00484}00484     AT91\_REG     HSMC4\_PULSE;   \textcolor{comment}{// Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00485}00485     AT91\_REG     HSMC4\_CYCLE;   \textcolor{comment}{// Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00486}00486     AT91\_REG     HSMC4\_TIMINGS;     \textcolor{comment}{// Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00487}00487     AT91\_REG     HSMC4\_MODE;    \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00488}00488 \} \mbox{\hyperlink{struct___a_t91_s___h_s_m_c4___c_s}{AT91S\_HSMC4\_CS}}, *\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4___c_s}{AT91PS\_HSMC4\_CS}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00489}00489 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00490}00490 \textcolor{preprocessor}{\#define HSMC4\_SETUP     (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (HSMC4\_SETUP) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00491}00491 \textcolor{preprocessor}{\#define HSMC4\_PULSE     (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (HSMC4\_PULSE) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00492}00492 \textcolor{preprocessor}{\#define HSMC4\_CYCLE     (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (HSMC4\_CYCLE) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00493}00493 \textcolor{preprocessor}{\#define HSMC4\_TIMINGS   (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (HSMC4\_TIMINGS) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00494}00494 \textcolor{preprocessor}{\#define HSMC4\_MODE      (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (HSMC4\_MODE) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00495}00495 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00496}00496 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00497}00497 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_SETUP : (HSMC4\_CS Offset: 0x0) HSMC4 SETUP -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00498}00498 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NWE\_SETUP (0x3F <<  0) }\textcolor{comment}{// (HSMC4\_CS) NWE Setup length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00499}00499 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NCS\_WR\_SETUP (0x3F <<  8) }\textcolor{comment}{// (HSMC4\_CS) NCS Setup length in Write access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00500}00500 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NRD\_SETUP (0x3F << 16) }\textcolor{comment}{// (HSMC4\_CS) NRD Setup length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00501}00501 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NCS\_RD\_SETUP (0x3F << 24) }\textcolor{comment}{// (HSMC4\_CS) NCS Setup legnth in Read access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00502}00502 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_PULSE : (HSMC4\_CS Offset: 0x4) HSMC4 PULSE -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00503}00503 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NWE\_PULSE (0x3F <<  0) }\textcolor{comment}{// (HSMC4\_CS) NWE Pulse Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00504}00504 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NCS\_WR\_PULSE (0x3F <<  8) }\textcolor{comment}{// (HSMC4\_CS) NCS Pulse length in WRITE access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00505}00505 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NRD\_PULSE (0x3F << 16) }\textcolor{comment}{// (HSMC4\_CS) NRD Pulse length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00506}00506 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NCS\_RD\_PULSE (0x3F << 24) }\textcolor{comment}{// (HSMC4\_CS) NCS Pulse length in READ access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00507}00507 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_CYCLE : (HSMC4\_CS Offset: 0x8) HSMC4 CYCLE -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00508}00508 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NWE\_CYCLE (0x1FF <<  0) }\textcolor{comment}{// (HSMC4\_CS) Total Write Cycle Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00509}00509 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NRD\_CYCLE (0x1FF << 16) }\textcolor{comment}{// (HSMC4\_CS) Total Read Cycle Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00510}00510 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_TIMINGS : (HSMC4\_CS Offset: 0xc) HSMC4 TIMINGS -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00511}00511 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TCLR      (0xF <<  0) }\textcolor{comment}{// (HSMC4\_CS) CLE to REN low delay}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00512}00512 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TADL      (0xF <<  4) }\textcolor{comment}{// (HSMC4\_CS) ALE to data start}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00513}00513 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TAR       (0xF <<  8) }\textcolor{comment}{// (HSMC4\_CS) ALE to REN low delay}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00514}00514 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMSEN    (0x1 << 12) }\textcolor{comment}{// (HSMC4\_CS) Off Chip Memory Scrambling Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00515}00515 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TRR       (0xF << 16) }\textcolor{comment}{// (HSMC4\_CS) Ready to REN low delay}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00516}00516 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TWB       (0xF << 24) }\textcolor{comment}{// (HSMC4\_CS) WEN high to REN to busy}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00517}00517 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBNSEL    (0x7 << 28) }\textcolor{comment}{// (HSMC4\_CS) Ready/Busy Line Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00518}00518 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NFSEL     (0x1 << 31) }\textcolor{comment}{// (HSMC4\_CS) Nand Flash Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00519}00519 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_MODE : (HSMC4\_CS Offset: 0x10) HSMC4 MODE -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00520}00520 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_READ\_MODE (0x1 <<  0) }\textcolor{comment}{// (HSMC4\_CS) Read Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00521}00521 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WRITE\_MODE (0x1 <<  1) }\textcolor{comment}{// (HSMC4\_CS) Write Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00522}00522 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_EXNW\_MODE (0x3 <<  4) }\textcolor{comment}{// (HSMC4\_CS) NWAIT Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00523}00523 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_EXNW\_MODE\_NWAIT\_DISABLE        (0x0 <<  4) }\textcolor{comment}{// (HSMC4\_CS) External NWAIT disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00524}00524 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_EXNW\_MODE\_NWAIT\_ENABLE\_FROZEN  (0x2 <<  4) }\textcolor{comment}{// (HSMC4\_CS) External NWAIT enabled in frozen mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00525}00525 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_EXNW\_MODE\_NWAIT\_ENABLE\_READY   (0x3 <<  4) }\textcolor{comment}{// (HSMC4\_CS) External NWAIT enabled in ready mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00526}00526 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_BAT       (0x1 <<  8) }\textcolor{comment}{// (HSMC4\_CS) Byte Access Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00527}00527 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_BAT\_BYTE\_SELECT          (0x0 <<  8) }\textcolor{comment}{// (HSMC4\_CS) Write controled by ncs, nbs0, nbs1, nbs2, nbs3. Read controled by ncs, nrd, nbs0, nbs1, nbs2, nbs3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00528}00528 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_BAT\_BYTE\_WRITE           (0x1 <<  8) }\textcolor{comment}{// (HSMC4\_CS) Write controled by ncs, nwe0, nwe1, nwe2, nwe3. Read controled by ncs and nrd.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00529}00529 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_DBW       (0x3 << 12) }\textcolor{comment}{// (HSMC4\_CS) Data Bus Width}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00530}00530 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DBW\_WIDTH\_EIGTH\_BITS     (0x0 << 12) }\textcolor{comment}{// (HSMC4\_CS) 8 bits.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00531}00531 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DBW\_WIDTH\_SIXTEEN\_BITS   (0x1 << 12) }\textcolor{comment}{// (HSMC4\_CS) 16 bits.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00532}00532 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DBW\_WIDTH\_THIRTY\_TWO\_BITS (0x2 << 12) }\textcolor{comment}{// (HSMC4\_CS) 32 bits.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00533}00533 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TDF\_CYCLES (0xF << 16) }\textcolor{comment}{// (HSMC4\_CS) Data Float Time.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00534}00534 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_TDF\_MODE  (0x1 << 20) }\textcolor{comment}{// (HSMC4\_CS) TDF Enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00535}00535 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_PMEN      (0x1 << 24) }\textcolor{comment}{// (HSMC4\_CS) Page Mode Enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00536}00536 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_PS        (0x3 << 28) }\textcolor{comment}{// (HSMC4\_CS) Page Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00537}00537 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PS\_SIZE\_FOUR\_BYTES      (0x0 << 28) }\textcolor{comment}{// (HSMC4\_CS) 4 bytes.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00538}00538 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PS\_SIZE\_EIGHT\_BYTES     (0x1 << 28) }\textcolor{comment}{// (HSMC4\_CS) 8 bytes.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00539}00539 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PS\_SIZE\_SIXTEEN\_BYTES   (0x2 << 28) }\textcolor{comment}{// (HSMC4\_CS) 16 bytes.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00540}00540 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PS\_SIZE\_THIRTY\_TWO\_BYTES (0x3 << 28) }\textcolor{comment}{// (HSMC4\_CS) 32 bytes.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00541}00541 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00542}00542 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00543}00543 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR AHB Static Memory Controller 4 Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00544}00544 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00545}00545 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00546}\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4}{00546}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4}{\_AT91S\_HSMC4}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00547}00547     AT91\_REG     HSMC4\_CFG;     \textcolor{comment}{// Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00548}00548     AT91\_REG     HSMC4\_CTRL;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00549}00549     AT91\_REG     HSMC4\_SR;  \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00550}00550     AT91\_REG     HSMC4\_IER;     \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00551}00551     AT91\_REG     HSMC4\_IDR;     \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00552}00552     AT91\_REG     HSMC4\_IMR;     \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00553}00553     AT91\_REG     HSMC4\_ADDR;    \textcolor{comment}{// Address Cycle Zero Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00554}00554     AT91\_REG     HSMC4\_BANK;    \textcolor{comment}{// Bank Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00555}00555     AT91\_REG     HSMC4\_ECCCR;   \textcolor{comment}{// ECC reset register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00556}00556     AT91\_REG     HSMC4\_ECCCMD;  \textcolor{comment}{// ECC Page size register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00557}00557     AT91\_REG     HSMC4\_ECCSR1;  \textcolor{comment}{// ECC Status register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00558}00558     AT91\_REG     HSMC4\_ECCPR0;  \textcolor{comment}{// ECC Parity register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00559}00559     AT91\_REG     HSMC4\_ECCPR1;  \textcolor{comment}{// ECC Parity register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00560}00560     AT91\_REG     HSMC4\_ECCSR2;  \textcolor{comment}{// ECC Status register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00561}00561     AT91\_REG     HSMC4\_ECCPR2;  \textcolor{comment}{// ECC Parity register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00562}00562     AT91\_REG     HSMC4\_ECCPR3;  \textcolor{comment}{// ECC Parity register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00563}00563     AT91\_REG     HSMC4\_ECCPR4;  \textcolor{comment}{// ECC Parity register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00564}00564     AT91\_REG     HSMC4\_ECCPR5;  \textcolor{comment}{// ECC Parity register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00565}00565     AT91\_REG     HSMC4\_ECCPR6;  \textcolor{comment}{// ECC Parity register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00566}00566     AT91\_REG     HSMC4\_ECCPR7;  \textcolor{comment}{// ECC Parity register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00567}00567     AT91\_REG     HSMC4\_ECCPR8;  \textcolor{comment}{// ECC Parity register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00568}00568     AT91\_REG     HSMC4\_ECCPR9;  \textcolor{comment}{// ECC Parity register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00569}00569     AT91\_REG     HSMC4\_ECCPR10;     \textcolor{comment}{// ECC Parity register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00570}00570     AT91\_REG     HSMC4\_ECCPR11;     \textcolor{comment}{// ECC Parity register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00571}00571     AT91\_REG     HSMC4\_ECCPR12;     \textcolor{comment}{// ECC Parity register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00572}00572     AT91\_REG     HSMC4\_ECCPR13;     \textcolor{comment}{// ECC Parity register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00573}00573     AT91\_REG     HSMC4\_ECCPR14;     \textcolor{comment}{// ECC Parity register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00574}00574     AT91\_REG     HSMC4\_Eccpr15;     \textcolor{comment}{// ECC Parity register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00575}00575     AT91\_REG     Reserved0[40];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00576}00576     AT91\_REG     HSMC4\_OCMS;    \textcolor{comment}{// OCMS MODE register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00577}00577     AT91\_REG     HSMC4\_KEY1;    \textcolor{comment}{// KEY1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00578}00578     AT91\_REG     HSMC4\_KEY2;    \textcolor{comment}{// KEY2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00579}00579     AT91\_REG     Reserved1[50];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00580}00580     AT91\_REG     HSMC4\_WPCR;    \textcolor{comment}{// Write Protection Control register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00581}00581     AT91\_REG     HSMC4\_WPSR;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00582}00582     AT91\_REG     HSMC4\_ADDRSIZE;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00583}00583     AT91\_REG     HSMC4\_IPNAME1;     \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00584}00584     AT91\_REG     HSMC4\_IPNAME2;     \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00585}00585     AT91\_REG     HSMC4\_FEATURES;    \textcolor{comment}{// Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00586}00586     AT91\_REG     HSMC4\_VER;     \textcolor{comment}{// HSMC4 Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00587}00587     AT91\_REG     HSMC4\_DUMMY;   \textcolor{comment}{// This rtegister was created only ti have AHB constants}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00588}00588 \} \mbox{\hyperlink{struct___a_t91_s___h_s_m_c4}{AT91S\_HSMC4}}, *\mbox{\hyperlink{struct___a_t91_s___h_s_m_c4}{AT91PS\_HSMC4}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00589}00589 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00590}00590 \textcolor{preprocessor}{\#define HSMC4\_CFG       (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (HSMC4\_CFG) Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00591}00591 \textcolor{preprocessor}{\#define HSMC4\_CTRL      (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (HSMC4\_CTRL) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00592}00592 \textcolor{preprocessor}{\#define HSMC4\_SR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (HSMC4\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00593}00593 \textcolor{preprocessor}{\#define HSMC4\_IER       (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (HSMC4\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00594}00594 \textcolor{preprocessor}{\#define HSMC4\_IDR       (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (HSMC4\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00595}00595 \textcolor{preprocessor}{\#define HSMC4\_IMR       (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (HSMC4\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00596}00596 \textcolor{preprocessor}{\#define HSMC4\_ADDR      (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (HSMC4\_ADDR) Address Cycle Zero Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00597}00597 \textcolor{preprocessor}{\#define HSMC4\_BANK      (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (HSMC4\_BANK) Bank Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00598}00598 \textcolor{preprocessor}{\#define HSMC4\_ECCCR     (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (HSMC4\_ECCCR) ECC reset register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00599}00599 \textcolor{preprocessor}{\#define HSMC4\_ECCCMD    (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (HSMC4\_ECCCMD) ECC Page size register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00600}00600 \textcolor{preprocessor}{\#define HSMC4\_ECCSR1    (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (HSMC4\_ECCSR1) ECC Status register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00601}00601 \textcolor{preprocessor}{\#define HSMC4\_ECCPR0    (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (HSMC4\_ECCPR0) ECC Parity register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00602}00602 \textcolor{preprocessor}{\#define HSMC4\_ECCPR1    (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (HSMC4\_ECCPR1) ECC Parity register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00603}00603 \textcolor{preprocessor}{\#define HSMC4\_ECCSR2    (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (HSMC4\_ECCSR2) ECC Status register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00604}00604 \textcolor{preprocessor}{\#define HSMC4\_ECCPR2    (AT91\_CAST(AT91\_REG *)  0x00000038) }\textcolor{comment}{// (HSMC4\_ECCPR2) ECC Parity register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00605}00605 \textcolor{preprocessor}{\#define HSMC4\_ECCPR3    (AT91\_CAST(AT91\_REG *)  0x0000003C) }\textcolor{comment}{// (HSMC4\_ECCPR3) ECC Parity register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00606}00606 \textcolor{preprocessor}{\#define HSMC4\_ECCPR4    (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (HSMC4\_ECCPR4) ECC Parity register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00607}00607 \textcolor{preprocessor}{\#define HSMC4\_ECCPR5    (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (HSMC4\_ECCPR5) ECC Parity register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00608}00608 \textcolor{preprocessor}{\#define HSMC4\_ECCPR6    (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (HSMC4\_ECCPR6) ECC Parity register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00609}00609 \textcolor{preprocessor}{\#define HSMC4\_ECCPR7    (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (HSMC4\_ECCPR7) ECC Parity register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00610}00610 \textcolor{preprocessor}{\#define HSMC4\_ECCPR8    (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (HSMC4\_ECCPR8) ECC Parity register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00611}00611 \textcolor{preprocessor}{\#define HSMC4\_ECCPR9    (AT91\_CAST(AT91\_REG *)  0x00000054) }\textcolor{comment}{// (HSMC4\_ECCPR9) ECC Parity register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00612}00612 \textcolor{preprocessor}{\#define HSMC4\_ECCPR10   (AT91\_CAST(AT91\_REG *)  0x00000058) }\textcolor{comment}{// (HSMC4\_ECCPR10) ECC Parity register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00613}00613 \textcolor{preprocessor}{\#define HSMC4\_ECCPR11   (AT91\_CAST(AT91\_REG *)  0x0000005C) }\textcolor{comment}{// (HSMC4\_ECCPR11) ECC Parity register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00614}00614 \textcolor{preprocessor}{\#define HSMC4\_ECCPR12   (AT91\_CAST(AT91\_REG *)  0x00000060) }\textcolor{comment}{// (HSMC4\_ECCPR12) ECC Parity register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00615}00615 \textcolor{preprocessor}{\#define HSMC4\_ECCPR13   (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (HSMC4\_ECCPR13) ECC Parity register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00616}00616 \textcolor{preprocessor}{\#define HSMC4\_ECCPR14   (AT91\_CAST(AT91\_REG *)  0x00000068) }\textcolor{comment}{// (HSMC4\_ECCPR14) ECC Parity register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00617}00617 \textcolor{preprocessor}{\#define Hsmc4\_Eccpr15   (AT91\_CAST(AT91\_REG *)  0x0000006C) }\textcolor{comment}{// (Hsmc4\_Eccpr15) ECC Parity register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00618}00618 \textcolor{preprocessor}{\#define HSMC4\_OCMS      (AT91\_CAST(AT91\_REG *)  0x00000110) }\textcolor{comment}{// (HSMC4\_OCMS) OCMS MODE register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00619}00619 \textcolor{preprocessor}{\#define HSMC4\_KEY1      (AT91\_CAST(AT91\_REG *)  0x00000114) }\textcolor{comment}{// (HSMC4\_KEY1) KEY1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00620}00620 \textcolor{preprocessor}{\#define HSMC4\_KEY2      (AT91\_CAST(AT91\_REG *)  0x00000118) }\textcolor{comment}{// (HSMC4\_KEY2) KEY2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00621}00621 \textcolor{preprocessor}{\#define HSMC4\_WPCR      (AT91\_CAST(AT91\_REG *)  0x000001E4) }\textcolor{comment}{// (HSMC4\_WPCR) Write Protection Control register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00622}00622 \textcolor{preprocessor}{\#define HSMC4\_WPSR      (AT91\_CAST(AT91\_REG *)  0x000001E8) }\textcolor{comment}{// (HSMC4\_WPSR) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00623}00623 \textcolor{preprocessor}{\#define HSMC4\_ADDRSIZE  (AT91\_CAST(AT91\_REG *)  0x000001EC) }\textcolor{comment}{// (HSMC4\_ADDRSIZE) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00624}00624 \textcolor{preprocessor}{\#define HSMC4\_IPNAME1   (AT91\_CAST(AT91\_REG *)  0x000001F0) }\textcolor{comment}{// (HSMC4\_IPNAME1) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00625}00625 \textcolor{preprocessor}{\#define HSMC4\_IPNAME2   (AT91\_CAST(AT91\_REG *)  0x000001F4) }\textcolor{comment}{// (HSMC4\_IPNAME2) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00626}00626 \textcolor{preprocessor}{\#define HSMC4\_FEATURES  (AT91\_CAST(AT91\_REG *)  0x000001F8) }\textcolor{comment}{// (HSMC4\_FEATURES) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00627}00627 \textcolor{preprocessor}{\#define HSMC4\_VER       (AT91\_CAST(AT91\_REG *)  0x000001FC) }\textcolor{comment}{// (HSMC4\_VER) HSMC4 Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00628}00628 \textcolor{preprocessor}{\#define HSMC4\_DUMMY     (AT91\_CAST(AT91\_REG *)  0x00000200) }\textcolor{comment}{// (HSMC4\_DUMMY) This rtegister was created only ti have AHB constants}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00629}00629 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00630}00630 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00631}00631 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_CFG : (HSMC4 Offset: 0x0) Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00632}00632 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_PAGESIZE  (0x3 <<  0) }\textcolor{comment}{// (HSMC4) PAGESIZE field description}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00633}00633 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PAGESIZE\_528\_Bytes            (0x0) }\textcolor{comment}{// (HSMC4) 512 bytes plus 16 bytes page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00634}00634 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PAGESIZE\_1056\_Bytes           (0x1) }\textcolor{comment}{// (HSMC4) 1024 bytes plus 32 bytes page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00635}00635 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PAGESIZE\_2112\_Bytes           (0x2) }\textcolor{comment}{// (HSMC4) 2048 bytes plus 64 bytes page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00636}00636 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_PAGESIZE\_4224\_Bytes           (0x3) }\textcolor{comment}{// (HSMC4) 4096 bytes plus 128 bytes page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00637}00637 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WSPARE    (0x1 <<  8) }\textcolor{comment}{// (HSMC4) Spare area access in Write Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00638}00638 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RSPARE    (0x1 <<  9) }\textcolor{comment}{// (HSMC4) Spare area access in Read Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00639}00639 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_EDGECTRL  (0x1 << 12) }\textcolor{comment}{// (HSMC4) Rising/Falling Edge Detection Control}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00640}00640 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE    (0x1 << 13) }\textcolor{comment}{// (HSMC4) Ready/Busy Signal edge Detection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00641}00641 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_DTOCYC    (0xF << 16) }\textcolor{comment}{// (HSMC4) Data Timeout Cycle Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00642}00642 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_DTOMUL    (0x7 << 20) }\textcolor{comment}{// (HSMC4) Data Timeout Multiplier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00643}00643 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_1                    (0x0 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00644}00644 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_16                   (0x1 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00645}00645 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_128                  (0x2 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 128}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00646}00646 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_256                  (0x3 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 256}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00647}00647 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_1024                 (0x4 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 1024}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00648}00648 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_4096                 (0x5 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 4096}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00649}00649 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_65536                (0x6 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 65536}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00650}00650 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_DTOMUL\_1048576              (0x7 << 20) }\textcolor{comment}{// (HSMC4) DTOCYC x 1048576}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00651}00651 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_CTRL : (HSMC4 Offset: 0x4) Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00652}00652 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NFCEN     (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Nand Flash Controller Host Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00653}00653 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NFCDIS    (0x1 <<  1) }\textcolor{comment}{// (HSMC4) Nand Flash Controller Host Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00654}00654 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTEN    (0x1 <<  8) }\textcolor{comment}{// (HSMC4) If set to one, the Host controller is activated and perform a data transfer phase.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00655}00655 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTWR    (0x1 << 11) }\textcolor{comment}{// (HSMC4) If this field is set to one, the host transfers data from the internal SRAM to the Memory Device.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00656}00656 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTCSID  (0x7 << 12) }\textcolor{comment}{// (HSMC4) Host Controller Chip select Id}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00657}00657 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_0                    (0x0 << 12) }\textcolor{comment}{// (HSMC4) CS0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00658}00658 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_1                    (0x1 << 12) }\textcolor{comment}{// (HSMC4) CS1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00659}00659 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_2                    (0x2 << 12) }\textcolor{comment}{// (HSMC4) CS2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00660}00660 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_3                    (0x3 << 12) }\textcolor{comment}{// (HSMC4) CS3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00661}00661 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_4                    (0x4 << 12) }\textcolor{comment}{// (HSMC4) CS4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00662}00662 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_5                    (0x5 << 12) }\textcolor{comment}{// (HSMC4) CS5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00663}00663 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_6                    (0x6 << 12) }\textcolor{comment}{// (HSMC4) CS6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00664}00664 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCSID\_7                    (0x7 << 12) }\textcolor{comment}{// (HSMC4) CS7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00665}00665 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_VALID     (0x1 << 15) }\textcolor{comment}{// (HSMC4) When set to 1, a write operation modifies both HOSTCSID and HOSTWR fields.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00666}00666 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_SR : (HSMC4 Offset: 0x8) HSMC4 Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00667}00667 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_NFCSTS    (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Nand Flash Controller status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00668}00668 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBRISE    (0x1 <<  4) }\textcolor{comment}{// (HSMC4) Selected Ready Busy Rising Edge Detected flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00669}00669 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBFALL    (0x1 <<  5) }\textcolor{comment}{// (HSMC4) Selected Ready Busy Falling Edge Detected flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00670}00670 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTBUSY  (0x1 <<  8) }\textcolor{comment}{// (HSMC4) Host Busy}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00671}00671 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTW     (0x1 << 11) }\textcolor{comment}{// (HSMC4) Host Write/Read Operation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00672}00672 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTCS    (0x7 << 12) }\textcolor{comment}{// (HSMC4) Host Controller Chip select Id}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00673}00673 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_0                    (0x0 << 12) }\textcolor{comment}{// (HSMC4) CS0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00674}00674 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_1                    (0x1 << 12) }\textcolor{comment}{// (HSMC4) CS1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00675}00675 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_2                    (0x2 << 12) }\textcolor{comment}{// (HSMC4) CS2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00676}00676 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_3                    (0x3 << 12) }\textcolor{comment}{// (HSMC4) CS3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00677}00677 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_4                    (0x4 << 12) }\textcolor{comment}{// (HSMC4) CS4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00678}00678 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_5                    (0x5 << 12) }\textcolor{comment}{// (HSMC4) CS5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00679}00679 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_6                    (0x6 << 12) }\textcolor{comment}{// (HSMC4) CS6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00680}00680 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_HOSTCS\_7                    (0x7 << 12) }\textcolor{comment}{// (HSMC4) CS7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00681}00681 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_XFRDONE   (0x1 << 16) }\textcolor{comment}{// (HSMC4) Host Data Transfer Terminated}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00682}00682 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CMDDONE   (0x1 << 17) }\textcolor{comment}{// (HSMC4) Command Done}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00683}00683 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCRDY    (0x1 << 18) }\textcolor{comment}{// (HSMC4) ECC ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00684}00684 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_DTOE      (0x1 << 20) }\textcolor{comment}{// (HSMC4) Data timeout Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00685}00685 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_UNDEF     (0x1 << 21) }\textcolor{comment}{// (HSMC4) Undefined Area Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00686}00686 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_AWB       (0x1 << 22) }\textcolor{comment}{// (HSMC4) Accessing While Busy Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00687}00687 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HASE      (0x1 << 23) }\textcolor{comment}{// (HSMC4) Host Controller Access Size Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00688}00688 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE0   (0x1 << 24) }\textcolor{comment}{// (HSMC4) Ready Busy line 0 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00689}00689 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE1   (0x1 << 25) }\textcolor{comment}{// (HSMC4) Ready Busy line 1 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00690}00690 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE2   (0x1 << 26) }\textcolor{comment}{// (HSMC4) Ready Busy line 2 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00691}00691 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE3   (0x1 << 27) }\textcolor{comment}{// (HSMC4) Ready Busy line 3 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00692}00692 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE4   (0x1 << 28) }\textcolor{comment}{// (HSMC4) Ready Busy line 4 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00693}00693 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE5   (0x1 << 29) }\textcolor{comment}{// (HSMC4) Ready Busy line 5 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00694}00694 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE6   (0x1 << 30) }\textcolor{comment}{// (HSMC4) Ready Busy line 6 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00695}00695 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_RBEDGE7   (0x1 << 31) }\textcolor{comment}{// (HSMC4) Ready Busy line 7 Edge detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00696}00696 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_IER : (HSMC4 Offset: 0xc) HSMC4 Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00697}00697 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_IDR : (HSMC4 Offset: 0x10) HSMC4 Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00698}00698 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_IMR : (HSMC4 Offset: 0x14) HSMC4 Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00699}00699 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ADDR : (HSMC4 Offset: 0x18) Address Cycle Zero Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00700}00700 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ADDRCYCLE0 (0xFF <<  0) }\textcolor{comment}{// (HSMC4) Nand Flash Array Address cycle 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00701}00701 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_BANK : (HSMC4 Offset: 0x1c) Bank Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00702}00702 \textcolor{preprocessor}{\#define AT91C\_BANK            (0x7 <<  0) }\textcolor{comment}{// (HSMC4) Bank identifier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00703}00703 \textcolor{preprocessor}{\#define     AT91C\_BANK\_0                    (0x0) }\textcolor{comment}{// (HSMC4) BANK0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00704}00704 \textcolor{preprocessor}{\#define     AT91C\_BANK\_1                    (0x1) }\textcolor{comment}{// (HSMC4) BANK1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00705}00705 \textcolor{preprocessor}{\#define     AT91C\_BANK\_2                    (0x2) }\textcolor{comment}{// (HSMC4) BANK2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00706}00706 \textcolor{preprocessor}{\#define     AT91C\_BANK\_3                    (0x3) }\textcolor{comment}{// (HSMC4) BANK3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00707}00707 \textcolor{preprocessor}{\#define     AT91C\_BANK\_4                    (0x4) }\textcolor{comment}{// (HSMC4) BANK4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00708}00708 \textcolor{preprocessor}{\#define     AT91C\_BANK\_5                    (0x5) }\textcolor{comment}{// (HSMC4) BANK5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00709}00709 \textcolor{preprocessor}{\#define     AT91C\_BANK\_6                    (0x6) }\textcolor{comment}{// (HSMC4) BANK6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00710}00710 \textcolor{preprocessor}{\#define     AT91C\_BANK\_7                    (0x7) }\textcolor{comment}{// (HSMC4) BANK7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00711}00711 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCCR : (HSMC4 Offset: 0x20) ECC Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00712}00712 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCRESET  (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Reset ECC}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00713}00713 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCCMD : (HSMC4 Offset: 0x24) ECC mode register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00714}00714 \textcolor{preprocessor}{\#define AT91C\_ECC\_PAGE\_SIZE   (0x3 <<  0) }\textcolor{comment}{// (HSMC4) Nand Flash page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00715}00715 \textcolor{preprocessor}{\#define AT91C\_ECC\_TYPCORRECT  (0x3 <<  4) }\textcolor{comment}{// (HSMC4) Nand Flash page size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00716}00716 \textcolor{preprocessor}{\#define     AT91C\_ECC\_TYPCORRECT\_ONE\_PER\_PAGE         (0x0 <<  4) }\textcolor{comment}{// (HSMC4) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00717}00717 \textcolor{preprocessor}{\#define     AT91C\_ECC\_TYPCORRECT\_ONE\_EVERY\_256\_BYTES  (0x1 <<  4) }\textcolor{comment}{// (HSMC4) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00718}00718 \textcolor{preprocessor}{\#define     AT91C\_ECC\_TYPCORRECT\_ONE\_EVERY\_512\_BYTES  (0x2 <<  4) }\textcolor{comment}{// (HSMC4) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00719}00719 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCSR1 : (HSMC4 Offset: 0x28) ECC Status Register 1 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00720}00720 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR0 (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00721}00721 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR0 (0x1 <<  1) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00722}00722 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR0 (0x1 <<  2) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00723}00723 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR1 (0x1 <<  4) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00724}00724 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR1 (0x1 <<  5) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00725}00725 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR1 (0x1 <<  6) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00726}00726 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR2 (0x1 <<  8) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00727}00727 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR2 (0x1 <<  9) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00728}00728 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR2 (0x1 << 10) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00729}00729 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR3 (0x1 << 12) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00730}00730 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR3 (0x1 << 13) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00731}00731 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR3 (0x1 << 14) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00732}00732 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR4 (0x1 << 16) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00733}00733 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR4 (0x1 << 17) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00734}00734 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR4 (0x1 << 18) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00735}00735 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR5 (0x1 << 20) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00736}00736 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR5 (0x1 << 21) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00737}00737 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR5 (0x1 << 22) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00738}00738 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR6 (0x1 << 24) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00739}00739 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR6 (0x1 << 25) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00740}00740 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR6 (0x1 << 26) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00741}00741 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR7 (0x1 << 28) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00742}00742 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR7 (0x1 << 29) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00743}00743 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR7 (0x1 << 30) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00744}00744 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR0 : (HSMC4 Offset: 0x2c) HSMC4 ECC parity Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00745}00745 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_BITADDR (0x7 <<  0) }\textcolor{comment}{// (HSMC4) Corrupted Bit Address in the page}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00746}00746 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_WORDADDR (0xFF <<  3) }\textcolor{comment}{// (HSMC4) Corrupted Word Address in the page}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00747}00747 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_NPARITY (0x7FF << 12) }\textcolor{comment}{// (HSMC4) Parity N}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00748}00748 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR1 : (HSMC4 Offset: 0x30) HSMC4 ECC parity Register 1 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00749}00749 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCSR2 : (HSMC4 Offset: 0x34) ECC Status Register 2 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00750}00750 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR8 (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00751}00751 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR8 (0x1 <<  1) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00752}00752 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR8 (0x1 <<  2) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00753}00753 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR9 (0x1 <<  4) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00754}00754 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR9 (0x1 <<  5) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00755}00755 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR9 (0x1 <<  6) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00756}00756 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR10 (0x1 <<  8) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00757}00757 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR10 (0x1 <<  9) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00758}00758 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR10 (0x1 << 10) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00759}00759 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR11 (0x1 << 12) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00760}00760 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR11 (0x1 << 13) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00761}00761 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR11 (0x1 << 14) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00762}00762 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR12 (0x1 << 16) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00763}00763 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR12 (0x1 << 17) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00764}00764 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR12 (0x1 << 18) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00765}00765 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR13 (0x1 << 20) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00766}00766 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR13 (0x1 << 21) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00767}00767 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR13 (0x1 << 22) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00768}00768 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR14 (0x1 << 24) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00769}00769 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR14 (0x1 << 25) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00770}00770 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR14 (0x1 << 26) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00771}00771 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_RECERR15 (0x1 << 28) }\textcolor{comment}{// (HSMC4) Recoverable Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00772}00772 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_ECCERR15 (0x1 << 29) }\textcolor{comment}{// (HSMC4) ECC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00773}00773 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECC\_MULERR15 (0x1 << 30) }\textcolor{comment}{// (HSMC4) Multiple Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00774}00774 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR2 : (HSMC4 Offset: 0x38) HSMC4 ECC parity Register 2 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00775}00775 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR3 : (HSMC4 Offset: 0x3c) HSMC4 ECC parity Register 3 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00776}00776 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR4 : (HSMC4 Offset: 0x40) HSMC4 ECC parity Register 4 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00777}00777 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR5 : (HSMC4 Offset: 0x44) HSMC4 ECC parity Register 5 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00778}00778 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR6 : (HSMC4 Offset: 0x48) HSMC4 ECC parity Register 6 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00779}00779 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR7 : (HSMC4 Offset: 0x4c) HSMC4 ECC parity Register 7 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00780}00780 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR8 : (HSMC4 Offset: 0x50) HSMC4 ECC parity Register 8 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00781}00781 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR9 : (HSMC4 Offset: 0x54) HSMC4 ECC parity Register 9 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00782}00782 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR10 : (HSMC4 Offset: 0x58) HSMC4 ECC parity Register 10 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00783}00783 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR11 : (HSMC4 Offset: 0x5c) HSMC4 ECC parity Register 11 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00784}00784 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR12 : (HSMC4 Offset: 0x60) HSMC4 ECC parity Register 12 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00785}00785 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR13 : (HSMC4 Offset: 0x64) HSMC4 ECC parity Register 13 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00786}00786 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR14 : (HSMC4 Offset: 0x68) HSMC4 ECC parity Register 14 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00787}00787 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_ECCPR15 : (HSMC4 Offset: 0x6c) HSMC4 ECC parity Register 15 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00788}00788 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_OCMS : (HSMC4 Offset: 0x110) HSMC4 OCMS Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00789}00789 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMS\_SRSE (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Static Memory Controller Scrambling Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00790}00790 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMS\_SMSE (0x1 <<  1) }\textcolor{comment}{// (HSMC4) SRAM Scramling Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00791}00791 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_KEY1 : (HSMC4 Offset: 0x114) HSMC4 OCMS KEY1 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00792}00792 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMS\_KEY1 (0x0 <<  0) }\textcolor{comment}{// (HSMC4) OCMS Key 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00793}00793 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_OCMS\_KEY2 : (HSMC4 Offset: 0x118) HSMC4 OCMS KEY2 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00794}00794 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMS\_KEY2 (0x0 <<  0) }\textcolor{comment}{// (HSMC4) OCMS Key 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00795}00795 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_WPCR : (HSMC4 Offset: 0x1e4) HSMC4 Witre Protection Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00796}00796 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WP\_EN     (0x1 <<  0) }\textcolor{comment}{// (HSMC4) Write Protection Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00797}00797 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WP\_KEY    (0xFFFFFF <<  8) }\textcolor{comment}{// (HSMC4) Protection Password}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00798}00798 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_WPSR : (HSMC4 Offset: 0x1e8) HSMC4 WPSR Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00799}00799 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WP\_VS     (0xF <<  0) }\textcolor{comment}{// (HSMC4) Write Protection Violation Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00800}00800 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_WP\_VS\_WP\_VS0               (0x0) }\textcolor{comment}{// (HSMC4) No write protection violation since the last read of this register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00801}00801 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_WP\_VS\_WP\_VS1               (0x1) }\textcolor{comment}{// (HSMC4) write protection detected unauthorized attempt to write a control register had occured (since the last read)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00802}00802 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_WP\_VS\_WP\_VS2               (0x2) }\textcolor{comment}{// (HSMC4) Software reset had been performed while write protection was enabled (since the last read)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00803}00803 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_WP\_VS\_WP\_VS3               (0x3) }\textcolor{comment}{// (HSMC4) Both write protection violation and software reset with write protection enabled had occured since the last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00804}00804 \textcolor{preprocessor}{\#define AT91C\_                (0x0 <<  8) }\textcolor{comment}{// (HSMC4) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00805}00805 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_VER : (HSMC4 Offset: 0x1fc) HSMC4 VERSION Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00806}00806 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HSMC4\_DUMMY : (HSMC4 Offset: 0x200) HSMC4 DUMMY REGISTER -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00807}00807 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CMD1      (0xFF <<  2) }\textcolor{comment}{// (HSMC4) Command Register Value for Cycle 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00808}00808 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CMD2      (0xFF << 10) }\textcolor{comment}{// (HSMC4) Command Register Value for Cycle 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00809}00809 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_VCMD2     (0x1 << 18) }\textcolor{comment}{// (HSMC4) Valid Cycle 2 Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00810}00810 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ACYCLE    (0x7 << 19) }\textcolor{comment}{// (HSMC4) Number of Address required for the current command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00811}00811 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_NONE    (0x0 << 19) }\textcolor{comment}{// (HSMC4) No address cycle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00812}00812 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_ONE     (0x1 << 19) }\textcolor{comment}{// (HSMC4) One address cycle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00813}00813 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_TWO     (0x2 << 19) }\textcolor{comment}{// (HSMC4) Two address cycles}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00814}00814 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_THREE   (0x3 << 19) }\textcolor{comment}{// (HSMC4) Three address cycles}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00815}00815 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_FOUR    (0x4 << 19) }\textcolor{comment}{// (HSMC4) Four address cycles}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00816}00816 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_ACYCLE\_HSMC4\_ACYCLE\_FIVE    (0x5 << 19) }\textcolor{comment}{// (HSMC4) Five address cycles}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00817}00817 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CSID      (0x7 << 22) }\textcolor{comment}{// (HSMC4) Chip Select Identifier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00818}00818 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_0                    (0x0 << 22) }\textcolor{comment}{// (HSMC4) CS0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00819}00819 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_1                    (0x1 << 22) }\textcolor{comment}{// (HSMC4) CS1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00820}00820 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_2                    (0x2 << 22) }\textcolor{comment}{// (HSMC4) CS2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00821}00821 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_3                    (0x3 << 22) }\textcolor{comment}{// (HSMC4) CS3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00822}00822 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_4                    (0x4 << 22) }\textcolor{comment}{// (HSMC4) CS4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00823}00823 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_5                    (0x5 << 22) }\textcolor{comment}{// (HSMC4) CS5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00824}00824 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_6                    (0x6 << 22) }\textcolor{comment}{// (HSMC4) CS6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00825}00825 \textcolor{preprocessor}{\#define     AT91C\_HSMC4\_CSID\_7                    (0x7 << 22) }\textcolor{comment}{// (HSMC4) CS7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00826}00826 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOST\_EN   (0x1 << 25) }\textcolor{comment}{// (HSMC4) Host Main Controller Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00827}00827 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOST\_WR   (0x1 << 26) }\textcolor{comment}{// (HSMC4) HOSTWR : Host Main Controller Write Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00828}00828 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_HOSTCMD   (0x1 << 27) }\textcolor{comment}{// (HSMC4) Host Command Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00829}00829 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00830}00830 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00831}00831 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR AHB Matrix2 Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00832}00832 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00833}00833 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00834}\mbox{\hyperlink{struct___a_t91_s___h_m_a_t_r_i_x2}{00834}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___h_m_a_t_r_i_x2}{\_AT91S\_HMATRIX2}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00835}00835     AT91\_REG     HMATRIX2\_MCFG0;    \textcolor{comment}{//  Master Configuration Register 0 : ARM I and D}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00836}00836     AT91\_REG     HMATRIX2\_MCFG1;    \textcolor{comment}{//  Master Configuration Register 1 : ARM S}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00837}00837     AT91\_REG     HMATRIX2\_MCFG2;    \textcolor{comment}{//  Master Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00838}00838     AT91\_REG     HMATRIX2\_MCFG3;    \textcolor{comment}{//  Master Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00839}00839     AT91\_REG     HMATRIX2\_MCFG4;    \textcolor{comment}{//  Master Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00840}00840     AT91\_REG     HMATRIX2\_MCFG5;    \textcolor{comment}{//  Master Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00841}00841     AT91\_REG     HMATRIX2\_MCFG6;    \textcolor{comment}{//  Master Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00842}00842     AT91\_REG     HMATRIX2\_MCFG7;    \textcolor{comment}{//  Master Configuration Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00843}00843     AT91\_REG     Reserved0[8];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00844}00844     AT91\_REG     HMATRIX2\_SCFG0;    \textcolor{comment}{//  Slave Configuration Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00845}00845     AT91\_REG     HMATRIX2\_SCFG1;    \textcolor{comment}{//  Slave Configuration Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00846}00846     AT91\_REG     HMATRIX2\_SCFG2;    \textcolor{comment}{//  Slave Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00847}00847     AT91\_REG     HMATRIX2\_SCFG3;    \textcolor{comment}{//  Slave Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00848}00848     AT91\_REG     HMATRIX2\_SCFG4;    \textcolor{comment}{//  Slave Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00849}00849     AT91\_REG     HMATRIX2\_SCFG5;    \textcolor{comment}{//  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00850}00850     AT91\_REG     HMATRIX2\_SCFG6;    \textcolor{comment}{//  Slave Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00851}00851     AT91\_REG     HMATRIX2\_SCFG7;    \textcolor{comment}{//  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00852}00852     AT91\_REG     HMATRIX2\_SCFG8;    \textcolor{comment}{//  Slave Configuration Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00853}00853     AT91\_REG     HMATRIX2\_SCFG9;    \textcolor{comment}{//  Slave Configuration Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00854}00854     AT91\_REG     Reserved1[42];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00855}00855     AT91\_REG     HMATRIX2\_SFR0 ;    \textcolor{comment}{//  Special Function Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00856}00856     AT91\_REG     HMATRIX2\_SFR1 ;    \textcolor{comment}{//  Special Function Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00857}00857     AT91\_REG     HMATRIX2\_SFR2 ;    \textcolor{comment}{//  Special Function Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00858}00858     AT91\_REG     HMATRIX2\_SFR3 ;    \textcolor{comment}{//  Special Function Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00859}00859     AT91\_REG     HMATRIX2\_SFR4 ;    \textcolor{comment}{//  Special Function Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00860}00860     AT91\_REG     HMATRIX2\_SFR5 ;    \textcolor{comment}{//  Special Function Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00861}00861     AT91\_REG     HMATRIX2\_SFR6 ;    \textcolor{comment}{//  Special Function Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00862}00862     AT91\_REG     HMATRIX2\_SFR7 ;    \textcolor{comment}{//  Special Function Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00863}00863     AT91\_REG     HMATRIX2\_SFR8 ;    \textcolor{comment}{//  Special Function Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00864}00864     AT91\_REG     HMATRIX2\_SFR9 ;    \textcolor{comment}{//  Special Function Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00865}00865     AT91\_REG     HMATRIX2\_SFR10;    \textcolor{comment}{//  Special Function Register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00866}00866     AT91\_REG     HMATRIX2\_SFR11;    \textcolor{comment}{//  Special Function Register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00867}00867     AT91\_REG     HMATRIX2\_SFR12;    \textcolor{comment}{//  Special Function Register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00868}00868     AT91\_REG     HMATRIX2\_SFR13;    \textcolor{comment}{//  Special Function Register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00869}00869     AT91\_REG     HMATRIX2\_SFR14;    \textcolor{comment}{//  Special Function Register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00870}00870     AT91\_REG     HMATRIX2\_SFR15;    \textcolor{comment}{//  Special Function Register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00871}00871     AT91\_REG     Reserved2[39];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00872}00872     AT91\_REG     HMATRIX2\_ADDRSIZE;     \textcolor{comment}{// HMATRIX2 ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00873}00873     AT91\_REG     HMATRIX2\_IPNAME1;  \textcolor{comment}{// HMATRIX2 IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00874}00874     AT91\_REG     HMATRIX2\_IPNAME2;  \textcolor{comment}{// HMATRIX2 IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00875}00875     AT91\_REG     HMATRIX2\_FEATURES;     \textcolor{comment}{// HMATRIX2 FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00876}00876     AT91\_REG     HMATRIX2\_VER;  \textcolor{comment}{// HMATRIX2 VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00877}00877 \} \mbox{\hyperlink{struct___a_t91_s___h_m_a_t_r_i_x2}{AT91S\_HMATRIX2}}, *\mbox{\hyperlink{struct___a_t91_s___h_m_a_t_r_i_x2}{AT91PS\_HMATRIX2}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00878}00878 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00879}00879 \textcolor{preprocessor}{\#define MATRIX\_MCFG0    (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (MATRIX\_MCFG0)  Master Configuration Register 0 : ARM I and D}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00880}00880 \textcolor{preprocessor}{\#define MATRIX\_MCFG1    (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (MATRIX\_MCFG1)  Master Configuration Register 1 : ARM S}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00881}00881 \textcolor{preprocessor}{\#define MATRIX\_MCFG2    (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (MATRIX\_MCFG2)  Master Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00882}00882 \textcolor{preprocessor}{\#define MATRIX\_MCFG3    (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (MATRIX\_MCFG3)  Master Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00883}00883 \textcolor{preprocessor}{\#define MATRIX\_MCFG4    (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (MATRIX\_MCFG4)  Master Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00884}00884 \textcolor{preprocessor}{\#define MATRIX\_MCFG5    (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (MATRIX\_MCFG5)  Master Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00885}00885 \textcolor{preprocessor}{\#define MATRIX\_MCFG6    (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (MATRIX\_MCFG6)  Master Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00886}00886 \textcolor{preprocessor}{\#define MATRIX\_MCFG7    (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (MATRIX\_MCFG7)  Master Configuration Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00887}00887 \textcolor{preprocessor}{\#define MATRIX\_SCFG0    (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (MATRIX\_SCFG0)  Slave Configuration Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00888}00888 \textcolor{preprocessor}{\#define MATRIX\_SCFG1    (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (MATRIX\_SCFG1)  Slave Configuration Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00889}00889 \textcolor{preprocessor}{\#define MATRIX\_SCFG2    (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (MATRIX\_SCFG2)  Slave Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00890}00890 \textcolor{preprocessor}{\#define MATRIX\_SCFG3    (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (MATRIX\_SCFG3)  Slave Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00891}00891 \textcolor{preprocessor}{\#define MATRIX\_SCFG4    (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (MATRIX\_SCFG4)  Slave Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00892}00892 \textcolor{preprocessor}{\#define MATRIX\_SCFG5    (AT91\_CAST(AT91\_REG *)  0x00000054) }\textcolor{comment}{// (MATRIX\_SCFG5)  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00893}00893 \textcolor{preprocessor}{\#define MATRIX\_SCFG6    (AT91\_CAST(AT91\_REG *)  0x00000058) }\textcolor{comment}{// (MATRIX\_SCFG6)  Slave Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00894}00894 \textcolor{preprocessor}{\#define MATRIX\_SCFG7    (AT91\_CAST(AT91\_REG *)  0x0000005C) }\textcolor{comment}{// (MATRIX\_SCFG7)  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00895}00895 \textcolor{preprocessor}{\#define MATRIX\_SCFG8    (AT91\_CAST(AT91\_REG *)  0x00000060) }\textcolor{comment}{// (MATRIX\_SCFG8)  Slave Configuration Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00896}00896 \textcolor{preprocessor}{\#define MATRIX\_SCFG9    (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (MATRIX\_SCFG9)  Slave Configuration Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00897}00897 \textcolor{preprocessor}{\#define MATRIX\_SFR0     (AT91\_CAST(AT91\_REG *)  0x00000110) }\textcolor{comment}{// (MATRIX\_SFR0 )  Special Function Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00898}00898 \textcolor{preprocessor}{\#define MATRIX\_SFR1     (AT91\_CAST(AT91\_REG *)  0x00000114) }\textcolor{comment}{// (MATRIX\_SFR1 )  Special Function Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00899}00899 \textcolor{preprocessor}{\#define MATRIX\_SFR2     (AT91\_CAST(AT91\_REG *)  0x00000118) }\textcolor{comment}{// (MATRIX\_SFR2 )  Special Function Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00900}00900 \textcolor{preprocessor}{\#define MATRIX\_SFR3     (AT91\_CAST(AT91\_REG *)  0x0000011C) }\textcolor{comment}{// (MATRIX\_SFR3 )  Special Function Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00901}00901 \textcolor{preprocessor}{\#define MATRIX\_SFR4     (AT91\_CAST(AT91\_REG *)  0x00000120) }\textcolor{comment}{// (MATRIX\_SFR4 )  Special Function Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00902}00902 \textcolor{preprocessor}{\#define MATRIX\_SFR5     (AT91\_CAST(AT91\_REG *)  0x00000124) }\textcolor{comment}{// (MATRIX\_SFR5 )  Special Function Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00903}00903 \textcolor{preprocessor}{\#define MATRIX\_SFR6     (AT91\_CAST(AT91\_REG *)  0x00000128) }\textcolor{comment}{// (MATRIX\_SFR6 )  Special Function Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00904}00904 \textcolor{preprocessor}{\#define MATRIX\_SFR7     (AT91\_CAST(AT91\_REG *)  0x0000012C) }\textcolor{comment}{// (MATRIX\_SFR7 )  Special Function Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00905}00905 \textcolor{preprocessor}{\#define MATRIX\_SFR8     (AT91\_CAST(AT91\_REG *)  0x00000130) }\textcolor{comment}{// (MATRIX\_SFR8 )  Special Function Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00906}00906 \textcolor{preprocessor}{\#define MATRIX\_SFR9     (AT91\_CAST(AT91\_REG *)  0x00000134) }\textcolor{comment}{// (MATRIX\_SFR9 )  Special Function Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00907}00907 \textcolor{preprocessor}{\#define MATRIX\_SFR10    (AT91\_CAST(AT91\_REG *)  0x00000138) }\textcolor{comment}{// (MATRIX\_SFR10)  Special Function Register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00908}00908 \textcolor{preprocessor}{\#define MATRIX\_SFR11    (AT91\_CAST(AT91\_REG *)  0x0000013C) }\textcolor{comment}{// (MATRIX\_SFR11)  Special Function Register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00909}00909 \textcolor{preprocessor}{\#define MATRIX\_SFR12    (AT91\_CAST(AT91\_REG *)  0x00000140) }\textcolor{comment}{// (MATRIX\_SFR12)  Special Function Register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00910}00910 \textcolor{preprocessor}{\#define MATRIX\_SFR13    (AT91\_CAST(AT91\_REG *)  0x00000144) }\textcolor{comment}{// (MATRIX\_SFR13)  Special Function Register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00911}00911 \textcolor{preprocessor}{\#define MATRIX\_SFR14    (AT91\_CAST(AT91\_REG *)  0x00000148) }\textcolor{comment}{// (MATRIX\_SFR14)  Special Function Register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00912}00912 \textcolor{preprocessor}{\#define MATRIX\_SFR15    (AT91\_CAST(AT91\_REG *)  0x0000014C) }\textcolor{comment}{// (MATRIX\_SFR15)  Special Function Register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00913}00913 \textcolor{preprocessor}{\#define HMATRIX2\_ADDRSIZE (AT91\_CAST(AT91\_REG *)    0x000001EC) }\textcolor{comment}{// (HMATRIX2\_ADDRSIZE) HMATRIX2 ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00914}00914 \textcolor{preprocessor}{\#define HMATRIX2\_IPNAME1 (AT91\_CAST(AT91\_REG *)     0x000001F0) }\textcolor{comment}{// (HMATRIX2\_IPNAME1) HMATRIX2 IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00915}00915 \textcolor{preprocessor}{\#define HMATRIX2\_IPNAME2 (AT91\_CAST(AT91\_REG *)     0x000001F4) }\textcolor{comment}{// (HMATRIX2\_IPNAME2) HMATRIX2 IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00916}00916 \textcolor{preprocessor}{\#define HMATRIX2\_FEATURES (AT91\_CAST(AT91\_REG *)    0x000001F8) }\textcolor{comment}{// (HMATRIX2\_FEATURES) HMATRIX2 FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00917}00917 \textcolor{preprocessor}{\#define HMATRIX2\_VER    (AT91\_CAST(AT91\_REG *)  0x000001FC) }\textcolor{comment}{// (HMATRIX2\_VER) HMATRIX2 VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00918}00918 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00919}00919 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00920}00920 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG0 : (HMATRIX2 Offset: 0x0) Master Configuration Register ARM bus I and D -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00921}00921 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_ULBT     (0x7 <<  0) }\textcolor{comment}{// (HMATRIX2) Undefined Length Burst Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00922}00922 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_INFINIT\_LENGTH       (0x0) }\textcolor{comment}{// (HMATRIX2) infinite length burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00923}00923 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_SINGLE\_ACCESS        (0x1) }\textcolor{comment}{// (HMATRIX2) Single Access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00924}00924 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_4\_BEAT               (0x2) }\textcolor{comment}{// (HMATRIX2) 4 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00925}00925 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_8\_BEAT               (0x3) }\textcolor{comment}{// (HMATRIX2) 8 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00926}00926 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_16\_BEAT              (0x4) }\textcolor{comment}{// (HMATRIX2) 16 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00927}00927 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_32\_BEAT              (0x5) }\textcolor{comment}{// (HMATRIX2) 32 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00928}00928 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_64\_BEAT              (0x6) }\textcolor{comment}{// (HMATRIX2) 64 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00929}00929 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_ULBT\_128\_BEAT             (0x7) }\textcolor{comment}{// (HMATRIX2) 128 Beat Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00930}00930 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG1 : (HMATRIX2 Offset: 0x4) Master Configuration Register ARM bus S -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00931}00931 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG2 : (HMATRIX2 Offset: 0x8) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00932}00932 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG3 : (HMATRIX2 Offset: 0xc) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00933}00933 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG4 : (HMATRIX2 Offset: 0x10) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00934}00934 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG5 : (HMATRIX2 Offset: 0x14) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00935}00935 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG6 : (HMATRIX2 Offset: 0x18) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00936}00936 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_MCFG7 : (HMATRIX2 Offset: 0x1c) Master Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00937}00937 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG0 : (HMATRIX2 Offset: 0x40) Slave Configuration Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00938}00938 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SLOT\_CYCLE (0x1FF <<  0) }\textcolor{comment}{// (HMATRIX2) Maximum Number of Allowed Cycles for a Burst}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00939}00939 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_DEFMSTR\_TYPE (0x3 << 16) }\textcolor{comment}{// (HMATRIX2) Default Master Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00940}00940 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_DEFMSTR\_TYPE\_NO\_DEFMSTR           (0x0 << 16) }\textcolor{comment}{// (HMATRIX2) No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This results in having a one cycle latency for the first transfer of a burst.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00941}00941 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_DEFMSTR\_TYPE\_LAST\_DEFMSTR         (0x1 << 16) }\textcolor{comment}{// (HMATRIX2) Last Default Master. At the end of current slave access, if no other master request is pending, the slave stay connected with the last master having accessed it. This results in not having the one cycle latency when the last master re-\/trying access on the slave.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00942}00942 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_DEFMSTR\_TYPE\_FIXED\_DEFMSTR        (0x2 << 16) }\textcolor{comment}{// (HMATRIX2) Fixed Default Master. At the end of current slave access, if no other master request is pending, the slave connects with fixed which number is in FIXED\_DEFMSTR field. This results in not having the one cycle latency when the fixed master re-\/trying access on the slave.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00943}00943 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG0 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00944}00944 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG0\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00945}00945 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG1 : (HMATRIX2 Offset: 0x44) Slave Configuration Register 1 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00946}00946 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG1 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00947}00947 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG1\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00948}00948 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG2 : (HMATRIX2 Offset: 0x48) Slave Configuration Register 2 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00949}00949 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG2 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00950}00950 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG2\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00951}00951 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG3 : (HMATRIX2 Offset: 0x4c) Slave Configuration Register 3 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00952}00952 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG3 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00953}00953 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG3\_ARMC                 (0x0 << 18) }\textcolor{comment}{// (HMATRIX2) ARMC is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00954}00954 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG4 : (HMATRIX2 Offset: 0x50) Slave Configuration Register 4 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00955}00955 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG4 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00956}00956 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG4\_ARMC                 (0x0 << 18) }\textcolor{comment}{// (HMATRIX2) ARMC is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00957}00957 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG5 : (HMATRIX2 Offset: 0x54) Slave Configuration Register 5 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00958}00958 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG5 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00959}00959 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG5\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00960}00960 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG6 : (HMATRIX2 Offset: 0x58) Slave Configuration Register 6 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00961}00961 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG6 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00962}00962 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG6\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00963}00963 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG7 : (HMATRIX2 Offset: 0x5c) Slave Configuration Register 7 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00964}00964 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG7 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00965}00965 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG7\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00966}00966 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG8 : (HMATRIX2 Offset: 0x60) Slave Configuration Register 8 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00967}00967 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG8 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00968}00968 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG8\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00969}00969 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG8\_HDMA                 (0x4 << 18) }\textcolor{comment}{// (HMATRIX2) HDMA is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00970}00970 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SCFG9 : (HMATRIX2 Offset: 0x64) Slave Configuration Register 9 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00971}00971 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG9 (0x7 << 18) }\textcolor{comment}{// (HMATRIX2) Fixed Index of Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00972}00972 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG9\_ARMS                 (0x1 << 18) }\textcolor{comment}{// (HMATRIX2) ARMS is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00973}00973 \textcolor{preprocessor}{\#define     AT91C\_MATRIX\_FIXED\_DEFMSTR\_SCFG9\_HDMA                 (0x4 << 18) }\textcolor{comment}{// (HMATRIX2) HDMA is Default Master}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00974}00974 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x110) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00975}00975 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x114) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00976}00976 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x118) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00977}00977 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x11c) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00978}00978 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x120) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00979}00979 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x124) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00980}00980 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x128) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00981}00981 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x12c) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00982}00982 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x130) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00983}00983 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x134) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00984}00984 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x138) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00985}00985 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x13c) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00986}00986 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x140) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00987}00987 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x144) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00988}00988 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x148) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00989}00989 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MATRIX\_SFR0 : (HMATRIX2 Offset: 0x14c) Special Function Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00990}00990 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HMATRIX2\_VER : (HMATRIX2 Offset: 0x1fc)  VERSION  Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00991}00991 \textcolor{preprocessor}{\#define AT91C\_HMATRIX2\_VER    (0xF <<  0) }\textcolor{comment}{// (HMATRIX2)  VERSION  Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00992}00992 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00993}00993 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00994}00994 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR NESTED vector Interrupt Controller}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00995}00995 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00996}00996 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00997}\mbox{\hyperlink{struct___a_t91_s___n_v_i_c}{00997}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___n_v_i_c}{\_AT91S\_NVIC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00998}00998     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l00999}00999     AT91\_REG     NVIC\_ICTR;     \textcolor{comment}{// Interrupt Control Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01000}01000     AT91\_REG     Reserved1[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01001}01001     AT91\_REG     NVIC\_STICKCSR;     \textcolor{comment}{// SysTick Control and Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01002}01002     AT91\_REG     NVIC\_STICKRVR;     \textcolor{comment}{// SysTick Reload Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01003}01003     AT91\_REG     NVIC\_STICKCVR;     \textcolor{comment}{// SysTick Current Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01004}01004     AT91\_REG     NVIC\_STICKCALVR;   \textcolor{comment}{// SysTick Calibration Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01005}01005     AT91\_REG     Reserved2[56];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01006}01006     AT91\_REG     NVIC\_ISER[8];  \textcolor{comment}{// Set Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01007}01007     AT91\_REG     Reserved3[24];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01008}01008     AT91\_REG     NVIC\_ICER[8];  \textcolor{comment}{// Clear enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01009}01009     AT91\_REG     Reserved4[24];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01010}01010     AT91\_REG     NVIC\_ISPR[8];  \textcolor{comment}{// Set Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01011}01011     AT91\_REG     Reserved5[24];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01012}01012     AT91\_REG     NVIC\_ICPR[8];  \textcolor{comment}{// Clear Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01013}01013     AT91\_REG     Reserved6[24];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01014}01014     AT91\_REG     NVIC\_ABR[8];   \textcolor{comment}{// Active Bit Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01015}01015     AT91\_REG     Reserved7[56];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01016}01016     AT91\_REG     NVIC\_IPR[60];  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01017}01017     AT91\_REG     Reserved8[516];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01018}01018     AT91\_REG     NVIC\_CPUID;    \textcolor{comment}{// CPUID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01019}01019     AT91\_REG     NVIC\_ICSR;     \textcolor{comment}{// Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01020}01020     AT91\_REG     NVIC\_VTOFFR;   \textcolor{comment}{// Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01021}01021     AT91\_REG     NVIC\_AIRCR;    \textcolor{comment}{// Application Interrupt/Reset Control Reg}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01022}01022     AT91\_REG     NVIC\_SCR;  \textcolor{comment}{// System Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01023}01023     AT91\_REG     NVIC\_CCR;  \textcolor{comment}{// Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01024}01024     AT91\_REG     NVIC\_HAND4PR;  \textcolor{comment}{// System Handlers 4-\/7 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01025}01025     AT91\_REG     NVIC\_HAND8PR;  \textcolor{comment}{// System Handlers 8-\/11 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01026}01026     AT91\_REG     NVIC\_HAND12PR;     \textcolor{comment}{// System Handlers 12-\/15 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01027}01027     AT91\_REG     NVIC\_HANDCSR;  \textcolor{comment}{// System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01028}01028     AT91\_REG     NVIC\_CFSR;     \textcolor{comment}{// Configurable Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01029}01029     AT91\_REG     NVIC\_HFSR;     \textcolor{comment}{// Hard Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01030}01030     AT91\_REG     NVIC\_DFSR;     \textcolor{comment}{// Debug Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01031}01031     AT91\_REG     NVIC\_MMAR;     \textcolor{comment}{// Mem Manage Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01032}01032     AT91\_REG     NVIC\_BFAR;     \textcolor{comment}{// Bus Fault Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01033}01033     AT91\_REG     NVIC\_AFSR;     \textcolor{comment}{// Auxiliary Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01034}01034     AT91\_REG     NVIC\_PFR0;     \textcolor{comment}{// Processor Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01035}01035     AT91\_REG     NVIC\_PFR1;     \textcolor{comment}{// Processor Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01036}01036     AT91\_REG     NVIC\_DFR0;     \textcolor{comment}{// Debug Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01037}01037     AT91\_REG     NVIC\_AFR0;     \textcolor{comment}{// Auxiliary Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01038}01038     AT91\_REG     NVIC\_MMFR0;    \textcolor{comment}{// Memory Model Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01039}01039     AT91\_REG     NVIC\_MMFR1;    \textcolor{comment}{// Memory Model Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01040}01040     AT91\_REG     NVIC\_MMFR2;    \textcolor{comment}{// Memory Model Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01041}01041     AT91\_REG     NVIC\_MMFR3;    \textcolor{comment}{// Memory Model Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01042}01042     AT91\_REG     NVIC\_ISAR0;    \textcolor{comment}{// ISA Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01043}01043     AT91\_REG     NVIC\_ISAR1;    \textcolor{comment}{// ISA Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01044}01044     AT91\_REG     NVIC\_ISAR2;    \textcolor{comment}{// ISA Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01045}01045     AT91\_REG     NVIC\_ISAR3;    \textcolor{comment}{// ISA Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01046}01046     AT91\_REG     NVIC\_ISAR4;    \textcolor{comment}{// ISA Feature register4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01047}01047     AT91\_REG     Reserved9[99];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01048}01048     AT91\_REG     NVIC\_STIR;     \textcolor{comment}{// Software Trigger Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01049}01049     AT91\_REG     Reserved10[51];    \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01050}01050     AT91\_REG     NVIC\_PID4;     \textcolor{comment}{// Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01051}01051     AT91\_REG     NVIC\_PID5;     \textcolor{comment}{// Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01052}01052     AT91\_REG     NVIC\_PID6;     \textcolor{comment}{// Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01053}01053     AT91\_REG     NVIC\_PID7;     \textcolor{comment}{// Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01054}01054     AT91\_REG     NVIC\_PID0;     \textcolor{comment}{// Peripheral identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01055}01055     AT91\_REG     NVIC\_PID1;     \textcolor{comment}{// Peripheral identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01056}01056     AT91\_REG     NVIC\_PID2;     \textcolor{comment}{// Peripheral identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01057}01057     AT91\_REG     NVIC\_PID3;     \textcolor{comment}{// Peripheral identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01058}01058     AT91\_REG     NVIC\_CID0;     \textcolor{comment}{// Component identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01059}01059     AT91\_REG     NVIC\_CID1;     \textcolor{comment}{// Component identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01060}01060     AT91\_REG     NVIC\_CID2;     \textcolor{comment}{// Component identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01061}01061     AT91\_REG     NVIC\_CID3;     \textcolor{comment}{// Component identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01062}01062 \} \mbox{\hyperlink{struct___a_t91_s___n_v_i_c}{AT91S\_NVIC}}, *\mbox{\hyperlink{struct___a_t91_s___n_v_i_c}{AT91PS\_NVIC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01063}01063 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01064}01064 \textcolor{preprocessor}{\#define NVIC\_ICTR       (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (NVIC\_ICTR) Interrupt Control Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01065}01065 \textcolor{preprocessor}{\#define NVIC\_STICKCSR   (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (NVIC\_STICKCSR) SysTick Control and Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01066}01066 \textcolor{preprocessor}{\#define NVIC\_STICKRVR   (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (NVIC\_STICKRVR) SysTick Reload Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01067}01067 \textcolor{preprocessor}{\#define NVIC\_STICKCVR   (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (NVIC\_STICKCVR) SysTick Current Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01068}01068 \textcolor{preprocessor}{\#define NVIC\_STICKCALVR (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (NVIC\_STICKCALVR) SysTick Calibration Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01069}01069 \textcolor{preprocessor}{\#define NVIC\_ISER       (AT91\_CAST(AT91\_REG *)  0x00000100) }\textcolor{comment}{// (NVIC\_ISER) Set Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01070}01070 \textcolor{preprocessor}{\#define NVIC\_ICER       (AT91\_CAST(AT91\_REG *)  0x00000180) }\textcolor{comment}{// (NVIC\_ICER) Clear enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01071}01071 \textcolor{preprocessor}{\#define NVIC\_ISPR       (AT91\_CAST(AT91\_REG *)  0x00000200) }\textcolor{comment}{// (NVIC\_ISPR) Set Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01072}01072 \textcolor{preprocessor}{\#define NVIC\_ICPR       (AT91\_CAST(AT91\_REG *)  0x00000280) }\textcolor{comment}{// (NVIC\_ICPR) Clear Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01073}01073 \textcolor{preprocessor}{\#define NVIC\_IABR       (AT91\_CAST(AT91\_REG *)  0x00000300) }\textcolor{comment}{// (NVIC\_IABR) Active Bit Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01074}01074 \textcolor{preprocessor}{\#define NVIC\_IPR        (AT91\_CAST(AT91\_REG *)  0x00000400) }\textcolor{comment}{// (NVIC\_IPR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01075}01075 \textcolor{preprocessor}{\#define NVIC\_CPUID      (AT91\_CAST(AT91\_REG *)  0x00000D00) }\textcolor{comment}{// (NVIC\_CPUID) CPUID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01076}01076 \textcolor{preprocessor}{\#define NVIC\_ICSR       (AT91\_CAST(AT91\_REG *)  0x00000D04) }\textcolor{comment}{// (NVIC\_ICSR) Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01077}01077 \textcolor{preprocessor}{\#define NVIC\_VTOFFR     (AT91\_CAST(AT91\_REG *)  0x00000D08) }\textcolor{comment}{// (NVIC\_VTOFFR) Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01078}01078 \textcolor{preprocessor}{\#define NVIC\_AIRCR      (AT91\_CAST(AT91\_REG *)  0x00000D0C) }\textcolor{comment}{// (NVIC\_AIRCR) Application Interrupt/Reset Control Reg}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01079}01079 \textcolor{preprocessor}{\#define NVIC\_SCR        (AT91\_CAST(AT91\_REG *)  0x00000D10) }\textcolor{comment}{// (NVIC\_SCR) System Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01080}01080 \textcolor{preprocessor}{\#define NVIC\_CCR        (AT91\_CAST(AT91\_REG *)  0x00000D14) }\textcolor{comment}{// (NVIC\_CCR) Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01081}01081 \textcolor{preprocessor}{\#define NVIC\_HAND4PR    (AT91\_CAST(AT91\_REG *)  0x00000D18) }\textcolor{comment}{// (NVIC\_HAND4PR) System Handlers 4-\/7 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01082}01082 \textcolor{preprocessor}{\#define NVIC\_HAND8PR    (AT91\_CAST(AT91\_REG *)  0x00000D1C) }\textcolor{comment}{// (NVIC\_HAND8PR) System Handlers 8-\/11 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01083}01083 \textcolor{preprocessor}{\#define NVIC\_HAND12PR   (AT91\_CAST(AT91\_REG *)  0x00000D20) }\textcolor{comment}{// (NVIC\_HAND12PR) System Handlers 12-\/15 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01084}01084 \textcolor{preprocessor}{\#define NVIC\_HANDCSR    (AT91\_CAST(AT91\_REG *)  0x00000D24) }\textcolor{comment}{// (NVIC\_HANDCSR) System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01085}01085 \textcolor{preprocessor}{\#define NVIC\_CFSR       (AT91\_CAST(AT91\_REG *)  0x00000D28) }\textcolor{comment}{// (NVIC\_CFSR) Configurable Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01086}01086 \textcolor{preprocessor}{\#define NVIC\_HFSR       (AT91\_CAST(AT91\_REG *)  0x00000D2C) }\textcolor{comment}{// (NVIC\_HFSR) Hard Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01087}01087 \textcolor{preprocessor}{\#define NVIC\_DFSR       (AT91\_CAST(AT91\_REG *)  0x00000D30) }\textcolor{comment}{// (NVIC\_DFSR) Debug Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01088}01088 \textcolor{preprocessor}{\#define NVIC\_MMAR       (AT91\_CAST(AT91\_REG *)  0x00000D34) }\textcolor{comment}{// (NVIC\_MMAR) Mem Manage Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01089}01089 \textcolor{preprocessor}{\#define NVIC\_BFAR       (AT91\_CAST(AT91\_REG *)  0x00000D38) }\textcolor{comment}{// (NVIC\_BFAR) Bus Fault Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01090}01090 \textcolor{preprocessor}{\#define NVIC\_AFSR       (AT91\_CAST(AT91\_REG *)  0x00000D3C) }\textcolor{comment}{// (NVIC\_AFSR) Auxiliary Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01091}01091 \textcolor{preprocessor}{\#define NVIC\_PFR0       (AT91\_CAST(AT91\_REG *)  0x00000D40) }\textcolor{comment}{// (NVIC\_PFR0) Processor Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01092}01092 \textcolor{preprocessor}{\#define NVIC\_PFR1       (AT91\_CAST(AT91\_REG *)  0x00000D44) }\textcolor{comment}{// (NVIC\_PFR1) Processor Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01093}01093 \textcolor{preprocessor}{\#define NVIC\_DFR0       (AT91\_CAST(AT91\_REG *)  0x00000D48) }\textcolor{comment}{// (NVIC\_DFR0) Debug Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01094}01094 \textcolor{preprocessor}{\#define NVIC\_AFR0       (AT91\_CAST(AT91\_REG *)  0x00000D4C) }\textcolor{comment}{// (NVIC\_AFR0) Auxiliary Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01095}01095 \textcolor{preprocessor}{\#define NVIC\_MMFR0      (AT91\_CAST(AT91\_REG *)  0x00000D50) }\textcolor{comment}{// (NVIC\_MMFR0) Memory Model Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01096}01096 \textcolor{preprocessor}{\#define NVIC\_MMFR1      (AT91\_CAST(AT91\_REG *)  0x00000D54) }\textcolor{comment}{// (NVIC\_MMFR1) Memory Model Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01097}01097 \textcolor{preprocessor}{\#define NVIC\_MMFR2      (AT91\_CAST(AT91\_REG *)  0x00000D58) }\textcolor{comment}{// (NVIC\_MMFR2) Memory Model Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01098}01098 \textcolor{preprocessor}{\#define NVIC\_MMFR3      (AT91\_CAST(AT91\_REG *)  0x00000D5C) }\textcolor{comment}{// (NVIC\_MMFR3) Memory Model Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01099}01099 \textcolor{preprocessor}{\#define NVIC\_ISAR0      (AT91\_CAST(AT91\_REG *)  0x00000D60) }\textcolor{comment}{// (NVIC\_ISAR0) ISA Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01100}01100 \textcolor{preprocessor}{\#define NVIC\_ISAR1      (AT91\_CAST(AT91\_REG *)  0x00000D64) }\textcolor{comment}{// (NVIC\_ISAR1) ISA Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01101}01101 \textcolor{preprocessor}{\#define NVIC\_ISAR2      (AT91\_CAST(AT91\_REG *)  0x00000D68) }\textcolor{comment}{// (NVIC\_ISAR2) ISA Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01102}01102 \textcolor{preprocessor}{\#define NVIC\_ISAR3      (AT91\_CAST(AT91\_REG *)  0x00000D6C) }\textcolor{comment}{// (NVIC\_ISAR3) ISA Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01103}01103 \textcolor{preprocessor}{\#define NVIC\_ISAR4      (AT91\_CAST(AT91\_REG *)  0x00000D70) }\textcolor{comment}{// (NVIC\_ISAR4) ISA Feature register4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01104}01104 \textcolor{preprocessor}{\#define NVIC\_STIR       (AT91\_CAST(AT91\_REG *)  0x00000F00) }\textcolor{comment}{// (NVIC\_STIR) Software Trigger Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01105}01105 \textcolor{preprocessor}{\#define NVIC\_PID4       (AT91\_CAST(AT91\_REG *)  0x00000FD0) }\textcolor{comment}{// (NVIC\_PID4) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01106}01106 \textcolor{preprocessor}{\#define NVIC\_PID5       (AT91\_CAST(AT91\_REG *)  0x00000FD4) }\textcolor{comment}{// (NVIC\_PID5) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01107}01107 \textcolor{preprocessor}{\#define NVIC\_PID6       (AT91\_CAST(AT91\_REG *)  0x00000FD8) }\textcolor{comment}{// (NVIC\_PID6) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01108}01108 \textcolor{preprocessor}{\#define NVIC\_PID7       (AT91\_CAST(AT91\_REG *)  0x00000FDC) }\textcolor{comment}{// (NVIC\_PID7) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01109}01109 \textcolor{preprocessor}{\#define NVIC\_PID0       (AT91\_CAST(AT91\_REG *)  0x00000FE0) }\textcolor{comment}{// (NVIC\_PID0) Peripheral identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01110}01110 \textcolor{preprocessor}{\#define NVIC\_PID1       (AT91\_CAST(AT91\_REG *)  0x00000FE4) }\textcolor{comment}{// (NVIC\_PID1) Peripheral identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01111}01111 \textcolor{preprocessor}{\#define NVIC\_PID2       (AT91\_CAST(AT91\_REG *)  0x00000FE8) }\textcolor{comment}{// (NVIC\_PID2) Peripheral identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01112}01112 \textcolor{preprocessor}{\#define NVIC\_PID3       (AT91\_CAST(AT91\_REG *)  0x00000FEC) }\textcolor{comment}{// (NVIC\_PID3) Peripheral identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01113}01113 \textcolor{preprocessor}{\#define NVIC\_CID0       (AT91\_CAST(AT91\_REG *)  0x00000FF0) }\textcolor{comment}{// (NVIC\_CID0) Component identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01114}01114 \textcolor{preprocessor}{\#define NVIC\_CID1       (AT91\_CAST(AT91\_REG *)  0x00000FF4) }\textcolor{comment}{// (NVIC\_CID1) Component identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01115}01115 \textcolor{preprocessor}{\#define NVIC\_CID2       (AT91\_CAST(AT91\_REG *)  0x00000FF8) }\textcolor{comment}{// (NVIC\_CID2) Component identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01116}01116 \textcolor{preprocessor}{\#define NVIC\_CID3       (AT91\_CAST(AT91\_REG *)  0x00000FFC) }\textcolor{comment}{// (NVIC\_CID3) Component identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01117}01117 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01118}01118 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01119}01119 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_ICTR : (NVIC Offset: 0x4) Interrupt Controller Type Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01120}01120 \textcolor{preprocessor}{\#define AT91C\_NVIC\_INTLINESNUM (0xF <<  0) }\textcolor{comment}{// (NVIC) Total number of interrupt lines}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01121}01121 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_32                   (0x0) }\textcolor{comment}{// (NVIC) up to 32 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01122}01122 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_64                   (0x1) }\textcolor{comment}{// (NVIC) up to 64 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01123}01123 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_96                   (0x2) }\textcolor{comment}{// (NVIC) up to 96 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01124}01124 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_128                  (0x3) }\textcolor{comment}{// (NVIC) up to 128 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01125}01125 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_160                  (0x4) }\textcolor{comment}{// (NVIC) up to 160 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01126}01126 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_192                  (0x5) }\textcolor{comment}{// (NVIC) up to 192 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01127}01127 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_224                  (0x6) }\textcolor{comment}{// (NVIC) up to 224 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01128}01128 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_256                  (0x7) }\textcolor{comment}{// (NVIC) up to 256 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01129}01129 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_288                  (0x8) }\textcolor{comment}{// (NVIC) up to 288 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01130}01130 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_320                  (0x9) }\textcolor{comment}{// (NVIC) up to 320 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01131}01131 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_352                  (0xA) }\textcolor{comment}{// (NVIC) up to 352 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01132}01132 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_384                  (0xB) }\textcolor{comment}{// (NVIC) up to 384 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01133}01133 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_416                  (0xC) }\textcolor{comment}{// (NVIC) up to 416 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01134}01134 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_448                  (0xD) }\textcolor{comment}{// (NVIC) up to 448 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01135}01135 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_480                  (0xE) }\textcolor{comment}{// (NVIC) up to 480 interrupt lines supported}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01136}01136 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_INTLINESNUM\_496                  (0xF) }\textcolor{comment}{// (NVIC) up to 496 interrupt lines supported)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01137}01137 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_STICKCSR : (NVIC Offset: 0x10) SysTick Control and Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01138}01138 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKENABLE (0x1 <<  0) }\textcolor{comment}{// (NVIC) SysTick counter enable.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01139}01139 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKINT   (0x1 <<  1) }\textcolor{comment}{// (NVIC) SysTick interrupt enable.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01140}01140 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCLKSOURCE (0x1 <<  2) }\textcolor{comment}{// (NVIC) Reference clock selection.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01141}01141 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCOUNTFLAG (0x1 << 16) }\textcolor{comment}{// (NVIC) Return 1 if timer counted to 0 since last read.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01142}01142 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_STICKRVR : (NVIC Offset: 0x14) SysTick Reload Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01143}01143 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKRELOAD (0xFFFFFF <<  0) }\textcolor{comment}{// (NVIC) SysTick reload value.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01144}01144 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_STICKCVR : (NVIC Offset: 0x18) SysTick Current Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01145}01145 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCURRENT (0x7FFFFFFF <<  0) }\textcolor{comment}{// (NVIC) SysTick current value.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01146}01146 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_STICKCALVR : (NVIC Offset: 0x1c) SysTick Calibration Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01147}01147 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKTENMS (0xFFFFFF <<  0) }\textcolor{comment}{// (NVIC) Reload value to use for 10ms timing.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01148}01148 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKSKEW  (0x1 << 30) }\textcolor{comment}{// (NVIC) Read as 1 if the calibration value is not exactly 10ms because of clock frequency.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01149}01149 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKNOREF (0x1 << 31) }\textcolor{comment}{// (NVIC) Read as 1 if the reference clock is not provided.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01150}01150 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_IPR : (NVIC Offset: 0x400) Interrupt Priority Registers -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01151}01151 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_N      (0xFF <<  0) }\textcolor{comment}{// (NVIC) Priority of interrupt N (0, 4, 8, etc)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01152}01152 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_N1     (0xFF <<  8) }\textcolor{comment}{// (NVIC) Priority of interrupt N+1 (1, 5, 9, etc)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01153}01153 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_N2     (0xFF << 16) }\textcolor{comment}{// (NVIC) Priority of interrupt N+2 (2, 6, 10, etc)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01154}01154 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_N3     (0xFF << 24) }\textcolor{comment}{// (NVIC) Priority of interrupt N+3 (3, 7, 11, etc)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01155}01155 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_CPUID : (NVIC Offset: 0xd00) CPU ID Base Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01156}01156 \textcolor{preprocessor}{\#define AT91C\_NVIC\_REVISION   (0xF <<  0) }\textcolor{comment}{// (NVIC) Implementation defined revision number.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01157}01157 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PARTNO     (0xFFF <<  4) }\textcolor{comment}{// (NVIC) Number of processor within family}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01158}01158 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CONSTANT   (0xF << 16) }\textcolor{comment}{// (NVIC) Reads as 0xF}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01159}01159 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VARIANT    (0xF << 20) }\textcolor{comment}{// (NVIC) Implementation defined variant number.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01160}01160 \textcolor{preprocessor}{\#define AT91C\_NVIC\_IMPLEMENTER (0xFF << 24) }\textcolor{comment}{// (NVIC) Implementer code. ARM is 0x41}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01161}01161 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_ICSR : (NVIC Offset: 0xd04) Interrupt Control State Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01162}01162 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VECTACTIVE (0x1FF <<  0) }\textcolor{comment}{// (NVIC) Read-\/only Active ISR number field}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01163}01163 \textcolor{preprocessor}{\#define AT91C\_NVIC\_RETTOBASE  (0x1 << 11) }\textcolor{comment}{// (NVIC) Read-\/only}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01164}01164 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VECTPENDING (0x1FF << 12) }\textcolor{comment}{// (NVIC) Read-\/only Pending ISR number field}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01165}01165 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISRPENDING (0x1 << 22) }\textcolor{comment}{// (NVIC) Read-\/only Interrupt pending flag.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01166}01166 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISRPREEMPT (0x1 << 23) }\textcolor{comment}{// (NVIC) Read-\/only You must only use this at debug time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01167}01167 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PENDSTCLR  (0x1 << 25) }\textcolor{comment}{// (NVIC) Write-\/only Clear pending SysTick bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01168}01168 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PENDSTSET  (0x1 << 26) }\textcolor{comment}{// (NVIC) Read/write Set a pending SysTick bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01169}01169 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PENDSVCLR  (0x1 << 27) }\textcolor{comment}{// (NVIC) Write-\/only Clear pending pendSV bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01170}01170 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PENDSVSET  (0x1 << 28) }\textcolor{comment}{// (NVIC) Read/write Set pending pendSV bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01171}01171 \textcolor{preprocessor}{\#define AT91C\_NVIC\_NMIPENDSET (0x1 << 31) }\textcolor{comment}{// (NVIC) Read/write Set pending NMI}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01172}01172 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_VTOFFR : (NVIC Offset: 0xd08) Vector Table Offset Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01173}01173 \textcolor{preprocessor}{\#define AT91C\_NVIC\_TBLOFF     (0x3FFFFF <<  7) }\textcolor{comment}{// (NVIC) Vector table base offset field}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01174}01174 \textcolor{preprocessor}{\#define AT91C\_NVIC\_TBLBASE    (0x1 << 29) }\textcolor{comment}{// (NVIC) Table base is in Code (0) or RAM (1)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01175}01175 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_TBLBASE\_CODE                 (0x0 << 29) }\textcolor{comment}{// (NVIC) Table base is in CODE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01176}01176 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_TBLBASE\_RAM                  (0x1 << 29) }\textcolor{comment}{// (NVIC) Table base is in RAM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01177}01177 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_AIRCR : (NVIC Offset: 0xd0c) Application Interrupt and Reset Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01178}01178 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VECTRESET  (0x1 <<  0) }\textcolor{comment}{// (NVIC) System Reset bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01179}01179 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VECTCLRACTIVE (0x1 <<  1) }\textcolor{comment}{// (NVIC) Clear active vector bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01180}01180 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SYSRESETREQ (0x1 <<  2) }\textcolor{comment}{// (NVIC) Causes a signal to be asserted to the outer system that indicates a reset is requested}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01181}01181 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRIGROUP   (0x7 <<  8) }\textcolor{comment}{// (NVIC) Interrupt priority grouping field}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01182}01182 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_0                    (0x0 <<  8) }\textcolor{comment}{// (NVIC) indicates seven bits of pre-\/emption priority, one bit of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01183}01183 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_1                    (0x1 <<  8) }\textcolor{comment}{// (NVIC) indicates six bits of pre-\/emption priority, two bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01184}01184 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_2                    (0x2 <<  8) }\textcolor{comment}{// (NVIC) indicates five bits of pre-\/emption priority, three bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01185}01185 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_3                    (0x3 <<  8) }\textcolor{comment}{// (NVIC) indicates four bits of pre-\/emption priority, four bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01186}01186 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_4                    (0x4 <<  8) }\textcolor{comment}{// (NVIC) indicates three bits of pre-\/emption priority, five bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01187}01187 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_5                    (0x5 <<  8) }\textcolor{comment}{// (NVIC) indicates two bits of pre-\/emption priority, six bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01188}01188 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_6                    (0x6 <<  8) }\textcolor{comment}{// (NVIC) indicates one bit of pre-\/emption priority, seven bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01189}01189 \textcolor{preprocessor}{\#define     AT91C\_NVIC\_PRIGROUP\_7                    (0x7 <<  8) }\textcolor{comment}{// (NVIC) indicates no pre-\/emption priority, eight bits of subpriority}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01190}01190 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ENDIANESS  (0x1 << 15) }\textcolor{comment}{// (NVIC) Data endianness bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01191}01191 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VECTKEY    (0xFFFF << 16) }\textcolor{comment}{// (NVIC) Register key}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01192}01192 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_SCR : (NVIC Offset: 0xd10) System Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01193}01193 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SLEEPONEXIT (0x1 <<  1) }\textcolor{comment}{// (NVIC) Sleep on exit when returning from Handler mode to Thread mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01194}01194 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SLEEPDEEP  (0x1 <<  2) }\textcolor{comment}{// (NVIC) Sleep deep bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01195}01195 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SEVONPEND  (0x1 <<  4) }\textcolor{comment}{// (NVIC) When enabled, this causes WFE to wake up when an interrupt moves from inactive to pended}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01196}01196 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_CCR : (NVIC Offset: 0xd14) Configuration Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01197}01197 \textcolor{preprocessor}{\#define AT91C\_NVIC\_NONEBASETHRDENA (0x1 <<  0) }\textcolor{comment}{// (NVIC) When 0, default, It is only possible to enter Thread mode when returning from the last exception}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01198}01198 \textcolor{preprocessor}{\#define AT91C\_NVIC\_USERSETMPEND (0x1 <<  1) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01199}01199 \textcolor{preprocessor}{\#define AT91C\_NVIC\_UNALIGN\_TRP (0x1 <<  3) }\textcolor{comment}{// (NVIC) Trap for unaligned access}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01200}01200 \textcolor{preprocessor}{\#define AT91C\_NVIC\_DIV\_0\_TRP  (0x1 <<  4) }\textcolor{comment}{// (NVIC) Trap on Divide by 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01201}01201 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BFHFNMIGN  (0x1 <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01202}01202 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STKALIGN   (0x1 <<  9) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01203}01203 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_HAND4PR : (NVIC Offset: 0xd18) System Handlers 4-\/7 Priority Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01204}01204 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_4      (0xFF <<  0) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01205}01205 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_5      (0xFF <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01206}01206 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_6      (0xFF << 16) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01207}01207 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_7      (0xFF << 24) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01208}01208 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_HAND8PR : (NVIC Offset: 0xd1c) System Handlers 8-\/11 Priority Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01209}01209 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_8      (0xFF <<  0) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01210}01210 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_9      (0xFF <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01211}01211 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_10     (0xFF << 16) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01212}01212 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_11     (0xFF << 24) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01213}01213 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_HAND12PR : (NVIC Offset: 0xd20) System Handlers 12-\/15 Priority Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01214}01214 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_12     (0xFF <<  0) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01215}01215 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_13     (0xFF <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01216}01216 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_14     (0xFF << 16) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01217}01217 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRI\_15     (0xFF << 24) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01218}01218 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_HANDCSR : (NVIC Offset: 0xd24) System Handler Control and State Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01219}01219 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MEMFAULTACT (0x1 <<  0) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01220}01220 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BUSFAULTACT (0x1 <<  1) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01221}01221 \textcolor{preprocessor}{\#define AT91C\_NVIC\_USGFAULTACT (0x1 <<  3) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01222}01222 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SVCALLACT  (0x1 <<  7) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01223}01223 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MONITORACT (0x1 <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01224}01224 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PENDSVACT  (0x1 << 10) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01225}01225 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SYSTICKACT (0x1 << 11) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01226}01226 \textcolor{preprocessor}{\#define AT91C\_NVIC\_USGFAULTPENDED (0x1 << 12) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01227}01227 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MEMFAULTPENDED (0x1 << 13) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01228}01228 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BUSFAULTPENDED (0x1 << 14) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01229}01229 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SVCALLPENDED (0x1 << 15) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01230}01230 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MEMFAULTENA (0x1 << 16) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01231}01231 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BUSFAULTENA (0x1 << 17) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01232}01232 \textcolor{preprocessor}{\#define AT91C\_NVIC\_USGFAULTENA (0x1 << 18) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01233}01233 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_CFSR : (NVIC Offset: 0xd28) Configurable Fault Status Registers -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01234}01234 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MEMMANAGE  (0xFF <<  0) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01235}01235 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BUSFAULT   (0xFF <<  8) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01236}01236 \textcolor{preprocessor}{\#define AT91C\_NVIC\_USAGEFAULT (0xFF << 16) }\textcolor{comment}{// (NVIC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01237}01237 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_BFAR : (NVIC Offset: 0xd38) Bus Fault Address Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01238}01238 \textcolor{preprocessor}{\#define AT91C\_NVIC\_IBUSERR    (0x1 <<  0) }\textcolor{comment}{// (NVIC) This bit indicates a bus fault on an instruction prefetch}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01239}01239 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PRECISERR  (0x1 <<  1) }\textcolor{comment}{// (NVIC) Precise data access error. The BFAR is written with the faulting address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01240}01240 \textcolor{preprocessor}{\#define AT91C\_NVIC\_IMPRECISERR (0x1 <<  2) }\textcolor{comment}{// (NVIC) Imprecise data access error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01241}01241 \textcolor{preprocessor}{\#define AT91C\_NVIC\_UNSTKERR   (0x1 <<  3) }\textcolor{comment}{// (NVIC) This bit indicates a derived bus fault has occurred on exception return}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01242}01242 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STKERR     (0x1 <<  4) }\textcolor{comment}{// (NVIC) This bit indicates a derived bus fault has occurred on exception entry}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01243}01243 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BFARVALID  (0x1 <<  7) }\textcolor{comment}{// (NVIC) This bit is set if the BFAR register has valid contents}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01244}01244 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_PFR0 : (NVIC Offset: 0xd40) Processor Feature register0 (ID\_PFR0) -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01245}01245 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_PFR0\_0  (0xF <<  0) }\textcolor{comment}{// (NVIC) State0 (T-\/bit == 0)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01246}01246 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_PRF0\_1  (0xF <<  4) }\textcolor{comment}{// (NVIC) State1 (T-\/bit == 1)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01247}01247 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_PFR1 : (NVIC Offset: 0xd44) Processor Feature register1 (ID\_PFR1) -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01248}01248 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_PRF1\_MODEL (0xF <<  8) }\textcolor{comment}{// (NVIC) Microcontroller programmers model}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01249}01249 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_DFR0 : (NVIC Offset: 0xd48) Debug Feature register0 (ID\_DFR0) -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01250}01250 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_DFR0\_MODEL (0xF << 20) }\textcolor{comment}{// (NVIC) Microcontroller Debug Model  memory mapped}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01251}01251 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ NVIC\_MMFR0 : (NVIC Offset: 0xd50) Memory Model Feature register0 (ID\_MMFR0) -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01252}01252 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_MMFR0\_PMSA (0xF <<  4) }\textcolor{comment}{// (NVIC) Microcontroller Debug Model  memory mapped}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01253}01253 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ID\_MMFR0\_CACHE (0xF <<  8) }\textcolor{comment}{// (NVIC) Microcontroller Debug Model  memory mapped}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01254}01254 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01255}01255 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01256}01256 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR NESTED vector Interrupt Controller}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01257}01257 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01258}01258 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01259}\mbox{\hyperlink{struct___a_t91_s___m_p_u}{01259}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___m_p_u}{\_AT91S\_MPU}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01260}01260     AT91\_REG     MPU\_TYPE;  \textcolor{comment}{// MPU Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01261}01261     AT91\_REG     MPU\_CTRL;  \textcolor{comment}{// MPU Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01262}01262     AT91\_REG     MPU\_REG\_NB;    \textcolor{comment}{// MPU Region Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01263}01263     AT91\_REG     MPU\_REG\_BASE\_ADDR;     \textcolor{comment}{// MPU Region Base Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01264}01264     AT91\_REG     MPU\_ATTR\_SIZE;     \textcolor{comment}{// MPU  Attribute and Size Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01265}01265     AT91\_REG     MPU\_REG\_BASE\_ADDR1;    \textcolor{comment}{// MPU Region Base Address Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01266}01266     AT91\_REG     MPU\_ATTR\_SIZE1;    \textcolor{comment}{// MPU  Attribute and Size Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01267}01267     AT91\_REG     MPU\_REG\_BASE\_ADDR2;    \textcolor{comment}{// MPU Region Base Address Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01268}01268     AT91\_REG     MPU\_ATTR\_SIZE2;    \textcolor{comment}{// MPU  Attribute and Size Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01269}01269     AT91\_REG     MPU\_REG\_BASE\_ADDR3;    \textcolor{comment}{// MPU Region Base Address Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01270}01270     AT91\_REG     MPU\_ATTR\_SIZE3;    \textcolor{comment}{// MPU  Attribute and Size Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01271}01271 \} \mbox{\hyperlink{struct___a_t91_s___m_p_u}{AT91S\_MPU}}, *\mbox{\hyperlink{struct___a_t91_s___m_p_u}{AT91PS\_MPU}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01272}01272 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01273}01273 \textcolor{preprocessor}{\#define MPU\_TYPE        (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (MPU\_TYPE) MPU Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01274}01274 \textcolor{preprocessor}{\#define MPU\_CTRL        (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (MPU\_CTRL) MPU Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01275}01275 \textcolor{preprocessor}{\#define MPU\_REG\_NB      (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (MPU\_REG\_NB) MPU Region Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01276}01276 \textcolor{preprocessor}{\#define MPU\_REG\_BASE\_ADDR (AT91\_CAST(AT91\_REG *)    0x0000000C) }\textcolor{comment}{// (MPU\_REG\_BASE\_ADDR) MPU Region Base Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01277}01277 \textcolor{preprocessor}{\#define MPU\_ATTR\_SIZE   (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (MPU\_ATTR\_SIZE) MPU  Attribute and Size Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01278}01278 \textcolor{preprocessor}{\#define MPU\_REG\_BASE\_ADDR1 (AT91\_CAST(AT91\_REG *)   0x00000014) }\textcolor{comment}{// (MPU\_REG\_BASE\_ADDR1) MPU Region Base Address Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01279}01279 \textcolor{preprocessor}{\#define MPU\_ATTR\_SIZE1  (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (MPU\_ATTR\_SIZE1) MPU  Attribute and Size Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01280}01280 \textcolor{preprocessor}{\#define MPU\_REG\_BASE\_ADDR2 (AT91\_CAST(AT91\_REG *)   0x0000001C) }\textcolor{comment}{// (MPU\_REG\_BASE\_ADDR2) MPU Region Base Address Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01281}01281 \textcolor{preprocessor}{\#define MPU\_ATTR\_SIZE2  (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (MPU\_ATTR\_SIZE2) MPU  Attribute and Size Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01282}01282 \textcolor{preprocessor}{\#define MPU\_REG\_BASE\_ADDR3 (AT91\_CAST(AT91\_REG *)   0x00000024) }\textcolor{comment}{// (MPU\_REG\_BASE\_ADDR3) MPU Region Base Address Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01283}01283 \textcolor{preprocessor}{\#define MPU\_ATTR\_SIZE3  (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (MPU\_ATTR\_SIZE3) MPU  Attribute and Size Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01284}01284 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01285}01285 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01286}01286 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MPU\_TYPE : (MPU Offset: 0x0)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01287}01287 \textcolor{preprocessor}{\#define AT91C\_MPU\_SEPARATE    (0x1 <<  0) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01288}01288 \textcolor{preprocessor}{\#define AT91C\_MPU\_DREGION     (0xFF <<  8) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01289}01289 \textcolor{preprocessor}{\#define AT91C\_MPU\_IREGION     (0xFF << 16) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01290}01290 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MPU\_CTRL : (MPU Offset: 0x4)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01291}01291 \textcolor{preprocessor}{\#define AT91C\_MPU\_ENABLE      (0x1 <<  0) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01292}01292 \textcolor{preprocessor}{\#define AT91C\_MPU\_HFNMIENA    (0x1 <<  1) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01293}01293 \textcolor{preprocessor}{\#define AT91C\_MPU\_PRIVDEFENA  (0x1 <<  2) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01294}01294 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MPU\_REG\_NB : (MPU Offset: 0x8)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01295}01295 \textcolor{preprocessor}{\#define AT91C\_MPU\_REGION      (0xFF <<  0) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01296}01296 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MPU\_REG\_BASE\_ADDR : (MPU Offset: 0xc)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01297}01297 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG         (0xF <<  0) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01298}01298 \textcolor{preprocessor}{\#define AT91C\_MPU\_VALID       (0x1 <<  4) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01299}01299 \textcolor{preprocessor}{\#define AT91C\_MPU\_ADDR        (0x3FFFFFF <<  5) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01300}01300 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MPU\_ATTR\_SIZE : (MPU Offset: 0x10)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01301}01301 \textcolor{preprocessor}{\#define AT91C\_MPU\_ENA         (0x1 <<  0) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01302}01302 \textcolor{preprocessor}{\#define AT91C\_MPU\_SIZE        (0xF <<  1) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01303}01303 \textcolor{preprocessor}{\#define AT91C\_MPU\_SRD         (0xFF <<  8) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01304}01304 \textcolor{preprocessor}{\#define AT91C\_MPU\_B           (0x1 << 16) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01305}01305 \textcolor{preprocessor}{\#define AT91C\_MPU\_C           (0x1 << 17) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01306}01306 \textcolor{preprocessor}{\#define AT91C\_MPU\_S           (0x1 << 18) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01307}01307 \textcolor{preprocessor}{\#define AT91C\_MPU\_TEX         (0x7 << 19) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01308}01308 \textcolor{preprocessor}{\#define AT91C\_MPU\_AP          (0x7 << 24) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01309}01309 \textcolor{preprocessor}{\#define AT91C\_MPU\_XN          (0x7 << 28) }\textcolor{comment}{// (MPU) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01310}01310 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01311}01311 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01312}01312 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR CORTEX\_M3 Registers}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01313}01313 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01314}01314 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01315}\mbox{\hyperlink{struct___a_t91_s___c_m3}{01315}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___c_m3}{\_AT91S\_CM3}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01316}01316     AT91\_REG     CM3\_CPUID;     \textcolor{comment}{// CPU ID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01317}01317     AT91\_REG     CM3\_ICSR;  \textcolor{comment}{// Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01318}01318     AT91\_REG     CM3\_VTOR;  \textcolor{comment}{// Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01319}01319     AT91\_REG     CM3\_AIRCR;     \textcolor{comment}{// Application Interrupt and Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01320}01320     AT91\_REG     CM3\_SCR;   \textcolor{comment}{// System Controller Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01321}01321     AT91\_REG     CM3\_CCR;   \textcolor{comment}{// Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01322}01322     AT91\_REG     CM3\_SHPR[3];   \textcolor{comment}{// System Handler Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01323}01323     AT91\_REG     CM3\_SHCSR;     \textcolor{comment}{// System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01324}01324 \} \mbox{\hyperlink{struct___a_t91_s___c_m3}{AT91S\_CM3}}, *\mbox{\hyperlink{struct___a_t91_s___c_m3}{AT91PS\_CM3}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01325}01325 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01326}01326 \textcolor{preprocessor}{\#define CM3\_CPUID       (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (CM3\_CPUID) CPU ID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01327}01327 \textcolor{preprocessor}{\#define CM3\_ICSR        (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (CM3\_ICSR) Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01328}01328 \textcolor{preprocessor}{\#define CM3\_VTOR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (CM3\_VTOR) Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01329}01329 \textcolor{preprocessor}{\#define CM3\_AIRCR       (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (CM3\_AIRCR) Application Interrupt and Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01330}01330 \textcolor{preprocessor}{\#define CM3\_SCR         (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (CM3\_SCR) System Controller Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01331}01331 \textcolor{preprocessor}{\#define CM3\_CCR         (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (CM3\_CCR) Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01332}01332 \textcolor{preprocessor}{\#define CM3\_SHPR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (CM3\_SHPR) System Handler Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01333}01333 \textcolor{preprocessor}{\#define CM3\_SHCSR       (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (CM3\_SHCSR) System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01334}01334 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01335}01335 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01336}01336 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CM3\_CPUID : (CM3 Offset: 0x0)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01337}01337 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CM3\_AIRCR : (CM3 Offset: 0xc)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01338}01338 \textcolor{preprocessor}{\#define AT91C\_CM3\_SYSRESETREQ (0x1 <<  2) }\textcolor{comment}{// (CM3) A reset is requested by the processor.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01339}01339 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CM3\_SCR : (CM3 Offset: 0x10)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01340}01340 \textcolor{preprocessor}{\#define AT91C\_CM3\_SLEEPONEXIT (0x1 <<  1) }\textcolor{comment}{// (CM3) Sleep on exit when returning from Handler mode to Thread mode. Enables interrupt driven applications to avoid returning to empty main application.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01341}01341 \textcolor{preprocessor}{\#define AT91C\_CM3\_SLEEPDEEP   (0x1 <<  2) }\textcolor{comment}{// (CM3) Sleep deep bit.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01342}01342 \textcolor{preprocessor}{\#define AT91C\_CM3\_SEVONPEND   (0x1 <<  4) }\textcolor{comment}{// (CM3) When enabled, this causes WFE to wake up when an interrupt moves from inactive to pended.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01343}01343 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CM3\_SHCSR : (CM3 Offset: 0x24)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01344}01344 \textcolor{preprocessor}{\#define AT91C\_CM3\_SYSTICKACT  (0x1 << 11) }\textcolor{comment}{// (CM3) Reads as 1 if SysTick is active.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01345}01345 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01346}01346 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01347}01347 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01348}01348 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01349}01349 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01350}\mbox{\hyperlink{struct___a_t91_s___p_d_c}{01350}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___p_d_c}{\_AT91S\_PDC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01351}01351     AT91\_REG     PDC\_RPR;   \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01352}01352     AT91\_REG     PDC\_RCR;   \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01353}01353     AT91\_REG     PDC\_TPR;   \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01354}01354     AT91\_REG     PDC\_TCR;   \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01355}01355     AT91\_REG     PDC\_RNPR;  \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01356}01356     AT91\_REG     PDC\_RNCR;  \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01357}01357     AT91\_REG     PDC\_TNPR;  \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01358}01358     AT91\_REG     PDC\_TNCR;  \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01359}01359     AT91\_REG     PDC\_PTCR;  \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01360}01360     AT91\_REG     PDC\_PTSR;  \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01361}01361 \} \mbox{\hyperlink{struct___a_t91_s___p_d_c}{AT91S\_PDC}}, *\mbox{\hyperlink{struct___a_t91_s___p_d_c}{AT91PS\_PDC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01362}01362 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01363}01363 \textcolor{preprocessor}{\#define PDC\_RPR         (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (PDC\_RPR) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01364}01364 \textcolor{preprocessor}{\#define PDC\_RCR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (PDC\_RCR) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01365}01365 \textcolor{preprocessor}{\#define PDC\_TPR         (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (PDC\_TPR) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01366}01366 \textcolor{preprocessor}{\#define PDC\_TCR         (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (PDC\_TCR) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01367}01367 \textcolor{preprocessor}{\#define PDC\_RNPR        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (PDC\_RNPR) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01368}01368 \textcolor{preprocessor}{\#define PDC\_RNCR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (PDC\_RNCR) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01369}01369 \textcolor{preprocessor}{\#define PDC\_TNPR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (PDC\_TNPR) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01370}01370 \textcolor{preprocessor}{\#define PDC\_TNCR        (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (PDC\_TNCR) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01371}01371 \textcolor{preprocessor}{\#define PDC\_PTCR        (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (PDC\_PTCR) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01372}01372 \textcolor{preprocessor}{\#define PDC\_PTSR        (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (PDC\_PTSR) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01373}01373 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01374}01374 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01375}01375 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PDC\_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01376}01376 \textcolor{preprocessor}{\#define AT91C\_PDC\_RXTEN       (0x1 <<  0) }\textcolor{comment}{// (PDC) Receiver Transfer Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01377}01377 \textcolor{preprocessor}{\#define AT91C\_PDC\_RXTDIS      (0x1 <<  1) }\textcolor{comment}{// (PDC) Receiver Transfer Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01378}01378 \textcolor{preprocessor}{\#define AT91C\_PDC\_TXTEN       (0x1 <<  8) }\textcolor{comment}{// (PDC) Transmitter Transfer Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01379}01379 \textcolor{preprocessor}{\#define AT91C\_PDC\_TXTDIS      (0x1 <<  9) }\textcolor{comment}{// (PDC) Transmitter Transfer Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01380}01380 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PDC\_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01381}01381 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01382}01382 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01383}01383 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Debug Unit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01384}01384 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01385}01385 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01386}\mbox{\hyperlink{struct___a_t91_s___d_b_g_u}{01386}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___d_b_g_u}{\_AT91S\_DBGU}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01387}01387     AT91\_REG     DBGU\_CR;   \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01388}01388     AT91\_REG     DBGU\_MR;   \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01389}01389     AT91\_REG     DBGU\_IER;  \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01390}01390     AT91\_REG     DBGU\_IDR;  \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01391}01391     AT91\_REG     DBGU\_IMR;  \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01392}01392     AT91\_REG     DBGU\_CSR;  \textcolor{comment}{// Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01393}01393     AT91\_REG     DBGU\_RHR;  \textcolor{comment}{// Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01394}01394     AT91\_REG     DBGU\_THR;  \textcolor{comment}{// Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01395}01395     AT91\_REG     DBGU\_BRGR;     \textcolor{comment}{// Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01396}01396     AT91\_REG     Reserved0[9];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01397}01397     AT91\_REG     DBGU\_FNTR;     \textcolor{comment}{// Force NTRST Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01398}01398     AT91\_REG     Reserved1[40];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01399}01399     AT91\_REG     DBGU\_ADDRSIZE;     \textcolor{comment}{// DBGU ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01400}01400     AT91\_REG     DBGU\_IPNAME1;  \textcolor{comment}{// DBGU IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01401}01401     AT91\_REG     DBGU\_IPNAME2;  \textcolor{comment}{// DBGU IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01402}01402     AT91\_REG     DBGU\_FEATURES;     \textcolor{comment}{// DBGU FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01403}01403     AT91\_REG     DBGU\_VER;  \textcolor{comment}{// DBGU VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01404}01404     AT91\_REG     DBGU\_RPR;  \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01405}01405     AT91\_REG     DBGU\_RCR;  \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01406}01406     AT91\_REG     DBGU\_TPR;  \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01407}01407     AT91\_REG     DBGU\_TCR;  \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01408}01408     AT91\_REG     DBGU\_RNPR;     \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01409}01409     AT91\_REG     DBGU\_RNCR;     \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01410}01410     AT91\_REG     DBGU\_TNPR;     \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01411}01411     AT91\_REG     DBGU\_TNCR;     \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01412}01412     AT91\_REG     DBGU\_PTCR;     \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01413}01413     AT91\_REG     DBGU\_PTSR;     \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01414}01414     AT91\_REG     Reserved2[6];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01415}01415     AT91\_REG     DBGU\_CIDR;     \textcolor{comment}{// Chip ID Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01416}01416     AT91\_REG     DBGU\_EXID;     \textcolor{comment}{// Chip ID Extension Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01417}01417 \} \mbox{\hyperlink{struct___a_t91_s___d_b_g_u}{AT91S\_DBGU}}, *\mbox{\hyperlink{struct___a_t91_s___d_b_g_u}{AT91PS\_DBGU}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01418}01418 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01419}01419 \textcolor{preprocessor}{\#define DBGU\_CR         (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (DBGU\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01420}01420 \textcolor{preprocessor}{\#define DBGU\_MR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (DBGU\_MR) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01421}01421 \textcolor{preprocessor}{\#define DBGU\_IER        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (DBGU\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01422}01422 \textcolor{preprocessor}{\#define DBGU\_IDR        (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (DBGU\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01423}01423 \textcolor{preprocessor}{\#define DBGU\_IMR        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (DBGU\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01424}01424 \textcolor{preprocessor}{\#define DBGU\_CSR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (DBGU\_CSR) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01425}01425 \textcolor{preprocessor}{\#define DBGU\_RHR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (DBGU\_RHR) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01426}01426 \textcolor{preprocessor}{\#define DBGU\_THR        (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (DBGU\_THR) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01427}01427 \textcolor{preprocessor}{\#define DBGU\_BRGR       (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (DBGU\_BRGR) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01428}01428 \textcolor{preprocessor}{\#define DBGU\_FNTR       (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (DBGU\_FNTR) Force NTRST Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01429}01429 \textcolor{preprocessor}{\#define DBGU\_ADDRSIZE   (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (DBGU\_ADDRSIZE) DBGU ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01430}01430 \textcolor{preprocessor}{\#define DBGU\_IPNAME1    (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (DBGU\_IPNAME1) DBGU IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01431}01431 \textcolor{preprocessor}{\#define DBGU\_IPNAME2    (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (DBGU\_IPNAME2) DBGU IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01432}01432 \textcolor{preprocessor}{\#define DBGU\_FEATURES   (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (DBGU\_FEATURES) DBGU FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01433}01433 \textcolor{preprocessor}{\#define DBGU\_VER        (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (DBGU\_VER) DBGU VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01434}01434 \textcolor{preprocessor}{\#define DBGU\_CIDR       (AT91\_CAST(AT91\_REG *)  0x00000140) }\textcolor{comment}{// (DBGU\_CIDR) Chip ID Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01435}01435 \textcolor{preprocessor}{\#define DBGU\_EXID       (AT91\_CAST(AT91\_REG *)  0x00000144) }\textcolor{comment}{// (DBGU\_EXID) Chip ID Extension Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01436}01436 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01437}01437 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01438}01438 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_CR : (DBGU Offset: 0x0) Debug Unit Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01439}01439 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RSTRX      (0x1 <<  2) }\textcolor{comment}{// (DBGU) Reset Receiver}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01440}01440 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RSTTX      (0x1 <<  3) }\textcolor{comment}{// (DBGU) Reset Transmitter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01441}01441 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RXEN       (0x1 <<  4) }\textcolor{comment}{// (DBGU) Receiver Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01442}01442 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RXDIS      (0x1 <<  5) }\textcolor{comment}{// (DBGU) Receiver Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01443}01443 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TXEN       (0x1 <<  6) }\textcolor{comment}{// (DBGU) Transmitter Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01444}01444 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TXDIS      (0x1 <<  7) }\textcolor{comment}{// (DBGU) Transmitter Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01445}01445 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RSTSTA     (0x1 <<  8) }\textcolor{comment}{// (DBGU) Reset Status Bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01446}01446 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01447}01447 \textcolor{preprocessor}{\#define AT91C\_DBGU\_PAR        (0x7 <<  9) }\textcolor{comment}{// (DBGU) Parity type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01448}01448 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_PAR\_EVEN                 (0x0 <<  9) }\textcolor{comment}{// (DBGU) Even Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01449}01449 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_PAR\_ODD                  (0x1 <<  9) }\textcolor{comment}{// (DBGU) Odd Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01450}01450 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_PAR\_SPACE                (0x2 <<  9) }\textcolor{comment}{// (DBGU) Parity forced to 0 (Space)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01451}01451 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_PAR\_MARK                 (0x3 <<  9) }\textcolor{comment}{// (DBGU) Parity forced to 1 (Mark)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01452}01452 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_PAR\_NONE                 (0x4 <<  9) }\textcolor{comment}{// (DBGU) No Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01453}01453 \textcolor{preprocessor}{\#define AT91C\_DBGU\_CHMODE     (0x3 << 14) }\textcolor{comment}{// (DBGU) Channel Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01454}01454 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_CHMODE\_NORMAL               (0x0 << 14) }\textcolor{comment}{// (DBGU) Normal Mode: The debug unit channel operates as an RX/TX debug unit.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01455}01455 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_CHMODE\_AUTO                 (0x1 << 14) }\textcolor{comment}{// (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01456}01456 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_CHMODE\_LOCAL                (0x2 << 14) }\textcolor{comment}{// (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01457}01457 \textcolor{preprocessor}{\#define     AT91C\_DBGU\_CHMODE\_REMOTE               (0x3 << 14) }\textcolor{comment}{// (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01458}01458 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01459}01459 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RXRDY      (0x1 <<  0) }\textcolor{comment}{// (DBGU) RXRDY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01460}01460 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TXRDY      (0x1 <<  1) }\textcolor{comment}{// (DBGU) TXRDY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01461}01461 \textcolor{preprocessor}{\#define AT91C\_DBGU\_ENDRX      (0x1 <<  3) }\textcolor{comment}{// (DBGU) End of Receive Transfer Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01462}01462 \textcolor{preprocessor}{\#define AT91C\_DBGU\_ENDTX      (0x1 <<  4) }\textcolor{comment}{// (DBGU) End of Transmit Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01463}01463 \textcolor{preprocessor}{\#define AT91C\_DBGU\_OVRE       (0x1 <<  5) }\textcolor{comment}{// (DBGU) Overrun Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01464}01464 \textcolor{preprocessor}{\#define AT91C\_DBGU\_FRAME      (0x1 <<  6) }\textcolor{comment}{// (DBGU) Framing Error Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01465}01465 \textcolor{preprocessor}{\#define AT91C\_DBGU\_PARE       (0x1 <<  7) }\textcolor{comment}{// (DBGU) Parity Error Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01466}01466 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TXEMPTY    (0x1 <<  9) }\textcolor{comment}{// (DBGU) TXEMPTY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01467}01467 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TXBUFE     (0x1 << 11) }\textcolor{comment}{// (DBGU) TXBUFE Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01468}01468 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RXBUFF     (0x1 << 12) }\textcolor{comment}{// (DBGU) RXBUFF Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01469}01469 \textcolor{preprocessor}{\#define AT91C\_DBGU\_COMM\_TX    (0x1 << 30) }\textcolor{comment}{// (DBGU) COMM\_TX Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01470}01470 \textcolor{preprocessor}{\#define AT91C\_DBGU\_COMM\_RX    (0x1 << 31) }\textcolor{comment}{// (DBGU) COMM\_RX Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01471}01471 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01472}01472 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01473}01473 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01474}01474 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ DBGU\_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE\_NTRST Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01475}01475 \textcolor{preprocessor}{\#define AT91C\_DBGU\_FORCE\_NTRST (0x1 <<  0) }\textcolor{comment}{// (DBGU) Force NTRST in JTAG}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01476}01476 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01477}01477 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01478}01478 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01479}01479 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01480}01480 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01481}\mbox{\hyperlink{struct___a_t91_s___p_i_o}{01481}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___p_i_o}{\_AT91S\_PIO}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01482}01482     AT91\_REG     PIO\_PER;   \textcolor{comment}{// PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01483}01483     AT91\_REG     PIO\_PDR;   \textcolor{comment}{// PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01484}01484     AT91\_REG     PIO\_PSR;   \textcolor{comment}{// PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01485}01485     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01486}01486     AT91\_REG     PIO\_OER;   \textcolor{comment}{// Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01487}01487     AT91\_REG     PIO\_ODR;   \textcolor{comment}{// Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01488}01488     AT91\_REG     PIO\_OSR;   \textcolor{comment}{// Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01489}01489     AT91\_REG     Reserved1[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01490}01490     AT91\_REG     PIO\_IFER;  \textcolor{comment}{// Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01491}01491     AT91\_REG     PIO\_IFDR;  \textcolor{comment}{// Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01492}01492     AT91\_REG     PIO\_IFSR;  \textcolor{comment}{// Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01493}01493     AT91\_REG     Reserved2[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01494}01494     AT91\_REG     PIO\_SODR;  \textcolor{comment}{// Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01495}01495     AT91\_REG     PIO\_CODR;  \textcolor{comment}{// Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01496}01496     AT91\_REG     PIO\_ODSR;  \textcolor{comment}{// Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01497}01497     AT91\_REG     PIO\_PDSR;  \textcolor{comment}{// Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01498}01498     AT91\_REG     PIO\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01499}01499     AT91\_REG     PIO\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01500}01500     AT91\_REG     PIO\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01501}01501     AT91\_REG     PIO\_ISR;   \textcolor{comment}{// Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01502}01502     AT91\_REG     PIO\_MDER;  \textcolor{comment}{// Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01503}01503     AT91\_REG     PIO\_MDDR;  \textcolor{comment}{// Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01504}01504     AT91\_REG     PIO\_MDSR;  \textcolor{comment}{// Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01505}01505     AT91\_REG     Reserved3[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01506}01506     AT91\_REG     PIO\_PPUDR;     \textcolor{comment}{// Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01507}01507     AT91\_REG     PIO\_PPUER;     \textcolor{comment}{// Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01508}01508     AT91\_REG     PIO\_PPUSR;     \textcolor{comment}{// Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01509}01509     AT91\_REG     Reserved4[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01510}01510     AT91\_REG     PIO\_ABSR;  \textcolor{comment}{// Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01511}01511     AT91\_REG     Reserved5[3];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01512}01512     AT91\_REG     PIO\_SCIFSR;    \textcolor{comment}{// System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01513}01513     AT91\_REG     PIO\_DIFSR;     \textcolor{comment}{// Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01514}01514     AT91\_REG     PIO\_IFDGSR;    \textcolor{comment}{// Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01515}01515     AT91\_REG     PIO\_SCDR;  \textcolor{comment}{// Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01516}01516     AT91\_REG     Reserved6[4];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01517}01517     AT91\_REG     PIO\_OWER;  \textcolor{comment}{// Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01518}01518     AT91\_REG     PIO\_OWDR;  \textcolor{comment}{// Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01519}01519     AT91\_REG     PIO\_OWSR;  \textcolor{comment}{// Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01520}01520     AT91\_REG     Reserved7[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01521}01521     AT91\_REG     PIO\_AIMER;     \textcolor{comment}{// Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01522}01522     AT91\_REG     PIO\_AIMDR;     \textcolor{comment}{// Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01523}01523     AT91\_REG     PIO\_AIMMR;     \textcolor{comment}{// Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01524}01524     AT91\_REG     Reserved8[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01525}01525     AT91\_REG     PIO\_ESR;   \textcolor{comment}{// Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01526}01526     AT91\_REG     PIO\_LSR;   \textcolor{comment}{// Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01527}01527     AT91\_REG     PIO\_ELSR;  \textcolor{comment}{// Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01528}01528     AT91\_REG     Reserved9[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01529}01529     AT91\_REG     PIO\_FELLSR;    \textcolor{comment}{// Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01530}01530     AT91\_REG     PIO\_REHLSR;    \textcolor{comment}{// Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01531}01531     AT91\_REG     PIO\_FRLHSR;    \textcolor{comment}{// Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01532}01532     AT91\_REG     Reserved10[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01533}01533     AT91\_REG     PIO\_LOCKSR;    \textcolor{comment}{// Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01534}01534     AT91\_REG     Reserved11[6];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01535}01535     AT91\_REG     PIO\_VER;   \textcolor{comment}{// PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01536}01536     AT91\_REG     Reserved12[8];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01537}01537     AT91\_REG     PIO\_KER;   \textcolor{comment}{// Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01538}01538     AT91\_REG     PIO\_KRCR;  \textcolor{comment}{// Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01539}01539     AT91\_REG     PIO\_KDR;   \textcolor{comment}{// Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01540}01540     AT91\_REG     Reserved13[1];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01541}01541     AT91\_REG     PIO\_KIER;  \textcolor{comment}{// Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01542}01542     AT91\_REG     PIO\_KIDR;  \textcolor{comment}{// Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01543}01543     AT91\_REG     PIO\_KIMR;  \textcolor{comment}{// Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01544}01544     AT91\_REG     PIO\_KSR;   \textcolor{comment}{// Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01545}01545     AT91\_REG     PIO\_KKPR;  \textcolor{comment}{// Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01546}01546     AT91\_REG     PIO\_KKRR;  \textcolor{comment}{// Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01547}01547 \} \mbox{\hyperlink{struct___a_t91_s___p_i_o}{AT91S\_PIO}}, *\mbox{\hyperlink{struct___a_t91_s___p_i_o}{AT91PS\_PIO}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01548}01548 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01549}01549 \textcolor{preprocessor}{\#define PIO\_PER         (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (PIO\_PER) PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01550}01550 \textcolor{preprocessor}{\#define PIO\_PDR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (PIO\_PDR) PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01551}01551 \textcolor{preprocessor}{\#define PIO\_PSR         (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (PIO\_PSR) PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01552}01552 \textcolor{preprocessor}{\#define PIO\_OER         (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (PIO\_OER) Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01553}01553 \textcolor{preprocessor}{\#define PIO\_ODR         (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (PIO\_ODR) Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01554}01554 \textcolor{preprocessor}{\#define PIO\_OSR         (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (PIO\_OSR) Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01555}01555 \textcolor{preprocessor}{\#define PIO\_IFER        (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (PIO\_IFER) Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01556}01556 \textcolor{preprocessor}{\#define PIO\_IFDR        (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (PIO\_IFDR) Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01557}01557 \textcolor{preprocessor}{\#define PIO\_IFSR        (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (PIO\_IFSR) Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01558}01558 \textcolor{preprocessor}{\#define PIO\_SODR        (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (PIO\_SODR) Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01559}01559 \textcolor{preprocessor}{\#define PIO\_CODR        (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (PIO\_CODR) Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01560}01560 \textcolor{preprocessor}{\#define PIO\_ODSR        (AT91\_CAST(AT91\_REG *)  0x00000038) }\textcolor{comment}{// (PIO\_ODSR) Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01561}01561 \textcolor{preprocessor}{\#define PIO\_PDSR        (AT91\_CAST(AT91\_REG *)  0x0000003C) }\textcolor{comment}{// (PIO\_PDSR) Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01562}01562 \textcolor{preprocessor}{\#define PIO\_IER         (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (PIO\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01563}01563 \textcolor{preprocessor}{\#define PIO\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (PIO\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01564}01564 \textcolor{preprocessor}{\#define PIO\_IMR         (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (PIO\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01565}01565 \textcolor{preprocessor}{\#define PIO\_ISR         (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (PIO\_ISR) Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01566}01566 \textcolor{preprocessor}{\#define PIO\_MDER        (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (PIO\_MDER) Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01567}01567 \textcolor{preprocessor}{\#define PIO\_MDDR        (AT91\_CAST(AT91\_REG *)  0x00000054) }\textcolor{comment}{// (PIO\_MDDR) Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01568}01568 \textcolor{preprocessor}{\#define PIO\_MDSR        (AT91\_CAST(AT91\_REG *)  0x00000058) }\textcolor{comment}{// (PIO\_MDSR) Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01569}01569 \textcolor{preprocessor}{\#define PIO\_PPUDR       (AT91\_CAST(AT91\_REG *)  0x00000060) }\textcolor{comment}{// (PIO\_PPUDR) Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01570}01570 \textcolor{preprocessor}{\#define PIO\_PPUER       (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (PIO\_PPUER) Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01571}01571 \textcolor{preprocessor}{\#define PIO\_PPUSR       (AT91\_CAST(AT91\_REG *)  0x00000068) }\textcolor{comment}{// (PIO\_PPUSR) Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01572}01572 \textcolor{preprocessor}{\#define PIO\_ABSR        (AT91\_CAST(AT91\_REG *)  0x00000070) }\textcolor{comment}{// (PIO\_ABSR) Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01573}01573 \textcolor{preprocessor}{\#define PIO\_SCIFSR      (AT91\_CAST(AT91\_REG *)  0x00000080) }\textcolor{comment}{// (PIO\_SCIFSR) System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01574}01574 \textcolor{preprocessor}{\#define PIO\_DIFSR       (AT91\_CAST(AT91\_REG *)  0x00000084) }\textcolor{comment}{// (PIO\_DIFSR) Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01575}01575 \textcolor{preprocessor}{\#define PIO\_IFDGSR      (AT91\_CAST(AT91\_REG *)  0x00000088) }\textcolor{comment}{// (PIO\_IFDGSR) Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01576}01576 \textcolor{preprocessor}{\#define PIO\_SCDR        (AT91\_CAST(AT91\_REG *)  0x0000008C) }\textcolor{comment}{// (PIO\_SCDR) Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01577}01577 \textcolor{preprocessor}{\#define PIO\_OWER        (AT91\_CAST(AT91\_REG *)  0x000000A0) }\textcolor{comment}{// (PIO\_OWER) Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01578}01578 \textcolor{preprocessor}{\#define PIO\_OWDR        (AT91\_CAST(AT91\_REG *)  0x000000A4) }\textcolor{comment}{// (PIO\_OWDR) Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01579}01579 \textcolor{preprocessor}{\#define PIO\_OWSR        (AT91\_CAST(AT91\_REG *)  0x000000A8) }\textcolor{comment}{// (PIO\_OWSR) Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01580}01580 \textcolor{preprocessor}{\#define PIO\_AIMER       (AT91\_CAST(AT91\_REG *)  0x000000B0) }\textcolor{comment}{// (PIO\_AIMER) Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01581}01581 \textcolor{preprocessor}{\#define PIO\_AIMDR       (AT91\_CAST(AT91\_REG *)  0x000000B4) }\textcolor{comment}{// (PIO\_AIMDR) Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01582}01582 \textcolor{preprocessor}{\#define PIO\_AIMMR       (AT91\_CAST(AT91\_REG *)  0x000000B8) }\textcolor{comment}{// (PIO\_AIMMR) Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01583}01583 \textcolor{preprocessor}{\#define PIO\_ESR         (AT91\_CAST(AT91\_REG *)  0x000000C0) }\textcolor{comment}{// (PIO\_ESR) Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01584}01584 \textcolor{preprocessor}{\#define PIO\_LSR         (AT91\_CAST(AT91\_REG *)  0x000000C4) }\textcolor{comment}{// (PIO\_LSR) Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01585}01585 \textcolor{preprocessor}{\#define PIO\_ELSR        (AT91\_CAST(AT91\_REG *)  0x000000C8) }\textcolor{comment}{// (PIO\_ELSR) Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01586}01586 \textcolor{preprocessor}{\#define PIO\_FELLSR      (AT91\_CAST(AT91\_REG *)  0x000000D0) }\textcolor{comment}{// (PIO\_FELLSR) Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01587}01587 \textcolor{preprocessor}{\#define PIO\_REHLSR      (AT91\_CAST(AT91\_REG *)  0x000000D4) }\textcolor{comment}{// (PIO\_REHLSR) Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01588}01588 \textcolor{preprocessor}{\#define PIO\_FRLHSR      (AT91\_CAST(AT91\_REG *)  0x000000D8) }\textcolor{comment}{// (PIO\_FRLHSR) Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01589}01589 \textcolor{preprocessor}{\#define PIO\_LOCKSR      (AT91\_CAST(AT91\_REG *)  0x000000E0) }\textcolor{comment}{// (PIO\_LOCKSR) Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01590}01590 \textcolor{preprocessor}{\#define PIO\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (PIO\_VER) PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01591}01591 \textcolor{preprocessor}{\#define PIO\_KER         (AT91\_CAST(AT91\_REG *)  0x00000120) }\textcolor{comment}{// (PIO\_KER) Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01592}01592 \textcolor{preprocessor}{\#define PIO\_KRCR        (AT91\_CAST(AT91\_REG *)  0x00000124) }\textcolor{comment}{// (PIO\_KRCR) Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01593}01593 \textcolor{preprocessor}{\#define PIO\_KDR         (AT91\_CAST(AT91\_REG *)  0x00000128) }\textcolor{comment}{// (PIO\_KDR) Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01594}01594 \textcolor{preprocessor}{\#define PIO\_KIER        (AT91\_CAST(AT91\_REG *)  0x00000130) }\textcolor{comment}{// (PIO\_KIER) Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01595}01595 \textcolor{preprocessor}{\#define PIO\_KIDR        (AT91\_CAST(AT91\_REG *)  0x00000134) }\textcolor{comment}{// (PIO\_KIDR) Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01596}01596 \textcolor{preprocessor}{\#define PIO\_KIMR        (AT91\_CAST(AT91\_REG *)  0x00000138) }\textcolor{comment}{// (PIO\_KIMR) Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01597}01597 \textcolor{preprocessor}{\#define PIO\_KSR         (AT91\_CAST(AT91\_REG *)  0x0000013C) }\textcolor{comment}{// (PIO\_KSR) Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01598}01598 \textcolor{preprocessor}{\#define PIO\_KKPR        (AT91\_CAST(AT91\_REG *)  0x00000140) }\textcolor{comment}{// (PIO\_KKPR) Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01599}01599 \textcolor{preprocessor}{\#define PIO\_KKRR        (AT91\_CAST(AT91\_REG *)  0x00000144) }\textcolor{comment}{// (PIO\_KKRR) Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01600}01600 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01601}01601 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01602}01602 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KER : (PIO Offset: 0x120) Keypad Controller Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01603}01603 \textcolor{preprocessor}{\#define AT91C\_PIO\_KCE         (0x1 <<  0) }\textcolor{comment}{// (PIO) Keypad Controller Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01604}01604 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KRCR : (PIO Offset: 0x124) Keypad Controller Row Column Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01605}01605 \textcolor{preprocessor}{\#define AT91C\_PIO\_NBR         (0x7 <<  0) }\textcolor{comment}{// (PIO) Number of Columns of the Keypad Matrix}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01606}01606 \textcolor{preprocessor}{\#define AT91C\_PIO\_NBC         (0x7 <<  8) }\textcolor{comment}{// (PIO) Number of Rows of the Keypad Matrix}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01607}01607 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KDR : (PIO Offset: 0x128) Keypad Controller Debouncing Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01608}01608 \textcolor{preprocessor}{\#define AT91C\_PIO\_DBC         (0x3FF <<  0) }\textcolor{comment}{// (PIO) Debouncing Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01609}01609 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KIER : (PIO Offset: 0x130) Keypad Controller Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01610}01610 \textcolor{preprocessor}{\#define AT91C\_PIO\_KPR         (0x1 <<  0) }\textcolor{comment}{// (PIO) Key Press Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01611}01611 \textcolor{preprocessor}{\#define AT91C\_PIO\_KRL         (0x1 <<  1) }\textcolor{comment}{// (PIO) Key Release Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01612}01612 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KIDR : (PIO Offset: 0x134) Keypad Controller Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01613}01613 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KIMR : (PIO Offset: 0x138) Keypad Controller Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01614}01614 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KSR : (PIO Offset: 0x13c) Keypad Controller Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01615}01615 \textcolor{preprocessor}{\#define AT91C\_PIO\_NBKPR       (0x3 <<  8) }\textcolor{comment}{// (PIO) Number of Simultaneous Key Presses}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01616}01616 \textcolor{preprocessor}{\#define AT91C\_PIO\_NBKRL       (0x3 << 16) }\textcolor{comment}{// (PIO) Number of Simultaneous Key Releases}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01617}01617 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KKPR : (PIO Offset: 0x140) Keypad Controller Key Press Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01618}01618 \textcolor{preprocessor}{\#define AT91C\_KEY0ROW         (0x7 <<  0) }\textcolor{comment}{// (PIO) Row index of the first detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01619}01619 \textcolor{preprocessor}{\#define AT91C\_KEY0COL         (0x7 <<  4) }\textcolor{comment}{// (PIO) Column index of the first detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01620}01620 \textcolor{preprocessor}{\#define AT91C\_KEY1ROW         (0x7 <<  8) }\textcolor{comment}{// (PIO) Row index of the second detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01621}01621 \textcolor{preprocessor}{\#define AT91C\_KEY1COL         (0x7 << 12) }\textcolor{comment}{// (PIO) Column index of the second detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01622}01622 \textcolor{preprocessor}{\#define AT91C\_KEY2ROW         (0x7 << 16) }\textcolor{comment}{// (PIO) Row index of the third detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01623}01623 \textcolor{preprocessor}{\#define AT91C\_KEY2COL         (0x7 << 20) }\textcolor{comment}{// (PIO) Column index of the third detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01624}01624 \textcolor{preprocessor}{\#define AT91C\_KEY3ROW         (0x7 << 24) }\textcolor{comment}{// (PIO) Row index of the fourth detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01625}01625 \textcolor{preprocessor}{\#define AT91C\_KEY3COL         (0x7 << 28) }\textcolor{comment}{// (PIO) Column index of the fourth detected Key Press}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01626}01626 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PIO\_KKRR : (PIO Offset: 0x144) Keypad Controller Key Release Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01627}01627 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01628}01628 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01629}01629 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Power Management Controler}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01630}01630 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01631}01631 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01632}\mbox{\hyperlink{struct___a_t91_s___p_m_c}{01632}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___p_m_c}{\_AT91S\_PMC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01633}01633     AT91\_REG     PMC\_SCER;  \textcolor{comment}{// System Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01634}01634     AT91\_REG     PMC\_SCDR;  \textcolor{comment}{// System Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01635}01635     AT91\_REG     PMC\_SCSR;  \textcolor{comment}{// System Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01636}01636     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01637}01637     AT91\_REG     PMC\_PCER;  \textcolor{comment}{// Peripheral Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01638}01638     AT91\_REG     PMC\_PCDR;  \textcolor{comment}{// Peripheral Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01639}01639     AT91\_REG     PMC\_PCSR;  \textcolor{comment}{// Peripheral Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01640}01640     AT91\_REG     PMC\_UCKR;  \textcolor{comment}{// UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01641}01641     AT91\_REG     PMC\_MOR;   \textcolor{comment}{// Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01642}01642     AT91\_REG     PMC\_MCFR;  \textcolor{comment}{// Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01643}01643     AT91\_REG     PMC\_PLLAR;     \textcolor{comment}{// PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01644}01644     AT91\_REG     Reserved1[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01645}01645     AT91\_REG     PMC\_MCKR;  \textcolor{comment}{// Master Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01646}01646     AT91\_REG     Reserved2[3];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01647}01647     AT91\_REG     PMC\_PCKR[8];   \textcolor{comment}{// Programmable Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01648}01648     AT91\_REG     PMC\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01649}01649     AT91\_REG     PMC\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01650}01650     AT91\_REG     PMC\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01651}01651     AT91\_REG     PMC\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01652}01652     AT91\_REG     PMC\_FSMR;  \textcolor{comment}{// Fast Startup Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01653}01653     AT91\_REG     PMC\_FSPR;  \textcolor{comment}{// Fast Startup Polarity Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01654}01654     AT91\_REG     PMC\_FOCR;  \textcolor{comment}{// Fault Output Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01655}01655     AT91\_REG     Reserved3[28];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01656}01656     AT91\_REG     PMC\_ADDRSIZE;  \textcolor{comment}{// PMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01657}01657     AT91\_REG     PMC\_IPNAME1;   \textcolor{comment}{// PMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01658}01658     AT91\_REG     PMC\_IPNAME2;   \textcolor{comment}{// PMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01659}01659     AT91\_REG     PMC\_FEATURES;  \textcolor{comment}{// PMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01660}01660     AT91\_REG     PMC\_VER;   \textcolor{comment}{// APMC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01661}01661 \} \mbox{\hyperlink{struct___a_t91_s___p_m_c}{AT91S\_PMC}}, *\mbox{\hyperlink{struct___a_t91_s___p_m_c}{AT91PS\_PMC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01662}01662 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01663}01663 \textcolor{preprocessor}{\#define PMC\_SCER        (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (PMC\_SCER) System Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01664}01664 \textcolor{preprocessor}{\#define PMC\_SCDR        (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (PMC\_SCDR) System Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01665}01665 \textcolor{preprocessor}{\#define PMC\_SCSR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (PMC\_SCSR) System Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01666}01666 \textcolor{preprocessor}{\#define PMC\_PCER        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (PMC\_PCER) Peripheral Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01667}01667 \textcolor{preprocessor}{\#define PMC\_PCDR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (PMC\_PCDR) Peripheral Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01668}01668 \textcolor{preprocessor}{\#define PMC\_PCSR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (PMC\_PCSR) Peripheral Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01669}01669 \textcolor{preprocessor}{\#define CKGR\_UCKR       (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (CKGR\_UCKR) UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01670}01670 \textcolor{preprocessor}{\#define CKGR\_MOR        (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (CKGR\_MOR) Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01671}01671 \textcolor{preprocessor}{\#define CKGR\_MCFR       (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (CKGR\_MCFR) Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01672}01672 \textcolor{preprocessor}{\#define CKGR\_PLLAR      (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (CKGR\_PLLAR) PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01673}01673 \textcolor{preprocessor}{\#define PMC\_MCKR        (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (PMC\_MCKR) Master Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01674}01674 \textcolor{preprocessor}{\#define PMC\_PCKR        (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (PMC\_PCKR) Programmable Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01675}01675 \textcolor{preprocessor}{\#define PMC\_IER         (AT91\_CAST(AT91\_REG *)  0x00000060) }\textcolor{comment}{// (PMC\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01676}01676 \textcolor{preprocessor}{\#define PMC\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (PMC\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01677}01677 \textcolor{preprocessor}{\#define PMC\_SR          (AT91\_CAST(AT91\_REG *)  0x00000068) }\textcolor{comment}{// (PMC\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01678}01678 \textcolor{preprocessor}{\#define PMC\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000006C) }\textcolor{comment}{// (PMC\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01679}01679 \textcolor{preprocessor}{\#define PMC\_FSMR        (AT91\_CAST(AT91\_REG *)  0x00000070) }\textcolor{comment}{// (PMC\_FSMR) Fast Startup Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01680}01680 \textcolor{preprocessor}{\#define PMC\_FSPR        (AT91\_CAST(AT91\_REG *)  0x00000074) }\textcolor{comment}{// (PMC\_FSPR) Fast Startup Polarity Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01681}01681 \textcolor{preprocessor}{\#define PMC\_FOCR        (AT91\_CAST(AT91\_REG *)  0x00000078) }\textcolor{comment}{// (PMC\_FOCR) Fault Output Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01682}01682 \textcolor{preprocessor}{\#define PMC\_ADDRSIZE    (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (PMC\_ADDRSIZE) PMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01683}01683 \textcolor{preprocessor}{\#define PMC\_IPNAME1     (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (PMC\_IPNAME1) PMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01684}01684 \textcolor{preprocessor}{\#define PMC\_IPNAME2     (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (PMC\_IPNAME2) PMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01685}01685 \textcolor{preprocessor}{\#define PMC\_FEATURES    (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (PMC\_FEATURES) PMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01686}01686 \textcolor{preprocessor}{\#define PMC\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (PMC\_VER) APMC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01687}01687 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01688}01688 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01689}01689 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_SCER : (PMC Offset: 0x0) System Clock Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01690}01690 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCK         (0x1 <<  0) }\textcolor{comment}{// (PMC) Processor Clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01691}01691 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCK0        (0x1 <<  8) }\textcolor{comment}{// (PMC) Programmable Clock Output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01692}01692 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCK1        (0x1 <<  9) }\textcolor{comment}{// (PMC) Programmable Clock Output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01693}01693 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCK2        (0x1 << 10) }\textcolor{comment}{// (PMC) Programmable Clock Output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01694}01694 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_SCDR : (PMC Offset: 0x4) System Clock Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01695}01695 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_SCSR : (PMC Offset: 0x8) System Clock Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01696}01696 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_UCKR : (PMC Offset: 0x1c) UTMI Clock Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01697}01697 \textcolor{preprocessor}{\#define AT91C\_CKGR\_UPLLEN     (0x1 << 16) }\textcolor{comment}{// (PMC) UTMI PLL Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01698}01698 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_UPLLEN\_DISABLED             (0x0 << 16) }\textcolor{comment}{// (PMC) The UTMI PLL is disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01699}01699 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_UPLLEN\_ENABLED              (0x1 << 16) }\textcolor{comment}{// (PMC) The UTMI PLL is enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01700}01700 \textcolor{preprocessor}{\#define AT91C\_CKGR\_UPLLCOUNT  (0xF << 20) }\textcolor{comment}{// (PMC) UTMI Oscillator Start-\/up Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01701}01701 \textcolor{preprocessor}{\#define AT91C\_CKGR\_BIASEN     (0x1 << 24) }\textcolor{comment}{// (PMC) UTMI BIAS Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01702}01702 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_BIASEN\_DISABLED             (0x0 << 24) }\textcolor{comment}{// (PMC) The UTMI BIAS is disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01703}01703 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_BIASEN\_ENABLED              (0x1 << 24) }\textcolor{comment}{// (PMC) The UTMI BIAS is enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01704}01704 \textcolor{preprocessor}{\#define AT91C\_CKGR\_BIASCOUNT  (0xF << 28) }\textcolor{comment}{// (PMC) UTMI BIAS Start-\/up Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01705}01705 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_MOR : (PMC Offset: 0x20) Main Oscillator Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01706}01706 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCXTEN   (0x1 <<  0) }\textcolor{comment}{// (PMC) Main Crystal Oscillator Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01707}01707 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCXTBY   (0x1 <<  1) }\textcolor{comment}{// (PMC) Main Crystal Oscillator Bypass}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01708}01708 \textcolor{preprocessor}{\#define AT91C\_CKGR\_WAITMODE   (0x1 <<  2) }\textcolor{comment}{// (PMC) Main Crystal Oscillator Bypass}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01709}01709 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCRCEN   (0x1 <<  3) }\textcolor{comment}{// (PMC) Main On-\/Chip RC Oscillator Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01710}01710 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCRCF    (0x7 <<  4) }\textcolor{comment}{// (PMC) Main On-\/Chip RC Oscillator Frequency Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01711}01711 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCXTST   (0xFF <<  8) }\textcolor{comment}{// (PMC) Main Crystal Oscillator Start-\/up Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01712}01712 \textcolor{preprocessor}{\#define AT91C\_CKGR\_KEY        (0xFF << 16) }\textcolor{comment}{// (PMC) Clock Generator Controller Writing Protection Key}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01713}01713 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOSCSEL    (0x1 << 24) }\textcolor{comment}{// (PMC) Main Oscillator Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01714}01714 \textcolor{preprocessor}{\#define AT91C\_CKGR\_CFDEN      (0x1 << 25) }\textcolor{comment}{// (PMC) Clock Failure Detector Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01715}01715 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01716}01716 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MAINF      (0xFFFF <<  0) }\textcolor{comment}{// (PMC) Main Clock Frequency}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01717}01717 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MAINRDY    (0x1 << 16) }\textcolor{comment}{// (PMC) Main Clock Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01718}01718 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_PLLAR : (PMC Offset: 0x28) PLL A Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01719}01719 \textcolor{preprocessor}{\#define AT91C\_CKGR\_DIVA       (0xFF <<  0) }\textcolor{comment}{// (PMC) Divider Selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01720}01720 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_DIVA\_0                    (0x0) }\textcolor{comment}{// (PMC) Divider output is 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01721}01721 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_DIVA\_BYPASS               (0x1) }\textcolor{comment}{// (PMC) Divider is bypassed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01722}01722 \textcolor{preprocessor}{\#define AT91C\_CKGR\_PLLACOUNT  (0x3F <<  8) }\textcolor{comment}{// (PMC) PLLA Counter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01723}01723 \textcolor{preprocessor}{\#define AT91C\_CKGR\_STMODE     (0x3 << 14) }\textcolor{comment}{// (PMC) Start Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01724}01724 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_STMODE\_0                    (0x0 << 14) }\textcolor{comment}{// (PMC) Fast startup}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01725}01725 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_STMODE\_1                    (0x1 << 14) }\textcolor{comment}{// (PMC) Reserved}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01726}01726 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_STMODE\_2                    (0x2 << 14) }\textcolor{comment}{// (PMC) Normal startup}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01727}01727 \textcolor{preprocessor}{\#define     AT91C\_CKGR\_STMODE\_3                    (0x3 << 14) }\textcolor{comment}{// (PMC) Reserved}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01728}01728 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MULA       (0x7FF << 16) }\textcolor{comment}{// (PMC) PLL Multiplier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01729}01729 \textcolor{preprocessor}{\#define AT91C\_CKGR\_SRC        (0x1 << 29) }\textcolor{comment}{// (PMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01730}01730 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_MCKR : (PMC Offset: 0x30) Master Clock Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01731}01731 \textcolor{preprocessor}{\#define AT91C\_PMC\_CSS         (0x7 <<  0) }\textcolor{comment}{// (PMC) Programmable Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01732}01732 \textcolor{preprocessor}{\#define     AT91C\_PMC\_CSS\_SLOW\_CLK             (0x0) }\textcolor{comment}{// (PMC) Slow Clock is selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01733}01733 \textcolor{preprocessor}{\#define     AT91C\_PMC\_CSS\_MAIN\_CLK             (0x1) }\textcolor{comment}{// (PMC) Main Clock is selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01734}01734 \textcolor{preprocessor}{\#define     AT91C\_PMC\_CSS\_PLLA\_CLK             (0x2) }\textcolor{comment}{// (PMC) Clock from PLL A is selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01735}01735 \textcolor{preprocessor}{\#define     AT91C\_PMC\_CSS\_UPLL\_CLK             (0x3) }\textcolor{comment}{// (PMC) Clock from UPLL is selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01736}01736 \textcolor{preprocessor}{\#define     AT91C\_PMC\_CSS\_SYS\_CLK              (0x4) }\textcolor{comment}{// (PMC) System clock is selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01737}01737 \textcolor{preprocessor}{\#define AT91C\_PMC\_PRES        (0x7 <<  4) }\textcolor{comment}{// (PMC) Programmable Clock Prescaler}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01738}01738 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK                  (0x0 <<  4) }\textcolor{comment}{// (PMC) Selected clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01739}01739 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_2                (0x1 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01740}01740 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_4                (0x2 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01741}01741 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_8                (0x3 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01742}01742 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_16               (0x4 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01743}01743 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_32               (0x5 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 32}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01744}01744 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_64               (0x6 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 64}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01745}01745 \textcolor{preprocessor}{\#define     AT91C\_PMC\_PRES\_CLK\_6                (0x7 <<  4) }\textcolor{comment}{// (PMC) Selected clock divided by 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01746}01746 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_PCKR : (PMC Offset: 0x40) Programmable Clock Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01747}01747 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01748}01748 \textcolor{preprocessor}{\#define AT91C\_PMC\_MOSCXTS     (0x1 <<  0) }\textcolor{comment}{// (PMC) Main Crystal Oscillator Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01749}01749 \textcolor{preprocessor}{\#define AT91C\_PMC\_LOCKA       (0x1 <<  1) }\textcolor{comment}{// (PMC) PLL A Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01750}01750 \textcolor{preprocessor}{\#define AT91C\_PMC\_MCKRDY      (0x1 <<  3) }\textcolor{comment}{// (PMC) Master Clock Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01751}01751 \textcolor{preprocessor}{\#define AT91C\_PMC\_LOCKU       (0x1 <<  6) }\textcolor{comment}{// (PMC) PLL UTMI Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01752}01752 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCKRDY0     (0x1 <<  8) }\textcolor{comment}{// (PMC) PCK0\_RDY Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01753}01753 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCKRDY1     (0x1 <<  9) }\textcolor{comment}{// (PMC) PCK1\_RDY Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01754}01754 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCKRDY2     (0x1 << 10) }\textcolor{comment}{// (PMC) PCK2\_RDY Status/Enable/Disable/Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01755}01755 \textcolor{preprocessor}{\#define AT91C\_PMC\_MOSCSELS    (0x1 << 16) }\textcolor{comment}{// (PMC) Main Oscillator Selection Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01756}01756 \textcolor{preprocessor}{\#define AT91C\_PMC\_MOSCRCS     (0x1 << 17) }\textcolor{comment}{// (PMC) Main On-\/Chip RC Oscillator Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01757}01757 \textcolor{preprocessor}{\#define AT91C\_PMC\_CFDEV       (0x1 << 18) }\textcolor{comment}{// (PMC) Clock Failure Detector Event}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01758}01758 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01759}01759 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_SR : (PMC Offset: 0x68) PMC Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01760}01760 \textcolor{preprocessor}{\#define AT91C\_PMC\_OSCSELS     (0x1 <<  7) }\textcolor{comment}{// (PMC) Slow Clock Oscillator Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01761}01761 \textcolor{preprocessor}{\#define AT91C\_PMC\_CFDS        (0x1 << 19) }\textcolor{comment}{// (PMC) Clock Failure Detector Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01762}01762 \textcolor{preprocessor}{\#define AT91C\_PMC\_FOS         (0x1 << 20) }\textcolor{comment}{// (PMC) Clock Failure Detector Fault Output Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01763}01763 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01764}01764 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_FSMR : (PMC Offset: 0x70) Fast Startup Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01765}01765 \textcolor{preprocessor}{\#define AT91C\_PMC\_FSTT        (0xFFFF <<  0) }\textcolor{comment}{// (PMC) Fast Start-\/up Input Enable 0 to 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01766}01766 \textcolor{preprocessor}{\#define AT91C\_PMC\_RTTAL       (0x1 << 16) }\textcolor{comment}{// (PMC) RTT Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01767}01767 \textcolor{preprocessor}{\#define AT91C\_PMC\_RTCAL       (0x1 << 17) }\textcolor{comment}{// (PMC) RTC Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01768}01768 \textcolor{preprocessor}{\#define AT91C\_PMC\_USBAL       (0x1 << 18) }\textcolor{comment}{// (PMC) USB Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01769}01769 \textcolor{preprocessor}{\#define AT91C\_PMC\_LPM         (0x1 << 20) }\textcolor{comment}{// (PMC) Low Power Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01770}01770 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_FSPR : (PMC Offset: 0x74) Fast Startup Polarity Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01771}01771 \textcolor{preprocessor}{\#define AT91C\_PMC\_FSTP        (0xFFFF <<  0) }\textcolor{comment}{// (PMC) Fast Start-\/up Input Polarity 0 to 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01772}01772 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PMC\_FOCR : (PMC Offset: 0x78) Fault Output Clear Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01773}01773 \textcolor{preprocessor}{\#define AT91C\_PMC\_FOCLR       (0x1 <<  0) }\textcolor{comment}{// (PMC) Fault Output Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01774}01774 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01775}01775 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01776}01776 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Clock Generator Controler}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01777}01777 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01778}01778 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01779}\mbox{\hyperlink{struct___a_t91_s___c_k_g_r}{01779}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___c_k_g_r}{\_AT91S\_CKGR}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01780}01780     AT91\_REG     CKGR\_UCKR;     \textcolor{comment}{// UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01781}01781     AT91\_REG     CKGR\_MOR;  \textcolor{comment}{// Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01782}01782     AT91\_REG     CKGR\_MCFR;     \textcolor{comment}{// Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01783}01783     AT91\_REG     CKGR\_PLLAR;    \textcolor{comment}{// PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01784}01784 \} \mbox{\hyperlink{struct___a_t91_s___c_k_g_r}{AT91S\_CKGR}}, *\mbox{\hyperlink{struct___a_t91_s___c_k_g_r}{AT91PS\_CKGR}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01785}01785 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01786}01786 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01787}01787 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01788}01788 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_UCKR : (CKGR Offset: 0x0) UTMI Clock Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01789}01789 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_MOR : (CKGR Offset: 0x4) Main Oscillator Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01790}01790 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_MCFR : (CKGR Offset: 0x8) Main Clock Frequency Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01791}01791 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ CKGR\_PLLAR : (CKGR Offset: 0xc) PLL A Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01792}01792 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01793}01793 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01794}01794 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Reset Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01795}01795 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01796}01796 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01797}\mbox{\hyperlink{struct___a_t91_s___r_s_t_c}{01797}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___r_s_t_c}{\_AT91S\_RSTC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01798}01798     AT91\_REG     RSTC\_RCR;  \textcolor{comment}{// Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01799}01799     AT91\_REG     RSTC\_RSR;  \textcolor{comment}{// Reset Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01800}01800     AT91\_REG     RSTC\_RMR;  \textcolor{comment}{// Reset Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01801}01801     AT91\_REG     Reserved0[60];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01802}01802     AT91\_REG     RSTC\_VER;  \textcolor{comment}{// Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01803}01803 \} \mbox{\hyperlink{struct___a_t91_s___r_s_t_c}{AT91S\_RSTC}}, *\mbox{\hyperlink{struct___a_t91_s___r_s_t_c}{AT91PS\_RSTC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01804}01804 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01805}01805 \textcolor{preprocessor}{\#define RSTC\_RCR        (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (RSTC\_RCR) Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01806}01806 \textcolor{preprocessor}{\#define RSTC\_RSR        (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (RSTC\_RSR) Reset Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01807}01807 \textcolor{preprocessor}{\#define RSTC\_RMR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (RSTC\_RMR) Reset Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01808}01808 \textcolor{preprocessor}{\#define RSTC\_VER        (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (RSTC\_VER) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01809}01809 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01810}01810 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01811}01811 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RSTC\_RCR : (RSTC Offset: 0x0) Reset Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01812}01812 \textcolor{preprocessor}{\#define AT91C\_RSTC\_PROCRST    (0x1 <<  0) }\textcolor{comment}{// (RSTC) Processor Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01813}01813 \textcolor{preprocessor}{\#define AT91C\_RSTC\_ICERST     (0x1 <<  1) }\textcolor{comment}{// (RSTC) ICE Interface Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01814}01814 \textcolor{preprocessor}{\#define AT91C\_RSTC\_PERRST     (0x1 <<  2) }\textcolor{comment}{// (RSTC) Peripheral Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01815}01815 \textcolor{preprocessor}{\#define AT91C\_RSTC\_EXTRST     (0x1 <<  3) }\textcolor{comment}{// (RSTC) External Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01816}01816 \textcolor{preprocessor}{\#define AT91C\_RSTC\_KEY        (0xFF << 24) }\textcolor{comment}{// (RSTC) Password}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01817}01817 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RSTC\_RSR : (RSTC Offset: 0x4) Reset Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01818}01818 \textcolor{preprocessor}{\#define AT91C\_RSTC\_URSTS      (0x1 <<  0) }\textcolor{comment}{// (RSTC) User Reset Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01819}01819 \textcolor{preprocessor}{\#define AT91C\_RSTC\_RSTTYP     (0x7 <<  8) }\textcolor{comment}{// (RSTC) Reset Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01820}01820 \textcolor{preprocessor}{\#define     AT91C\_RSTC\_RSTTYP\_GENERAL              (0x0 <<  8) }\textcolor{comment}{// (RSTC) General reset. Both VDDCORE and VDDBU rising.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01821}01821 \textcolor{preprocessor}{\#define     AT91C\_RSTC\_RSTTYP\_WAKEUP               (0x1 <<  8) }\textcolor{comment}{// (RSTC) WakeUp Reset. VDDCORE rising.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01822}01822 \textcolor{preprocessor}{\#define     AT91C\_RSTC\_RSTTYP\_WATCHDOG             (0x2 <<  8) }\textcolor{comment}{// (RSTC) Watchdog Reset. Watchdog overflow occured.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01823}01823 \textcolor{preprocessor}{\#define     AT91C\_RSTC\_RSTTYP\_SOFTWARE             (0x3 <<  8) }\textcolor{comment}{// (RSTC) Software Reset. Processor reset required by the software.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01824}01824 \textcolor{preprocessor}{\#define     AT91C\_RSTC\_RSTTYP\_USER                 (0x4 <<  8) }\textcolor{comment}{// (RSTC) User Reset. NRST pin detected low.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01825}01825 \textcolor{preprocessor}{\#define AT91C\_RSTC\_NRSTL      (0x1 << 16) }\textcolor{comment}{// (RSTC) NRST pin level}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01826}01826 \textcolor{preprocessor}{\#define AT91C\_RSTC\_SRCMP      (0x1 << 17) }\textcolor{comment}{// (RSTC) Software Reset Command in Progress.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01827}01827 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RSTC\_RMR : (RSTC Offset: 0x8) Reset Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01828}01828 \textcolor{preprocessor}{\#define AT91C\_RSTC\_URSTEN     (0x1 <<  0) }\textcolor{comment}{// (RSTC) User Reset Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01829}01829 \textcolor{preprocessor}{\#define AT91C\_RSTC\_URSTIEN    (0x1 <<  4) }\textcolor{comment}{// (RSTC) User Reset Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01830}01830 \textcolor{preprocessor}{\#define AT91C\_RSTC\_ERSTL      (0xF <<  8) }\textcolor{comment}{// (RSTC) User Reset Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01831}01831 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01832}01832 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01833}01833 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Supply Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01834}01834 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01835}01835 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01836}\mbox{\hyperlink{struct___a_t91_s___s_u_p_c}{01836}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___s_u_p_c}{\_AT91S\_SUPC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01837}01837   AT91\_REG SUPC\_CR;   \textcolor{comment}{// Supply Controller Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01838}01838   AT91\_REG SUPC\_SMMR; \textcolor{comment}{// Supply Controller Supply Monitor Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01839}01839   AT91\_REG SUPC\_MR;   \textcolor{comment}{// Supply Controller Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01840}01840   AT91\_REG SUPC\_WUMR; \textcolor{comment}{// Supply Controller Wake Up Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01841}01841   AT91\_REG SUPC\_WUIR; \textcolor{comment}{// Supply Controller Wake Up Inputs Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01842}01842   AT91\_REG SUPC\_SR;   \textcolor{comment}{// Supply Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01843}01843 \} \mbox{\hyperlink{struct___a_t91_s___s_u_p_c}{AT91S\_SUPC}}, *\mbox{\hyperlink{struct___a_t91_s___s_u_p_c}{AT91PS\_SUPC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01844}01844 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01845}01845 \textcolor{preprocessor}{\#define SUPC\_CR   (AT91\_CAST(AT91\_REG *) 0x00000000) }\textcolor{comment}{// Supply Controller Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01846}01846 \textcolor{preprocessor}{\#define SUPC\_SMMR (AT91\_CAST(AT91\_REG *) 0x00000004) }\textcolor{comment}{// Supply Controller Supply Monitor Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01847}01847 \textcolor{preprocessor}{\#define SUPC\_MR   (AT91\_CAST(AT91\_REG *) 0x00000008) }\textcolor{comment}{// Supply Controller Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01848}01848 \textcolor{preprocessor}{\#define SUPC\_WUMR (AT91\_CAST(AT91\_REG *) 0x0000000C) }\textcolor{comment}{// Supply Controller Wake Up Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01849}01849 \textcolor{preprocessor}{\#define SUPC\_WUIR (AT91\_CAST(AT91\_REG *) 0x00000010) }\textcolor{comment}{// Supply Controller Wake Up Inputs Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01850}01850 \textcolor{preprocessor}{\#define SUPC\_SR   (AT91\_CAST(AT91\_REG *) 0x00000014) }\textcolor{comment}{// Supply Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01851}01851 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01852}01852 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_CR : (SUPC Offset: 0x00) Supply Controller Control Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01853}01853 \textcolor{preprocessor}{\#define AT91C\_SUPC\_CR\_VROFF (0x1 << 2) }\textcolor{comment}{// (SUPC) Voltage Regulator Off}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01854}01854 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_CR\_VROFF\_NO\_EFFECT (0x0 << 2) }\textcolor{comment}{// (SUPC) no effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01855}01855 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_CR\_VROFF\_STOP\_VREG (0x1 << 2) }\textcolor{comment}{// (SUPC) if KEY is correct, asserts vddcore\_nreset and stops the voltage regulator.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01856}01856 \textcolor{preprocessor}{\#define AT91C\_SUPC\_CR\_XTALSEL (0x1 << 3) }\textcolor{comment}{// (SUPC) Crystal Oscillator Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01857}01857 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_CR\_XTALSEL\_NO\_EFFECT (0x0 << 3) }\textcolor{comment}{// (SUPC) no effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01858}01858 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_CR\_XTALSEL\_CRYSTAL\_SEL (0x1 << 3) }\textcolor{comment}{// (SUPC) if KEY is correct, switches the slow clock on the crystal oscillator output.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01859}01859 \textcolor{preprocessor}{\#define AT91C\_SUPC\_CR\_KEY (0xff << 24) }\textcolor{comment}{// (SUPC) Password}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01860}01860 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_SMMR : (SUPC Offset: 0x04) Supply Controller Supply Monitor Mode Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01861}01861 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SMMR\_SMTH (0xf << 0) }\textcolor{comment}{// (SUPC) Supply Monitor Threshold}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01862}01862 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_1\_9V (0x0 << 0) }\textcolor{comment}{// (SUPC) 1.9 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01863}01863 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_0V (0x1 << 0) }\textcolor{comment}{// (SUPC) 2.0 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01864}01864 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_1V (0x2 << 0) }\textcolor{comment}{// (SUPC) 2.1 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01865}01865 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_2V (0x3 << 0) }\textcolor{comment}{// (SUPC) 2.2 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01866}01866 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_3V (0x4 << 0) }\textcolor{comment}{// (SUPC) 2.3 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01867}01867 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_4V (0x5 << 0) }\textcolor{comment}{// (SUPC) 2.4 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01868}01868 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_5V (0x6 << 0) }\textcolor{comment}{// (SUPC) 2.5 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01869}01869 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_6V (0x7 << 0) }\textcolor{comment}{// (SUPC) 2.6 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01870}01870 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_7V (0x8 << 0) }\textcolor{comment}{// (SUPC) 2.7 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01871}01871 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_8V (0x9 << 0) }\textcolor{comment}{// (SUPC) 2.8 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01872}01872 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_2\_9V (0xA << 0) }\textcolor{comment}{// (SUPC) 2.9 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01873}01873 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_3\_0V (0xB << 0) }\textcolor{comment}{// (SUPC) 3.0 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01874}01874 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_3\_1V (0xC << 0) }\textcolor{comment}{// (SUPC) 3.1 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01875}01875 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_3\_2V (0xD << 0) }\textcolor{comment}{// (SUPC) 3.2 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01876}01876 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_3\_3V (0xE << 0) }\textcolor{comment}{// (SUPC) 3.3 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01877}01877 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMTH\_3\_4V (0xF << 0) }\textcolor{comment}{// (SUPC) 3.4 V}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01878}01878 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SMMR\_SMSMPL (0x7 << 8) }\textcolor{comment}{// (SUPC) Supply Monitor Sampling Period}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01879}01879 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMSMPL\_SMD (0x0 << 8) }\textcolor{comment}{// (SUPC) Supply Monitor disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01880}01880 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMSMPL\_CSM (0x1 << 8) }\textcolor{comment}{// (SUPC) Continuous Supply Monitor}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01881}01881 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMSMPL\_32SLCK (0x2 << 8) }\textcolor{comment}{// (SUPC) Supply Monitor enabled one SLCK period every 32 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01882}01882 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMSMPL\_256SLCK (0x3 << 8) }\textcolor{comment}{// (SUPC) Supply Monitor enabled one SLCK period every 256 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01883}01883 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMSMPL\_2048SLCK (0x4 << 8) }\textcolor{comment}{// (SUPC) Supply Monitor enabled one SLCK period every 2,048 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01884}01884 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SMMR\_SMRSTEN (0x1 << 12) }\textcolor{comment}{// (SUPC) Supply Monitor Reset Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01885}01885 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMRSTEN\_NOT\_ENABLE (0x0 << 12) }\textcolor{comment}{// (SUPC) the core reset signal "{}vddcore\_nreset"{} is not affected when a supply monitor detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01886}01886 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMRSTEN\_ENABLE (0x1 << 12) }\textcolor{comment}{// (SUPC) the core reset signal, vddcore\_nreset is asserted when a supply monitor detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01887}01887 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SMMR\_SMIEN (0x1 << 13) }\textcolor{comment}{// (SUPC) Supply Monitor Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01888}01888 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMIEN\_NOT\_ENABLE (0x0 << 13) }\textcolor{comment}{// (SUPC) the SUPC interrupt signal is not affected when a supply monitor detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01889}01889 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SMMR\_SMIEN\_ENABLE (0x1 << 13) }\textcolor{comment}{// (SUPC) the SUPC interrupt signal is asserted when a supply monitor detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01890}01890 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_MR : (SUPC Offset: 0x08) Supply Controller Mode Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01891}01891 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR\_BODRSTEN (0x1 << 12) }\textcolor{comment}{// (SUPC) Brownout Detector Reset Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01892}01892 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_BODRSTEN\_NOT\_ENABLE (0x0 << 12) }\textcolor{comment}{// (SUPC) the core reset signal "{}vddcore\_nreset"{} is not affected when a brownout detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01893}01893 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_BODRSTEN\_ENABLE (0x1 << 12) }\textcolor{comment}{// (SUPC) the core reset signal, vddcore\_nreset is asserted when a brownout detection occurs.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01894}01894 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR\_BODDIS (0x1 << 13) }\textcolor{comment}{// (SUPC) Brownout Detector Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01895}01895 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_BODDIS\_ENABLE (0x0 << 13) }\textcolor{comment}{// (SUPC) the core brownout detector is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01896}01896 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_BODDIS\_DISABLE (0x1 << 13) }\textcolor{comment}{// (SUPC) the core brownout detector is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01897}01897 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR\_VDDIORDY (0x1 << 14) }\textcolor{comment}{// (SUPC) VDDIO Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01898}01898 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_VDDIORDY\_VDDIO\_REMOVED (0x0 << 14) }\textcolor{comment}{// (SUPC) VDDIO is removed (used before going to backup mode when backup batteries are used)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01899}01899 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_VDDIORDY\_VDDIO\_PRESENT (0x1 << 14) }\textcolor{comment}{// (SUPC) VDDIO is present (used before going to backup mode when backup batteries are used)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01900}01900 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR\_OSCBYPASS (0x1 << 20) }\textcolor{comment}{// (SUPC) Oscillator Bypass}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01901}01901 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_OSCBYPASS\_NO\_EFFECT (0x0 << 20) }\textcolor{comment}{// (SUPC) no effect. Clock selection depends on XTALSEL value.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01902}01902 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_MR\_OSCBYPASS\_BYPASS (0x1 << 20) }\textcolor{comment}{// (SUPC) the 32-\/KHz XTAL oscillator is selected and is put in bypass mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01903}01903 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR\_KEY (0xff << 24) }\textcolor{comment}{// (SUPC) Password Key}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01904}01904 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_WUMR : (SUPC Offset: 0x0C) Supply Controller Wake Up Mode Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01905}01905 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_FWUPEN (0x1 << 0) }\textcolor{comment}{// (SUPC) Force Wake Up Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01906}01906 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPEN\_NOT\_ENABLE (0x0 << 0) }\textcolor{comment}{// (SUPC) the Force Wake Up pin has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01907}01907 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPEN\_ENABLE (0x1 << 0) }\textcolor{comment}{// (SUPC) the Force Wake Up pin low forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01908}01908 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_SMEN (0x1 << 1) }\textcolor{comment}{// (SUPC) Supply Monitor Wake Up Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01909}01909 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_SMEN\_NOT\_ENABLE (0x0 << 1) }\textcolor{comment}{// (SUPC) the supply monitor detection has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01910}01910 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_SMEN\_ENABLE (0x1 << 1) }\textcolor{comment}{// (SUPC) the supply monitor detection forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01911}01911 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_RTTEN (0x1 << 2) }\textcolor{comment}{// (SUPC) Real Time Timer Wake Up Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01912}01912 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_RTTEN\_NOT\_ENABLE (0x0 << 2) }\textcolor{comment}{// (SUPC) the RTT alarm signal has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01913}01913 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_RTTEN\_ENABLE (0x1 << 2) }\textcolor{comment}{// (SUPC) the RTT alarm signal forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01914}01914 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_RTCEN (0x1 << 3) }\textcolor{comment}{// (SUPC) Real Time Clock Wake Up Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01915}01915 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_RTCEN\_NOT\_ENABLE (0x0 << 3) }\textcolor{comment}{// (SUPC) the RTC alarm signal has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01916}01916 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_RTCEN\_ENABLE (0x1 << 3) }\textcolor{comment}{// (SUPC) the RTC alarm signal forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01917}01917 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_FWUPDBC (0x7 << 8) }\textcolor{comment}{// (SUPC) Force Wake Up Debouncer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01918}01918 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_1SCLK (0x0 << 8) }\textcolor{comment}{// (SUPC) Immediate, no debouncing, detected active at least on one Slow Clock edge.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01919}01919 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_3SCLK (0x1 << 8) }\textcolor{comment}{// (SUPC) FWUP shall be low for at least 3 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01920}01920 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_32SCLK (0x2 << 8) }\textcolor{comment}{// (SUPC) FWUP shall be low for at least 32 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01921}01921 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_512SCLK (0x3 << 8) }\textcolor{comment}{// (SUPC) FWUP shall be low for at least 512 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01922}01922 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_4096SCLK (0x4 << 8) }\textcolor{comment}{// (SUPC) FWUP shall be low for at least 4,096 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01923}01923 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_FWUPDBC\_32768SCLK (0x5 << 8) }\textcolor{comment}{// (SUPC) FWUP shall be low for at least 32,768 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01924}01924 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR\_WKUPDBC (0x7 << 12) }\textcolor{comment}{// (SUPC) Wake Up Inputs Debouncer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01925}01925 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_1SCLK (0x0 << 12) }\textcolor{comment}{// (SUPC) Immediate, no debouncing, detected active at least on one Slow Clock edge.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01926}01926 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_3SCLK (0x1 << 12) }\textcolor{comment}{// (SUPC) An enabled wake-\/up input shall be active for at least 3 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01927}01927 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_32SCLK (0x2 << 12) }\textcolor{comment}{// (SUPC) An enabled wake-\/up input shall be active for at least 32 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01928}01928 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_512SCLK (0x3 << 12) }\textcolor{comment}{// (SUPC) An enabled wake-\/up input shall be active for at least 512 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01929}01929 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_4096SCLK (0x4 << 12) }\textcolor{comment}{// (SUPC) An enabled wake-\/up input shall be active for at least 4,096 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01930}01930 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUMR\_WKUPDBC\_32768SCLK (0x5 << 12) }\textcolor{comment}{// (SUPC) An enabled wake-\/up input shall be active for at least 32,768 SLCK periods}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01931}01931 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_WUIR : (SUPC Offset: 0x10) Supply Controller Wake Up Inputs Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01932}01932 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN0 (0x1 << 0) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01933}01933 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN0\_NOT\_ENABLE (0x0 << 0) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01934}01934 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN0\_ENABLE (0x1 << 0) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01935}01935 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN1 (0x1 << 1) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01936}01936 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN1\_NOT\_ENABLE (0x0 << 1) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01937}01937 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN1\_ENABLE (0x1 << 1) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01938}01938 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN2 (0x1 << 2) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01939}01939 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN2\_NOT\_ENABLE (0x0 << 2) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01940}01940 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN2\_ENABLE (0x1 << 2) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01941}01941 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN3 (0x1 << 3) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01942}01942 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN3\_NOT\_ENABLE (0x0 << 3) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01943}01943 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN3\_ENABLE (0x1 << 3) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01944}01944 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN4 (0x1 << 4) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01945}01945 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN4\_NOT\_ENABLE (0x0 << 4) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01946}01946 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN4\_ENABLE (0x1 << 4) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01947}01947 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN5 (0x1 << 5) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01948}01948 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN5\_NOT\_ENABLE (0x0 << 5) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01949}01949 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN5\_ENABLE (0x1 << 5) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01950}01950 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN6 (0x1 << 6) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01951}01951 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN6\_NOT\_ENABLE (0x0 << 6) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01952}01952 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN6\_ENABLE (0x1 << 6) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01953}01953 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN7 (0x1 << 7) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01954}01954 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN7\_NOT\_ENABLE (0x0 << 7) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01955}01955 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN7\_ENABLE (0x1 << 7) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01956}01956 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN8 (0x1 << 8) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01957}01957 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN8\_NOT\_ENABLE (0x0 << 8) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01958}01958 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN8\_ENABLE (0x1 << 8) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01959}01959 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN9 (0x1 << 9) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01960}01960 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN9\_NOT\_ENABLE (0x0 << 9) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01961}01961 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN9\_ENABLE (0x1 << 9) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01962}01962 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN10 (0x1 << 10) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01963}01963 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN10\_NOT\_ENABLE (0x0 << 10) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01964}01964 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN10\_ENABLE (0x1 << 10) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01965}01965 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN11 (0x1 << 11) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01966}01966 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN11\_NOT\_ENABLE (0x0 << 11) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01967}01967 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN11\_ENABLE (0x1 << 11) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01968}01968 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN12 (0x1 << 12) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01969}01969 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN12\_NOT\_ENABLE (0x0 << 12) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01970}01970 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN12\_ENABLE (0x1 << 12) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01971}01971 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN13 (0x1 << 13) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01972}01972 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN13\_NOT\_ENABLE (0x0 << 13) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01973}01973 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN13\_ENABLE (0x1 << 13) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01974}01974 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN14 (0x1 << 14) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01975}01975 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN14\_NOT\_ENABLE (0x0 << 14) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01976}01976 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN14\_ENABLE (0x1 << 14) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01977}01977 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPEN15 (0x1 << 15) }\textcolor{comment}{// (SUPC) Wake Up Input Enable 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01978}01978 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN15\_NOT\_ENABLE (0x0 << 15) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input has no wake up effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01979}01979 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPEN15\_ENABLE (0x1 << 15) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01980}01980 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT0 (0x1 << 16) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01981}01981 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT0\_HIGH\_TO\_LOW (0x0 << 16) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01982}01982 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT0\_LOW\_TO\_HIGH (0x1 << 16) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01983}01983 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT1 (0x1 << 17) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01984}01984 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT1\_HIGH\_TO\_LOW (0x0 << 17) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01985}01985 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT1\_LOW\_TO\_HIGH (0x1 << 17) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01986}01986 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT2 (0x1 << 18) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01987}01987 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT2\_HIGH\_TO\_LOW (0x0 << 18) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01988}01988 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT2\_LOW\_TO\_HIGH (0x1 << 18) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01989}01989 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT3 (0x1 << 19) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01990}01990 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT3\_HIGH\_TO\_LOW (0x0 << 19) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01991}01991 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT3\_LOW\_TO\_HIGH (0x1 << 19) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01992}01992 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT4 (0x1 << 20) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01993}01993 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT4\_HIGH\_TO\_LOW (0x0 << 20) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01994}01994 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT4\_LOW\_TO\_HIGH (0x1 << 20) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01995}01995 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT5 (0x1 << 21) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01996}01996 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT5\_HIGH\_TO\_LOW (0x0 << 21) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01997}01997 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT5\_LOW\_TO\_HIGH (0x1 << 21) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01998}01998 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT6 (0x1 << 22) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l01999}01999 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT6\_HIGH\_TO\_LOW (0x0 << 22) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02000}02000 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT6\_LOW\_TO\_HIGH (0x1 << 22) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02001}02001 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT7 (0x1 << 23) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02002}02002 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT7\_HIGH\_TO\_LOW (0x0 << 23) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02003}02003 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT7\_LOW\_TO\_HIGH (0x1 << 23) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02004}02004 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT8 (0x1 << 24) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02005}02005 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT8\_HIGH\_TO\_LOW (0x0 << 24) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02006}02006 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT8\_LOW\_TO\_HIGH (0x1 << 24) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02007}02007 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT9 (0x1 << 25) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02008}02008 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT9\_HIGH\_TO\_LOW (0x0 << 25) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02009}02009 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT9\_LOW\_TO\_HIGH (0x1 << 25) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02010}02010 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT10 (0x1 << 26) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02011}02011 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT10\_HIGH\_TO\_LOW (0x0 << 26) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02012}02012 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT10\_LOW\_TO\_HIGH (0x1 << 26) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02013}02013 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT11 (0x1 << 27) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02014}02014 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT11\_HIGH\_TO\_LOW (0x0 << 27) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02015}02015 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT11\_LOW\_TO\_HIGH (0x1 << 27) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02016}02016 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT12 (0x1 << 28) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02017}02017 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT12\_HIGH\_TO\_LOW (0x0 << 28) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02018}02018 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT12\_LOW\_TO\_HIGH (0x1 << 28) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02019}02019 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT13 (0x1 << 29) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02020}02020 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT13\_HIGH\_TO\_LOW (0x0 << 29) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02021}02021 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT13\_LOW\_TO\_HIGH (0x1 << 29) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02022}02022 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT14 (0x1 << 30) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02023}02023 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT14\_HIGH\_TO\_LOW (0x0 << 30) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02024}02024 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT14\_LOW\_TO\_HIGH (0x1 << 30) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02025}02025 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR\_WKUPT15 (0x1 << 31) }\textcolor{comment}{// (SUPC) Wake Up Input Transition 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02026}02026 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT15\_HIGH\_TO\_LOW (0x0 << 31) }\textcolor{comment}{// (SUPC) a high to low level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02027}02027 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_WUIR\_WKUPT15\_LOW\_TO\_HIGH (0x1 << 31) }\textcolor{comment}{// (SUPC) a low to high level transition on the corresponding wake-\/up input forces the wake up of the core power supply.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02028}02028 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SUPC\_SR : (SUPC Offset: 0x14) Supply Controller Status Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02029}02029 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_FWUPS (0x1 << 0) }\textcolor{comment}{// (SUPC) FWUP Wake Up Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02030}02030 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_FWUPS\_NO (0x0 << 0) }\textcolor{comment}{// (SUPC) no wake up due to the assertion of the FWUP pin has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02031}02031 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_FWUPS\_PRESENT (0x1 << 0) }\textcolor{comment}{// (SUPC) at least one wake up due to the assertion of the FWUP pin has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02032}02032 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPS (0x1 << 1) }\textcolor{comment}{// (SUPC) WKUP Wake Up Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02033}02033 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPS\_NO (0x0 << 1) }\textcolor{comment}{// (SUPC) no wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02034}02034 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPS\_PRESENT (0x1 << 1) }\textcolor{comment}{// (SUPC) at least one wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02035}02035 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_SMWS (0x1 << 2) }\textcolor{comment}{// (SUPC) Supply Monitor Detection Wake Up Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02036}02036 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMWS\_NO (0x0 << 2) }\textcolor{comment}{// (SUPC) no wake up due to a supply monitor detection has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02037}02037 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMWS\_PRESENT (0x1 << 2) }\textcolor{comment}{// (SUPC) at least one wake up due to a supply monitor detection has occurred since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02038}02038 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_BODRSTS (0x1 << 3) }\textcolor{comment}{// (SUPC) Brownout Detector Reset Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02039}02039 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_BODRSTS\_NO (0x0 << 3) }\textcolor{comment}{// (SUPC) no core brownout detection has generated a core reset since the last read of the SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02040}02040 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_BODRSTS\_PRESENT (0x1 << 3) }\textcolor{comment}{// (SUPC) at least one core brownout detection has generated a core reset since the last read of the SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02041}02041 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_SMRSTS (0x1 << 4) }\textcolor{comment}{// (SUPC) Supply Monitor Reset Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02042}02042 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMRSTS\_NO (0x0 << 4) }\textcolor{comment}{// (SUPC) no supply monitor detection has generated a core reset since the last read of the SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02043}02043 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMRSTS\_PRESENT (0x1 << 4) }\textcolor{comment}{// (SUPC) at least one supply monitor detection has generated a core reset since the last read of the SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02044}02044 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_SMS (0x1 << 5) }\textcolor{comment}{// (SUPC) Supply Monitor Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02045}02045 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMS\_NO (0x0 << 5) }\textcolor{comment}{// (SUPC) no supply monitor detection since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02046}02046 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMS\_PRESENT (0x1 << 5) }\textcolor{comment}{// (SUPC) at least one supply monitor detection since the last read of SUPC\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02047}02047 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_SMOS (0x1 << 6) }\textcolor{comment}{// (SUPC) Supply Monitor Output Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02048}02048 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMOS\_HIGH (0x0 << 6) }\textcolor{comment}{// (SUPC) the supply monitor detected VDDUTMI higher than its threshold at its last measurement.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02049}02049 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_SMOS\_LOW (0x1 << 6) }\textcolor{comment}{// (SUPC) the supply monitor detected VDDUTMI lower than its threshold at its last measurement.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02050}02050 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_OSCSEL (0x1 << 7) }\textcolor{comment}{// (SUPC) 32-\/kHz Oscillator Selection Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02051}02051 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_OSCSEL\_RC (0x0 << 7) }\textcolor{comment}{// (SUPC) the slow clock, SLCK is generated by the embedded 32-\/kHz RC oscillator.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02052}02052 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_OSCSEL\_CRYST (0x1 << 7) }\textcolor{comment}{// (SUPC) the slow clock, SLCK is generated by the 32-\/kHz crystal oscillator.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02053}02053 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_FWUPIS (0x1 << 12) }\textcolor{comment}{// (SUPC) FWUP Input Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02054}02054 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_FWUPIS\_LOW (0x0 << 12) }\textcolor{comment}{// (SUPC) FWUP input is tied low.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02055}02055 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_FWUPIS\_HIGH (0x1 << 12) }\textcolor{comment}{// (SUPC) FWUP input is tied high.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02056}02056 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS0 (0x1 << 16) }\textcolor{comment}{// (SUPC) WKUP Input Status 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02057}02057 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS0\_DIS (0x0 << 16) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02058}02058 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS0\_EN (0x1 << 16) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02059}02059 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS1 (0x1 << 17) }\textcolor{comment}{// (SUPC) WKUP Input Status 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02060}02060 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS1\_DIS (0x0 << 17) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02061}02061 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS1\_EN (0x1 << 17) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02062}02062 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS2 (0x1 << 18) }\textcolor{comment}{// (SUPC) WKUP Input Status 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02063}02063 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS2\_DIS (0x0 << 18) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02064}02064 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS2\_EN (0x1 << 18) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02065}02065 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS3 (0x1 << 19) }\textcolor{comment}{// (SUPC) WKUP Input Status 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02066}02066 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS3\_DIS (0x0 << 19) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02067}02067 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS3\_EN (0x1 << 19) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02068}02068 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS4 (0x1 << 20) }\textcolor{comment}{// (SUPC) WKUP Input Status 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02069}02069 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS4\_DIS (0x0 << 20) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02070}02070 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS4\_EN (0x1 << 20) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02071}02071 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS5 (0x1 << 21) }\textcolor{comment}{// (SUPC) WKUP Input Status 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02072}02072 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS5\_DIS (0x0 << 21) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02073}02073 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS5\_EN (0x1 << 21) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02074}02074 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS6 (0x1 << 22) }\textcolor{comment}{// (SUPC) WKUP Input Status 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02075}02075 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS6\_DIS (0x0 << 22) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02076}02076 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS6\_EN (0x1 << 22) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02077}02077 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS7 (0x1 << 23) }\textcolor{comment}{// (SUPC) WKUP Input Status 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02078}02078 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS7\_DIS (0x0 << 23) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02079}02079 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS7\_EN (0x1 << 23) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02080}02080 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS8 (0x1 << 24) }\textcolor{comment}{// (SUPC) WKUP Input Status 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02081}02081 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS8\_DIS (0x0 << 24) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02082}02082 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS8\_EN (0x1 << 24) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02083}02083 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS9 (0x1 << 25) }\textcolor{comment}{// (SUPC) WKUP Input Status 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02084}02084 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS9\_DIS (0x0 << 25) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02085}02085 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS9\_EN (0x1 << 25) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02086}02086 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS10 (0x1 << 26) }\textcolor{comment}{// (SUPC) WKUP Input Status 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02087}02087 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS10\_DIS (0x0 << 26) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02088}02088 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS10\_EN (0x1 << 26) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02089}02089 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS11 (0x1 << 27) }\textcolor{comment}{// (SUPC) WKUP Input Status 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02090}02090 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS11\_DIS (0x0 << 27) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02091}02091 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS11\_EN (0x1 << 27) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02092}02092 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS12 (0x1 << 28) }\textcolor{comment}{// (SUPC) WKUP Input Status 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02093}02093 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS12\_DIS (0x0 << 28) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02094}02094 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS12\_EN (0x1 << 28) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02095}02095 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS13 (0x1 << 29) }\textcolor{comment}{// (SUPC) WKUP Input Status 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02096}02096 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS13\_DIS (0x0 << 29) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02097}02097 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS13\_EN (0x1 << 29) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02098}02098 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS14 (0x1 << 30) }\textcolor{comment}{// (SUPC) WKUP Input Status 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02099}02099 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS14\_DIS (0x0 << 30) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02100}02100 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS14\_EN (0x1 << 30) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02101}02101 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR\_WKUPIS15 (0x1 << 31) }\textcolor{comment}{// (SUPC) WKUP Input Status 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02102}02102 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS15\_DIS (0x0 << 31) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input is disabled, or was inactive at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02103}02103 \textcolor{preprocessor}{\#define   AT91C\_SUPC\_SR\_WKUPIS15\_EN (0x1 << 31) }\textcolor{comment}{// (SUPC) the corresponding wake-\/up input was active at the time the debouncer triggered a wake up event.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02104}02104 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02105}02105 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02106}02106 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02107}02107 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02108}02108 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02109}\mbox{\hyperlink{struct___a_t91_s___r_t_t_c}{02109}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___r_t_t_c}{\_AT91S\_RTTC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02110}02110     AT91\_REG     RTTC\_RTMR;     \textcolor{comment}{// Real-\/time Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02111}02111     AT91\_REG     RTTC\_RTAR;     \textcolor{comment}{// Real-\/time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02112}02112     AT91\_REG     RTTC\_RTVR;     \textcolor{comment}{// Real-\/time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02113}02113     AT91\_REG     RTTC\_RTSR;     \textcolor{comment}{// Real-\/time Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02114}02114 \} \mbox{\hyperlink{struct___a_t91_s___r_t_t_c}{AT91S\_RTTC}}, *\mbox{\hyperlink{struct___a_t91_s___r_t_t_c}{AT91PS\_RTTC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02115}02115 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02116}02116 \textcolor{preprocessor}{\#define RTTC\_RTMR       (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (RTTC\_RTMR) Real-\/time Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02117}02117 \textcolor{preprocessor}{\#define RTTC\_RTAR       (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (RTTC\_RTAR) Real-\/time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02118}02118 \textcolor{preprocessor}{\#define RTTC\_RTVR       (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (RTTC\_RTVR) Real-\/time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02119}02119 \textcolor{preprocessor}{\#define RTTC\_RTSR       (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (RTTC\_RTSR) Real-\/time Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02120}02120 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02121}02121 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02122}02122 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTTC\_RTMR : (RTTC Offset: 0x0) Real-\/time Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02123}02123 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTPRES     (0xFFFF <<  0) }\textcolor{comment}{// (RTTC) Real-\/time Timer Prescaler Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02124}02124 \textcolor{preprocessor}{\#define AT91C\_RTTC\_ALMIEN     (0x1 << 16) }\textcolor{comment}{// (RTTC) Alarm Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02125}02125 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTTINCIEN  (0x1 << 17) }\textcolor{comment}{// (RTTC) Real Time Timer Increment Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02126}02126 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTTRST     (0x1 << 18) }\textcolor{comment}{// (RTTC) Real Time Timer Restart}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02127}02127 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTTC\_RTAR : (RTTC Offset: 0x4) Real-\/time Alarm Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02128}02128 \textcolor{preprocessor}{\#define AT91C\_RTTC\_ALMV       (0x0 <<  0) }\textcolor{comment}{// (RTTC) Alarm Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02129}02129 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTTC\_RTVR : (RTTC Offset: 0x8) Current Real-\/time Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02130}02130 \textcolor{preprocessor}{\#define AT91C\_RTTC\_CRTV       (0x0 <<  0) }\textcolor{comment}{// (RTTC) Current Real-\/time Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02131}02131 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTTC\_RTSR : (RTTC Offset: 0xc) Real-\/time Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02132}02132 \textcolor{preprocessor}{\#define AT91C\_RTTC\_ALMS       (0x1 <<  0) }\textcolor{comment}{// (RTTC) Real-\/time Alarm Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02133}02133 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTTINC     (0x1 <<  1) }\textcolor{comment}{// (RTTC) Real-\/time Timer Increment}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02134}02134 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02135}02135 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02136}02136 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02137}02137 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02138}02138 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02139}\mbox{\hyperlink{struct___a_t91_s___w_d_t_c}{02139}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___w_d_t_c}{\_AT91S\_WDTC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02140}02140     AT91\_REG     WDTC\_WDCR;     \textcolor{comment}{// Watchdog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02141}02141     AT91\_REG     WDTC\_WDMR;     \textcolor{comment}{// Watchdog Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02142}02142     AT91\_REG     WDTC\_WDSR;     \textcolor{comment}{// Watchdog Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02143}02143 \} \mbox{\hyperlink{struct___a_t91_s___w_d_t_c}{AT91S\_WDTC}}, *\mbox{\hyperlink{struct___a_t91_s___w_d_t_c}{AT91PS\_WDTC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02144}02144 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02145}02145 \textcolor{preprocessor}{\#define WDTC\_WDCR       (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (WDTC\_WDCR) Watchdog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02146}02146 \textcolor{preprocessor}{\#define WDTC\_WDMR       (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (WDTC\_WDMR) Watchdog Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02147}02147 \textcolor{preprocessor}{\#define WDTC\_WDSR       (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (WDTC\_WDSR) Watchdog Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02148}02148 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02149}02149 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02150}02150 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ WDTC\_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02151}02151 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDRSTT     (0x1 <<  0) }\textcolor{comment}{// (WDTC) Watchdog Restart}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02152}02152 \textcolor{preprocessor}{\#define AT91C\_WDTC\_KEY        (0xFF << 24) }\textcolor{comment}{// (WDTC) Watchdog KEY Password}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02153}02153 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ WDTC\_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02154}02154 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDV        (0xFFF <<  0) }\textcolor{comment}{// (WDTC) Watchdog Timer Restart}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02155}02155 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDFIEN     (0x1 << 12) }\textcolor{comment}{// (WDTC) Watchdog Fault Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02156}02156 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDRSTEN    (0x1 << 13) }\textcolor{comment}{// (WDTC) Watchdog Reset Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02157}02157 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDRPROC    (0x1 << 14) }\textcolor{comment}{// (WDTC) Watchdog Timer Restart}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02158}02158 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDDIS      (0x1 << 15) }\textcolor{comment}{// (WDTC) Watchdog Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02159}02159 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDD        (0xFFF << 16) }\textcolor{comment}{// (WDTC) Watchdog Delta Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02160}02160 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDDBGHLT   (0x1 << 28) }\textcolor{comment}{// (WDTC) Watchdog Debug Halt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02161}02161 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDIDLEHLT  (0x1 << 29) }\textcolor{comment}{// (WDTC) Watchdog Idle Halt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02162}02162 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ WDTC\_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02163}02163 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDUNF      (0x1 <<  0) }\textcolor{comment}{// (WDTC) Watchdog Underflow}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02164}02164 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDERR      (0x1 <<  1) }\textcolor{comment}{// (WDTC) Watchdog Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02165}02165 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02166}02166 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02167}02167 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Real-\/time Clock Alarm and Parallel Load Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02168}02168 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02169}02169 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02170}\mbox{\hyperlink{struct___a_t91_s___r_t_c}{02170}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___r_t_c}{\_AT91S\_RTC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02171}02171     AT91\_REG     RTC\_CR;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02172}02172     AT91\_REG     RTC\_MR;    \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02173}02173     AT91\_REG     RTC\_TIMR;  \textcolor{comment}{// Time Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02174}02174     AT91\_REG     RTC\_CALR;  \textcolor{comment}{// Calendar Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02175}02175     AT91\_REG     RTC\_TIMALR;    \textcolor{comment}{// Time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02176}02176     AT91\_REG     RTC\_CALALR;    \textcolor{comment}{// Calendar Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02177}02177     AT91\_REG     RTC\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02178}02178     AT91\_REG     RTC\_SCCR;  \textcolor{comment}{// Status Clear Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02179}02179     AT91\_REG     RTC\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02180}02180     AT91\_REG     RTC\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02181}02181     AT91\_REG     RTC\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02182}02182     AT91\_REG     RTC\_VER;   \textcolor{comment}{// Valid Entry Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02183}02183 \} \mbox{\hyperlink{struct___a_t91_s___r_t_c}{AT91S\_RTC}}, *\mbox{\hyperlink{struct___a_t91_s___r_t_c}{AT91PS\_RTC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02184}02184 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02185}02185 \textcolor{preprocessor}{\#define RTC\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (RTC\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02186}02186 \textcolor{preprocessor}{\#define RTC\_MR          (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (RTC\_MR) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02187}02187 \textcolor{preprocessor}{\#define RTC\_TIMR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (RTC\_TIMR) Time Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02188}02188 \textcolor{preprocessor}{\#define RTC\_CALR        (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (RTC\_CALR) Calendar Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02189}02189 \textcolor{preprocessor}{\#define RTC\_TIMALR      (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (RTC\_TIMALR) Time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02190}02190 \textcolor{preprocessor}{\#define RTC\_CALALR      (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (RTC\_CALALR) Calendar Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02191}02191 \textcolor{preprocessor}{\#define RTC\_SR          (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (RTC\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02192}02192 \textcolor{preprocessor}{\#define RTC\_SCCR        (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (RTC\_SCCR) Status Clear Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02193}02193 \textcolor{preprocessor}{\#define RTC\_IER         (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (RTC\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02194}02194 \textcolor{preprocessor}{\#define RTC\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (RTC\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02195}02195 \textcolor{preprocessor}{\#define RTC\_IMR         (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (RTC\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02196}02196 \textcolor{preprocessor}{\#define RTC\_VER         (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (RTC\_VER) Valid Entry Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02197}02197 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02198}02198 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02199}02199 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_CR : (RTC Offset: 0x0) RTC Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02200}02200 \textcolor{preprocessor}{\#define AT91C\_RTC\_UPDTIM      (0x1 <<  0) }\textcolor{comment}{// (RTC) Update Request Time Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02201}02201 \textcolor{preprocessor}{\#define AT91C\_RTC\_UPDCAL      (0x1 <<  1) }\textcolor{comment}{// (RTC) Update Request Calendar Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02202}02202 \textcolor{preprocessor}{\#define AT91C\_RTC\_TIMEVSEL    (0x3 <<  8) }\textcolor{comment}{// (RTC) Time Event Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02203}02203 \textcolor{preprocessor}{\#define     AT91C\_RTC\_TIMEVSEL\_MINUTE               (0x0 <<  8) }\textcolor{comment}{// (RTC) Minute change.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02204}02204 \textcolor{preprocessor}{\#define     AT91C\_RTC\_TIMEVSEL\_HOUR                 (0x1 <<  8) }\textcolor{comment}{// (RTC) Hour change.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02205}02205 \textcolor{preprocessor}{\#define     AT91C\_RTC\_TIMEVSEL\_DAY24                (0x2 <<  8) }\textcolor{comment}{// (RTC) Every day at midnight.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02206}02206 \textcolor{preprocessor}{\#define     AT91C\_RTC\_TIMEVSEL\_DAY12                (0x3 <<  8) }\textcolor{comment}{// (RTC) Every day at noon.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02207}02207 \textcolor{preprocessor}{\#define AT91C\_RTC\_CALEVSEL    (0x3 << 16) }\textcolor{comment}{// (RTC) Calendar Event Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02208}02208 \textcolor{preprocessor}{\#define     AT91C\_RTC\_CALEVSEL\_WEEK                 (0x0 << 16) }\textcolor{comment}{// (RTC) Week change (every Monday at time 00:00:00).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02209}02209 \textcolor{preprocessor}{\#define     AT91C\_RTC\_CALEVSEL\_MONTH                (0x1 << 16) }\textcolor{comment}{// (RTC) Month change (every 01 of each month at time 00:00:00).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02210}02210 \textcolor{preprocessor}{\#define     AT91C\_RTC\_CALEVSEL\_YEAR                 (0x2 << 16) }\textcolor{comment}{// (RTC) Year change (every January 1 at time 00:00:00).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02211}02211 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_MR : (RTC Offset: 0x4) RTC Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02212}02212 \textcolor{preprocessor}{\#define AT91C\_RTC\_HRMOD       (0x1 <<  0) }\textcolor{comment}{// (RTC) 12-\/24 hour Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02213}02213 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_TIMR : (RTC Offset: 0x8) RTC Time Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02214}02214 \textcolor{preprocessor}{\#define AT91C\_RTC\_SEC         (0x7F <<  0) }\textcolor{comment}{// (RTC) Current Second}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02215}02215 \textcolor{preprocessor}{\#define AT91C\_RTC\_MIN         (0x7F <<  8) }\textcolor{comment}{// (RTC) Current Minute}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02216}02216 \textcolor{preprocessor}{\#define AT91C\_RTC\_HOUR        (0x3F << 16) }\textcolor{comment}{// (RTC) Current Hour}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02217}02217 \textcolor{preprocessor}{\#define AT91C\_RTC\_AMPM        (0x1 << 22) }\textcolor{comment}{// (RTC) Ante Meridiem, Post Meridiem Indicator}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02218}02218 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_CALR : (RTC Offset: 0xc) RTC Calendar Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02219}02219 \textcolor{preprocessor}{\#define AT91C\_RTC\_CENT        (0x3F <<  0) }\textcolor{comment}{// (RTC) Current Century}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02220}02220 \textcolor{preprocessor}{\#define AT91C\_RTC\_YEAR        (0xFF <<  8) }\textcolor{comment}{// (RTC) Current Year}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02221}02221 \textcolor{preprocessor}{\#define AT91C\_RTC\_MONTH       (0x1F << 16) }\textcolor{comment}{// (RTC) Current Month}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02222}02222 \textcolor{preprocessor}{\#define AT91C\_RTC\_DAY         (0x7 << 21) }\textcolor{comment}{// (RTC) Current Day}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02223}02223 \textcolor{preprocessor}{\#define AT91C\_RTC\_DATE        (0x3F << 24) }\textcolor{comment}{// (RTC) Current Date}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02224}02224 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02225}02225 \textcolor{preprocessor}{\#define AT91C\_RTC\_SECEN       (0x1 <<  7) }\textcolor{comment}{// (RTC) Second Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02226}02226 \textcolor{preprocessor}{\#define AT91C\_RTC\_MINEN       (0x1 << 15) }\textcolor{comment}{// (RTC) Minute Alarm}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02227}02227 \textcolor{preprocessor}{\#define AT91C\_RTC\_HOUREN      (0x1 << 23) }\textcolor{comment}{// (RTC) Current Hour}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02228}02228 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02229}02229 \textcolor{preprocessor}{\#define AT91C\_RTC\_MONTHEN     (0x1 << 23) }\textcolor{comment}{// (RTC) Month Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02230}02230 \textcolor{preprocessor}{\#define AT91C\_RTC\_DATEEN      (0x1 << 31) }\textcolor{comment}{// (RTC) Date Alarm Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02231}02231 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_SR : (RTC Offset: 0x18) RTC Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02232}02232 \textcolor{preprocessor}{\#define AT91C\_RTC\_ACKUPD      (0x1 <<  0) }\textcolor{comment}{// (RTC) Acknowledge for Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02233}02233 \textcolor{preprocessor}{\#define AT91C\_RTC\_ALARM       (0x1 <<  1) }\textcolor{comment}{// (RTC) Alarm Flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02234}02234 \textcolor{preprocessor}{\#define AT91C\_RTC\_SECEV       (0x1 <<  2) }\textcolor{comment}{// (RTC) Second Event}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02235}02235 \textcolor{preprocessor}{\#define AT91C\_RTC\_TIMEV       (0x1 <<  3) }\textcolor{comment}{// (RTC) Time Event}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02236}02236 \textcolor{preprocessor}{\#define AT91C\_RTC\_CALEV       (0x1 <<  4) }\textcolor{comment}{// (RTC) Calendar event}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02237}02237 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02238}02238 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02239}02239 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02240}02240 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02241}02241 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ RTC\_VER : (RTC Offset: 0x2c) RTC Valid Entry Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02242}02242 \textcolor{preprocessor}{\#define AT91C\_RTC\_NVTIM       (0x1 <<  0) }\textcolor{comment}{// (RTC) Non valid Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02243}02243 \textcolor{preprocessor}{\#define AT91C\_RTC\_NVCAL       (0x1 <<  1) }\textcolor{comment}{// (RTC) Non valid Calendar}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02244}02244 \textcolor{preprocessor}{\#define AT91C\_RTC\_NVTIMALR    (0x1 <<  2) }\textcolor{comment}{// (RTC) Non valid time Alarm}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02245}02245 \textcolor{preprocessor}{\#define AT91C\_RTC\_NVCALALR    (0x1 <<  3) }\textcolor{comment}{// (RTC) Nonvalid Calendar Alarm}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02246}02246 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02247}02247 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02248}02248 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02249}02249 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02250}02250 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02251}\mbox{\hyperlink{struct___a_t91_s___a_d_c}{02251}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___a_d_c}{\_AT91S\_ADC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02252}02252     AT91\_REG     ADC\_CR;    \textcolor{comment}{// ADC Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02253}02253     AT91\_REG     ADC\_MR;    \textcolor{comment}{// ADC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02254}02254     AT91\_REG     Reserved0[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02255}02255     AT91\_REG     ADC\_CHER;  \textcolor{comment}{// ADC Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02256}02256     AT91\_REG     ADC\_CHDR;  \textcolor{comment}{// ADC Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02257}02257     AT91\_REG     ADC\_CHSR;  \textcolor{comment}{// ADC Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02258}02258     AT91\_REG     ADC\_SR;    \textcolor{comment}{// ADC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02259}02259     AT91\_REG     ADC\_LCDR;  \textcolor{comment}{// ADC Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02260}02260     AT91\_REG     ADC\_IER;   \textcolor{comment}{// ADC Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02261}02261     AT91\_REG     ADC\_IDR;   \textcolor{comment}{// ADC Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02262}02262     AT91\_REG     ADC\_IMR;   \textcolor{comment}{// ADC Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02263}02263     AT91\_REG     ADC\_CDR0;  \textcolor{comment}{// ADC Channel Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02264}02264     AT91\_REG     ADC\_CDR1;  \textcolor{comment}{// ADC Channel Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02265}02265     AT91\_REG     ADC\_CDR2;  \textcolor{comment}{// ADC Channel Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02266}02266     AT91\_REG     ADC\_CDR3;  \textcolor{comment}{// ADC Channel Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02267}02267     AT91\_REG     ADC\_CDR4;  \textcolor{comment}{// ADC Channel Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02268}02268     AT91\_REG     ADC\_CDR5;  \textcolor{comment}{// ADC Channel Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02269}02269     AT91\_REG     ADC\_CDR6;  \textcolor{comment}{// ADC Channel Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02270}02270     AT91\_REG     ADC\_CDR7;  \textcolor{comment}{// ADC Channel Data Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02271}02271     AT91\_REG     Reserved1[5];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02272}02272     AT91\_REG     ADC\_ACR;   \textcolor{comment}{// Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02273}02273     AT91\_REG     ADC\_EMR;   \textcolor{comment}{// Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02274}02274     AT91\_REG     Reserved2[32];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02275}02275     AT91\_REG     ADC\_ADDRSIZE;  \textcolor{comment}{// ADC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02276}02276     AT91\_REG     ADC\_IPNAME1;   \textcolor{comment}{// ADC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02277}02277     AT91\_REG     ADC\_IPNAME2;   \textcolor{comment}{// ADC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02278}02278     AT91\_REG     ADC\_FEATURES;  \textcolor{comment}{// ADC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02279}02279     AT91\_REG     ADC\_VER;   \textcolor{comment}{// ADC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02280}02280     AT91\_REG     ADC\_RPR;   \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02281}02281     AT91\_REG     ADC\_RCR;   \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02282}02282     AT91\_REG     ADC\_TPR;   \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02283}02283     AT91\_REG     ADC\_TCR;   \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02284}02284     AT91\_REG     ADC\_RNPR;  \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02285}02285     AT91\_REG     ADC\_RNCR;  \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02286}02286     AT91\_REG     ADC\_TNPR;  \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02287}02287     AT91\_REG     ADC\_TNCR;  \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02288}02288     AT91\_REG     ADC\_PTCR;  \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02289}02289     AT91\_REG     ADC\_PTSR;  \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02290}02290 \} \mbox{\hyperlink{struct___a_t91_s___a_d_c}{AT91S\_ADC}}, *\mbox{\hyperlink{struct___a_t91_s___a_d_c}{AT91PS\_ADC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02291}02291 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02292}02292 \textcolor{preprocessor}{\#define ADC\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (ADC\_CR) ADC Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02293}02293 \textcolor{preprocessor}{\#define ADC\_MR          (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (ADC\_MR) ADC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02294}02294 \textcolor{preprocessor}{\#define ADC\_CHER        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (ADC\_CHER) ADC Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02295}02295 \textcolor{preprocessor}{\#define ADC\_CHDR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (ADC\_CHDR) ADC Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02296}02296 \textcolor{preprocessor}{\#define ADC\_CHSR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (ADC\_CHSR) ADC Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02297}02297 \textcolor{preprocessor}{\#define ADC\_SR          (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (ADC\_SR) ADC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02298}02298 \textcolor{preprocessor}{\#define ADC\_LCDR        (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (ADC\_LCDR) ADC Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02299}02299 \textcolor{preprocessor}{\#define ADC\_IER         (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (ADC\_IER) ADC Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02300}02300 \textcolor{preprocessor}{\#define ADC\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (ADC\_IDR) ADC Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02301}02301 \textcolor{preprocessor}{\#define ADC\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (ADC\_IMR) ADC Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02302}02302 \textcolor{preprocessor}{\#define ADC\_CDR0        (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (ADC\_CDR0) ADC Channel Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02303}02303 \textcolor{preprocessor}{\#define ADC\_CDR1        (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (ADC\_CDR1) ADC Channel Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02304}02304 \textcolor{preprocessor}{\#define ADC\_CDR2        (AT91\_CAST(AT91\_REG *)  0x00000038) }\textcolor{comment}{// (ADC\_CDR2) ADC Channel Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02305}02305 \textcolor{preprocessor}{\#define ADC\_CDR3        (AT91\_CAST(AT91\_REG *)  0x0000003C) }\textcolor{comment}{// (ADC\_CDR3) ADC Channel Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02306}02306 \textcolor{preprocessor}{\#define ADC\_CDR4        (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (ADC\_CDR4) ADC Channel Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02307}02307 \textcolor{preprocessor}{\#define ADC\_CDR5        (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (ADC\_CDR5) ADC Channel Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02308}02308 \textcolor{preprocessor}{\#define ADC\_CDR6        (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (ADC\_CDR6) ADC Channel Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02309}02309 \textcolor{preprocessor}{\#define ADC\_CDR7        (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (ADC\_CDR7) ADC Channel Data Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02310}02310 \textcolor{preprocessor}{\#define ADC\_ACR         (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (ADC\_ACR) Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02311}02311 \textcolor{preprocessor}{\#define ADC\_EMR         (AT91\_CAST(AT91\_REG *)  0x00000068) }\textcolor{comment}{// (ADC\_EMR) Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02312}02312 \textcolor{preprocessor}{\#define ADC\_ADDRSIZE    (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (ADC\_ADDRSIZE) ADC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02313}02313 \textcolor{preprocessor}{\#define ADC\_IPNAME1     (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (ADC\_IPNAME1) ADC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02314}02314 \textcolor{preprocessor}{\#define ADC\_IPNAME2     (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (ADC\_IPNAME2) ADC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02315}02315 \textcolor{preprocessor}{\#define ADC\_FEATURES    (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (ADC\_FEATURES) ADC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02316}02316 \textcolor{preprocessor}{\#define ADC\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (ADC\_VER) ADC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02317}02317 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02318}02318 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02319}02319 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CR : (ADC Offset: 0x0) ADC Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02320}02320 \textcolor{preprocessor}{\#define AT91C\_ADC\_SWRST       (0x1 <<  0) }\textcolor{comment}{// (ADC) Software Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02321}02321 \textcolor{preprocessor}{\#define AT91C\_ADC\_START       (0x1 <<  1) }\textcolor{comment}{// (ADC) Start Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02322}02322 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_MR : (ADC Offset: 0x4) ADC Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02323}02323 \textcolor{preprocessor}{\#define AT91C\_ADC\_TRGEN       (0x1 <<  0) }\textcolor{comment}{// (ADC) Trigger Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02324}02324 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGEN\_DIS                  (0x0) }\textcolor{comment}{// (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02325}02325 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGEN\_EN                   (0x1) }\textcolor{comment}{// (ADC) Hardware trigger selected by TRGSEL field is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02326}02326 \textcolor{preprocessor}{\#define AT91C\_ADC\_TRGSEL      (0x7 <<  1) }\textcolor{comment}{// (ADC) Trigger Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02327}02327 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_EXT                  (0x0 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = External Trigger}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02328}02328 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_TIOA0                (0x1 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = TIAO0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02329}02329 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_TIOA1                (0x2 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = TIAO1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02330}02330 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_TIOA2                (0x3 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = TIAO2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02331}02331 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_PWM0\_TRIG            (0x4 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = PWM trigger}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02332}02332 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_PWM1\_TRIG            (0x5 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = PWM Trigger}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02333}02333 \textcolor{preprocessor}{\#define     AT91C\_ADC\_TRGSEL\_RESERVED             (0x6 <<  1) }\textcolor{comment}{// (ADC) Selected TRGSEL = Reserved}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02334}02334 \textcolor{preprocessor}{\#define AT91C\_ADC\_LOWRES      (0x1 <<  4) }\textcolor{comment}{// (ADC) Resolution.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02335}02335 \textcolor{preprocessor}{\#define     AT91C\_ADC\_LOWRES\_10\_BIT               (0x0 <<  4) }\textcolor{comment}{// (ADC) 10-\/bit resolution}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02336}02336 \textcolor{preprocessor}{\#define     AT91C\_ADC\_LOWRES\_8\_BIT                (0x1 <<  4) }\textcolor{comment}{// (ADC) 8-\/bit resolution}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02337}02337 \textcolor{preprocessor}{\#define AT91C\_ADC\_SLEEP       (0x1 <<  5) }\textcolor{comment}{// (ADC) Sleep Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02338}02338 \textcolor{preprocessor}{\#define     AT91C\_ADC\_SLEEP\_NORMAL\_MODE          (0x0 <<  5) }\textcolor{comment}{// (ADC) Normal Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02339}02339 \textcolor{preprocessor}{\#define     AT91C\_ADC\_SLEEP\_MODE                 (0x1 <<  5) }\textcolor{comment}{// (ADC) Sleep Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02340}02340 \textcolor{preprocessor}{\#define AT91C\_ADC\_PRESCAL     (0x3F <<  8) }\textcolor{comment}{// (ADC) Prescaler rate selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02341}02341 \textcolor{preprocessor}{\#define AT91C\_ADC\_STARTUP     (0x1F << 16) }\textcolor{comment}{// (ADC) Startup Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02342}02342 \textcolor{preprocessor}{\#define AT91C\_ADC\_SHTIM       (0xF << 24) }\textcolor{comment}{// (ADC) Sample \& Hold Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02343}02343 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/     ADC\_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02344}02344 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH0         (0x1 <<  0) }\textcolor{comment}{// (ADC) Channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02345}02345 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH1         (0x1 <<  1) }\textcolor{comment}{// (ADC) Channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02346}02346 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH2         (0x1 <<  2) }\textcolor{comment}{// (ADC) Channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02347}02347 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH3         (0x1 <<  3) }\textcolor{comment}{// (ADC) Channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02348}02348 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH4         (0x1 <<  4) }\textcolor{comment}{// (ADC) Channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02349}02349 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH5         (0x1 <<  5) }\textcolor{comment}{// (ADC) Channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02350}02350 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH6         (0x1 <<  6) }\textcolor{comment}{// (ADC) Channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02351}02351 \textcolor{preprocessor}{\#define AT91C\_ADC\_CH7         (0x1 <<  7) }\textcolor{comment}{// (ADC) Channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02352}02352 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/     ADC\_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02353}02353 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/     ADC\_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02354}02354 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_SR : (ADC Offset: 0x1c) ADC Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02355}02355 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC0        (0x1 <<  0) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02356}02356 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC1        (0x1 <<  1) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02357}02357 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC2        (0x1 <<  2) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02358}02358 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC3        (0x1 <<  3) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02359}02359 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC4        (0x1 <<  4) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02360}02360 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC5        (0x1 <<  5) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02361}02361 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC6        (0x1 <<  6) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02362}02362 \textcolor{preprocessor}{\#define AT91C\_ADC\_EOC7        (0x1 <<  7) }\textcolor{comment}{// (ADC) End of Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02363}02363 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE0       (0x1 <<  8) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02364}02364 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE1       (0x1 <<  9) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02365}02365 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE2       (0x1 << 10) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02366}02366 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE3       (0x1 << 11) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02367}02367 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE4       (0x1 << 12) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02368}02368 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE5       (0x1 << 13) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02369}02369 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE6       (0x1 << 14) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02370}02370 \textcolor{preprocessor}{\#define AT91C\_ADC\_OVRE7       (0x1 << 15) }\textcolor{comment}{// (ADC) Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02371}02371 \textcolor{preprocessor}{\#define AT91C\_ADC\_DRDY        (0x1 << 16) }\textcolor{comment}{// (ADC) Data Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02372}02372 \textcolor{preprocessor}{\#define AT91C\_ADC\_GOVRE       (0x1 << 17) }\textcolor{comment}{// (ADC) General Overrun}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02373}02373 \textcolor{preprocessor}{\#define AT91C\_ADC\_ENDRX       (0x1 << 18) }\textcolor{comment}{// (ADC) End of Receiver Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02374}02374 \textcolor{preprocessor}{\#define AT91C\_ADC\_RXBUFF      (0x1 << 19) }\textcolor{comment}{// (ADC) RXBUFF Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02375}02375 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02376}02376 \textcolor{preprocessor}{\#define AT91C\_ADC\_LDATA       (0x3FF <<  0) }\textcolor{comment}{// (ADC) Last Data Converted}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02377}02377 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02378}02378 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02379}02379 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02380}02380 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02381}02381 \textcolor{preprocessor}{\#define AT91C\_ADC\_DATA        (0x3FF <<  0) }\textcolor{comment}{// (ADC) Converted Data}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02382}02382 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02383}02383 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02384}02384 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02385}02385 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02386}02386 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02387}02387 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02388}02388 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02389}02389 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_ACR : (ADC Offset: 0x64) ADC Analog Controler Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02390}02390 \textcolor{preprocessor}{\#define AT91C\_ADC\_GAIN        (0x3 <<  0) }\textcolor{comment}{// (ADC) Input Gain}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02391}02391 \textcolor{preprocessor}{\#define AT91C\_ADC\_IBCTL       (0x3 <<  6) }\textcolor{comment}{// (ADC) Bias Current Control}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02392}02392 \textcolor{preprocessor}{\#define     AT91C\_ADC\_IBCTL\_00                   (0x0 <<  6) }\textcolor{comment}{// (ADC) typ -\/ 20\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02393}02393 \textcolor{preprocessor}{\#define     AT91C\_ADC\_IBCTL\_01                   (0x1 <<  6) }\textcolor{comment}{// (ADC) typ}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02394}02394 \textcolor{preprocessor}{\#define     AT91C\_ADC\_IBCTL\_10                   (0x2 <<  6) }\textcolor{comment}{// (ADC) typ + 20\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02395}02395 \textcolor{preprocessor}{\#define     AT91C\_ADC\_IBCTL\_11                   (0x3 <<  6) }\textcolor{comment}{// (ADC) typ + 40\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02396}02396 \textcolor{preprocessor}{\#define AT91C\_ADC\_DIFF        (0x1 << 16) }\textcolor{comment}{// (ADC) Differential Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02397}02397 \textcolor{preprocessor}{\#define AT91C\_ADC\_OFFSET      (0x1 << 17) }\textcolor{comment}{// (ADC) Input OFFSET}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02398}02398 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_EMR : (ADC Offset: 0x68) ADC Extended Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02399}02399 \textcolor{preprocessor}{\#define AT91C\_OFFMODES        (0x1 <<  0) }\textcolor{comment}{// (ADC) Off Mode if}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02400}02400 \textcolor{preprocessor}{\#define AT91C\_OFF\_MODE\_STARTUP\_TIME (0x1 << 16) }\textcolor{comment}{// (ADC) Startup Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02401}02401 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC\_VER : (ADC Offset: 0xfc) ADC VER -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02402}02402 \textcolor{preprocessor}{\#define AT91C\_ADC\_VER         (0xF <<  0) }\textcolor{comment}{// (ADC) ADC VER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02403}02403 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02404}02404 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02405}02405 \textcolor{comment}{//   SOFTWARE API DEFINITION FOR Analog-\/to Digital Converter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02406}02406 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02407}02407 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02408}02408 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02409}\mbox{\hyperlink{struct___a_t91_s___a_d_c12_b}{02409}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___a_d_c12_b}{\_AT91S\_ADC12B}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02410}02410   AT91\_REG ADC12B\_CR;     \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02411}02411   AT91\_REG ADC12B\_MR;     \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02412}02412   AT91\_REG Reserved1[2]; }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02413}02413   AT91\_REG ADC12B\_CHER;   \textcolor{comment}{// Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02414}02414   AT91\_REG ADC12B\_CHDR;   \textcolor{comment}{// Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02415}02415   AT91\_REG ADC12B\_CHSR;   \textcolor{comment}{// Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02416}02416   AT91\_REG ADC12B\_SR;     \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02417}02417   AT91\_REG ADC12B\_LCDR;   \textcolor{comment}{// Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02418}02418   AT91\_REG ADC12B\_IER;    \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02419}02419   AT91\_REG ADC12B\_IDR;    \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02420}02420   AT91\_REG ADC12B\_IMR;    \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02421}02421   AT91\_REG ADC12B\_CDR[8]; \textcolor{comment}{// Channel Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02422}02422   AT91\_REG Reserved2[5]; }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02423}02423   AT91\_REG ADC12B\_ACR;    \textcolor{comment}{// Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02424}02424   AT91\_REG ADC12B\_EMR;    \textcolor{comment}{// Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02425}02425 \} \mbox{\hyperlink{struct___a_t91_s___a_d_c12_b}{AT91S\_ADC12B}}, *\mbox{\hyperlink{struct___a_t91_s___a_d_c12_b}{AT91PS\_ADC12B}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02426}02426 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02427}02427 \textcolor{preprocessor}{\#define ADC12B\_CR   (AT91\_CAST(AT91\_REG *) 0x00000000) }\textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02428}02428 \textcolor{preprocessor}{\#define ADC12B\_MR   (AT91\_CAST(AT91\_REG *) 0x00000004) }\textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02429}02429 \textcolor{preprocessor}{\#define ADC12B\_CHER (AT91\_CAST(AT91\_REG *) 0x00000010) }\textcolor{comment}{// Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02430}02430 \textcolor{preprocessor}{\#define ADC12B\_CHDR (AT91\_CAST(AT91\_REG *) 0x00000014) }\textcolor{comment}{// Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02431}02431 \textcolor{preprocessor}{\#define ADC12B\_CHSR (AT91\_CAST(AT91\_REG *) 0x00000018) }\textcolor{comment}{// Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02432}02432 \textcolor{preprocessor}{\#define ADC12B\_SR   (AT91\_CAST(AT91\_REG *) 0x0000001C) }\textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02433}02433 \textcolor{preprocessor}{\#define ADC12B\_LCDR (AT91\_CAST(AT91\_REG *) 0x00000020) }\textcolor{comment}{// Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02434}02434 \textcolor{preprocessor}{\#define ADC12B\_IER  (AT91\_CAST(AT91\_REG *) 0x00000024) }\textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02435}02435 \textcolor{preprocessor}{\#define ADC12B\_IDR  (AT91\_CAST(AT91\_REG *) 0x00000028) }\textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02436}02436 \textcolor{preprocessor}{\#define ADC12B\_IMR  (AT91\_CAST(AT91\_REG *) 0x0000002C) }\textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02437}02437 \textcolor{preprocessor}{\#define ADC12B\_CDR  (AT91\_CAST(AT91\_REG *) 0x00000030) }\textcolor{comment}{// Channel Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02438}02438 \textcolor{preprocessor}{\#define ADC12B\_ACR  (AT91\_CAST(AT91\_REG *) 0x00000064) }\textcolor{comment}{// Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02439}02439 \textcolor{preprocessor}{\#define ADC12B\_EMR  (AT91\_CAST(AT91\_REG *) 0x00000068) }\textcolor{comment}{// Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02440}02440 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02441}02441 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_CR : (ADC12B Offset: 0x00) Control Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02442}02442 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CR\_SWRST (0x1 << 0) }\textcolor{comment}{// (ADC12B) Software Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02443}02443 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CR\_SWRST\_NO\_EFFECT (0x0 << 0) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02444}02444 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CR\_SWRST\_RESET (0x1 << 0) }\textcolor{comment}{// (ADC12B) Resets the ADC12B simulating a hardware reset.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02445}02445 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CR\_START (0x1 << 1) }\textcolor{comment}{// (ADC12B) Start Conversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02446}02446 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CR\_START\_NO\_EFFECT (0x0 << 1) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02447}02447 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CR\_START\_BEGIN\_ADC (0x1 << 1) }\textcolor{comment}{// (ADC12B) Begins analog-\/to-\/digital conversion.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02448}02448 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_MR : (ADC12B Offset: 0x04) Mode Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02449}02449 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_TRGEN (0x1 << 0) }\textcolor{comment}{// (ADC12B) Trigger Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02450}02450 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGEN\_DIS (0x0 << 0) }\textcolor{comment}{// (ADC12B) Hardware triggers are disabled. Starting a conversion is only possible by software.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02451}02451 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGEN\_EN (0x1 << 0) }\textcolor{comment}{// (ADC12B) Hardware trigger selected by TRGSEL field is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02452}02452 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_TRGSEL (0x7 << 1) }\textcolor{comment}{// (ADC12B) Trigger Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02453}02453 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_EXT\_TRIG (0x0 << 1) }\textcolor{comment}{// (ADC12B) External trigger}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02454}02454 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_TIOA\_0 (0x1 << 1) }\textcolor{comment}{// (ADC12B) TIO Output of the Timer Counter Channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02455}02455 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_TIOA\_1 (0x2 << 1) }\textcolor{comment}{// (ADC12B) TIO Output of the Timer Counter Channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02456}02456 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_TIOA\_2 (0x3 << 1) }\textcolor{comment}{// (ADC12B) TIO Output of the Timer Counter Channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02457}02457 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_TIOA\_3 (0x4 << 1) }\textcolor{comment}{// (ADC12B) PWM Event Line 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02458}02458 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_TRGSEL\_TIOA\_4 (0x5 << 1) }\textcolor{comment}{// (ADC12B) PWM Event Line 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02459}02459 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_LOWRES (0x1 << 4) }\textcolor{comment}{// (ADC12B) Resolution}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02460}02460 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_LOWRES\_12\_BIT (0x0 << 4) }\textcolor{comment}{// (ADC12B) 12-\/bit resolution}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02461}02461 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_LOWRES\_10\_BIT (0x1 << 4) }\textcolor{comment}{// (ADC12B) 10-\/bit resolution}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02462}02462 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_SLEEP (0x1 << 5) }\textcolor{comment}{// (ADC12B) Sleep Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02463}02463 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_SLEEP\_NORMAL (0x0 << 5) }\textcolor{comment}{// (ADC12B) Normal Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02464}02464 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_MR\_SLEEP\_SLEEP (0x1 << 5) }\textcolor{comment}{// (ADC12B) Sleep Modes (see OFFMODES register)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02465}02465 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_PRESCAL (0xff << 8) }\textcolor{comment}{// (ADC12B) Prescaler Rate Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02466}02466 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_STARTUP (0xff << 16) }\textcolor{comment}{// (ADC12B) Start Up Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02467}02467 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR\_SHTIM (0xf << 24) }\textcolor{comment}{// (ADC12B) Sample \& Hold Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02468}02468 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_CHER : (ADC12B Offset: 0x10) Channel Enable Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02469}02469 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) Channel 0 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02470}02470 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH0\_NO\_EFFECT (0x0 << 0) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02471}02471 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH0\_ENABLE (0x1 << 0) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02472}02472 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) Channel 1 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02473}02473 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH1\_NO\_EFFECT (0x0 << 1) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02474}02474 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH1\_ENABLE (0x1 << 1) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02475}02475 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) Channel 2 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02476}02476 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH2\_NO\_EFFECT (0x0 << 2) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02477}02477 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH2\_ENABLE (0x1 << 2) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02478}02478 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) Channel 3 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02479}02479 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH3\_NO\_EFFECT (0x0 << 3) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02480}02480 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH3\_ENABLE (0x1 << 3) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02481}02481 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) Channel 4 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02482}02482 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH4\_NO\_EFFECT (0x0 << 4) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02483}02483 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH4\_ENABLE (0x1 << 4) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02484}02484 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) Channel 5 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02485}02485 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH5\_NO\_EFFECT (0x0 << 5) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02486}02486 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH5\_ENABLE (0x1 << 5) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02487}02487 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) Channel 6 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02488}02488 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH6\_NO\_EFFECT (0x0 << 6) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02489}02489 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH6\_ENABLE (0x1 << 6) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02490}02490 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER\_CH7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) Channel 7 Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02491}02491 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH7\_NO\_EFFECT (0x0 << 7) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02492}02492 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHER\_CH7\_ENABLE (0x1 << 7) }\textcolor{comment}{// (ADC12B) Enables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02493}02493 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_CHDR : (ADC12B Offset: 0x14) Channel Disable Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02494}02494 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) Channel 0 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02495}02495 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH0\_NO\_EFFECT (0x0 << 0) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02496}02496 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH0\_DISABLE (0x1 << 0) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02497}02497 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) Channel 1 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02498}02498 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH1\_NO\_EFFECT (0x0 << 1) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02499}02499 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH1\_DISABLE (0x1 << 1) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02500}02500 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) Channel 2 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02501}02501 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH2\_NO\_EFFECT (0x0 << 2) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02502}02502 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH2\_DISABLE (0x1 << 2) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02503}02503 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) Channel 3 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02504}02504 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH3\_NO\_EFFECT (0x0 << 3) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02505}02505 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH3\_DISABLE (0x1 << 3) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02506}02506 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) Channel 4 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02507}02507 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH4\_NO\_EFFECT (0x0 << 4) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02508}02508 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH4\_DISABLE (0x1 << 4) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02509}02509 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) Channel 5 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02510}02510 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH5\_NO\_EFFECT (0x0 << 5) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02511}02511 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH5\_DISABLE (0x1 << 5) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02512}02512 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) Channel 6 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02513}02513 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH6\_NO\_EFFECT (0x0 << 6) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02514}02514 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH6\_DISABLE (0x1 << 6) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02515}02515 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR\_CH7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) Channel 7 Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02516}02516 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH7\_NO\_EFFECT (0x0 << 7) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02517}02517 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHDR\_CH7\_DISABLE (0x1 << 7) }\textcolor{comment}{// (ADC12B) Disables the corresponding channel.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02518}02518 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_CHSR : (ADC12B Offset: 0x18) Channel Status Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02519}02519 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) Channel 0 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02520}02520 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH0\_DISABLED (0x0 << 0) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02521}02521 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH0\_ENABLED (0x1 << 0) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02522}02522 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) Channel 1 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02523}02523 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH1\_DISABLED (0x0 << 1) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02524}02524 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH1\_ENABLED (0x1 << 1) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02525}02525 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) Channel 2 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02526}02526 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH2\_DISABLED (0x0 << 2) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02527}02527 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH2\_ENABLED (0x1 << 2) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02528}02528 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) Channel 3 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02529}02529 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH3\_DISABLED (0x0 << 3) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02530}02530 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH3\_ENABLED (0x1 << 3) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02531}02531 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) Channel 4 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02532}02532 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH4\_DISABLED (0x0 << 4) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02533}02533 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH4\_ENABLED (0x1 << 4) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02534}02534 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) Channel 5 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02535}02535 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH5\_DISABLED (0x0 << 5) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02536}02536 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH5\_ENABLED (0x1 << 5) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02537}02537 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) Channel 6 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02538}02538 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH6\_DISABLED (0x0 << 6) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02539}02539 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH6\_ENABLED (0x1 << 6) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02540}02540 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR\_CH7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) Channel 7 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02541}02541 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH7\_DISABLED (0x0 << 7) }\textcolor{comment}{// (ADC12B) Corresponding channel is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02542}02542 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_CHSR\_CH7\_ENABLED (0x1 << 7) }\textcolor{comment}{// (ADC12B) Corresponding channel is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02543}02543 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_SR : (ADC12B Offset: 0x1C) Status Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02544}02544 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) End of Conversion 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02545}02545 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC0\_DISABLE (0x0 << 0) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02546}02546 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC0\_ENABLE (0x1 << 0) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02547}02547 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) End of Conversion 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02548}02548 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC1\_DISABLE (0x0 << 1) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02549}02549 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC1\_ENABLE (0x1 << 1) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02550}02550 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) End of Conversion 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02551}02551 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC2\_DISABLE (0x0 << 2) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02552}02552 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC2\_ENABLE (0x1 << 2) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02553}02553 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) End of Conversion 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02554}02554 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC3\_DISABLE (0x0 << 3) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02555}02555 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC3\_ENABLE (0x1 << 3) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02556}02556 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) End of Conversion 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02557}02557 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC4\_DISABLE (0x0 << 4) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02558}02558 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC4\_ENABLE (0x1 << 4) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02559}02559 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) End of Conversion 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02560}02560 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC5\_DISABLE (0x0 << 5) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02561}02561 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC5\_ENABLE (0x1 << 5) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02562}02562 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) End of Conversion 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02563}02563 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC6\_DISABLE (0x0 << 6) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02564}02564 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC6\_ENABLE (0x1 << 6) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02565}02565 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_EOC7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) End of Conversion 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02566}02566 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC7\_DISABLE (0x0 << 7) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is disabled, or the conversion is not finished.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02567}02567 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_EOC7\_ENABLE (0x1 << 7) }\textcolor{comment}{// (ADC12B) Corresponding analog channel is enabled and conversion is complete.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02568}02568 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE0 (0x1 << 8) }\textcolor{comment}{// (ADC12B) Overrun Error 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02569}02569 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE0\_NO\_ERROR (0x0 << 8) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02570}02570 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE0\_ERROR (0x1 << 8) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02571}02571 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE1 (0x1 << 9) }\textcolor{comment}{// (ADC12B) Overrun Error 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02572}02572 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE1\_NO\_ERROR (0x0 << 9) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02573}02573 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE1\_ERROR (0x1 << 9) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02574}02574 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE2 (0x1 << 10) }\textcolor{comment}{// (ADC12B) Overrun Error 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02575}02575 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE2\_NO\_ERROR (0x0 << 10) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02576}02576 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE2\_ERROR (0x1 << 10) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02577}02577 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE3 (0x1 << 11) }\textcolor{comment}{// (ADC12B) Overrun Error 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02578}02578 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE3\_NO\_ERROR (0x0 << 11) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02579}02579 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE3\_ERROR (0x1 << 11) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02580}02580 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE4 (0x1 << 12) }\textcolor{comment}{// (ADC12B) Overrun Error 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02581}02581 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE4\_NO\_ERROR (0x0 << 12) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02582}02582 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE4\_ERROR (0x1 << 12) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02583}02583 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE5 (0x1 << 13) }\textcolor{comment}{// (ADC12B) Overrun Error 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02584}02584 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE5\_NO\_ERROR (0x0 << 13) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02585}02585 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE5\_ERROR (0x1 << 13) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02586}02586 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE6 (0x1 << 14) }\textcolor{comment}{// (ADC12B) Overrun Error 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02587}02587 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE6\_NO\_ERROR (0x0 << 14) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02588}02588 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE6\_ERROR (0x1 << 14) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02589}02589 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_OVRE7 (0x1 << 15) }\textcolor{comment}{// (ADC12B) Overrun Error 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02590}02590 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE7\_NO\_ERROR (0x0 << 15) }\textcolor{comment}{// (ADC12B) No overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02591}02591 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_OVRE7\_ERROR (0x1 << 15) }\textcolor{comment}{// (ADC12B) There has been an overrun error on the corresponding channel since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02592}02592 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_DRDY (0x1 << 16) }\textcolor{comment}{// (ADC12B) Data Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02593}02593 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_DRDY\_NO\_CONV (0x0 << 16) }\textcolor{comment}{// (ADC12B) No data has been converted since the last read of ADC12B\_LCDR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02594}02594 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_DRDY\_CONV (0x1 << 16) }\textcolor{comment}{// (ADC12B) At least one data has been converted and is available in ADC12B\_LCDR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02595}02595 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_GOVRE (0x1 << 17) }\textcolor{comment}{// (ADC12B) General Overrun Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02596}02596 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_GOVRE\_NO\_ERROR (0x0 << 17) }\textcolor{comment}{// (ADC12B) No General Overrun Error occurred since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02597}02597 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_GOVRE\_ERROR (0x1 << 17) }\textcolor{comment}{// (ADC12B) At least one General Overrun Error has occurred since the last read of ADC12B\_SR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02598}02598 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_ENDRX (0x1 << 18) }\textcolor{comment}{// (ADC12B) End of RX Buffer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02599}02599 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_ENDRX\_NOT\_REACH (0x0 << 18) }\textcolor{comment}{// (ADC12B) The Receive Counter Register has not reached 0 since the last write in ADC12B\_RCR or ADC12B\_RNCR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02600}02600 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_ENDRX\_REACH\_0 (0x1 << 18) }\textcolor{comment}{// (ADC12B) The Receive Counter Register has reached 0 since the last write in ADC12B\_RCR or ADC12B\_RNCR.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02601}02601 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR\_RXBUFF (0x1 << 19) }\textcolor{comment}{// (ADC12B) RX Buffer Full}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02602}02602 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_RXBUFF\_NO\_ZERO (0x0 << 19) }\textcolor{comment}{// (ADC12B) ADC12B\_RCR or ADC12B\_RNCR have a value other than 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02603}02603 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_SR\_RXBUFF\_ZERO (0x1 << 19) }\textcolor{comment}{// (ADC12B) Both ADC12B\_RCR and ADC12B\_RNCR have a value of 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02604}02604 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_LCDR : (ADC12B Offset: 0x20) Last Converted Data Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02605}02605 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_LCDR\_LDATA (0xfff << 0) }\textcolor{comment}{// (ADC12B) Last Data Converted}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02606}02606 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_IER : (ADC12B Offset: 0x24) Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02607}02607 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02608}02608 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC0\_NO\_EFFECT (0x0 << 0) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02609}02609 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC0\_ENABLE (0x1 << 0) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02610}02610 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02611}02611 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC1\_NO\_EFFECT (0x0 << 1) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02612}02612 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC1\_ENABLE (0x1 << 1) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02613}02613 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02614}02614 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC2\_NO\_EFFECT (0x0 << 2) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02615}02615 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC2\_ENABLE (0x1 << 2) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02616}02616 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02617}02617 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC3\_NO\_EFFECT (0x0 << 3) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02618}02618 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC3\_ENABLE (0x1 << 3) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02619}02619 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02620}02620 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC4\_NO\_EFFECT (0x0 << 4) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02621}02621 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC4\_ENABLE (0x1 << 4) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02622}02622 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02623}02623 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC5\_NO\_EFFECT (0x0 << 5) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02624}02624 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC5\_ENABLE (0x1 << 5) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02625}02625 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02626}02626 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC6\_NO\_EFFECT (0x0 << 6) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02627}02627 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC6\_ENABLE (0x1 << 6) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02628}02628 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_EOC7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Enable 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02629}02629 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC7\_NO\_EFFECT (0x0 << 7) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02630}02630 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_EOC7\_ENABLE (0x1 << 7) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02631}02631 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE0 (0x1 << 8) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02632}02632 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE0\_NO\_EFFECT (0x0 << 8) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02633}02633 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE0\_ENABLE (0x1 << 8) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02634}02634 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE1 (0x1 << 9) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02635}02635 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE1\_NO\_EFFECT (0x0 << 9) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02636}02636 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE1\_ENABLE (0x1 << 9) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02637}02637 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE2 (0x1 << 10) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02638}02638 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE2\_NO\_EFFECT (0x0 << 10) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02639}02639 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE2\_ENABLE (0x1 << 10) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02640}02640 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE3 (0x1 << 11) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02641}02641 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE3\_NO\_EFFECT (0x0 << 11) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02642}02642 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE3\_ENABLE (0x1 << 11) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02643}02643 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE4 (0x1 << 12) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02644}02644 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE4\_NO\_EFFECT (0x0 << 12) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02645}02645 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE4\_ENABLE (0x1 << 12) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02646}02646 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE5 (0x1 << 13) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02647}02647 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE5\_NO\_EFFECT (0x0 << 13) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02648}02648 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE5\_ENABLE (0x1 << 13) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02649}02649 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE6 (0x1 << 14) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02650}02650 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE6\_NO\_EFFECT (0x0 << 14) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02651}02651 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE6\_ENABLE (0x1 << 14) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02652}02652 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_OVRE7 (0x1 << 15) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Enable 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02653}02653 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE7\_NO\_EFFECT (0x0 << 15) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02654}02654 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_OVRE7\_ENABLE (0x1 << 15) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02655}02655 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_DRDY (0x1 << 16) }\textcolor{comment}{// (ADC12B) Data Ready Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02656}02656 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_DRDY\_NO\_EFFECT (0x0 << 16) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02657}02657 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_DRDY\_ENABLE (0x1 << 16) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02658}02658 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_GOVRE (0x1 << 17) }\textcolor{comment}{// (ADC12B) General Overrun Error Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02659}02659 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_GOVRE\_NO\_EFFECT (0x0 << 17) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02660}02660 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_GOVRE\_ENABLE (0x1 << 17) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02661}02661 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_ENDRX (0x1 << 18) }\textcolor{comment}{// (ADC12B) End of Receive Buffer Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02662}02662 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_ENDRX\_NO\_EFFECT (0x0 << 18) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02663}02663 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_ENDRX\_ENABLE (0x1 << 18) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02664}02664 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER\_RXBUFF (0x1 << 19) }\textcolor{comment}{// (ADC12B) Receive Buffer Full Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02665}02665 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_RXBUFF\_NO\_EFFECT (0x0 << 19) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02666}02666 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IER\_RXBUFF\_ENABLE (0x1 << 19) }\textcolor{comment}{// (ADC12B) Enables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02667}02667 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_IDR : (ADC12B Offset: 0x28) Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02668}02668 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02669}02669 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC0\_NO\_EFFECT (0x0 << 0) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02670}02670 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC0\_DISABLE (0x1 << 0) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02671}02671 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02672}02672 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC1\_NO\_EFFECT (0x0 << 1) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02673}02673 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC1\_DISABLE (0x1 << 1) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02674}02674 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02675}02675 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC2\_NO\_EFFECT (0x0 << 2) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02676}02676 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC2\_DISABLE (0x1 << 2) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02677}02677 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02678}02678 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC3\_NO\_EFFECT (0x0 << 3) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02679}02679 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC3\_DISABLE (0x1 << 3) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02680}02680 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02681}02681 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC4\_NO\_EFFECT (0x0 << 4) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02682}02682 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC4\_DISABLE (0x1 << 4) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02683}02683 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02684}02684 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC5\_NO\_EFFECT (0x0 << 5) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02685}02685 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC5\_DISABLE (0x1 << 5) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02686}02686 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02687}02687 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC6\_NO\_EFFECT (0x0 << 6) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02688}02688 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC6\_DISABLE (0x1 << 6) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02689}02689 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_EOC7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Disable 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02690}02690 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC7\_NO\_EFFECT (0x0 << 7) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02691}02691 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_EOC7\_DISABLE (0x1 << 7) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02692}02692 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE0 (0x1 << 8) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02693}02693 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE0\_NO\_EFFECT (0x0 << 8) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02694}02694 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE0\_DISABLE (0x1 << 8) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02695}02695 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE1 (0x1 << 9) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02696}02696 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE1\_NO\_EFFECT (0x0 << 9) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02697}02697 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE1\_DISABLE (0x1 << 9) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02698}02698 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE2 (0x1 << 10) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02699}02699 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE2\_NO\_EFFECT (0x0 << 10) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02700}02700 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE2\_DISABLE (0x1 << 10) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02701}02701 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE3 (0x1 << 11) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02702}02702 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE3\_NO\_EFFECT (0x0 << 11) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02703}02703 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE3\_DISABLE (0x1 << 11) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02704}02704 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE4 (0x1 << 12) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02705}02705 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE4\_NO\_EFFECT (0x0 << 12) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02706}02706 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE4\_DISABLE (0x1 << 12) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02707}02707 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE5 (0x1 << 13) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02708}02708 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE5\_NO\_EFFECT (0x0 << 13) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02709}02709 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE5\_DISABLE (0x1 << 13) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02710}02710 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE6 (0x1 << 14) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02711}02711 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE6\_NO\_EFFECT (0x0 << 14) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02712}02712 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE6\_DISABLE (0x1 << 14) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02713}02713 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_OVRE7 (0x1 << 15) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Disable 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02714}02714 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE7\_NO\_EFFECT (0x0 << 15) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02715}02715 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_OVRE7\_DISABLE (0x1 << 15) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02716}02716 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_DRDY (0x1 << 16) }\textcolor{comment}{// (ADC12B) Data Ready Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02717}02717 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_DRDY\_NO\_EFFECT (0x0 << 16) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02718}02718 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_DRDY\_DISABLE (0x1 << 16) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02719}02719 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_GOVRE (0x1 << 17) }\textcolor{comment}{// (ADC12B) General Overrun Error Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02720}02720 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_GOVRE\_NO\_EFFECT (0x0 << 17) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02721}02721 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_GOVRE\_DISABLE (0x1 << 17) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02722}02722 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_ENDRX (0x1 << 18) }\textcolor{comment}{// (ADC12B) End of Receive Buffer Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02723}02723 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_ENDRX\_NO\_EFFECT (0x0 << 18) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02724}02724 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_ENDRX\_DISABLE (0x1 << 18) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02725}02725 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR\_RXBUFF (0x1 << 19) }\textcolor{comment}{// (ADC12B) Receive Buffer Full Interrupt Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02726}02726 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_RXBUFF\_NO\_EFFECT (0x0 << 19) }\textcolor{comment}{// (ADC12B) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02727}02727 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IDR\_RXBUFF\_DISABLE (0x1 << 19) }\textcolor{comment}{// (ADC12B) Disables the corresponding interrupt.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02728}02728 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_IMR : (ADC12B Offset: 0x2C) Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02729}02729 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC0 (0x1 << 0) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02730}02730 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC0\_DIS (0x0 << 0) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02731}02731 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC0\_EN (0x1 << 0) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02732}02732 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC1 (0x1 << 1) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02733}02733 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC1\_DIS (0x0 << 1) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02734}02734 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC1\_EN (0x1 << 1) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02735}02735 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC2 (0x1 << 2) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02736}02736 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC2\_DIS (0x0 << 2) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02737}02737 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC2\_EN (0x1 << 2) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02738}02738 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC3 (0x1 << 3) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02739}02739 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC3\_DIS (0x0 << 3) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02740}02740 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC3\_EN (0x1 << 3) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02741}02741 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC4 (0x1 << 4) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02742}02742 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC4\_DIS (0x0 << 4) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02743}02743 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC4\_EN (0x1 << 4) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02744}02744 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC5 (0x1 << 5) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02745}02745 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC5\_DIS (0x0 << 5) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02746}02746 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC5\_EN (0x1 << 5) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02747}02747 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC6 (0x1 << 6) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02748}02748 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC6\_DIS (0x0 << 6) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02749}02749 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC6\_EN (0x1 << 6) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02750}02750 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_EOC7 (0x1 << 7) }\textcolor{comment}{// (ADC12B) End of Conversion Interrupt Mask 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02751}02751 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC7\_DIS (0x0 << 7) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02752}02752 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_EOC7\_EN (0x1 << 7) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02753}02753 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE0 (0x1 << 8) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02754}02754 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE0\_DIS (0x0 << 8) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02755}02755 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE0\_EN (0x1 << 8) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02756}02756 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE1 (0x1 << 9) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02757}02757 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE1\_DIS (0x0 << 9) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02758}02758 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE1\_EN (0x1 << 9) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02759}02759 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE2 (0x1 << 10) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02760}02760 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE2\_DIS (0x0 << 10) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02761}02761 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE2\_EN (0x1 << 10) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02762}02762 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE3 (0x1 << 11) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02763}02763 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE3\_DIS (0x0 << 11) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02764}02764 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE3\_EN (0x1 << 11) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02765}02765 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE4 (0x1 << 12) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02766}02766 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE4\_DIS (0x0 << 12) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02767}02767 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE4\_EN (0x1 << 12) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02768}02768 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE5 (0x1 << 13) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02769}02769 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE5\_DIS (0x0 << 13) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02770}02770 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE5\_EN (0x1 << 13) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02771}02771 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE6 (0x1 << 14) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02772}02772 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE6\_DIS (0x0 << 14) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02773}02773 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE6\_EN (0x1 << 14) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02774}02774 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_OVRE7 (0x1 << 15) }\textcolor{comment}{// (ADC12B) Overrun Error Interrupt Mask 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02775}02775 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE7\_DIS (0x0 << 15) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02776}02776 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_OVRE7\_EN (0x1 << 15) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02777}02777 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_DRDY (0x1 << 16) }\textcolor{comment}{// (ADC12B) Data Ready Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02778}02778 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_DRDY\_DIS (0x0 << 16) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02779}02779 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_DRDY\_EN (0x1 << 16) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02780}02780 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_GOVRE (0x1 << 17) }\textcolor{comment}{// (ADC12B) General Overrun Error Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02781}02781 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_GOVRE\_DIS (0x0 << 17) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02782}02782 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_GOVRE\_EN (0x1 << 17) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02783}02783 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_ENDRX (0x1 << 18) }\textcolor{comment}{// (ADC12B) End of Receive Buffer Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02784}02784 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_ENDRX\_DIS (0x0 << 18) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02785}02785 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_ENDRX\_EN (0x1 << 18) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02786}02786 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR\_RXBUFF (0x1 << 19) }\textcolor{comment}{// (ADC12B) Receive Buffer Full Interrupt Mask}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02787}02787 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_RXBUFF\_DIS (0x0 << 19) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02788}02788 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_IMR\_RXBUFF\_EN (0x1 << 19) }\textcolor{comment}{// (ADC12B) The corresponding interrupt is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02789}02789 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_CDR[8] : (ADC12B Offset: 0x30) Channel Data Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02790}02790 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CDR\_DATA (0xfff << 0) }\textcolor{comment}{// (ADC12B) Converted Data}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02791}02791 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_ACR : (ADC12B Offset: 0x64) Analog Control Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02792}02792 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_ACR\_GAIN (0x3 << 0) }\textcolor{comment}{// (ADC12B) Input Gain}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02793}02793 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_ACR\_IBCTL (0x3 << 6) }\textcolor{comment}{// (ADC12B) Bias Current Control}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02794}02794 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_IBCTL\_MIN20 (0x0 << 6) }\textcolor{comment}{// (ADC12B) typ -\/ 20\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02795}02795 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_IBCTL\_TYP (0x1 << 6) }\textcolor{comment}{// (ADC12B) typ}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02796}02796 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_IBCTL\_PLUS20 (0x2 << 6) }\textcolor{comment}{// (ADC12B) typ + 20\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02797}02797 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_IBCTL\_PLUS40 (0x3 << 6) }\textcolor{comment}{// (ADC12B) typ + 40\%}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02798}02798 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_ACR\_DIFF (0x1 << 16) }\textcolor{comment}{// (ADC12B) Differential Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02799}02799 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_DIFF\_SINGLE (0x0 << 16) }\textcolor{comment}{// (ADC12B) Single Ended Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02800}02800 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_ACR\_DIFF\_FULLY (0x1 << 16) }\textcolor{comment}{// (ADC12B) Fully Differential Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02801}02801 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_ACR\_OFFSET (0x1 << 17) }\textcolor{comment}{// (ADC12B) Input OFFSET}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02802}02802 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ ADC12B\_EMR : (ADC12B Offset: 0x68) Extended Mode Register -\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02803}02803 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_EMR\_OFFMODES (0x1 << 0) }\textcolor{comment}{// (ADC12B) Off Mode if Sleep Bit (ADC12B\_MR) = 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02804}02804 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_EMR\_OFFMODES\_STBY (0x0 << 0) }\textcolor{comment}{// (ADC12B) Standby Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02805}02805 \textcolor{preprocessor}{\#define   AT91C\_ADC12B\_EMR\_OFFMODES\_OFF (0x1 << 0) }\textcolor{comment}{// (ADC12B) Off Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02806}02806 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_EMR\_OFF\_MODE\_STARTUP\_TIME (0xff << 16) }\textcolor{comment}{// (ADC12B) Startup Time}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02807}02807 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02808}02808 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02809}02809 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02810}02810 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02811}02811 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02812}\mbox{\hyperlink{struct___a_t91_s___t_c}{02812}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___t_c}{\_AT91S\_TC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02813}02813     AT91\_REG     TC\_CCR;    \textcolor{comment}{// Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02814}02814     AT91\_REG     TC\_CMR;    \textcolor{comment}{// Channel Mode Register (Capture Mode / Waveform Mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02815}02815     AT91\_REG     Reserved0[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02816}02816     AT91\_REG     TC\_CV;     \textcolor{comment}{// Counter Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02817}02817     AT91\_REG     TC\_RA;     \textcolor{comment}{// Register A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02818}02818     AT91\_REG     TC\_RB;     \textcolor{comment}{// Register B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02819}02819     AT91\_REG     TC\_RC;     \textcolor{comment}{// Register C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02820}02820     AT91\_REG     TC\_SR;     \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02821}02821     AT91\_REG     TC\_IER;    \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02822}02822     AT91\_REG     TC\_IDR;    \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02823}02823     AT91\_REG     TC\_IMR;    \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02824}02824 \} \mbox{\hyperlink{struct___a_t91_s___t_c}{AT91S\_TC}}, *\mbox{\hyperlink{struct___a_t91_s___t_c}{AT91PS\_TC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02825}02825 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02826}02826 \textcolor{preprocessor}{\#define TC\_CCR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (TC\_CCR) Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02827}02827 \textcolor{preprocessor}{\#define TC\_CMR          (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (TC\_CMR) Channel Mode Register (Capture Mode / Waveform Mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02828}02828 \textcolor{preprocessor}{\#define TC\_CV           (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (TC\_CV) Counter Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02829}02829 \textcolor{preprocessor}{\#define TC\_RA           (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (TC\_RA) Register A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02830}02830 \textcolor{preprocessor}{\#define TC\_RB           (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (TC\_RB) Register B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02831}02831 \textcolor{preprocessor}{\#define TC\_RC           (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (TC\_RC) Register C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02832}02832 \textcolor{preprocessor}{\#define TC\_SR           (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (TC\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02833}02833 \textcolor{preprocessor}{\#define TC\_IER          (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (TC\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02834}02834 \textcolor{preprocessor}{\#define TC\_IDR          (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (TC\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02835}02835 \textcolor{preprocessor}{\#define TC\_IMR          (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (TC\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02836}02836 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02837}02837 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02838}02838 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CCR : (TC Offset: 0x0) TC Channel Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02839}02839 \textcolor{preprocessor}{\#define AT91C\_TC\_CLKEN        (0x1 <<  0) }\textcolor{comment}{// (TC) Counter Clock Enable Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02840}02840 \textcolor{preprocessor}{\#define AT91C\_TC\_CLKDIS       (0x1 <<  1) }\textcolor{comment}{// (TC) Counter Clock Disable Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02841}02841 \textcolor{preprocessor}{\#define AT91C\_TC\_SWTRG        (0x1 <<  2) }\textcolor{comment}{// (TC) Software Trigger Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02842}02842 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02843}02843 \textcolor{preprocessor}{\#define AT91C\_TC\_CLKS         (0x7 <<  0) }\textcolor{comment}{// (TC) Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02844}02844 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_TIMER\_DIV1\_CLOCK     (0x0) }\textcolor{comment}{// (TC) Clock selected: TIMER\_DIV1\_CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02845}02845 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_TIMER\_DIV2\_CLOCK     (0x1) }\textcolor{comment}{// (TC) Clock selected: TIMER\_DIV2\_CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02846}02846 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_TIMER\_DIV3\_CLOCK     (0x2) }\textcolor{comment}{// (TC) Clock selected: TIMER\_DIV3\_CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02847}02847 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_TIMER\_DIV4\_CLOCK     (0x3) }\textcolor{comment}{// (TC) Clock selected: TIMER\_DIV4\_CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02848}02848 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_TIMER\_DIV5\_CLOCK     (0x4) }\textcolor{comment}{// (TC) Clock selected: TIMER\_DIV5\_CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02849}02849 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_XC0                  (0x5) }\textcolor{comment}{// (TC) Clock selected: XC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02850}02850 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_XC1                  (0x6) }\textcolor{comment}{// (TC) Clock selected: XC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02851}02851 \textcolor{preprocessor}{\#define     AT91C\_TC\_CLKS\_XC2                  (0x7) }\textcolor{comment}{// (TC) Clock selected: XC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02852}02852 \textcolor{preprocessor}{\#define AT91C\_TC\_CLKI         (0x1 <<  3) }\textcolor{comment}{// (TC) Clock Invert}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02853}02853 \textcolor{preprocessor}{\#define AT91C\_TC\_BURST        (0x3 <<  4) }\textcolor{comment}{// (TC) Burst Signal Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02854}02854 \textcolor{preprocessor}{\#define     AT91C\_TC\_BURST\_NONE                 (0x0 <<  4) }\textcolor{comment}{// (TC) The clock is not gated by an external signal}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02855}02855 \textcolor{preprocessor}{\#define     AT91C\_TC\_BURST\_XC0                  (0x1 <<  4) }\textcolor{comment}{// (TC) XC0 is ANDed with the selected clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02856}02856 \textcolor{preprocessor}{\#define     AT91C\_TC\_BURST\_XC1                  (0x2 <<  4) }\textcolor{comment}{// (TC) XC1 is ANDed with the selected clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02857}02857 \textcolor{preprocessor}{\#define     AT91C\_TC\_BURST\_XC2                  (0x3 <<  4) }\textcolor{comment}{// (TC) XC2 is ANDed with the selected clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02858}02858 \textcolor{preprocessor}{\#define AT91C\_TC\_CPCSTOP      (0x1 <<  6) }\textcolor{comment}{// (TC) Counter Clock Stopped with RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02859}02859 \textcolor{preprocessor}{\#define AT91C\_TC\_LDBSTOP      (0x1 <<  6) }\textcolor{comment}{// (TC) Counter Clock Stopped with RB Loading}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02860}02860 \textcolor{preprocessor}{\#define AT91C\_TC\_CPCDIS       (0x1 <<  7) }\textcolor{comment}{// (TC) Counter Clock Disable with RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02861}02861 \textcolor{preprocessor}{\#define AT91C\_TC\_LDBDIS       (0x1 <<  7) }\textcolor{comment}{// (TC) Counter Clock Disabled with RB Loading}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02862}02862 \textcolor{preprocessor}{\#define AT91C\_TC\_ETRGEDG      (0x3 <<  8) }\textcolor{comment}{// (TC) External Trigger Edge Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02863}02863 \textcolor{preprocessor}{\#define     AT91C\_TC\_ETRGEDG\_NONE                 (0x0 <<  8) }\textcolor{comment}{// (TC) Edge: None}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02864}02864 \textcolor{preprocessor}{\#define     AT91C\_TC\_ETRGEDG\_RISING               (0x1 <<  8) }\textcolor{comment}{// (TC) Edge: rising edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02865}02865 \textcolor{preprocessor}{\#define     AT91C\_TC\_ETRGEDG\_FALLING              (0x2 <<  8) }\textcolor{comment}{// (TC) Edge: falling edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02866}02866 \textcolor{preprocessor}{\#define     AT91C\_TC\_ETRGEDG\_BOTH                 (0x3 <<  8) }\textcolor{comment}{// (TC) Edge: each edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02867}02867 \textcolor{preprocessor}{\#define AT91C\_TC\_EEVTEDG      (0x3 <<  8) }\textcolor{comment}{// (TC) External Event Edge Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02868}02868 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVTEDG\_NONE                 (0x0 <<  8) }\textcolor{comment}{// (TC) Edge: None}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02869}02869 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVTEDG\_RISING               (0x1 <<  8) }\textcolor{comment}{// (TC) Edge: rising edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02870}02870 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVTEDG\_FALLING              (0x2 <<  8) }\textcolor{comment}{// (TC) Edge: falling edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02871}02871 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVTEDG\_BOTH                 (0x3 <<  8) }\textcolor{comment}{// (TC) Edge: each edge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02872}02872 \textcolor{preprocessor}{\#define AT91C\_TC\_EEVT         (0x3 << 10) }\textcolor{comment}{// (TC) External Event  Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02873}02873 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVT\_TIOB                 (0x0 << 10) }\textcolor{comment}{// (TC) Signal selected as external event: TIOB TIOB direction: input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02874}02874 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVT\_XC0                  (0x1 << 10) }\textcolor{comment}{// (TC) Signal selected as external event: XC0 TIOB direction: output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02875}02875 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVT\_XC1                  (0x2 << 10) }\textcolor{comment}{// (TC) Signal selected as external event: XC1 TIOB direction: output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02876}02876 \textcolor{preprocessor}{\#define     AT91C\_TC\_EEVT\_XC2                  (0x3 << 10) }\textcolor{comment}{// (TC) Signal selected as external event: XC2 TIOB direction: output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02877}02877 \textcolor{preprocessor}{\#define AT91C\_TC\_ABETRG       (0x1 << 10) }\textcolor{comment}{// (TC) TIOA or TIOB External Trigger Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02878}02878 \textcolor{preprocessor}{\#define AT91C\_TC\_ENETRG       (0x1 << 12) }\textcolor{comment}{// (TC) External Event Trigger enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02879}02879 \textcolor{preprocessor}{\#define AT91C\_TC\_WAVESEL      (0x3 << 13) }\textcolor{comment}{// (TC) Waveform  Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02880}02880 \textcolor{preprocessor}{\#define     AT91C\_TC\_WAVESEL\_UP                   (0x0 << 13) }\textcolor{comment}{// (TC) UP mode without atomatic trigger on RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02881}02881 \textcolor{preprocessor}{\#define     AT91C\_TC\_WAVESEL\_UPDOWN               (0x1 << 13) }\textcolor{comment}{// (TC) UPDOWN mode without automatic trigger on RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02882}02882 \textcolor{preprocessor}{\#define     AT91C\_TC\_WAVESEL\_UP\_AUTO              (0x2 << 13) }\textcolor{comment}{// (TC) UP mode with automatic trigger on RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02883}02883 \textcolor{preprocessor}{\#define     AT91C\_TC\_WAVESEL\_UPDOWN\_AUTO          (0x3 << 13) }\textcolor{comment}{// (TC) UPDOWN mode with automatic trigger on RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02884}02884 \textcolor{preprocessor}{\#define AT91C\_TC\_CPCTRG       (0x1 << 14) }\textcolor{comment}{// (TC) RC Compare Trigger Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02885}02885 \textcolor{preprocessor}{\#define AT91C\_TC\_WAVE         (0x1 << 15) }\textcolor{comment}{// (TC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02886}02886 \textcolor{preprocessor}{\#define AT91C\_TC\_ACPA         (0x3 << 16) }\textcolor{comment}{// (TC) RA Compare Effect on TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02887}02887 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPA\_NONE                 (0x0 << 16) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02888}02888 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPA\_SET                  (0x1 << 16) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02889}02889 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPA\_CLEAR                (0x2 << 16) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02890}02890 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPA\_TOGGLE               (0x3 << 16) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02891}02891 \textcolor{preprocessor}{\#define AT91C\_TC\_LDRA         (0x3 << 16) }\textcolor{comment}{// (TC) RA Loading Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02892}02892 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRA\_NONE                 (0x0 << 16) }\textcolor{comment}{// (TC) Edge: None}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02893}02893 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRA\_RISING               (0x1 << 16) }\textcolor{comment}{// (TC) Edge: rising edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02894}02894 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRA\_FALLING              (0x2 << 16) }\textcolor{comment}{// (TC) Edge: falling edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02895}02895 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRA\_BOTH                 (0x3 << 16) }\textcolor{comment}{// (TC) Edge: each edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02896}02896 \textcolor{preprocessor}{\#define AT91C\_TC\_ACPC         (0x3 << 18) }\textcolor{comment}{// (TC) RC Compare Effect on TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02897}02897 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPC\_NONE                 (0x0 << 18) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02898}02898 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPC\_SET                  (0x1 << 18) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02899}02899 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPC\_CLEAR                (0x2 << 18) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02900}02900 \textcolor{preprocessor}{\#define     AT91C\_TC\_ACPC\_TOGGLE               (0x3 << 18) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02901}02901 \textcolor{preprocessor}{\#define AT91C\_TC\_LDRB         (0x3 << 18) }\textcolor{comment}{// (TC) RB Loading Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02902}02902 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRB\_NONE                 (0x0 << 18) }\textcolor{comment}{// (TC) Edge: None}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02903}02903 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRB\_RISING               (0x1 << 18) }\textcolor{comment}{// (TC) Edge: rising edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02904}02904 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRB\_FALLING              (0x2 << 18) }\textcolor{comment}{// (TC) Edge: falling edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02905}02905 \textcolor{preprocessor}{\#define     AT91C\_TC\_LDRB\_BOTH                 (0x3 << 18) }\textcolor{comment}{// (TC) Edge: each edge of TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02906}02906 \textcolor{preprocessor}{\#define AT91C\_TC\_AEEVT        (0x3 << 20) }\textcolor{comment}{// (TC) External Event Effect on TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02907}02907 \textcolor{preprocessor}{\#define     AT91C\_TC\_AEEVT\_NONE                 (0x0 << 20) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02908}02908 \textcolor{preprocessor}{\#define     AT91C\_TC\_AEEVT\_SET                  (0x1 << 20) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02909}02909 \textcolor{preprocessor}{\#define     AT91C\_TC\_AEEVT\_CLEAR                (0x2 << 20) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02910}02910 \textcolor{preprocessor}{\#define     AT91C\_TC\_AEEVT\_TOGGLE               (0x3 << 20) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02911}02911 \textcolor{preprocessor}{\#define AT91C\_TC\_ASWTRG       (0x3 << 22) }\textcolor{comment}{// (TC) Software Trigger Effect on TIOA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02912}02912 \textcolor{preprocessor}{\#define     AT91C\_TC\_ASWTRG\_NONE                 (0x0 << 22) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02913}02913 \textcolor{preprocessor}{\#define     AT91C\_TC\_ASWTRG\_SET                  (0x1 << 22) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02914}02914 \textcolor{preprocessor}{\#define     AT91C\_TC\_ASWTRG\_CLEAR                (0x2 << 22) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02915}02915 \textcolor{preprocessor}{\#define     AT91C\_TC\_ASWTRG\_TOGGLE               (0x3 << 22) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02916}02916 \textcolor{preprocessor}{\#define AT91C\_TC\_BCPB         (0x3 << 24) }\textcolor{comment}{// (TC) RB Compare Effect on TIOB}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02917}02917 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPB\_NONE                 (0x0 << 24) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02918}02918 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPB\_SET                  (0x1 << 24) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02919}02919 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPB\_CLEAR                (0x2 << 24) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02920}02920 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPB\_TOGGLE               (0x3 << 24) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02921}02921 \textcolor{preprocessor}{\#define AT91C\_TC\_BCPC         (0x3 << 26) }\textcolor{comment}{// (TC) RC Compare Effect on TIOB}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02922}02922 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPC\_NONE                 (0x0 << 26) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02923}02923 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPC\_SET                  (0x1 << 26) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02924}02924 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPC\_CLEAR                (0x2 << 26) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02925}02925 \textcolor{preprocessor}{\#define     AT91C\_TC\_BCPC\_TOGGLE               (0x3 << 26) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02926}02926 \textcolor{preprocessor}{\#define AT91C\_TC\_BEEVT        (0x3 << 28) }\textcolor{comment}{// (TC) External Event Effect on TIOB}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02927}02927 \textcolor{preprocessor}{\#define     AT91C\_TC\_BEEVT\_NONE                 (0x0 << 28) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02928}02928 \textcolor{preprocessor}{\#define     AT91C\_TC\_BEEVT\_SET                  (0x1 << 28) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02929}02929 \textcolor{preprocessor}{\#define     AT91C\_TC\_BEEVT\_CLEAR                (0x2 << 28) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02930}02930 \textcolor{preprocessor}{\#define     AT91C\_TC\_BEEVT\_TOGGLE               (0x3 << 28) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02931}02931 \textcolor{preprocessor}{\#define AT91C\_TC\_BSWTRG       (0x3 << 30) }\textcolor{comment}{// (TC) Software Trigger Effect on TIOB}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02932}02932 \textcolor{preprocessor}{\#define     AT91C\_TC\_BSWTRG\_NONE                 (0x0 << 30) }\textcolor{comment}{// (TC) Effect: none}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02933}02933 \textcolor{preprocessor}{\#define     AT91C\_TC\_BSWTRG\_SET                  (0x1 << 30) }\textcolor{comment}{// (TC) Effect: set}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02934}02934 \textcolor{preprocessor}{\#define     AT91C\_TC\_BSWTRG\_CLEAR                (0x2 << 30) }\textcolor{comment}{// (TC) Effect: clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02935}02935 \textcolor{preprocessor}{\#define     AT91C\_TC\_BSWTRG\_TOGGLE               (0x3 << 30) }\textcolor{comment}{// (TC) Effect: toggle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02936}02936 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_SR : (TC Offset: 0x20) TC Channel Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02937}02937 \textcolor{preprocessor}{\#define AT91C\_TC\_COVFS        (0x1 <<  0) }\textcolor{comment}{// (TC) Counter Overflow}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02938}02938 \textcolor{preprocessor}{\#define AT91C\_TC\_LOVRS        (0x1 <<  1) }\textcolor{comment}{// (TC) Load Overrun}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02939}02939 \textcolor{preprocessor}{\#define AT91C\_TC\_CPAS         (0x1 <<  2) }\textcolor{comment}{// (TC) RA Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02940}02940 \textcolor{preprocessor}{\#define AT91C\_TC\_CPBS         (0x1 <<  3) }\textcolor{comment}{// (TC) RB Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02941}02941 \textcolor{preprocessor}{\#define AT91C\_TC\_CPCS         (0x1 <<  4) }\textcolor{comment}{// (TC) RC Compare}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02942}02942 \textcolor{preprocessor}{\#define AT91C\_TC\_LDRAS        (0x1 <<  5) }\textcolor{comment}{// (TC) RA Loading}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02943}02943 \textcolor{preprocessor}{\#define AT91C\_TC\_LDRBS        (0x1 <<  6) }\textcolor{comment}{// (TC) RB Loading}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02944}02944 \textcolor{preprocessor}{\#define AT91C\_TC\_ETRGS        (0x1 <<  7) }\textcolor{comment}{// (TC) External Trigger}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02945}02945 \textcolor{preprocessor}{\#define AT91C\_TC\_CLKSTA       (0x1 << 16) }\textcolor{comment}{// (TC) Clock Enabling}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02946}02946 \textcolor{preprocessor}{\#define AT91C\_TC\_MTIOA        (0x1 << 17) }\textcolor{comment}{// (TC) TIOA Mirror}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02947}02947 \textcolor{preprocessor}{\#define AT91C\_TC\_MTIOB        (0x1 << 18) }\textcolor{comment}{// (TC) TIOA Mirror}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02948}02948 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02949}02949 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02950}02950 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TC\_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02951}02951 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02952}02952 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02953}02953 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Timer Counter Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02954}02954 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02955}02955 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02956}\mbox{\hyperlink{struct___a_t91_s___t_c_b}{02956}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___t_c_b}{\_AT91S\_TCB}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02957}02957     \mbox{\hyperlink{struct___a_t91_s___t_c}{AT91S\_TC}}     TCB\_TC0;   \textcolor{comment}{// TC Channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02958}02958     AT91\_REG     Reserved0[4];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02959}02959     \mbox{\hyperlink{struct___a_t91_s___t_c}{AT91S\_TC}}     TCB\_TC1;   \textcolor{comment}{// TC Channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02960}02960     AT91\_REG     Reserved1[4];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02961}02961     \mbox{\hyperlink{struct___a_t91_s___t_c}{AT91S\_TC}}     TCB\_TC2;   \textcolor{comment}{// TC Channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02962}02962     AT91\_REG     Reserved2[4];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02963}02963     AT91\_REG     TCB\_BCR;   \textcolor{comment}{// TC Block Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02964}02964     AT91\_REG     TCB\_BMR;   \textcolor{comment}{// TC Block Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02965}02965     AT91\_REG     Reserved3[9];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02966}02966     AT91\_REG     TCB\_ADDRSIZE;  \textcolor{comment}{// TC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02967}02967     AT91\_REG     TCB\_IPNAME1;   \textcolor{comment}{// TC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02968}02968     AT91\_REG     TCB\_IPNAME2;   \textcolor{comment}{// TC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02969}02969     AT91\_REG     TCB\_FEATURES;  \textcolor{comment}{// TC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02970}02970     AT91\_REG     TCB\_VER;   \textcolor{comment}{//  Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02971}02971 \} \mbox{\hyperlink{struct___a_t91_s___t_c_b}{AT91S\_TCB}}, *\mbox{\hyperlink{struct___a_t91_s___t_c_b}{AT91PS\_TCB}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02972}02972 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02973}02973 \textcolor{preprocessor}{\#define TCB\_BCR         (AT91\_CAST(AT91\_REG *)  0x000000C0) }\textcolor{comment}{// (TCB\_BCR) TC Block Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02974}02974 \textcolor{preprocessor}{\#define TCB\_BMR         (AT91\_CAST(AT91\_REG *)  0x000000C4) }\textcolor{comment}{// (TCB\_BMR) TC Block Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02975}02975 \textcolor{preprocessor}{\#define TC\_ADDRSIZE     (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (TC\_ADDRSIZE) TC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02976}02976 \textcolor{preprocessor}{\#define TC\_IPNAME1      (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (TC\_IPNAME1) TC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02977}02977 \textcolor{preprocessor}{\#define TC\_IPNAME2      (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (TC\_IPNAME2) TC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02978}02978 \textcolor{preprocessor}{\#define TC\_FEATURES     (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (TC\_FEATURES) TC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02979}02979 \textcolor{preprocessor}{\#define TC\_VER          (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (TC\_VER)  Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02980}02980 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02981}02981 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02982}02982 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TCB\_BCR : (TCB Offset: 0xc0) TC Block Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02983}02983 \textcolor{preprocessor}{\#define AT91C\_TCB\_SYNC        (0x1 <<  0) }\textcolor{comment}{// (TCB) Synchro Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02984}02984 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TCB\_BMR : (TCB Offset: 0xc4) TC Block Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02985}02985 \textcolor{preprocessor}{\#define AT91C\_TCB\_TC0XC0S     (0x3 <<  0) }\textcolor{comment}{// (TCB) External Clock Signal 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02986}02986 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC0XC0S\_TCLK0                (0x0) }\textcolor{comment}{// (TCB) TCLK0 connected to XC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02987}02987 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC0XC0S\_NONE                 (0x1) }\textcolor{comment}{// (TCB) None signal connected to XC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02988}02988 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC0XC0S\_TIOA1                (0x2) }\textcolor{comment}{// (TCB) TIOA1 connected to XC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02989}02989 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC0XC0S\_TIOA2                (0x3) }\textcolor{comment}{// (TCB) TIOA2 connected to XC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02990}02990 \textcolor{preprocessor}{\#define AT91C\_TCB\_TC1XC1S     (0x3 <<  2) }\textcolor{comment}{// (TCB) External Clock Signal 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02991}02991 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC1XC1S\_TCLK1                (0x0 <<  2) }\textcolor{comment}{// (TCB) TCLK1 connected to XC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02992}02992 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC1XC1S\_NONE                 (0x1 <<  2) }\textcolor{comment}{// (TCB) None signal connected to XC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02993}02993 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC1XC1S\_TIOA0                (0x2 <<  2) }\textcolor{comment}{// (TCB) TIOA0 connected to XC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02994}02994 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC1XC1S\_TIOA2                (0x3 <<  2) }\textcolor{comment}{// (TCB) TIOA2 connected to XC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02995}02995 \textcolor{preprocessor}{\#define AT91C\_TCB\_TC2XC2S     (0x3 <<  4) }\textcolor{comment}{// (TCB) External Clock Signal 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02996}02996 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC2XC2S\_TCLK2                (0x0 <<  4) }\textcolor{comment}{// (TCB) TCLK2 connected to XC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02997}02997 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC2XC2S\_NONE                 (0x1 <<  4) }\textcolor{comment}{// (TCB) None signal connected to XC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02998}02998 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC2XC2S\_TIOA0                (0x2 <<  4) }\textcolor{comment}{// (TCB) TIOA0 connected to XC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l02999}02999 \textcolor{preprocessor}{\#define     AT91C\_TCB\_TC2XC2S\_TIOA1                (0x3 <<  4) }\textcolor{comment}{// (TCB) TIOA2 connected to XC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03000}03000 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03001}03001 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03002}03002 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Embedded Flash Controller 2.0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03003}03003 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03004}03004 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03005}\mbox{\hyperlink{struct___a_t91_s___e_f_c}{03005}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___e_f_c}{\_AT91S\_EFC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03006}03006     AT91\_REG     EFC\_FMR;   \textcolor{comment}{// EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03007}03007     AT91\_REG     EFC\_FCR;   \textcolor{comment}{// EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03008}03008     AT91\_REG     EFC\_FSR;   \textcolor{comment}{// EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03009}03009     AT91\_REG     EFC\_FRR;   \textcolor{comment}{// EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03010}03010     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03011}03011     AT91\_REG     EFC\_FVR;   \textcolor{comment}{// EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03012}03012 \} \mbox{\hyperlink{struct___a_t91_s___e_f_c}{AT91S\_EFC}}, *\mbox{\hyperlink{struct___a_t91_s___e_f_c}{AT91PS\_EFC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03013}03013 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03014}03014 \textcolor{preprocessor}{\#define EFC\_FMR         (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (EFC\_FMR) EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03015}03015 \textcolor{preprocessor}{\#define EFC\_FCR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (EFC\_FCR) EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03016}03016 \textcolor{preprocessor}{\#define EFC\_FSR         (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (EFC\_FSR) EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03017}03017 \textcolor{preprocessor}{\#define EFC\_FRR         (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (EFC\_FRR) EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03018}03018 \textcolor{preprocessor}{\#define EFC\_FVR         (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (EFC\_FVR) EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03019}03019 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03020}03020 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03021}03021 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ EFC\_FMR : (EFC Offset: 0x0) EFC Flash Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03022}03022 \textcolor{preprocessor}{\#define AT91C\_EFC\_FRDY        (0x1 <<  0) }\textcolor{comment}{// (EFC) Ready Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03023}03023 \textcolor{preprocessor}{\#define AT91C\_EFC\_FWS         (0xF <<  8) }\textcolor{comment}{// (EFC) Flash Wait State.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03024}03024 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FWS\_0WS                  (0x0 <<  8) }\textcolor{comment}{// (EFC) 0 Wait State}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03025}03025 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FWS\_1WS                  (0x1 <<  8) }\textcolor{comment}{// (EFC) 1 Wait State}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03026}03026 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FWS\_2WS                  (0x2 <<  8) }\textcolor{comment}{// (EFC) 2 Wait States}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03027}03027 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FWS\_3WS                  (0x3 <<  8) }\textcolor{comment}{// (EFC) 3 Wait States}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03028}03028 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ EFC\_FCR : (EFC Offset: 0x4) EFC Flash Command Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03029}03029 \textcolor{preprocessor}{\#define AT91C\_EFC\_FCMD        (0xFF <<  0) }\textcolor{comment}{// (EFC) Flash Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03030}03030 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_GETD                 (0x0) }\textcolor{comment}{// (EFC) Get Flash Descriptor}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03031}03031 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_WP                   (0x1) }\textcolor{comment}{// (EFC) Write Page}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03032}03032 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_WPL                  (0x2) }\textcolor{comment}{// (EFC) Write Page and Lock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03033}03033 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_EWP                  (0x3) }\textcolor{comment}{// (EFC) Erase Page and Write Page}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03034}03034 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_EWPL                 (0x4) }\textcolor{comment}{// (EFC) Erase Page and Write Page then Lock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03035}03035 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_EA                   (0x5) }\textcolor{comment}{// (EFC) Erase All}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03036}03036 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_EPL                  (0x6) }\textcolor{comment}{// (EFC) Erase Plane}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03037}03037 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_EPA                  (0x7) }\textcolor{comment}{// (EFC) Erase Pages}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03038}03038 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_SLB                  (0x8) }\textcolor{comment}{// (EFC) Set Lock Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03039}03039 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_CLB                  (0x9) }\textcolor{comment}{// (EFC) Clear Lock Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03040}03040 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_GLB                  (0xA) }\textcolor{comment}{// (EFC) Get Lock Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03041}03041 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_SFB                  (0xB) }\textcolor{comment}{// (EFC) Set Fuse Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03042}03042 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_CFB                  (0xC) }\textcolor{comment}{// (EFC) Clear Fuse Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03043}03043 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_GFB                  (0xD) }\textcolor{comment}{// (EFC) Get Fuse Bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03044}03044 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_STUI                 (0xE) }\textcolor{comment}{// (EFC) Start Read Unique ID}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03045}03045 \textcolor{preprocessor}{\#define     AT91C\_EFC\_FCMD\_SPUI                 (0xF) }\textcolor{comment}{// (EFC) Stop Read Unique ID}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03046}03046 \textcolor{preprocessor}{\#define AT91C\_EFC\_FARG        (0xFFFF <<  8) }\textcolor{comment}{// (EFC) Flash Command Argument}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03047}03047 \textcolor{preprocessor}{\#define AT91C\_EFC\_FKEY        (0xFF << 24) }\textcolor{comment}{// (EFC) Flash Writing Protection Key}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03048}03048 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ EFC\_FSR : (EFC Offset: 0x8) EFC Flash Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03049}03049 \textcolor{preprocessor}{\#define AT91C\_EFC\_FRDY\_S      (0x1 <<  0) }\textcolor{comment}{// (EFC) Flash Ready Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03050}03050 \textcolor{preprocessor}{\#define AT91C\_EFC\_FCMDE       (0x1 <<  1) }\textcolor{comment}{// (EFC) Flash Command Error Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03051}03051 \textcolor{preprocessor}{\#define AT91C\_EFC\_LOCKE       (0x1 <<  2) }\textcolor{comment}{// (EFC) Flash Lock Error Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03052}03052 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ EFC\_FRR : (EFC Offset: 0xc) EFC Flash Result Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03053}03053 \textcolor{preprocessor}{\#define AT91C\_EFC\_FVALUE      (0x0 <<  0) }\textcolor{comment}{// (EFC) Flash Result Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03054}03054 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03055}03055 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03056}03056 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Multimedia Card Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03057}03057 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03058}03058 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03059}\mbox{\hyperlink{struct___a_t91_s___m_c_i}{03059}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___m_c_i}{\_AT91S\_MCI}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03060}03060     AT91\_REG     MCI\_CR;    \textcolor{comment}{// MCI Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03061}03061     AT91\_REG     MCI\_MR;    \textcolor{comment}{// MCI Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03062}03062     AT91\_REG     MCI\_DTOR;  \textcolor{comment}{// MCI Data Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03063}03063     AT91\_REG     MCI\_SDCR;  \textcolor{comment}{// MCI SD/SDIO Card Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03064}03064     AT91\_REG     MCI\_ARGR;  \textcolor{comment}{// MCI Argument Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03065}03065     AT91\_REG     MCI\_CMDR;  \textcolor{comment}{// MCI Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03066}03066     AT91\_REG     MCI\_BLKR;  \textcolor{comment}{// MCI Block Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03067}03067     AT91\_REG     MCI\_CSTOR;     \textcolor{comment}{// MCI Completion Signal Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03068}03068     AT91\_REG     MCI\_RSPR[4];   \textcolor{comment}{// MCI Response Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03069}03069     AT91\_REG     MCI\_RDR;   \textcolor{comment}{// MCI Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03070}03070     AT91\_REG     MCI\_TDR;   \textcolor{comment}{// MCI Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03071}03071     AT91\_REG     Reserved0[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03072}03072     AT91\_REG     MCI\_SR;    \textcolor{comment}{// MCI Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03073}03073     AT91\_REG     MCI\_IER;   \textcolor{comment}{// MCI Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03074}03074     AT91\_REG     MCI\_IDR;   \textcolor{comment}{// MCI Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03075}03075     AT91\_REG     MCI\_IMR;   \textcolor{comment}{// MCI Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03076}03076     AT91\_REG     MCI\_DMA;   \textcolor{comment}{// MCI DMA Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03077}03077     AT91\_REG     MCI\_CFG;   \textcolor{comment}{// MCI Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03078}03078     AT91\_REG     Reserved1[35];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03079}03079     AT91\_REG     MCI\_WPCR;  \textcolor{comment}{// MCI Write Protection Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03080}03080     AT91\_REG     MCI\_WPSR;  \textcolor{comment}{// MCI Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03081}03081     AT91\_REG     MCI\_ADDRSIZE;  \textcolor{comment}{// MCI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03082}03082     AT91\_REG     MCI\_IPNAME1;   \textcolor{comment}{// MCI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03083}03083     AT91\_REG     MCI\_IPNAME2;   \textcolor{comment}{// MCI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03084}03084     AT91\_REG     MCI\_FEATURES;  \textcolor{comment}{// MCI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03085}03085     AT91\_REG     MCI\_VER;   \textcolor{comment}{// MCI VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03086}03086     AT91\_REG     MCI\_RPR;   \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03087}03087     AT91\_REG     MCI\_RCR;   \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03088}03088     AT91\_REG     MCI\_TPR;   \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03089}03089     AT91\_REG     MCI\_TCR;   \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03090}03090     AT91\_REG     MCI\_RNPR;  \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03091}03091     AT91\_REG     MCI\_RNCR;  \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03092}03092     AT91\_REG     MCI\_TNPR;  \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03093}03093     AT91\_REG     MCI\_TNCR;  \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03094}03094     AT91\_REG     MCI\_PTCR;  \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03095}03095     AT91\_REG     MCI\_PTSR;  \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03096}03096     AT91\_REG     Reserved2[54];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03097}03097     AT91\_REG     MCI\_FIFO;  \textcolor{comment}{// MCI FIFO Aperture Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03098}03098 \} \mbox{\hyperlink{struct___a_t91_s___m_c_i}{AT91S\_MCI}}, *\mbox{\hyperlink{struct___a_t91_s___m_c_i}{AT91PS\_MCI}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03099}03099 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03100}03100 \textcolor{preprocessor}{\#define MCI\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (MCI\_CR) MCI Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03101}03101 \textcolor{preprocessor}{\#define MCI\_MR          (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (MCI\_MR) MCI Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03102}03102 \textcolor{preprocessor}{\#define MCI\_DTOR        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (MCI\_DTOR) MCI Data Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03103}03103 \textcolor{preprocessor}{\#define MCI\_SDCR        (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (MCI\_SDCR) MCI SD/SDIO Card Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03104}03104 \textcolor{preprocessor}{\#define MCI\_ARGR        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (MCI\_ARGR) MCI Argument Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03105}03105 \textcolor{preprocessor}{\#define MCI\_CMDR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (MCI\_CMDR) MCI Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03106}03106 \textcolor{preprocessor}{\#define MCI\_BLKR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (MCI\_BLKR) MCI Block Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03107}03107 \textcolor{preprocessor}{\#define MCI\_CSTOR       (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (MCI\_CSTOR) MCI Completion Signal Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03108}03108 \textcolor{preprocessor}{\#define MCI\_RSPR        (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (MCI\_RSPR) MCI Response Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03109}03109 \textcolor{preprocessor}{\#define MCI\_RDR         (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (MCI\_RDR) MCI Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03110}03110 \textcolor{preprocessor}{\#define MCI\_TDR         (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (MCI\_TDR) MCI Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03111}03111 \textcolor{preprocessor}{\#define MCI\_SR          (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (MCI\_SR) MCI Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03112}03112 \textcolor{preprocessor}{\#define MCI\_IER         (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (MCI\_IER) MCI Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03113}03113 \textcolor{preprocessor}{\#define MCI\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (MCI\_IDR) MCI Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03114}03114 \textcolor{preprocessor}{\#define MCI\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (MCI\_IMR) MCI Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03115}03115 \textcolor{preprocessor}{\#define MCI\_DMA         (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (MCI\_DMA) MCI DMA Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03116}03116 \textcolor{preprocessor}{\#define MCI\_CFG         (AT91\_CAST(AT91\_REG *)  0x00000054) }\textcolor{comment}{// (MCI\_CFG) MCI Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03117}03117 \textcolor{preprocessor}{\#define MCI\_WPCR        (AT91\_CAST(AT91\_REG *)  0x000000E4) }\textcolor{comment}{// (MCI\_WPCR) MCI Write Protection Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03118}03118 \textcolor{preprocessor}{\#define MCI\_WPSR        (AT91\_CAST(AT91\_REG *)  0x000000E8) }\textcolor{comment}{// (MCI\_WPSR) MCI Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03119}03119 \textcolor{preprocessor}{\#define MCI\_ADDRSIZE    (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (MCI\_ADDRSIZE) MCI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03120}03120 \textcolor{preprocessor}{\#define MCI\_IPNAME1     (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (MCI\_IPNAME1) MCI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03121}03121 \textcolor{preprocessor}{\#define MCI\_IPNAME2     (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (MCI\_IPNAME2) MCI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03122}03122 \textcolor{preprocessor}{\#define MCI\_FEATURES    (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (MCI\_FEATURES) MCI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03123}03123 \textcolor{preprocessor}{\#define MCI\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (MCI\_VER) MCI VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03124}03124 \textcolor{preprocessor}{\#define MCI\_FIFO        (AT91\_CAST(AT91\_REG *)  0x00000200) }\textcolor{comment}{// (MCI\_FIFO) MCI FIFO Aperture Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03125}03125 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03126}03126 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03127}03127 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_CR : (MCI Offset: 0x0) MCI Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03128}03128 \textcolor{preprocessor}{\#define AT91C\_MCI\_MCIEN       (0x1 <<  0) }\textcolor{comment}{// (MCI) Multimedia Interface Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03129}03129 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MCIEN\_0                    (0x0) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03130}03130 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MCIEN\_1                    (0x1) }\textcolor{comment}{// (MCI) Enable the MultiMedia Interface if MCIDIS is 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03131}03131 \textcolor{preprocessor}{\#define AT91C\_MCI\_MCIDIS      (0x1 <<  1) }\textcolor{comment}{// (MCI) Multimedia Interface Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03132}03132 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MCIDIS\_0                    (0x0 <<  1) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03133}03133 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MCIDIS\_1                    (0x1 <<  1) }\textcolor{comment}{// (MCI) Disable the MultiMedia Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03134}03134 \textcolor{preprocessor}{\#define AT91C\_MCI\_PWSEN       (0x1 <<  2) }\textcolor{comment}{// (MCI) Power Save Mode Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03135}03135 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PWSEN\_0                    (0x0 <<  2) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03136}03136 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PWSEN\_1                    (0x1 <<  2) }\textcolor{comment}{// (MCI) Enable the Power-\/saving mode if PWSDIS is 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03137}03137 \textcolor{preprocessor}{\#define AT91C\_MCI\_PWSDIS      (0x1 <<  3) }\textcolor{comment}{// (MCI) Power Save Mode Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03138}03138 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PWSDIS\_0                    (0x0 <<  3) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03139}03139 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PWSDIS\_1                    (0x1 <<  3) }\textcolor{comment}{// (MCI) Disable the Power-\/saving mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03140}03140 \textcolor{preprocessor}{\#define AT91C\_MCI\_IOWAITEN    (0x1 <<  4) }\textcolor{comment}{// (MCI) SDIO Read Wait Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03141}03141 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOWAITEN\_0                    (0x0 <<  4) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03142}03142 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOWAITEN\_1                    (0x1 <<  4) }\textcolor{comment}{// (MCI) Enables the SDIO Read Wait Operation.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03143}03143 \textcolor{preprocessor}{\#define AT91C\_MCI\_IOWAITDIS   (0x1 <<  5) }\textcolor{comment}{// (MCI) SDIO Read Wait Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03144}03144 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOWAITDIS\_0                    (0x0 <<  5) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03145}03145 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOWAITDIS\_1                    (0x1 <<  5) }\textcolor{comment}{// (MCI) Disables the SDIO Read Wait Operation.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03146}03146 \textcolor{preprocessor}{\#define AT91C\_MCI\_SWRST       (0x1 <<  7) }\textcolor{comment}{// (MCI) MCI Software reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03147}03147 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SWRST\_0                    (0x0 <<  7) }\textcolor{comment}{// (MCI) No effect}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03148}03148 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SWRST\_1                    (0x1 <<  7) }\textcolor{comment}{// (MCI) Resets the MCI}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03149}03149 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_MR : (MCI Offset: 0x4) MCI Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03150}03150 \textcolor{preprocessor}{\#define AT91C\_MCI\_CLKDIV      (0xFF <<  0) }\textcolor{comment}{// (MCI) Clock Divider}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03151}03151 \textcolor{preprocessor}{\#define AT91C\_MCI\_PWSDIV      (0x7 <<  8) }\textcolor{comment}{// (MCI) Power Saving Divider}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03152}03152 \textcolor{preprocessor}{\#define AT91C\_MCI\_RDPROOF     (0x1 << 11) }\textcolor{comment}{// (MCI) Read Proof Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03153}03153 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RDPROOF\_DISABLE              (0x0 << 11) }\textcolor{comment}{// (MCI) Disables Read Proof}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03154}03154 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RDPROOF\_ENABLE               (0x1 << 11) }\textcolor{comment}{// (MCI) Enables Read Proof}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03155}03155 \textcolor{preprocessor}{\#define AT91C\_MCI\_WRPROOF     (0x1 << 12) }\textcolor{comment}{// (MCI) Write Proof Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03156}03156 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WRPROOF\_DISABLE              (0x0 << 12) }\textcolor{comment}{// (MCI) Disables Write Proof}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03157}03157 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WRPROOF\_ENABLE               (0x1 << 12) }\textcolor{comment}{// (MCI) Enables Write Proof}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03158}03158 \textcolor{preprocessor}{\#define AT91C\_MCI\_PDCFBYTE    (0x1 << 13) }\textcolor{comment}{// (MCI) PDC Force Byte Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03159}03159 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PDCFBYTE\_DISABLE              (0x0 << 13) }\textcolor{comment}{// (MCI) Disables PDC Force Byte Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03160}03160 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PDCFBYTE\_ENABLE               (0x1 << 13) }\textcolor{comment}{// (MCI) Enables PDC Force Byte Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03161}03161 \textcolor{preprocessor}{\#define AT91C\_MCI\_PDCPADV     (0x1 << 14) }\textcolor{comment}{// (MCI) PDC Padding Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03162}03162 \textcolor{preprocessor}{\#define AT91C\_MCI\_PDCMODE     (0x1 << 15) }\textcolor{comment}{// (MCI) PDC Oriented Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03163}03163 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PDCMODE\_DISABLE              (0x0 << 15) }\textcolor{comment}{// (MCI) Disables PDC Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03164}03164 \textcolor{preprocessor}{\#define     AT91C\_MCI\_PDCMODE\_ENABLE               (0x1 << 15) }\textcolor{comment}{// (MCI) Enables PDC Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03165}03165 \textcolor{preprocessor}{\#define AT91C\_MCI\_BLKLEN      (0xFFFF << 16) }\textcolor{comment}{// (MCI) Data Block Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03166}03166 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03167}03167 \textcolor{preprocessor}{\#define AT91C\_MCI\_DTOCYC      (0xF <<  0) }\textcolor{comment}{// (MCI) Data Timeout Cycle Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03168}03168 \textcolor{preprocessor}{\#define AT91C\_MCI\_DTOMUL      (0x7 <<  4) }\textcolor{comment}{// (MCI) Data Timeout Multiplier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03169}03169 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_1                    (0x0 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03170}03170 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_16                   (0x1 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03171}03171 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_128                  (0x2 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 128}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03172}03172 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_256                  (0x3 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 256}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03173}03173 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_1024                 (0x4 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 1024}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03174}03174 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_4096                 (0x5 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 4096}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03175}03175 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_65536                (0x6 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 65536}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03176}03176 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DTOMUL\_1048576              (0x7 <<  4) }\textcolor{comment}{// (MCI) DTOCYC x 1048576}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03177}03177 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_SDCR : (MCI Offset: 0xc) MCI SD Card Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03178}03178 \textcolor{preprocessor}{\#define AT91C\_MCI\_SCDSEL      (0x3 <<  0) }\textcolor{comment}{// (MCI) SD Card/SDIO Selector}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03179}03179 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDSEL\_SLOTA                (0x0) }\textcolor{comment}{// (MCI) Slot A selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03180}03180 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDSEL\_SLOTB                (0x1) }\textcolor{comment}{// (MCI) Slot B selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03181}03181 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDSEL\_SLOTC                (0x2) }\textcolor{comment}{// (MCI) Slot C selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03182}03182 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDSEL\_SLOTD                (0x3) }\textcolor{comment}{// (MCI) Slot D selected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03183}03183 \textcolor{preprocessor}{\#define AT91C\_MCI\_SCDBUS      (0x3 <<  6) }\textcolor{comment}{// (MCI) SDCard/SDIO Bus Width}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03184}03184 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDBUS\_1BIT                 (0x0 <<  6) }\textcolor{comment}{// (MCI) 1-\/bit data bus}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03185}03185 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDBUS\_4BITS                (0x2 <<  6) }\textcolor{comment}{// (MCI) 4-\/bits data bus}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03186}03186 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SCDBUS\_8BITS                (0x3 <<  6) }\textcolor{comment}{// (MCI) 8-\/bits data bus}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03187}03187 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_CMDR : (MCI Offset: 0x14) MCI Command Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03188}03188 \textcolor{preprocessor}{\#define AT91C\_MCI\_CMDNB       (0x3F <<  0) }\textcolor{comment}{// (MCI) Command Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03189}03189 \textcolor{preprocessor}{\#define AT91C\_MCI\_RSPTYP      (0x3 <<  6) }\textcolor{comment}{// (MCI) Response Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03190}03190 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RSPTYP\_NO                   (0x0 <<  6) }\textcolor{comment}{// (MCI) No response}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03191}03191 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RSPTYP\_48                   (0x1 <<  6) }\textcolor{comment}{// (MCI) 48-\/bit response}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03192}03192 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RSPTYP\_136                  (0x2 <<  6) }\textcolor{comment}{// (MCI) 136-\/bit response}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03193}03193 \textcolor{preprocessor}{\#define     AT91C\_MCI\_RSPTYP\_R1B                  (0x3 <<  6) }\textcolor{comment}{// (MCI) R1b response}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03194}03194 \textcolor{preprocessor}{\#define AT91C\_MCI\_SPCMD       (0x7 <<  8) }\textcolor{comment}{// (MCI) Special CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03195}03195 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_NONE                 (0x0 <<  8) }\textcolor{comment}{// (MCI) Not a special CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03196}03196 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_INIT                 (0x1 <<  8) }\textcolor{comment}{// (MCI) Initialization CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03197}03197 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_SYNC                 (0x2 <<  8) }\textcolor{comment}{// (MCI) Synchronized CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03198}03198 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_CE\_ATA               (0x3 <<  8) }\textcolor{comment}{// (MCI) CE-\/ATA Completion Signal disable CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03199}03199 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_IT\_CMD               (0x4 <<  8) }\textcolor{comment}{// (MCI) Interrupt command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03200}03200 \textcolor{preprocessor}{\#define     AT91C\_MCI\_SPCMD\_IT\_REP               (0x5 <<  8) }\textcolor{comment}{// (MCI) Interrupt response}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03201}03201 \textcolor{preprocessor}{\#define AT91C\_MCI\_OPDCMD      (0x1 << 11) }\textcolor{comment}{// (MCI) Open Drain Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03202}03202 \textcolor{preprocessor}{\#define     AT91C\_MCI\_OPDCMD\_PUSHPULL             (0x0 << 11) }\textcolor{comment}{// (MCI) Push/pull command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03203}03203 \textcolor{preprocessor}{\#define     AT91C\_MCI\_OPDCMD\_OPENDRAIN            (0x1 << 11) }\textcolor{comment}{// (MCI) Open drain command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03204}03204 \textcolor{preprocessor}{\#define AT91C\_MCI\_MAXLAT      (0x1 << 12) }\textcolor{comment}{// (MCI) Maximum Latency for Command to respond}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03205}03205 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MAXLAT\_5                    (0x0 << 12) }\textcolor{comment}{// (MCI) 5 cycles maximum latency}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03206}03206 \textcolor{preprocessor}{\#define     AT91C\_MCI\_MAXLAT\_64                   (0x1 << 12) }\textcolor{comment}{// (MCI) 64 cycles maximum latency}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03207}03207 \textcolor{preprocessor}{\#define AT91C\_MCI\_TRCMD       (0x3 << 16) }\textcolor{comment}{// (MCI) Transfer CMD}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03208}03208 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRCMD\_NO                   (0x0 << 16) }\textcolor{comment}{// (MCI) No transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03209}03209 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRCMD\_START                (0x1 << 16) }\textcolor{comment}{// (MCI) Start transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03210}03210 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRCMD\_STOP                 (0x2 << 16) }\textcolor{comment}{// (MCI) Stop transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03211}03211 \textcolor{preprocessor}{\#define AT91C\_MCI\_TRDIR       (0x1 << 18) }\textcolor{comment}{// (MCI) Transfer Direction}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03212}03212 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRDIR\_WRITE                (0x0 << 18) }\textcolor{comment}{// (MCI) Write}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03213}03213 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRDIR\_READ                 (0x1 << 18) }\textcolor{comment}{// (MCI) Read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03214}03214 \textcolor{preprocessor}{\#define AT91C\_MCI\_TRTYP       (0x7 << 19) }\textcolor{comment}{// (MCI) Transfer Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03215}03215 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRTYP\_BLOCK                (0x0 << 19) }\textcolor{comment}{// (MCI) MMC/SDCard Single Block Transfer type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03216}03216 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRTYP\_MULTIPLE             (0x1 << 19) }\textcolor{comment}{// (MCI) MMC/SDCard Multiple Block transfer type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03217}03217 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRTYP\_STREAM               (0x2 << 19) }\textcolor{comment}{// (MCI) MMC Stream transfer type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03218}03218 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRTYP\_SDIO\_BYTE            (0x4 << 19) }\textcolor{comment}{// (MCI) SDIO Byte transfer type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03219}03219 \textcolor{preprocessor}{\#define     AT91C\_MCI\_TRTYP\_SDIO\_BLOCK           (0x5 << 19) }\textcolor{comment}{// (MCI) SDIO Block transfer type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03220}03220 \textcolor{preprocessor}{\#define AT91C\_MCI\_IOSPCMD     (0x3 << 24) }\textcolor{comment}{// (MCI) SDIO Special Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03221}03221 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOSPCMD\_NONE                 (0x0 << 24) }\textcolor{comment}{// (MCI) NOT a special command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03222}03222 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOSPCMD\_SUSPEND              (0x1 << 24) }\textcolor{comment}{// (MCI) SDIO Suspend Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03223}03223 \textcolor{preprocessor}{\#define     AT91C\_MCI\_IOSPCMD\_RESUME               (0x2 << 24) }\textcolor{comment}{// (MCI) SDIO Resume Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03224}03224 \textcolor{preprocessor}{\#define AT91C\_MCI\_ATACS       (0x1 << 26) }\textcolor{comment}{// (MCI) ATA with command completion signal}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03225}03225 \textcolor{preprocessor}{\#define     AT91C\_MCI\_ATACS\_NORMAL               (0x0 << 26) }\textcolor{comment}{// (MCI) normal operation mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03226}03226 \textcolor{preprocessor}{\#define     AT91C\_MCI\_ATACS\_COMPLETION           (0x1 << 26) }\textcolor{comment}{// (MCI) completion signal is expected within MCI\_CSTOR}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03227}03227 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_BLKR : (MCI Offset: 0x18) MCI Block Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03228}03228 \textcolor{preprocessor}{\#define AT91C\_MCI\_BCNT        (0xFFFF <<  0) }\textcolor{comment}{// (MCI) MMC/SDIO Block Count / SDIO Byte Count}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03229}03229 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_CSTOR : (MCI Offset: 0x1c) MCI Completion Signal Timeout Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03230}03230 \textcolor{preprocessor}{\#define AT91C\_MCI\_CSTOCYC     (0xF <<  0) }\textcolor{comment}{// (MCI) Completion Signal Timeout Cycle Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03231}03231 \textcolor{preprocessor}{\#define AT91C\_MCI\_CSTOMUL     (0x7 <<  4) }\textcolor{comment}{// (MCI) Completion Signal Timeout Multiplier}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03232}03232 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_1                    (0x0 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03233}03233 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_16                   (0x1 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03234}03234 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_128                  (0x2 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  128}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03235}03235 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_256                  (0x3 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  256}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03236}03236 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_1024                 (0x4 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  1024}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03237}03237 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_4096                 (0x5 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  4096}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03238}03238 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_65536                (0x6 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  65536}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03239}03239 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CSTOMUL\_1048576              (0x7 <<  4) }\textcolor{comment}{// (MCI) CSTOCYC x  1048576}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03240}03240 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_SR : (MCI Offset: 0x40) MCI Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03241}03241 \textcolor{preprocessor}{\#define AT91C\_MCI\_CMDRDY      (0x1 <<  0) }\textcolor{comment}{// (MCI) Command Ready flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03242}03242 \textcolor{preprocessor}{\#define AT91C\_MCI\_RXRDY       (0x1 <<  1) }\textcolor{comment}{// (MCI) RX Ready flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03243}03243 \textcolor{preprocessor}{\#define AT91C\_MCI\_TXRDY       (0x1 <<  2) }\textcolor{comment}{// (MCI) TX Ready flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03244}03244 \textcolor{preprocessor}{\#define AT91C\_MCI\_BLKE        (0x1 <<  3) }\textcolor{comment}{// (MCI) Data Block Transfer Ended flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03245}03245 \textcolor{preprocessor}{\#define AT91C\_MCI\_DTIP        (0x1 <<  4) }\textcolor{comment}{// (MCI) Data Transfer in Progress flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03246}03246 \textcolor{preprocessor}{\#define AT91C\_MCI\_NOTBUSY     (0x1 <<  5) }\textcolor{comment}{// (MCI) Data Line Not Busy flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03247}03247 \textcolor{preprocessor}{\#define AT91C\_MCI\_ENDRX       (0x1 <<  6) }\textcolor{comment}{// (MCI) End of RX Buffer flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03248}03248 \textcolor{preprocessor}{\#define AT91C\_MCI\_ENDTX       (0x1 <<  7) }\textcolor{comment}{// (MCI) End of TX Buffer flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03249}03249 \textcolor{preprocessor}{\#define AT91C\_MCI\_SDIOIRQA    (0x1 <<  8) }\textcolor{comment}{// (MCI) SDIO Interrupt for Slot A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03250}03250 \textcolor{preprocessor}{\#define AT91C\_MCI\_SDIOIRQB    (0x1 <<  9) }\textcolor{comment}{// (MCI) SDIO Interrupt for Slot B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03251}03251 \textcolor{preprocessor}{\#define AT91C\_MCI\_SDIOIRQC    (0x1 << 10) }\textcolor{comment}{// (MCI) SDIO Interrupt for Slot C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03252}03252 \textcolor{preprocessor}{\#define AT91C\_MCI\_SDIOIRQD    (0x1 << 11) }\textcolor{comment}{// (MCI) SDIO Interrupt for Slot D}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03253}03253 \textcolor{preprocessor}{\#define AT91C\_MCI\_SDIOWAIT    (0x1 << 12) }\textcolor{comment}{// (MCI) SDIO Read Wait operation flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03254}03254 \textcolor{preprocessor}{\#define AT91C\_MCI\_CSRCV       (0x1 << 13) }\textcolor{comment}{// (MCI) CE-\/ATA Completion Signal flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03255}03255 \textcolor{preprocessor}{\#define AT91C\_MCI\_RXBUFF      (0x1 << 14) }\textcolor{comment}{// (MCI) RX Buffer Full flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03256}03256 \textcolor{preprocessor}{\#define AT91C\_MCI\_TXBUFE      (0x1 << 15) }\textcolor{comment}{// (MCI) TX Buffer Empty flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03257}03257 \textcolor{preprocessor}{\#define AT91C\_MCI\_RINDE       (0x1 << 16) }\textcolor{comment}{// (MCI) Response Index Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03258}03258 \textcolor{preprocessor}{\#define AT91C\_MCI\_RDIRE       (0x1 << 17) }\textcolor{comment}{// (MCI) Response Direction Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03259}03259 \textcolor{preprocessor}{\#define AT91C\_MCI\_RCRCE       (0x1 << 18) }\textcolor{comment}{// (MCI) Response CRC Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03260}03260 \textcolor{preprocessor}{\#define AT91C\_MCI\_RENDE       (0x1 << 19) }\textcolor{comment}{// (MCI) Response End Bit Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03261}03261 \textcolor{preprocessor}{\#define AT91C\_MCI\_RTOE        (0x1 << 20) }\textcolor{comment}{// (MCI) Response Time-\/out Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03262}03262 \textcolor{preprocessor}{\#define AT91C\_MCI\_DCRCE       (0x1 << 21) }\textcolor{comment}{// (MCI) data CRC Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03263}03263 \textcolor{preprocessor}{\#define AT91C\_MCI\_DTOE        (0x1 << 22) }\textcolor{comment}{// (MCI) Data timeout Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03264}03264 \textcolor{preprocessor}{\#define AT91C\_MCI\_CSTOE       (0x1 << 23) }\textcolor{comment}{// (MCI) Completion Signal timeout Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03265}03265 \textcolor{preprocessor}{\#define AT91C\_MCI\_BLKOVRE     (0x1 << 24) }\textcolor{comment}{// (MCI) DMA Block Overrun Error flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03266}03266 \textcolor{preprocessor}{\#define AT91C\_MCI\_DMADONE     (0x1 << 25) }\textcolor{comment}{// (MCI) DMA Transfer Done flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03267}03267 \textcolor{preprocessor}{\#define AT91C\_MCI\_FIFOEMPTY   (0x1 << 26) }\textcolor{comment}{// (MCI) FIFO Empty flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03268}03268 \textcolor{preprocessor}{\#define AT91C\_MCI\_XFRDONE     (0x1 << 27) }\textcolor{comment}{// (MCI) Transfer Done flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03269}03269 \textcolor{preprocessor}{\#define AT91C\_MCI\_OVRE        (0x1 << 30) }\textcolor{comment}{// (MCI) Overrun flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03270}03270 \textcolor{preprocessor}{\#define AT91C\_MCI\_UNRE        (0x1 << 31) }\textcolor{comment}{// (MCI) Underrun flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03271}03271 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03272}03272 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03273}03273 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03274}03274 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_DMA : (MCI Offset: 0x50) MCI DMA Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03275}03275 \textcolor{preprocessor}{\#define AT91C\_MCI\_OFFSET      (0x3 <<  0) }\textcolor{comment}{// (MCI) DMA Write Buffer Offset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03276}03276 \textcolor{preprocessor}{\#define AT91C\_MCI\_CHKSIZE     (0x7 <<  4) }\textcolor{comment}{// (MCI) DMA Channel Read/Write Chunk Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03277}03277 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CHKSIZE\_1                    (0x0 <<  4) }\textcolor{comment}{// (MCI) Number of data transferred is 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03278}03278 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CHKSIZE\_4                    (0x1 <<  4) }\textcolor{comment}{// (MCI) Number of data transferred is 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03279}03279 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CHKSIZE\_8                    (0x2 <<  4) }\textcolor{comment}{// (MCI) Number of data transferred is 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03280}03280 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CHKSIZE\_16                   (0x3 <<  4) }\textcolor{comment}{// (MCI) Number of data transferred is 16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03281}03281 \textcolor{preprocessor}{\#define     AT91C\_MCI\_CHKSIZE\_32                   (0x4 <<  4) }\textcolor{comment}{// (MCI) Number of data transferred is 32}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03282}03282 \textcolor{preprocessor}{\#define AT91C\_MCI\_DMAEN       (0x1 <<  8) }\textcolor{comment}{// (MCI) DMA Hardware Handshaking Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03283}03283 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DMAEN\_DISABLE              (0x0 <<  8) }\textcolor{comment}{// (MCI) DMA interface is disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03284}03284 \textcolor{preprocessor}{\#define     AT91C\_MCI\_DMAEN\_ENABLE               (0x1 <<  8) }\textcolor{comment}{// (MCI) DMA interface is enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03285}03285 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_CFG : (MCI Offset: 0x54) MCI Configuration Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03286}03286 \textcolor{preprocessor}{\#define AT91C\_MCI\_FIFOMODE    (0x1 <<  0) }\textcolor{comment}{// (MCI) MCI Internal FIFO Control Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03287}03287 \textcolor{preprocessor}{\#define     AT91C\_MCI\_FIFOMODE\_AMOUNTDATA           (0x0) }\textcolor{comment}{// (MCI) A write transfer starts when a sufficient amount of datas is written into the FIFO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03288}03288 \textcolor{preprocessor}{\#define     AT91C\_MCI\_FIFOMODE\_ONEDATA              (0x1) }\textcolor{comment}{// (MCI) A write transfer starts as soon as one data is written into the FIFO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03289}03289 \textcolor{preprocessor}{\#define AT91C\_MCI\_FERRCTRL    (0x1 <<  4) }\textcolor{comment}{// (MCI) Flow Error Flag Reset Control Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03290}03290 \textcolor{preprocessor}{\#define     AT91C\_MCI\_FERRCTRL\_RWCMD                (0x0 <<  4) }\textcolor{comment}{// (MCI) When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03291}03291 \textcolor{preprocessor}{\#define     AT91C\_MCI\_FERRCTRL\_READSR               (0x1 <<  4) }\textcolor{comment}{// (MCI) When an underflow/overflow condition flag is set, a read status resets the flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03292}03292 \textcolor{preprocessor}{\#define AT91C\_MCI\_HSMODE      (0x1 <<  8) }\textcolor{comment}{// (MCI) High Speed Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03293}03293 \textcolor{preprocessor}{\#define     AT91C\_MCI\_HSMODE\_DISABLE              (0x0 <<  8) }\textcolor{comment}{// (MCI) Default Bus Timing Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03294}03294 \textcolor{preprocessor}{\#define     AT91C\_MCI\_HSMODE\_ENABLE               (0x1 <<  8) }\textcolor{comment}{// (MCI) High Speed Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03295}03295 \textcolor{preprocessor}{\#define AT91C\_MCI\_LSYNC       (0x1 << 12) }\textcolor{comment}{// (MCI) Synchronize on last block}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03296}03296 \textcolor{preprocessor}{\#define     AT91C\_MCI\_LSYNC\_CURRENT              (0x0 << 12) }\textcolor{comment}{// (MCI) Pending command sent at end of current data block}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03297}03297 \textcolor{preprocessor}{\#define     AT91C\_MCI\_LSYNC\_INFINITE             (0x1 << 12) }\textcolor{comment}{// (MCI) Pending command sent at end of block transfer when transfer length is not infinite}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03298}03298 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_WPCR : (MCI Offset: 0xe4) Write Protection Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03299}03299 \textcolor{preprocessor}{\#define AT91C\_MCI\_WP\_EN       (0x1 <<  0) }\textcolor{comment}{// (MCI) Write Protection Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03300}03300 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_EN\_DISABLE              (0x0) }\textcolor{comment}{// (MCI) Write Operation is disabled (if WP\_KEY corresponds)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03301}03301 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_EN\_ENABLE               (0x1) }\textcolor{comment}{// (MCI) Write Operation is enabled (if WP\_KEY corresponds)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03302}03302 \textcolor{preprocessor}{\#define AT91C\_MCI\_WP\_KEY      (0xFFFFFF <<  8) }\textcolor{comment}{// (MCI) Write Protection Key}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03303}03303 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_WPSR : (MCI Offset: 0xe8) Write Protection Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03304}03304 \textcolor{preprocessor}{\#define AT91C\_MCI\_WP\_VS       (0xF <<  0) }\textcolor{comment}{// (MCI) Write Protection Violation Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03305}03305 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VS\_NO\_VIOLATION         (0x0) }\textcolor{comment}{// (MCI) No Write Protection Violation detected since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03306}03306 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VS\_ON\_WRITE             (0x1) }\textcolor{comment}{// (MCI) Write Protection Violation detected since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03307}03307 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VS\_ON\_RESET             (0x2) }\textcolor{comment}{// (MCI) Software Reset Violation detected since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03308}03308 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VS\_ON\_BOTH              (0x3) }\textcolor{comment}{// (MCI) Write Protection and Software Reset Violation detected since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03309}03309 \textcolor{preprocessor}{\#define AT91C\_MCI\_WP\_VSRC     (0xF <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation Source}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03310}03310 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_NO\_VIOLATION         (0x0 <<  8) }\textcolor{comment}{// (MCI) No Write Protection Violation detected since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03311}03311 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_MR               (0x1 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_MR since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03312}03312 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_DTOR             (0x2 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_DTOR since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03313}03313 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_SDCR             (0x3 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_SDCR since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03314}03314 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_CSTOR            (0x4 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_CSTOR since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03315}03315 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_DMA              (0x5 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_DMA since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03316}03316 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_CFG              (0x6 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_CFG since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03317}03317 \textcolor{preprocessor}{\#define     AT91C\_MCI\_WP\_VSRC\_MCI\_DEL              (0x7 <<  8) }\textcolor{comment}{// (MCI) Write Protection Violation detected on MCI\_DEL since last read}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03318}03318 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ MCI\_VER : (MCI Offset: 0xfc)  VERSION  Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03319}03319 \textcolor{preprocessor}{\#define AT91C\_MCI\_VER         (0xF <<  0) }\textcolor{comment}{// (MCI)  VERSION  Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03320}03320 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03321}03321 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03322}03322 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Two-\/wire Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03323}03323 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03324}03324 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03325}\mbox{\hyperlink{struct___a_t91_s___t_w_i}{03325}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___t_w_i}{\_AT91S\_TWI}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03326}03326     AT91\_REG     TWI\_CR;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03327}03327     AT91\_REG     TWI\_MMR;   \textcolor{comment}{// Master Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03328}03328     AT91\_REG     TWI\_SMR;   \textcolor{comment}{// Slave Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03329}03329     AT91\_REG     TWI\_IADR;  \textcolor{comment}{// Internal Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03330}03330     AT91\_REG     TWI\_CWGR;  \textcolor{comment}{// Clock Waveform Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03331}03331     AT91\_REG     Reserved0[3];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03332}03332     AT91\_REG     TWI\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03333}03333     AT91\_REG     TWI\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03334}03334     AT91\_REG     TWI\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03335}03335     AT91\_REG     TWI\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03336}03336     AT91\_REG     TWI\_RHR;   \textcolor{comment}{// Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03337}03337     AT91\_REG     TWI\_THR;   \textcolor{comment}{// Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03338}03338     AT91\_REG     Reserved1[45];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03339}03339     AT91\_REG     TWI\_ADDRSIZE;  \textcolor{comment}{// TWI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03340}03340     AT91\_REG     TWI\_IPNAME1;   \textcolor{comment}{// TWI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03341}03341     AT91\_REG     TWI\_IPNAME2;   \textcolor{comment}{// TWI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03342}03342     AT91\_REG     TWI\_FEATURES;  \textcolor{comment}{// TWI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03343}03343     AT91\_REG     TWI\_VER;   \textcolor{comment}{// Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03344}03344     AT91\_REG     TWI\_RPR;   \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03345}03345     AT91\_REG     TWI\_RCR;   \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03346}03346     AT91\_REG     TWI\_TPR;   \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03347}03347     AT91\_REG     TWI\_TCR;   \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03348}03348     AT91\_REG     TWI\_RNPR;  \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03349}03349     AT91\_REG     TWI\_RNCR;  \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03350}03350     AT91\_REG     TWI\_TNPR;  \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03351}03351     AT91\_REG     TWI\_TNCR;  \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03352}03352     AT91\_REG     TWI\_PTCR;  \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03353}03353     AT91\_REG     TWI\_PTSR;  \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03354}03354 \} \mbox{\hyperlink{struct___a_t91_s___t_w_i}{AT91S\_TWI}}, *\mbox{\hyperlink{struct___a_t91_s___t_w_i}{AT91PS\_TWI}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03355}03355 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03356}03356 \textcolor{preprocessor}{\#define TWI\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (TWI\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03357}03357 \textcolor{preprocessor}{\#define TWI\_MMR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (TWI\_MMR) Master Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03358}03358 \textcolor{preprocessor}{\#define TWI\_SMR         (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (TWI\_SMR) Slave Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03359}03359 \textcolor{preprocessor}{\#define TWI\_IADR        (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (TWI\_IADR) Internal Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03360}03360 \textcolor{preprocessor}{\#define TWI\_CWGR        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (TWI\_CWGR) Clock Waveform Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03361}03361 \textcolor{preprocessor}{\#define TWI\_SR          (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (TWI\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03362}03362 \textcolor{preprocessor}{\#define TWI\_IER         (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (TWI\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03363}03363 \textcolor{preprocessor}{\#define TWI\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (TWI\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03364}03364 \textcolor{preprocessor}{\#define TWI\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (TWI\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03365}03365 \textcolor{preprocessor}{\#define TWI\_RHR         (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (TWI\_RHR) Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03366}03366 \textcolor{preprocessor}{\#define TWI\_THR         (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (TWI\_THR) Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03367}03367 \textcolor{preprocessor}{\#define TWI\_ADDRSIZE    (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (TWI\_ADDRSIZE) TWI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03368}03368 \textcolor{preprocessor}{\#define TWI\_IPNAME1     (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (TWI\_IPNAME1) TWI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03369}03369 \textcolor{preprocessor}{\#define TWI\_IPNAME2     (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (TWI\_IPNAME2) TWI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03370}03370 \textcolor{preprocessor}{\#define TWI\_FEATURES    (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (TWI\_FEATURES) TWI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03371}03371 \textcolor{preprocessor}{\#define TWI\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (TWI\_VER) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03372}03372 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03373}03373 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03374}03374 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_CR : (TWI Offset: 0x0) TWI Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03375}03375 \textcolor{preprocessor}{\#define AT91C\_TWI\_START       (0x1 <<  0) }\textcolor{comment}{// (TWI) Send a START Condition}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03376}03376 \textcolor{preprocessor}{\#define AT91C\_TWI\_STOP        (0x1 <<  1) }\textcolor{comment}{// (TWI) Send a STOP Condition}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03377}03377 \textcolor{preprocessor}{\#define AT91C\_TWI\_MSEN        (0x1 <<  2) }\textcolor{comment}{// (TWI) TWI Master Transfer Enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03378}03378 \textcolor{preprocessor}{\#define AT91C\_TWI\_MSDIS       (0x1 <<  3) }\textcolor{comment}{// (TWI) TWI Master Transfer Disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03379}03379 \textcolor{preprocessor}{\#define AT91C\_TWI\_SVEN        (0x1 <<  4) }\textcolor{comment}{// (TWI) TWI Slave mode Enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03380}03380 \textcolor{preprocessor}{\#define AT91C\_TWI\_SVDIS       (0x1 <<  5) }\textcolor{comment}{// (TWI) TWI Slave mode Disabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03381}03381 \textcolor{preprocessor}{\#define AT91C\_TWI\_SWRST       (0x1 <<  7) }\textcolor{comment}{// (TWI) Software Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03382}03382 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_MMR : (TWI Offset: 0x4) TWI Master Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03383}03383 \textcolor{preprocessor}{\#define AT91C\_TWI\_IADRSZ      (0x3 <<  8) }\textcolor{comment}{// (TWI) Internal Device Address Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03384}03384 \textcolor{preprocessor}{\#define     AT91C\_TWI\_IADRSZ\_NO                   (0x0 <<  8) }\textcolor{comment}{// (TWI) No internal device address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03385}03385 \textcolor{preprocessor}{\#define     AT91C\_TWI\_IADRSZ\_1\_BYTE               (0x1 <<  8) }\textcolor{comment}{// (TWI) One-\/byte internal device address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03386}03386 \textcolor{preprocessor}{\#define     AT91C\_TWI\_IADRSZ\_2\_BYTE               (0x2 <<  8) }\textcolor{comment}{// (TWI) Two-\/byte internal device address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03387}03387 \textcolor{preprocessor}{\#define     AT91C\_TWI\_IADRSZ\_3\_BYTE               (0x3 <<  8) }\textcolor{comment}{// (TWI) Three-\/byte internal device address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03388}03388 \textcolor{preprocessor}{\#define AT91C\_TWI\_MREAD       (0x1 << 12) }\textcolor{comment}{// (TWI) Master Read Direction}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03389}03389 \textcolor{preprocessor}{\#define AT91C\_TWI\_DADR        (0x7F << 16) }\textcolor{comment}{// (TWI) Device Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03390}03390 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03391}03391 \textcolor{preprocessor}{\#define AT91C\_TWI\_SADR        (0x7F << 16) }\textcolor{comment}{// (TWI) Slave Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03392}03392 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03393}03393 \textcolor{preprocessor}{\#define AT91C\_TWI\_CLDIV       (0xFF <<  0) }\textcolor{comment}{// (TWI) Clock Low Divider}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03394}03394 \textcolor{preprocessor}{\#define AT91C\_TWI\_CHDIV       (0xFF <<  8) }\textcolor{comment}{// (TWI) Clock High Divider}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03395}03395 \textcolor{preprocessor}{\#define AT91C\_TWI\_CKDIV       (0x7 << 16) }\textcolor{comment}{// (TWI) Clock Divider}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03396}03396 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_SR : (TWI Offset: 0x20) TWI Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03397}03397 \textcolor{preprocessor}{\#define AT91C\_TWI\_TXCOMP\_SLAVE (0x1 <<  0) }\textcolor{comment}{// (TWI) Transmission Completed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03398}03398 \textcolor{preprocessor}{\#define AT91C\_TWI\_TXCOMP\_MASTER (0x1 <<  0) }\textcolor{comment}{// (TWI) Transmission Completed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03399}03399 \textcolor{preprocessor}{\#define AT91C\_TWI\_RXRDY       (0x1 <<  1) }\textcolor{comment}{// (TWI) Receive holding register ReaDY}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03400}03400 \textcolor{preprocessor}{\#define AT91C\_TWI\_TXRDY\_MASTER (0x1 <<  2) }\textcolor{comment}{// (TWI) Transmit holding register ReaDY}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03401}03401 \textcolor{preprocessor}{\#define AT91C\_TWI\_TXRDY\_SLAVE (0x1 <<  2) }\textcolor{comment}{// (TWI) Transmit holding register ReaDY}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03402}03402 \textcolor{preprocessor}{\#define AT91C\_TWI\_SVREAD      (0x1 <<  3) }\textcolor{comment}{// (TWI) Slave READ (used only in Slave mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03403}03403 \textcolor{preprocessor}{\#define AT91C\_TWI\_SVACC       (0x1 <<  4) }\textcolor{comment}{// (TWI) Slave ACCess (used only in Slave mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03404}03404 \textcolor{preprocessor}{\#define AT91C\_TWI\_GACC        (0x1 <<  5) }\textcolor{comment}{// (TWI) General Call ACcess (used only in Slave mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03405}03405 \textcolor{preprocessor}{\#define AT91C\_TWI\_OVRE        (0x1 <<  6) }\textcolor{comment}{// (TWI) Overrun Error (used only in Master and Multi-\/master mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03406}03406 \textcolor{preprocessor}{\#define AT91C\_TWI\_NACK\_SLAVE  (0x1 <<  8) }\textcolor{comment}{// (TWI) Not Acknowledged}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03407}03407 \textcolor{preprocessor}{\#define AT91C\_TWI\_NACK\_MASTER (0x1 <<  8) }\textcolor{comment}{// (TWI) Not Acknowledged}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03408}03408 \textcolor{preprocessor}{\#define AT91C\_TWI\_ARBLST\_MULTI\_MASTER (0x1 <<  9) }\textcolor{comment}{// (TWI) Arbitration Lost (used only in Multimaster mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03409}03409 \textcolor{preprocessor}{\#define AT91C\_TWI\_SCLWS       (0x1 << 10) }\textcolor{comment}{// (TWI) Clock Wait State (used only in Slave mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03410}03410 \textcolor{preprocessor}{\#define AT91C\_TWI\_EOSACC      (0x1 << 11) }\textcolor{comment}{// (TWI) End Of Slave ACCess (used only in Slave mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03411}03411 \textcolor{preprocessor}{\#define AT91C\_TWI\_ENDRX       (0x1 << 12) }\textcolor{comment}{// (TWI) End of Receiver Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03412}03412 \textcolor{preprocessor}{\#define AT91C\_TWI\_ENDTX       (0x1 << 13) }\textcolor{comment}{// (TWI) End of Receiver Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03413}03413 \textcolor{preprocessor}{\#define AT91C\_TWI\_RXBUFF      (0x1 << 14) }\textcolor{comment}{// (TWI) RXBUFF Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03414}03414 \textcolor{preprocessor}{\#define AT91C\_TWI\_TXBUFE      (0x1 << 15) }\textcolor{comment}{// (TWI) TXBUFE Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03415}03415 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03416}03416 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03417}03417 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ TWI\_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03418}03418 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03419}03419 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03420}03420 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Usart}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03421}03421 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03422}03422 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03423}\mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t}{03423}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t}{\_AT91S\_USART}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03424}03424     AT91\_REG     US\_CR;     \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03425}03425     AT91\_REG     US\_MR;     \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03426}03426     AT91\_REG     US\_IER;    \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03427}03427     AT91\_REG     US\_IDR;    \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03428}03428     AT91\_REG     US\_IMR;    \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03429}03429     AT91\_REG     US\_CSR;    \textcolor{comment}{// Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03430}03430     AT91\_REG     US\_RHR;    \textcolor{comment}{// Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03431}03431     AT91\_REG     US\_THR;    \textcolor{comment}{// Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03432}03432     AT91\_REG     US\_BRGR;   \textcolor{comment}{// Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03433}03433     AT91\_REG     US\_RTOR;   \textcolor{comment}{// Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03434}03434     AT91\_REG     US\_TTGR;   \textcolor{comment}{// Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03435}03435     AT91\_REG     Reserved0[5];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03436}03436     AT91\_REG     US\_FIDI;   \textcolor{comment}{// FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03437}03437     AT91\_REG     US\_NER;    \textcolor{comment}{// Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03438}03438     AT91\_REG     Reserved1[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03439}03439     AT91\_REG     US\_IF;     \textcolor{comment}{// IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03440}03440     AT91\_REG     US\_MAN;    \textcolor{comment}{// Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03441}03441     AT91\_REG     Reserved2[38];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03442}03442     AT91\_REG     US\_ADDRSIZE;   \textcolor{comment}{// US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03443}03443     AT91\_REG     US\_IPNAME1;    \textcolor{comment}{// US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03444}03444     AT91\_REG     US\_IPNAME2;    \textcolor{comment}{// US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03445}03445     AT91\_REG     US\_FEATURES;   \textcolor{comment}{// US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03446}03446     AT91\_REG     US\_VER;    \textcolor{comment}{// VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03447}03447     AT91\_REG     US\_RPR;    \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03448}03448     AT91\_REG     US\_RCR;    \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03449}03449     AT91\_REG     US\_TPR;    \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03450}03450     AT91\_REG     US\_TCR;    \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03451}03451     AT91\_REG     US\_RNPR;   \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03452}03452     AT91\_REG     US\_RNCR;   \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03453}03453     AT91\_REG     US\_TNPR;   \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03454}03454     AT91\_REG     US\_TNCR;   \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03455}03455     AT91\_REG     US\_PTCR;   \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03456}03456     AT91\_REG     US\_PTSR;   \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03457}03457 \} \mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t}{AT91S\_USART}}, *\mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t}{AT91PS\_USART}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03458}03458 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03459}03459 \textcolor{preprocessor}{\#define US\_CR           (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (US\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03460}03460 \textcolor{preprocessor}{\#define US\_MR           (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (US\_MR) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03461}03461 \textcolor{preprocessor}{\#define US\_IER          (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (US\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03462}03462 \textcolor{preprocessor}{\#define US\_IDR          (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (US\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03463}03463 \textcolor{preprocessor}{\#define US\_IMR          (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (US\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03464}03464 \textcolor{preprocessor}{\#define US\_CSR          (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (US\_CSR) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03465}03465 \textcolor{preprocessor}{\#define US\_RHR          (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (US\_RHR) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03466}03466 \textcolor{preprocessor}{\#define US\_THR          (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (US\_THR) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03467}03467 \textcolor{preprocessor}{\#define US\_BRGR         (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (US\_BRGR) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03468}03468 \textcolor{preprocessor}{\#define US\_RTOR         (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (US\_RTOR) Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03469}03469 \textcolor{preprocessor}{\#define US\_TTGR         (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (US\_TTGR) Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03470}03470 \textcolor{preprocessor}{\#define US\_FIDI         (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (US\_FIDI) FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03471}03471 \textcolor{preprocessor}{\#define US\_NER          (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (US\_NER) Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03472}03472 \textcolor{preprocessor}{\#define US\_IF           (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (US\_IF) IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03473}03473 \textcolor{preprocessor}{\#define US\_MAN          (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (US\_MAN) Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03474}03474 \textcolor{preprocessor}{\#define US\_ADDRSIZE     (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (US\_ADDRSIZE) US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03475}03475 \textcolor{preprocessor}{\#define US\_IPNAME1      (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (US\_IPNAME1) US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03476}03476 \textcolor{preprocessor}{\#define US\_IPNAME2      (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (US\_IPNAME2) US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03477}03477 \textcolor{preprocessor}{\#define US\_FEATURES     (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (US\_FEATURES) US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03478}03478 \textcolor{preprocessor}{\#define US\_VER          (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (US\_VER) VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03479}03479 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03480}03480 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03481}03481 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_CR : (USART Offset: 0x0)  Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03482}03482 \textcolor{preprocessor}{\#define AT91C\_US\_RSTRX        (0x1 <<  2) }\textcolor{comment}{// (USART) Reset Receiver}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03483}03483 \textcolor{preprocessor}{\#define AT91C\_US\_RSTTX        (0x1 <<  3) }\textcolor{comment}{// (USART) Reset Transmitter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03484}03484 \textcolor{preprocessor}{\#define AT91C\_US\_RXEN         (0x1 <<  4) }\textcolor{comment}{// (USART) Receiver Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03485}03485 \textcolor{preprocessor}{\#define AT91C\_US\_RXDIS        (0x1 <<  5) }\textcolor{comment}{// (USART) Receiver Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03486}03486 \textcolor{preprocessor}{\#define AT91C\_US\_TXEN         (0x1 <<  6) }\textcolor{comment}{// (USART) Transmitter Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03487}03487 \textcolor{preprocessor}{\#define AT91C\_US\_TXDIS        (0x1 <<  7) }\textcolor{comment}{// (USART) Transmitter Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03488}03488 \textcolor{preprocessor}{\#define AT91C\_US\_RSTSTA       (0x1 <<  8) }\textcolor{comment}{// (USART) Reset Status Bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03489}03489 \textcolor{preprocessor}{\#define AT91C\_US\_STTBRK       (0x1 <<  9) }\textcolor{comment}{// (USART) Start Break}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03490}03490 \textcolor{preprocessor}{\#define AT91C\_US\_STPBRK       (0x1 << 10) }\textcolor{comment}{// (USART) Stop Break}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03491}03491 \textcolor{preprocessor}{\#define AT91C\_US\_STTTO        (0x1 << 11) }\textcolor{comment}{// (USART) Start Time-\/out}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03492}03492 \textcolor{preprocessor}{\#define AT91C\_US\_SENDA        (0x1 << 12) }\textcolor{comment}{// (USART) Send Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03493}03493 \textcolor{preprocessor}{\#define AT91C\_US\_RSTIT        (0x1 << 13) }\textcolor{comment}{// (USART) Reset Iterations}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03494}03494 \textcolor{preprocessor}{\#define AT91C\_US\_RSTNACK      (0x1 << 14) }\textcolor{comment}{// (USART) Reset Non Acknowledge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03495}03495 \textcolor{preprocessor}{\#define AT91C\_US\_RETTO        (0x1 << 15) }\textcolor{comment}{// (USART) Rearm Time-\/out}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03496}03496 \textcolor{preprocessor}{\#define AT91C\_US\_DTREN        (0x1 << 16) }\textcolor{comment}{// (USART) Data Terminal ready Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03497}03497 \textcolor{preprocessor}{\#define AT91C\_US\_DTRDIS       (0x1 << 17) }\textcolor{comment}{// (USART) Data Terminal ready Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03498}03498 \textcolor{preprocessor}{\#define AT91C\_US\_RTSEN        (0x1 << 18) }\textcolor{comment}{// (USART) Request to Send enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03499}03499 \textcolor{preprocessor}{\#define AT91C\_US\_RTSDIS       (0x1 << 19) }\textcolor{comment}{// (USART) Request to Send Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03500}03500 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_MR : (USART Offset: 0x4)  Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03501}03501 \textcolor{preprocessor}{\#define AT91C\_US\_USMODE       (0xF <<  0) }\textcolor{comment}{// (USART) Usart mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03502}03502 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_NORMAL               (0x0) }\textcolor{comment}{// (USART) Normal}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03503}03503 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_RS485                (0x1) }\textcolor{comment}{// (USART) RS485}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03504}03504 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_HWHSH                (0x2) }\textcolor{comment}{// (USART) Hardware Handshaking}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03505}03505 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_MODEM                (0x3) }\textcolor{comment}{// (USART) Modem}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03506}03506 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_ISO7816\_0            (0x4) }\textcolor{comment}{// (USART) ISO7816 protocol: T = 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03507}03507 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_ISO7816\_1            (0x6) }\textcolor{comment}{// (USART) ISO7816 protocol: T = 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03508}03508 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_IRDA                 (0x8) }\textcolor{comment}{// (USART) IrDA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03509}03509 \textcolor{preprocessor}{\#define     AT91C\_US\_USMODE\_SWHSH                (0xC) }\textcolor{comment}{// (USART) Software Handshaking}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03510}03510 \textcolor{preprocessor}{\#define AT91C\_US\_CLKS         (0x3 <<  4) }\textcolor{comment}{// (USART) Clock Selection (Baud Rate generator Input Clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03511}03511 \textcolor{preprocessor}{\#define     AT91C\_US\_CLKS\_CLOCK                (0x0 <<  4) }\textcolor{comment}{// (USART) Clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03512}03512 \textcolor{preprocessor}{\#define     AT91C\_US\_CLKS\_FDIV1                (0x1 <<  4) }\textcolor{comment}{// (USART) fdiv1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03513}03513 \textcolor{preprocessor}{\#define     AT91C\_US\_CLKS\_SLOW                 (0x2 <<  4) }\textcolor{comment}{// (USART) slow\_clock (ARM)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03514}03514 \textcolor{preprocessor}{\#define     AT91C\_US\_CLKS\_EXT                  (0x3 <<  4) }\textcolor{comment}{// (USART) External (SCK)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03515}03515 \textcolor{preprocessor}{\#define AT91C\_US\_CHRL         (0x3 <<  6) }\textcolor{comment}{// (USART) Clock Selection (Baud Rate generator Input Clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03516}03516 \textcolor{preprocessor}{\#define     AT91C\_US\_CHRL\_5\_BITS               (0x0 <<  6) }\textcolor{comment}{// (USART) Character Length: 5 bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03517}03517 \textcolor{preprocessor}{\#define     AT91C\_US\_CHRL\_6\_BITS               (0x1 <<  6) }\textcolor{comment}{// (USART) Character Length: 6 bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03518}03518 \textcolor{preprocessor}{\#define     AT91C\_US\_CHRL\_7\_BITS               (0x2 <<  6) }\textcolor{comment}{// (USART) Character Length: 7 bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03519}03519 \textcolor{preprocessor}{\#define     AT91C\_US\_CHRL\_8\_BITS               (0x3 <<  6) }\textcolor{comment}{// (USART) Character Length: 8 bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03520}03520 \textcolor{preprocessor}{\#define AT91C\_US\_SYNC         (0x1 <<  8) }\textcolor{comment}{// (USART) Synchronous Mode Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03521}03521 \textcolor{preprocessor}{\#define AT91C\_US\_PAR          (0x7 <<  9) }\textcolor{comment}{// (USART) Parity type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03522}03522 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_EVEN                 (0x0 <<  9) }\textcolor{comment}{// (USART) Even Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03523}03523 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_ODD                  (0x1 <<  9) }\textcolor{comment}{// (USART) Odd Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03524}03524 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_SPACE                (0x2 <<  9) }\textcolor{comment}{// (USART) Parity forced to 0 (Space)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03525}03525 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_MARK                 (0x3 <<  9) }\textcolor{comment}{// (USART) Parity forced to 1 (Mark)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03526}03526 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_NONE                 (0x4 <<  9) }\textcolor{comment}{// (USART) No Parity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03527}03527 \textcolor{preprocessor}{\#define     AT91C\_US\_PAR\_MULTI\_DROP           (0x6 <<  9) }\textcolor{comment}{// (USART) Multi-\/drop mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03528}03528 \textcolor{preprocessor}{\#define AT91C\_US\_NBSTOP       (0x3 << 12) }\textcolor{comment}{// (USART) Number of Stop bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03529}03529 \textcolor{preprocessor}{\#define     AT91C\_US\_NBSTOP\_1\_BIT                (0x0 << 12) }\textcolor{comment}{// (USART) 1 stop bit}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03530}03530 \textcolor{preprocessor}{\#define     AT91C\_US\_NBSTOP\_15\_BIT               (0x1 << 12) }\textcolor{comment}{// (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03531}03531 \textcolor{preprocessor}{\#define     AT91C\_US\_NBSTOP\_2\_BIT                (0x2 << 12) }\textcolor{comment}{// (USART) 2 stop bits}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03532}03532 \textcolor{preprocessor}{\#define AT91C\_US\_CHMODE       (0x3 << 14) }\textcolor{comment}{// (USART) Channel Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03533}03533 \textcolor{preprocessor}{\#define     AT91C\_US\_CHMODE\_NORMAL               (0x0 << 14) }\textcolor{comment}{// (USART) Normal Mode: The USART channel operates as an RX/TX USART.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03534}03534 \textcolor{preprocessor}{\#define     AT91C\_US\_CHMODE\_AUTO                 (0x1 << 14) }\textcolor{comment}{// (USART) Automatic Echo: Receiver Data Input is connected to the TXD pin.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03535}03535 \textcolor{preprocessor}{\#define     AT91C\_US\_CHMODE\_LOCAL                (0x2 << 14) }\textcolor{comment}{// (USART) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03536}03536 \textcolor{preprocessor}{\#define     AT91C\_US\_CHMODE\_REMOTE               (0x3 << 14) }\textcolor{comment}{// (USART) Remote Loopback: RXD pin is internally connected to TXD pin.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03537}03537 \textcolor{preprocessor}{\#define AT91C\_US\_MSBF         (0x1 << 16) }\textcolor{comment}{// (USART) Bit Order}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03538}03538 \textcolor{preprocessor}{\#define AT91C\_US\_MODE9        (0x1 << 17) }\textcolor{comment}{// (USART) 9-\/bit Character length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03539}03539 \textcolor{preprocessor}{\#define AT91C\_US\_CKLO         (0x1 << 18) }\textcolor{comment}{// (USART) Clock Output Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03540}03540 \textcolor{preprocessor}{\#define AT91C\_US\_OVER         (0x1 << 19) }\textcolor{comment}{// (USART) Over Sampling Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03541}03541 \textcolor{preprocessor}{\#define AT91C\_US\_INACK        (0x1 << 20) }\textcolor{comment}{// (USART) Inhibit Non Acknowledge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03542}03542 \textcolor{preprocessor}{\#define AT91C\_US\_DSNACK       (0x1 << 21) }\textcolor{comment}{// (USART) Disable Successive NACK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03543}03543 \textcolor{preprocessor}{\#define AT91C\_US\_VAR\_SYNC     (0x1 << 22) }\textcolor{comment}{// (USART) Variable synchronization of command/data sync Start Frame Delimiter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03544}03544 \textcolor{preprocessor}{\#define AT91C\_US\_MAX\_ITER     (0x1 << 24) }\textcolor{comment}{// (USART) Number of Repetitions}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03545}03545 \textcolor{preprocessor}{\#define AT91C\_US\_FILTER       (0x1 << 28) }\textcolor{comment}{// (USART) Receive Line Filter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03546}03546 \textcolor{preprocessor}{\#define AT91C\_US\_MANMODE      (0x1 << 29) }\textcolor{comment}{// (USART) Manchester Encoder/Decoder Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03547}03547 \textcolor{preprocessor}{\#define AT91C\_US\_MODSYNC      (0x1 << 30) }\textcolor{comment}{// (USART) Manchester Synchronization mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03548}03548 \textcolor{preprocessor}{\#define AT91C\_US\_ONEBIT       (0x1 << 31) }\textcolor{comment}{// (USART) Start Frame Delimiter selector}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03549}03549 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_IER : (USART Offset: 0x8)  Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03550}03550 \textcolor{preprocessor}{\#define AT91C\_US\_RXRDY        (0x1 <<  0) }\textcolor{comment}{// (USART) RXRDY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03551}03551 \textcolor{preprocessor}{\#define AT91C\_US\_TXRDY        (0x1 <<  1) }\textcolor{comment}{// (USART) TXRDY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03552}03552 \textcolor{preprocessor}{\#define AT91C\_US\_RXBRK        (0x1 <<  2) }\textcolor{comment}{// (USART) Break Received/End of Break}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03553}03553 \textcolor{preprocessor}{\#define AT91C\_US\_ENDRX        (0x1 <<  3) }\textcolor{comment}{// (USART) End of Receive Transfer Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03554}03554 \textcolor{preprocessor}{\#define AT91C\_US\_ENDTX        (0x1 <<  4) }\textcolor{comment}{// (USART) End of Transmit Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03555}03555 \textcolor{preprocessor}{\#define AT91C\_US\_OVRE         (0x1 <<  5) }\textcolor{comment}{// (USART) Overrun Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03556}03556 \textcolor{preprocessor}{\#define AT91C\_US\_FRAME        (0x1 <<  6) }\textcolor{comment}{// (USART) Framing Error Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03557}03557 \textcolor{preprocessor}{\#define AT91C\_US\_PARE         (0x1 <<  7) }\textcolor{comment}{// (USART) Parity Error Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03558}03558 \textcolor{preprocessor}{\#define AT91C\_US\_TIMEOUT      (0x1 <<  8) }\textcolor{comment}{// (USART) Receiver Time-\/out}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03559}03559 \textcolor{preprocessor}{\#define AT91C\_US\_TXEMPTY      (0x1 <<  9) }\textcolor{comment}{// (USART) TXEMPTY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03560}03560 \textcolor{preprocessor}{\#define AT91C\_US\_ITERATION    (0x1 << 10) }\textcolor{comment}{// (USART) Max number of Repetitions Reached}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03561}03561 \textcolor{preprocessor}{\#define AT91C\_US\_TXBUFE       (0x1 << 11) }\textcolor{comment}{// (USART) TXBUFE Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03562}03562 \textcolor{preprocessor}{\#define AT91C\_US\_RXBUFF       (0x1 << 12) }\textcolor{comment}{// (USART) RXBUFF Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03563}03563 \textcolor{preprocessor}{\#define AT91C\_US\_NACK         (0x1 << 13) }\textcolor{comment}{// (USART) Non Acknowledge}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03564}03564 \textcolor{preprocessor}{\#define AT91C\_US\_RIIC         (0x1 << 16) }\textcolor{comment}{// (USART) Ring INdicator Input Change Flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03565}03565 \textcolor{preprocessor}{\#define AT91C\_US\_DSRIC        (0x1 << 17) }\textcolor{comment}{// (USART) Data Set Ready Input Change Flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03566}03566 \textcolor{preprocessor}{\#define AT91C\_US\_DCDIC        (0x1 << 18) }\textcolor{comment}{// (USART) Data Carrier Flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03567}03567 \textcolor{preprocessor}{\#define AT91C\_US\_CTSIC        (0x1 << 19) }\textcolor{comment}{// (USART) Clear To Send Input Change Flag}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03568}03568 \textcolor{preprocessor}{\#define AT91C\_US\_MANE         (0x1 << 20) }\textcolor{comment}{// (USART) Manchester Error Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03569}03569 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_IDR : (USART Offset: 0xc)  Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03570}03570 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_IMR : (USART Offset: 0x10)  Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03571}03571 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_CSR : (USART Offset: 0x14)  Channel Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03572}03572 \textcolor{preprocessor}{\#define AT91C\_US\_RI           (0x1 << 20) }\textcolor{comment}{// (USART) Image of RI Input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03573}03573 \textcolor{preprocessor}{\#define AT91C\_US\_DSR          (0x1 << 21) }\textcolor{comment}{// (USART) Image of DSR Input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03574}03574 \textcolor{preprocessor}{\#define AT91C\_US\_DCD          (0x1 << 22) }\textcolor{comment}{// (USART) Image of DCD Input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03575}03575 \textcolor{preprocessor}{\#define AT91C\_US\_CTS          (0x1 << 23) }\textcolor{comment}{// (USART) Image of CTS Input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03576}03576 \textcolor{preprocessor}{\#define AT91C\_US\_MANERR       (0x1 << 24) }\textcolor{comment}{// (USART) Manchester Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03577}03577 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ US\_MAN : (USART Offset: 0x50) Manchester Encoder Decoder Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03578}03578 \textcolor{preprocessor}{\#define AT91C\_US\_TX\_PL        (0xF <<  0) }\textcolor{comment}{// (USART) Transmitter Preamble Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03579}03579 \textcolor{preprocessor}{\#define AT91C\_US\_TX\_PP        (0x3 <<  8) }\textcolor{comment}{// (USART) Transmitter Preamble Pattern}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03580}03580 \textcolor{preprocessor}{\#define     AT91C\_US\_TX\_PP\_ALL\_ONE              (0x0 <<  8) }\textcolor{comment}{// (USART) ALL\_ONE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03581}03581 \textcolor{preprocessor}{\#define     AT91C\_US\_TX\_PP\_ALL\_ZERO             (0x1 <<  8) }\textcolor{comment}{// (USART) ALL\_ZERO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03582}03582 \textcolor{preprocessor}{\#define     AT91C\_US\_TX\_PP\_ZERO\_ONE             (0x2 <<  8) }\textcolor{comment}{// (USART) ZERO\_ONE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03583}03583 \textcolor{preprocessor}{\#define     AT91C\_US\_TX\_PP\_ONE\_ZERO             (0x3 <<  8) }\textcolor{comment}{// (USART) ONE\_ZERO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03584}03584 \textcolor{preprocessor}{\#define AT91C\_US\_TX\_MPOL      (0x1 << 12) }\textcolor{comment}{// (USART) Transmitter Manchester Polarity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03585}03585 \textcolor{preprocessor}{\#define AT91C\_US\_RX\_PL        (0xF << 16) }\textcolor{comment}{// (USART) Receiver Preamble Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03586}03586 \textcolor{preprocessor}{\#define AT91C\_US\_RX\_PP        (0x3 << 24) }\textcolor{comment}{// (USART) Receiver Preamble Pattern detected}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03587}03587 \textcolor{preprocessor}{\#define     AT91C\_US\_RX\_PP\_ALL\_ONE              (0x0 << 24) }\textcolor{comment}{// (USART) ALL\_ONE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03588}03588 \textcolor{preprocessor}{\#define     AT91C\_US\_RX\_PP\_ALL\_ZERO             (0x1 << 24) }\textcolor{comment}{// (USART) ALL\_ZERO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03589}03589 \textcolor{preprocessor}{\#define     AT91C\_US\_RX\_PP\_ZERO\_ONE             (0x2 << 24) }\textcolor{comment}{// (USART) ZERO\_ONE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03590}03590 \textcolor{preprocessor}{\#define     AT91C\_US\_RX\_PP\_ONE\_ZERO             (0x3 << 24) }\textcolor{comment}{// (USART) ONE\_ZERO}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03591}03591 \textcolor{preprocessor}{\#define AT91C\_US\_RX\_MPOL      (0x1 << 28) }\textcolor{comment}{// (USART) Receiver Manchester Polarity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03592}03592 \textcolor{preprocessor}{\#define AT91C\_US\_DRIFT        (0x1 << 30) }\textcolor{comment}{// (USART) Drift compensation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03593}03593 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03594}03594 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03595}03595 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03596}03596 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03597}03597 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03598}\mbox{\hyperlink{struct___a_t91_s___s_s_c}{03598}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___s_s_c}{\_AT91S\_SSC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03599}03599     AT91\_REG     SSC\_CR;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03600}03600     AT91\_REG     SSC\_CMR;   \textcolor{comment}{// Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03601}03601     AT91\_REG     Reserved0[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03602}03602     AT91\_REG     SSC\_RCMR;  \textcolor{comment}{// Receive Clock ModeRegister}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03603}03603     AT91\_REG     SSC\_RFMR;  \textcolor{comment}{// Receive Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03604}03604     AT91\_REG     SSC\_TCMR;  \textcolor{comment}{// Transmit Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03605}03605     AT91\_REG     SSC\_TFMR;  \textcolor{comment}{// Transmit Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03606}03606     AT91\_REG     SSC\_RHR;   \textcolor{comment}{// Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03607}03607     AT91\_REG     SSC\_THR;   \textcolor{comment}{// Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03608}03608     AT91\_REG     Reserved1[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03609}03609     AT91\_REG     SSC\_RSHR;  \textcolor{comment}{// Receive Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03610}03610     AT91\_REG     SSC\_TSHR;  \textcolor{comment}{// Transmit Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03611}03611     AT91\_REG     SSC\_RC0R;  \textcolor{comment}{// Receive Compare 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03612}03612     AT91\_REG     SSC\_RC1R;  \textcolor{comment}{// Receive Compare 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03613}03613     AT91\_REG     SSC\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03614}03614     AT91\_REG     SSC\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03615}03615     AT91\_REG     SSC\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03616}03616     AT91\_REG     SSC\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03617}03617 \} \mbox{\hyperlink{struct___a_t91_s___s_s_c}{AT91S\_SSC}}, *\mbox{\hyperlink{struct___a_t91_s___s_s_c}{AT91PS\_SSC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03618}03618 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03619}03619 \textcolor{preprocessor}{\#define SSC\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (SSC\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03620}03620 \textcolor{preprocessor}{\#define SSC\_CMR         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (SSC\_CMR) Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03621}03621 \textcolor{preprocessor}{\#define SSC\_RCMR        (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (SSC\_RCMR) Receive Clock ModeRegister}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03622}03622 \textcolor{preprocessor}{\#define SSC\_RFMR        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (SSC\_RFMR) Receive Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03623}03623 \textcolor{preprocessor}{\#define SSC\_TCMR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (SSC\_TCMR) Transmit Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03624}03624 \textcolor{preprocessor}{\#define SSC\_TFMR        (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (SSC\_TFMR) Transmit Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03625}03625 \textcolor{preprocessor}{\#define SSC\_RHR         (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (SSC\_RHR) Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03626}03626 \textcolor{preprocessor}{\#define SSC\_THR         (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (SSC\_THR) Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03627}03627 \textcolor{preprocessor}{\#define SSC\_RSHR        (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (SSC\_RSHR) Receive Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03628}03628 \textcolor{preprocessor}{\#define SSC\_TSHR        (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (SSC\_TSHR) Transmit Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03629}03629 \textcolor{preprocessor}{\#define SSC\_RC0R        (AT91\_CAST(AT91\_REG *)  0x00000038) }\textcolor{comment}{// (SSC\_RC0R) Receive Compare 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03630}03630 \textcolor{preprocessor}{\#define SSC\_RC1R        (AT91\_CAST(AT91\_REG *)  0x0000003C) }\textcolor{comment}{// (SSC\_RC1R) Receive Compare 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03631}03631 \textcolor{preprocessor}{\#define SSC\_SR          (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (SSC\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03632}03632 \textcolor{preprocessor}{\#define SSC\_IER         (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (SSC\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03633}03633 \textcolor{preprocessor}{\#define SSC\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (SSC\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03634}03634 \textcolor{preprocessor}{\#define SSC\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (SSC\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03635}03635 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03636}03636 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03637}03637 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_CR : (SSC Offset: 0x0) SSC Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03638}03638 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXEN        (0x1 <<  0) }\textcolor{comment}{// (SSC) Receive Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03639}03639 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXDIS       (0x1 <<  1) }\textcolor{comment}{// (SSC) Receive Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03640}03640 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXEN        (0x1 <<  8) }\textcolor{comment}{// (SSC) Transmit Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03641}03641 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXDIS       (0x1 <<  9) }\textcolor{comment}{// (SSC) Transmit Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03642}03642 \textcolor{preprocessor}{\#define AT91C\_SSC\_SWRST       (0x1 << 15) }\textcolor{comment}{// (SSC) Software Reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03643}03643 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03644}03644 \textcolor{preprocessor}{\#define AT91C\_SSC\_CKS         (0x3 <<  0) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03645}03645 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKS\_DIV                  (0x0) }\textcolor{comment}{// (SSC) Divided Clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03646}03646 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKS\_TK                   (0x1) }\textcolor{comment}{// (SSC) TK Clock signal}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03647}03647 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKS\_RK                   (0x2) }\textcolor{comment}{// (SSC) RK pin}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03648}03648 \textcolor{preprocessor}{\#define AT91C\_SSC\_CKO         (0x7 <<  2) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Output Mode Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03649}03649 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKO\_NONE                 (0x0 <<  2) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-\/only}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03650}03650 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKO\_CONTINOUS            (0x1 <<  2) }\textcolor{comment}{// (SSC) Continuous Receive/Transmit Clock RK pin: Output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03651}03651 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKO\_DATA\_TX              (0x2 <<  2) }\textcolor{comment}{// (SSC) Receive/Transmit Clock only during data transfers RK pin: Output}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03652}03652 \textcolor{preprocessor}{\#define AT91C\_SSC\_CKI         (0x1 <<  5) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Inversion}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03653}03653 \textcolor{preprocessor}{\#define AT91C\_SSC\_CKG         (0x3 <<  6) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Gating Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03654}03654 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKG\_NONE                 (0x0 <<  6) }\textcolor{comment}{// (SSC) Receive/Transmit Clock Gating: None, continuous clock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03655}03655 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKG\_LOW                  (0x1 <<  6) }\textcolor{comment}{// (SSC) Receive/Transmit Clock enabled only if RF Low}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03656}03656 \textcolor{preprocessor}{\#define     AT91C\_SSC\_CKG\_HIGH                 (0x2 <<  6) }\textcolor{comment}{// (SSC) Receive/Transmit Clock enabled only if RF High}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03657}03657 \textcolor{preprocessor}{\#define AT91C\_SSC\_START       (0xF <<  8) }\textcolor{comment}{// (SSC) Receive/Transmit Start Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03658}03658 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_CONTINOUS            (0x0 <<  8) }\textcolor{comment}{// (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03659}03659 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_TX                   (0x1 <<  8) }\textcolor{comment}{// (SSC) Transmit/Receive start}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03660}03660 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_LOW\_RF               (0x2 <<  8) }\textcolor{comment}{// (SSC) Detection of a low level on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03661}03661 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_HIGH\_RF              (0x3 <<  8) }\textcolor{comment}{// (SSC) Detection of a high level on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03662}03662 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_FALL\_RF              (0x4 <<  8) }\textcolor{comment}{// (SSC) Detection of a falling edge on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03663}03663 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_RISE\_RF              (0x5 <<  8) }\textcolor{comment}{// (SSC) Detection of a rising edge on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03664}03664 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_LEVEL\_RF             (0x6 <<  8) }\textcolor{comment}{// (SSC) Detection of any level change on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03665}03665 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_EDGE\_RF              (0x7 <<  8) }\textcolor{comment}{// (SSC) Detection of any edge on RF input}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03666}03666 \textcolor{preprocessor}{\#define     AT91C\_SSC\_START\_0                    (0x8 <<  8) }\textcolor{comment}{// (SSC) Compare 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03667}03667 \textcolor{preprocessor}{\#define AT91C\_SSC\_STOP        (0x1 << 12) }\textcolor{comment}{// (SSC) Receive Stop Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03668}03668 \textcolor{preprocessor}{\#define AT91C\_SSC\_STTOUT      (0x1 << 15) }\textcolor{comment}{// (SSC) Receive/Transmit Start Output Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03669}03669 \textcolor{preprocessor}{\#define AT91C\_SSC\_STTDLY      (0xFF << 16) }\textcolor{comment}{// (SSC) Receive/Transmit Start Delay}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03670}03670 \textcolor{preprocessor}{\#define AT91C\_SSC\_PERIOD      (0xFF << 24) }\textcolor{comment}{// (SSC) Receive/Transmit Period Divider Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03671}03671 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03672}03672 \textcolor{preprocessor}{\#define AT91C\_SSC\_DATLEN      (0x1F <<  0) }\textcolor{comment}{// (SSC) Data Length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03673}03673 \textcolor{preprocessor}{\#define AT91C\_SSC\_LOOP        (0x1 <<  5) }\textcolor{comment}{// (SSC) Loop Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03674}03674 \textcolor{preprocessor}{\#define AT91C\_SSC\_MSBF        (0x1 <<  7) }\textcolor{comment}{// (SSC) Most Significant Bit First}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03675}03675 \textcolor{preprocessor}{\#define AT91C\_SSC\_DATNB       (0xF <<  8) }\textcolor{comment}{// (SSC) Data Number per Frame}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03676}03676 \textcolor{preprocessor}{\#define AT91C\_SSC\_FSLEN       (0xF << 16) }\textcolor{comment}{// (SSC) Receive/Transmit Frame Sync length}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03677}03677 \textcolor{preprocessor}{\#define AT91C\_SSC\_FSOS        (0x7 << 20) }\textcolor{comment}{// (SSC) Receive/Transmit Frame Sync Output Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03678}03678 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_NONE                 (0x0 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-\/only}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03679}03679 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_NEGATIVE             (0x1 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03680}03680 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_POSITIVE             (0x2 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03681}03681 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_LOW                  (0x3 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03682}03682 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_HIGH                 (0x4 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03683}03683 \textcolor{preprocessor}{\#define     AT91C\_SSC\_FSOS\_TOGGLE               (0x5 << 20) }\textcolor{comment}{// (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03684}03684 \textcolor{preprocessor}{\#define AT91C\_SSC\_FSEDGE      (0x1 << 24) }\textcolor{comment}{// (SSC) Frame Sync Edge Detection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03685}03685 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03686}03686 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03687}03687 \textcolor{preprocessor}{\#define AT91C\_SSC\_DATDEF      (0x1 <<  5) }\textcolor{comment}{// (SSC) Data Default Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03688}03688 \textcolor{preprocessor}{\#define AT91C\_SSC\_FSDEN       (0x1 << 23) }\textcolor{comment}{// (SSC) Frame Sync Data Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03689}03689 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_SR : (SSC Offset: 0x40) SSC Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03690}03690 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXRDY       (0x1 <<  0) }\textcolor{comment}{// (SSC) Transmit Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03691}03691 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXEMPTY     (0x1 <<  1) }\textcolor{comment}{// (SSC) Transmit Empty}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03692}03692 \textcolor{preprocessor}{\#define AT91C\_SSC\_ENDTX       (0x1 <<  2) }\textcolor{comment}{// (SSC) End Of Transmission}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03693}03693 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXBUFE      (0x1 <<  3) }\textcolor{comment}{// (SSC) Transmit Buffer Empty}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03694}03694 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXRDY       (0x1 <<  4) }\textcolor{comment}{// (SSC) Receive Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03695}03695 \textcolor{preprocessor}{\#define AT91C\_SSC\_OVRUN       (0x1 <<  5) }\textcolor{comment}{// (SSC) Receive Overrun}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03696}03696 \textcolor{preprocessor}{\#define AT91C\_SSC\_ENDRX       (0x1 <<  6) }\textcolor{comment}{// (SSC) End of Reception}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03697}03697 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXBUFF      (0x1 <<  7) }\textcolor{comment}{// (SSC) Receive Buffer Full}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03698}03698 \textcolor{preprocessor}{\#define AT91C\_SSC\_CP0         (0x1 <<  8) }\textcolor{comment}{// (SSC) Compare 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03699}03699 \textcolor{preprocessor}{\#define AT91C\_SSC\_CP1         (0x1 <<  9) }\textcolor{comment}{// (SSC) Compare 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03700}03700 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXSYN       (0x1 << 10) }\textcolor{comment}{// (SSC) Transmit Sync}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03701}03701 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXSYN       (0x1 << 11) }\textcolor{comment}{// (SSC) Receive Sync}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03702}03702 \textcolor{preprocessor}{\#define AT91C\_SSC\_TXENA       (0x1 << 16) }\textcolor{comment}{// (SSC) Transmit Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03703}03703 \textcolor{preprocessor}{\#define AT91C\_SSC\_RXENA       (0x1 << 17) }\textcolor{comment}{// (SSC) Receive Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03704}03704 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03705}03705 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03706}03706 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SSC\_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03707}03707 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03708}03708 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03709}03709 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03710}03710 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03711}03711 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03712}\mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{03712}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{\_AT91S\_PWMC\_CH}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03713}03713     AT91\_REG     PWMC\_CMR;  \textcolor{comment}{// Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03714}03714     AT91\_REG     PWMC\_CDTYR;    \textcolor{comment}{// Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03715}03715     AT91\_REG     PWMC\_CDTYUPDR;     \textcolor{comment}{// Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03716}03716     AT91\_REG     PWMC\_CPRDR;    \textcolor{comment}{// Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03717}03717     AT91\_REG     PWMC\_CPRDUPDR;     \textcolor{comment}{// Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03718}03718     AT91\_REG     PWMC\_CCNTR;    \textcolor{comment}{// Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03719}03719     AT91\_REG     PWMC\_DTR;  \textcolor{comment}{// Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03720}03720     AT91\_REG     PWMC\_DTUPDR;   \textcolor{comment}{// Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03721}03721 \} \mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{AT91S\_PWMC\_CH}}, *\mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{AT91PS\_PWMC\_CH}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03722}03722 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03723}03723 \textcolor{preprocessor}{\#define PWMC\_CMR        (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (PWMC\_CMR) Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03724}03724 \textcolor{preprocessor}{\#define PWMC\_CDTYR      (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (PWMC\_CDTYR) Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03725}03725 \textcolor{preprocessor}{\#define PWMC\_CDTYUPDR   (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (PWMC\_CDTYUPDR) Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03726}03726 \textcolor{preprocessor}{\#define PWMC\_CPRDR      (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (PWMC\_CPRDR) Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03727}03727 \textcolor{preprocessor}{\#define PWMC\_CPRDUPDR   (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (PWMC\_CPRDUPDR) Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03728}03728 \textcolor{preprocessor}{\#define PWMC\_CCNTR      (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (PWMC\_CCNTR) Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03729}03729 \textcolor{preprocessor}{\#define PWMC\_DTR        (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (PWMC\_DTR) Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03730}03730 \textcolor{preprocessor}{\#define PWMC\_DTUPDR     (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (PWMC\_DTUPDR) Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03731}03731 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03732}03732 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03733}03733 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMR : (PWMC\_CH Offset: 0x0) PWMC Channel Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03734}03734 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPRE       (0xF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Pre-\/scaler : PWMC\_CLKx}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03735}03735 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK                  (0x0) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03736}03736 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_2            (0x1) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03737}03737 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_4            (0x2) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03738}03738 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_8            (0x3) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03739}03739 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_16           (0x4) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03740}03740 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_32           (0x5) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03741}03741 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_64           (0x6) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03742}03742 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_128          (0x7) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03743}03743 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_256          (0x8) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03744}03744 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_512          (0x9) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03745}03745 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCK\_DIV\_1024         (0xA) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03746}03746 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCKA                 (0xB) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03747}03747 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_CPRE\_MCKB                 (0xC) }\textcolor{comment}{// (PWMC\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03748}03748 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CALG       (0x1 <<  8) }\textcolor{comment}{// (PWMC\_CH) Channel Alignment}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03749}03749 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPOL       (0x1 <<  9) }\textcolor{comment}{// (PWMC\_CH) Channel Polarity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03750}03750 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CES        (0x1 << 10) }\textcolor{comment}{// (PWMC\_CH) Counter Event Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03751}03751 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTE        (0x1 << 16) }\textcolor{comment}{// (PWMC\_CH) Dead Time Genrator Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03752}03752 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTHI       (0x1 << 17) }\textcolor{comment}{// (PWMC\_CH) Dead Time PWMHx Output Inverted}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03753}03753 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTLI       (0x1 << 18) }\textcolor{comment}{// (PWMC\_CH) Dead Time PWMLx Output Inverted}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03754}03754 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CDTYR : (PWMC\_CH Offset: 0x4) PWMC Channel Duty Cycle Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03755}03755 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CDTY       (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Duty Cycle}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03756}03756 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CDTYUPDR : (PWMC\_CH Offset: 0x8) PWMC Channel Duty Cycle Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03757}03757 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CDTYUPD    (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Duty Cycle Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03758}03758 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CPRDR : (PWMC\_CH Offset: 0xc) PWMC Channel Period Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03759}03759 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPRD       (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Period}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03760}03760 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CPRDUPDR : (PWMC\_CH Offset: 0x10) PWMC Channel Period Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03761}03761 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPRDUPD    (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Period Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03762}03762 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CCNTR : (PWMC\_CH Offset: 0x14) PWMC Channel Counter Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03763}03763 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CCNT       (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Counter}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03764}03764 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_DTR : (PWMC\_CH Offset: 0x18) Channel Dead Time Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03765}03765 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTL        (0xFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Dead Time for PWML}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03766}03766 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTH        (0xFFFF << 16) }\textcolor{comment}{// (PWMC\_CH) Channel Dead Time for PWMH}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03767}03767 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_DTUPDR : (PWMC\_CH Offset: 0x1c) Channel Dead Time Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03768}03768 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTLUPD     (0xFFFF <<  0) }\textcolor{comment}{// (PWMC\_CH) Channel Dead Time Update for PWML.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03769}03769 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DTHUPD     (0xFFFF << 16) }\textcolor{comment}{// (PWMC\_CH) Channel Dead Time Update for PWMH.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03770}03770 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03771}03771 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03772}03772 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03773}03773 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03774}03774 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03775}\mbox{\hyperlink{struct___a_t91_s___p_w_m_c}{03775}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___p_w_m_c}{\_AT91S\_PWMC}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03776}03776     AT91\_REG     PWMC\_MR;   \textcolor{comment}{// PWMC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03777}03777     AT91\_REG     PWMC\_ENA;  \textcolor{comment}{// PWMC Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03778}03778     AT91\_REG     PWMC\_DIS;  \textcolor{comment}{// PWMC Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03779}03779     AT91\_REG     PWMC\_SR;   \textcolor{comment}{// PWMC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03780}03780     AT91\_REG     PWMC\_IER1;     \textcolor{comment}{// PWMC Interrupt Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03781}03781     AT91\_REG     PWMC\_IDR1;     \textcolor{comment}{// PWMC Interrupt Disable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03782}03782     AT91\_REG     PWMC\_IMR1;     \textcolor{comment}{// PWMC Interrupt Mask Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03783}03783     AT91\_REG     PWMC\_ISR1;     \textcolor{comment}{// PWMC Interrupt Status Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03784}03784     AT91\_REG     PWMC\_SYNC;     \textcolor{comment}{// PWM Synchronized Channels Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03785}03785     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03786}03786     AT91\_REG     PWMC\_UPCR;     \textcolor{comment}{// PWM Update Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03787}03787     AT91\_REG     PWMC\_SCUP;     \textcolor{comment}{// PWM Update Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03788}03788     AT91\_REG     PWMC\_SCUPUPD;  \textcolor{comment}{// PWM Update Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03789}03789     AT91\_REG     PWMC\_IER2;     \textcolor{comment}{// PWMC Interrupt Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03790}03790     AT91\_REG     PWMC\_IDR2;     \textcolor{comment}{// PWMC Interrupt Disable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03791}03791     AT91\_REG     PWMC\_IMR2;     \textcolor{comment}{// PWMC Interrupt Mask Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03792}03792     AT91\_REG     PWMC\_ISR2;     \textcolor{comment}{// PWMC Interrupt Status Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03793}03793     AT91\_REG     PWMC\_OOV;  \textcolor{comment}{// PWM Output Override Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03794}03794     AT91\_REG     PWMC\_OS;   \textcolor{comment}{// PWM Output Selection Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03795}03795     AT91\_REG     PWMC\_OSS;  \textcolor{comment}{// PWM Output Selection Set Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03796}03796     AT91\_REG     PWMC\_OSC;  \textcolor{comment}{// PWM Output Selection Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03797}03797     AT91\_REG     PWMC\_OSSUPD;   \textcolor{comment}{// PWM Output Selection Set Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03798}03798     AT91\_REG     PWMC\_OSCUPD;   \textcolor{comment}{// PWM Output Selection Clear Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03799}03799     AT91\_REG     PWMC\_FMR;  \textcolor{comment}{// PWM Fault Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03800}03800     AT91\_REG     PWMC\_FSR;  \textcolor{comment}{// PWM Fault Mode Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03801}03801     AT91\_REG     PWMC\_FCR;  \textcolor{comment}{// PWM Fault Mode Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03802}03802     AT91\_REG     PWMC\_FPV;  \textcolor{comment}{// PWM Fault Protection Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03803}03803     AT91\_REG     PWMC\_FPER1;    \textcolor{comment}{// PWM Fault Protection Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03804}03804     AT91\_REG     PWMC\_FPER2;    \textcolor{comment}{// PWM Fault Protection Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03805}03805     AT91\_REG     PWMC\_FPER3;    \textcolor{comment}{// PWM Fault Protection Enable Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03806}03806     AT91\_REG     PWMC\_FPER4;    \textcolor{comment}{// PWM Fault Protection Enable Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03807}03807     AT91\_REG     PWMC\_EL0MR;    \textcolor{comment}{// PWM Event Line 0 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03808}03808     AT91\_REG     PWMC\_EL1MR;    \textcolor{comment}{// PWM Event Line 1 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03809}03809     AT91\_REG     PWMC\_EL2MR;    \textcolor{comment}{// PWM Event Line 2 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03810}03810     AT91\_REG     PWMC\_EL3MR;    \textcolor{comment}{// PWM Event Line 3 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03811}03811     AT91\_REG     PWMC\_EL4MR;    \textcolor{comment}{// PWM Event Line 4 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03812}03812     AT91\_REG     PWMC\_EL5MR;    \textcolor{comment}{// PWM Event Line 5 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03813}03813     AT91\_REG     PWMC\_EL6MR;    \textcolor{comment}{// PWM Event Line 6 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03814}03814     AT91\_REG     PWMC\_EL7MR;    \textcolor{comment}{// PWM Event Line 7 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03815}03815     AT91\_REG     Reserved1[18];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03816}03816     AT91\_REG     PWMC\_WPCR;     \textcolor{comment}{// PWM Write Protection Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03817}03817     AT91\_REG     PWMC\_WPSR;     \textcolor{comment}{// PWM Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03818}03818     AT91\_REG     PWMC\_ADDRSIZE;     \textcolor{comment}{// PWMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03819}03819     AT91\_REG     PWMC\_IPNAME1;  \textcolor{comment}{// PWMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03820}03820     AT91\_REG     PWMC\_IPNAME2;  \textcolor{comment}{// PWMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03821}03821     AT91\_REG     PWMC\_FEATURES;     \textcolor{comment}{// PWMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03822}03822     AT91\_REG     PWMC\_VER;  \textcolor{comment}{// PWMC Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03823}03823     AT91\_REG     PWMC\_RPR;  \textcolor{comment}{// Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03824}03824     AT91\_REG     PWMC\_RCR;  \textcolor{comment}{// Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03825}03825     AT91\_REG     PWMC\_TPR;  \textcolor{comment}{// Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03826}03826     AT91\_REG     PWMC\_TCR;  \textcolor{comment}{// Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03827}03827     AT91\_REG     PWMC\_RNPR;     \textcolor{comment}{// Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03828}03828     AT91\_REG     PWMC\_RNCR;     \textcolor{comment}{// Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03829}03829     AT91\_REG     PWMC\_TNPR;     \textcolor{comment}{// Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03830}03830     AT91\_REG     PWMC\_TNCR;     \textcolor{comment}{// Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03831}03831     AT91\_REG     PWMC\_PTCR;     \textcolor{comment}{// PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03832}03832     AT91\_REG     PWMC\_PTSR;     \textcolor{comment}{// PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03833}03833     AT91\_REG     Reserved2[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03834}03834     AT91\_REG     PWMC\_CMP0V;    \textcolor{comment}{// PWM Comparison Value 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03835}03835     AT91\_REG     PWMC\_CMP0VUPD;     \textcolor{comment}{// PWM Comparison Value 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03836}03836     AT91\_REG     PWMC\_CMP0M;    \textcolor{comment}{// PWM Comparison Mode 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03837}03837     AT91\_REG     PWMC\_CMP0MUPD;     \textcolor{comment}{// PWM Comparison Mode 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03838}03838     AT91\_REG     PWMC\_CMP1V;    \textcolor{comment}{// PWM Comparison Value 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03839}03839     AT91\_REG     PWMC\_CMP1VUPD;     \textcolor{comment}{// PWM Comparison Value 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03840}03840     AT91\_REG     PWMC\_CMP1M;    \textcolor{comment}{// PWM Comparison Mode 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03841}03841     AT91\_REG     PWMC\_CMP1MUPD;     \textcolor{comment}{// PWM Comparison Mode 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03842}03842     AT91\_REG     PWMC\_CMP2V;    \textcolor{comment}{// PWM Comparison Value 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03843}03843     AT91\_REG     PWMC\_CMP2VUPD;     \textcolor{comment}{// PWM Comparison Value 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03844}03844     AT91\_REG     PWMC\_CMP2M;    \textcolor{comment}{// PWM Comparison Mode 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03845}03845     AT91\_REG     PWMC\_CMP2MUPD;     \textcolor{comment}{// PWM Comparison Mode 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03846}03846     AT91\_REG     PWMC\_CMP3V;    \textcolor{comment}{// PWM Comparison Value 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03847}03847     AT91\_REG     PWMC\_CMP3VUPD;     \textcolor{comment}{// PWM Comparison Value 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03848}03848     AT91\_REG     PWMC\_CMP3M;    \textcolor{comment}{// PWM Comparison Mode 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03849}03849     AT91\_REG     PWMC\_CMP3MUPD;     \textcolor{comment}{// PWM Comparison Mode 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03850}03850     AT91\_REG     PWMC\_CMP4V;    \textcolor{comment}{// PWM Comparison Value 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03851}03851     AT91\_REG     PWMC\_CMP4VUPD;     \textcolor{comment}{// PWM Comparison Value 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03852}03852     AT91\_REG     PWMC\_CMP4M;    \textcolor{comment}{// PWM Comparison Mode 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03853}03853     AT91\_REG     PWMC\_CMP4MUPD;     \textcolor{comment}{// PWM Comparison Mode 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03854}03854     AT91\_REG     PWMC\_CMP5V;    \textcolor{comment}{// PWM Comparison Value 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03855}03855     AT91\_REG     PWMC\_CMP5VUPD;     \textcolor{comment}{// PWM Comparison Value 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03856}03856     AT91\_REG     PWMC\_CMP5M;    \textcolor{comment}{// PWM Comparison Mode 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03857}03857     AT91\_REG     PWMC\_CMP5MUPD;     \textcolor{comment}{// PWM Comparison Mode 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03858}03858     AT91\_REG     PWMC\_CMP6V;    \textcolor{comment}{// PWM Comparison Value 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03859}03859     AT91\_REG     PWMC\_CMP6VUPD;     \textcolor{comment}{// PWM Comparison Value 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03860}03860     AT91\_REG     PWMC\_CMP6M;    \textcolor{comment}{// PWM Comparison Mode 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03861}03861     AT91\_REG     PWMC\_CMP6MUPD;     \textcolor{comment}{// PWM Comparison Mode 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03862}03862     AT91\_REG     PWMC\_CMP7V;    \textcolor{comment}{// PWM Comparison Value 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03863}03863     AT91\_REG     PWMC\_CMP7VUPD;     \textcolor{comment}{// PWM Comparison Value 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03864}03864     AT91\_REG     PWMC\_CMP7M;    \textcolor{comment}{// PWM Comparison Mode 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03865}03865     AT91\_REG     PWMC\_CMP7MUPD;     \textcolor{comment}{// PWM Comparison Mode 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03866}03866     AT91\_REG     Reserved3[20];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03867}03867     \mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{AT91S\_PWMC\_CH}}   PWMC\_CH[8];    \textcolor{comment}{// PWMC Channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03868}03868 \} \mbox{\hyperlink{struct___a_t91_s___p_w_m_c}{AT91S\_PWMC}}, *\mbox{\hyperlink{struct___a_t91_s___p_w_m_c}{AT91PS\_PWMC}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03869}03869 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03870}03870 \textcolor{preprocessor}{\#define PWMC\_MR         (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (PWMC\_MR) PWMC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03871}03871 \textcolor{preprocessor}{\#define PWMC\_ENA        (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (PWMC\_ENA) PWMC Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03872}03872 \textcolor{preprocessor}{\#define PWMC\_DIS        (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (PWMC\_DIS) PWMC Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03873}03873 \textcolor{preprocessor}{\#define PWMC\_SR         (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (PWMC\_SR) PWMC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03874}03874 \textcolor{preprocessor}{\#define PWMC\_IER1       (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (PWMC\_IER1) PWMC Interrupt Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03875}03875 \textcolor{preprocessor}{\#define PWMC\_IDR1       (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (PWMC\_IDR1) PWMC Interrupt Disable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03876}03876 \textcolor{preprocessor}{\#define PWMC\_IMR1       (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (PWMC\_IMR1) PWMC Interrupt Mask Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03877}03877 \textcolor{preprocessor}{\#define PWMC\_ISR1       (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (PWMC\_ISR1) PWMC Interrupt Status Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03878}03878 \textcolor{preprocessor}{\#define PWMC\_SYNC       (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (PWMC\_SYNC) PWM Synchronized Channels Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03879}03879 \textcolor{preprocessor}{\#define PWMC\_UPCR       (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (PWMC\_UPCR) PWM Update Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03880}03880 \textcolor{preprocessor}{\#define PWMC\_SCUP       (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (PWMC\_SCUP) PWM Update Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03881}03881 \textcolor{preprocessor}{\#define PWMC\_SCUPUPD    (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (PWMC\_SCUPUPD) PWM Update Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03882}03882 \textcolor{preprocessor}{\#define PWMC\_IER2       (AT91\_CAST(AT91\_REG *)  0x00000034) }\textcolor{comment}{// (PWMC\_IER2) PWMC Interrupt Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03883}03883 \textcolor{preprocessor}{\#define PWMC\_IDR2       (AT91\_CAST(AT91\_REG *)  0x00000038) }\textcolor{comment}{// (PWMC\_IDR2) PWMC Interrupt Disable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03884}03884 \textcolor{preprocessor}{\#define PWMC\_IMR2       (AT91\_CAST(AT91\_REG *)  0x0000003C) }\textcolor{comment}{// (PWMC\_IMR2) PWMC Interrupt Mask Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03885}03885 \textcolor{preprocessor}{\#define PWMC\_ISR2       (AT91\_CAST(AT91\_REG *)  0x00000040) }\textcolor{comment}{// (PWMC\_ISR2) PWMC Interrupt Status Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03886}03886 \textcolor{preprocessor}{\#define PWMC\_OOV        (AT91\_CAST(AT91\_REG *)  0x00000044) }\textcolor{comment}{// (PWMC\_OOV) PWM Output Override Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03887}03887 \textcolor{preprocessor}{\#define PWMC\_OS         (AT91\_CAST(AT91\_REG *)  0x00000048) }\textcolor{comment}{// (PWMC\_OS) PWM Output Selection Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03888}03888 \textcolor{preprocessor}{\#define PWMC\_OSS        (AT91\_CAST(AT91\_REG *)  0x0000004C) }\textcolor{comment}{// (PWMC\_OSS) PWM Output Selection Set Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03889}03889 \textcolor{preprocessor}{\#define PWMC\_OSC        (AT91\_CAST(AT91\_REG *)  0x00000050) }\textcolor{comment}{// (PWMC\_OSC) PWM Output Selection Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03890}03890 \textcolor{preprocessor}{\#define PWMC\_OSSUPD     (AT91\_CAST(AT91\_REG *)  0x00000054) }\textcolor{comment}{// (PWMC\_OSSUPD) PWM Output Selection Set Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03891}03891 \textcolor{preprocessor}{\#define PWMC\_OSCUPD     (AT91\_CAST(AT91\_REG *)  0x00000058) }\textcolor{comment}{// (PWMC\_OSCUPD) PWM Output Selection Clear Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03892}03892 \textcolor{preprocessor}{\#define PWMC\_FMR        (AT91\_CAST(AT91\_REG *)  0x0000005C) }\textcolor{comment}{// (PWMC\_FMR) PWM Fault Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03893}03893 \textcolor{preprocessor}{\#define PWMC\_FSR        (AT91\_CAST(AT91\_REG *)  0x00000060) }\textcolor{comment}{// (PWMC\_FSR) PWM Fault Mode Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03894}03894 \textcolor{preprocessor}{\#define PWMC\_FCR        (AT91\_CAST(AT91\_REG *)  0x00000064) }\textcolor{comment}{// (PWMC\_FCR) PWM Fault Mode Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03895}03895 \textcolor{preprocessor}{\#define PWMC\_FPV        (AT91\_CAST(AT91\_REG *)  0x00000068) }\textcolor{comment}{// (PWMC\_FPV) PWM Fault Protection Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03896}03896 \textcolor{preprocessor}{\#define PWMC\_FPER1      (AT91\_CAST(AT91\_REG *)  0x0000006C) }\textcolor{comment}{// (PWMC\_FPER1) PWM Fault Protection Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03897}03897 \textcolor{preprocessor}{\#define PWMC\_FPER2      (AT91\_CAST(AT91\_REG *)  0x00000070) }\textcolor{comment}{// (PWMC\_FPER2) PWM Fault Protection Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03898}03898 \textcolor{preprocessor}{\#define PWMC\_FPER3      (AT91\_CAST(AT91\_REG *)  0x00000074) }\textcolor{comment}{// (PWMC\_FPER3) PWM Fault Protection Enable Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03899}03899 \textcolor{preprocessor}{\#define PWMC\_FPER4      (AT91\_CAST(AT91\_REG *)  0x00000078) }\textcolor{comment}{// (PWMC\_FPER4) PWM Fault Protection Enable Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03900}03900 \textcolor{preprocessor}{\#define PWMC\_EL0MR      (AT91\_CAST(AT91\_REG *)  0x0000007C) }\textcolor{comment}{// (PWMC\_EL0MR) PWM Event Line 0 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03901}03901 \textcolor{preprocessor}{\#define PWMC\_EL1MR      (AT91\_CAST(AT91\_REG *)  0x00000080) }\textcolor{comment}{// (PWMC\_EL1MR) PWM Event Line 1 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03902}03902 \textcolor{preprocessor}{\#define PWMC\_EL2MR      (AT91\_CAST(AT91\_REG *)  0x00000084) }\textcolor{comment}{// (PWMC\_EL2MR) PWM Event Line 2 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03903}03903 \textcolor{preprocessor}{\#define PWMC\_EL3MR      (AT91\_CAST(AT91\_REG *)  0x00000088) }\textcolor{comment}{// (PWMC\_EL3MR) PWM Event Line 3 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03904}03904 \textcolor{preprocessor}{\#define PWMC\_EL4MR      (AT91\_CAST(AT91\_REG *)  0x0000008C) }\textcolor{comment}{// (PWMC\_EL4MR) PWM Event Line 4 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03905}03905 \textcolor{preprocessor}{\#define PWMC\_EL5MR      (AT91\_CAST(AT91\_REG *)  0x00000090) }\textcolor{comment}{// (PWMC\_EL5MR) PWM Event Line 5 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03906}03906 \textcolor{preprocessor}{\#define PWMC\_EL6MR      (AT91\_CAST(AT91\_REG *)  0x00000094) }\textcolor{comment}{// (PWMC\_EL6MR) PWM Event Line 6 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03907}03907 \textcolor{preprocessor}{\#define PWMC\_EL7MR      (AT91\_CAST(AT91\_REG *)  0x00000098) }\textcolor{comment}{// (PWMC\_EL7MR) PWM Event Line 7 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03908}03908 \textcolor{preprocessor}{\#define PWMC\_WPCR       (AT91\_CAST(AT91\_REG *)  0x000000E4) }\textcolor{comment}{// (PWMC\_WPCR) PWM Write Protection Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03909}03909 \textcolor{preprocessor}{\#define PWMC\_WPSR       (AT91\_CAST(AT91\_REG *)  0x000000E8) }\textcolor{comment}{// (PWMC\_WPSR) PWM Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03910}03910 \textcolor{preprocessor}{\#define PWMC\_ADDRSIZE   (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (PWMC\_ADDRSIZE) PWMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03911}03911 \textcolor{preprocessor}{\#define PWMC\_IPNAME1    (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (PWMC\_IPNAME1) PWMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03912}03912 \textcolor{preprocessor}{\#define PWMC\_IPNAME2    (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (PWMC\_IPNAME2) PWMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03913}03913 \textcolor{preprocessor}{\#define PWMC\_FEATURES   (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (PWMC\_FEATURES) PWMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03914}03914 \textcolor{preprocessor}{\#define PWMC\_VER        (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (PWMC\_VER) PWMC Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03915}03915 \textcolor{preprocessor}{\#define PWMC\_CMP0V      (AT91\_CAST(AT91\_REG *)  0x00000130) }\textcolor{comment}{// (PWMC\_CMP0V) PWM Comparison Value 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03916}03916 \textcolor{preprocessor}{\#define PWMC\_CMP0VUPD   (AT91\_CAST(AT91\_REG *)  0x00000134) }\textcolor{comment}{// (PWMC\_CMP0VUPD) PWM Comparison Value 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03917}03917 \textcolor{preprocessor}{\#define PWMC\_CMP0M      (AT91\_CAST(AT91\_REG *)  0x00000138) }\textcolor{comment}{// (PWMC\_CMP0M) PWM Comparison Mode 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03918}03918 \textcolor{preprocessor}{\#define PWMC\_CMP0MUPD   (AT91\_CAST(AT91\_REG *)  0x0000013C) }\textcolor{comment}{// (PWMC\_CMP0MUPD) PWM Comparison Mode 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03919}03919 \textcolor{preprocessor}{\#define PWMC\_CMP1V      (AT91\_CAST(AT91\_REG *)  0x00000140) }\textcolor{comment}{// (PWMC\_CMP1V) PWM Comparison Value 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03920}03920 \textcolor{preprocessor}{\#define PWMC\_CMP1VUPD   (AT91\_CAST(AT91\_REG *)  0x00000144) }\textcolor{comment}{// (PWMC\_CMP1VUPD) PWM Comparison Value 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03921}03921 \textcolor{preprocessor}{\#define PWMC\_CMP1M      (AT91\_CAST(AT91\_REG *)  0x00000148) }\textcolor{comment}{// (PWMC\_CMP1M) PWM Comparison Mode 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03922}03922 \textcolor{preprocessor}{\#define PWMC\_CMP1MUPD   (AT91\_CAST(AT91\_REG *)  0x0000014C) }\textcolor{comment}{// (PWMC\_CMP1MUPD) PWM Comparison Mode 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03923}03923 \textcolor{preprocessor}{\#define PWMC\_CMP2V      (AT91\_CAST(AT91\_REG *)  0x00000150) }\textcolor{comment}{// (PWMC\_CMP2V) PWM Comparison Value 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03924}03924 \textcolor{preprocessor}{\#define PWMC\_CMP2VUPD   (AT91\_CAST(AT91\_REG *)  0x00000154) }\textcolor{comment}{// (PWMC\_CMP2VUPD) PWM Comparison Value 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03925}03925 \textcolor{preprocessor}{\#define PWMC\_CMP2M      (AT91\_CAST(AT91\_REG *)  0x00000158) }\textcolor{comment}{// (PWMC\_CMP2M) PWM Comparison Mode 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03926}03926 \textcolor{preprocessor}{\#define PWMC\_CMP2MUPD   (AT91\_CAST(AT91\_REG *)  0x0000015C) }\textcolor{comment}{// (PWMC\_CMP2MUPD) PWM Comparison Mode 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03927}03927 \textcolor{preprocessor}{\#define PWMC\_CMP3V      (AT91\_CAST(AT91\_REG *)  0x00000160) }\textcolor{comment}{// (PWMC\_CMP3V) PWM Comparison Value 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03928}03928 \textcolor{preprocessor}{\#define PWMC\_CMP3VUPD   (AT91\_CAST(AT91\_REG *)  0x00000164) }\textcolor{comment}{// (PWMC\_CMP3VUPD) PWM Comparison Value 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03929}03929 \textcolor{preprocessor}{\#define PWMC\_CMP3M      (AT91\_CAST(AT91\_REG *)  0x00000168) }\textcolor{comment}{// (PWMC\_CMP3M) PWM Comparison Mode 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03930}03930 \textcolor{preprocessor}{\#define PWMC\_CMP3MUPD   (AT91\_CAST(AT91\_REG *)  0x0000016C) }\textcolor{comment}{// (PWMC\_CMP3MUPD) PWM Comparison Mode 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03931}03931 \textcolor{preprocessor}{\#define PWMC\_CMP4V      (AT91\_CAST(AT91\_REG *)  0x00000170) }\textcolor{comment}{// (PWMC\_CMP4V) PWM Comparison Value 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03932}03932 \textcolor{preprocessor}{\#define PWMC\_CMP4VUPD   (AT91\_CAST(AT91\_REG *)  0x00000174) }\textcolor{comment}{// (PWMC\_CMP4VUPD) PWM Comparison Value 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03933}03933 \textcolor{preprocessor}{\#define PWMC\_CMP4M      (AT91\_CAST(AT91\_REG *)  0x00000178) }\textcolor{comment}{// (PWMC\_CMP4M) PWM Comparison Mode 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03934}03934 \textcolor{preprocessor}{\#define PWMC\_CMP4MUPD   (AT91\_CAST(AT91\_REG *)  0x0000017C) }\textcolor{comment}{// (PWMC\_CMP4MUPD) PWM Comparison Mode 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03935}03935 \textcolor{preprocessor}{\#define PWMC\_CMP5V      (AT91\_CAST(AT91\_REG *)  0x00000180) }\textcolor{comment}{// (PWMC\_CMP5V) PWM Comparison Value 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03936}03936 \textcolor{preprocessor}{\#define PWMC\_CMP5VUPD   (AT91\_CAST(AT91\_REG *)  0x00000184) }\textcolor{comment}{// (PWMC\_CMP5VUPD) PWM Comparison Value 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03937}03937 \textcolor{preprocessor}{\#define PWMC\_CMP5M      (AT91\_CAST(AT91\_REG *)  0x00000188) }\textcolor{comment}{// (PWMC\_CMP5M) PWM Comparison Mode 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03938}03938 \textcolor{preprocessor}{\#define PWMC\_CMP5MUPD   (AT91\_CAST(AT91\_REG *)  0x0000018C) }\textcolor{comment}{// (PWMC\_CMP5MUPD) PWM Comparison Mode 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03939}03939 \textcolor{preprocessor}{\#define PWMC\_CMP6V      (AT91\_CAST(AT91\_REG *)  0x00000190) }\textcolor{comment}{// (PWMC\_CMP6V) PWM Comparison Value 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03940}03940 \textcolor{preprocessor}{\#define PWMC\_CMP6VUPD   (AT91\_CAST(AT91\_REG *)  0x00000194) }\textcolor{comment}{// (PWMC\_CMP6VUPD) PWM Comparison Value 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03941}03941 \textcolor{preprocessor}{\#define PWMC\_CMP6M      (AT91\_CAST(AT91\_REG *)  0x00000198) }\textcolor{comment}{// (PWMC\_CMP6M) PWM Comparison Mode 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03942}03942 \textcolor{preprocessor}{\#define PWMC\_CMP6MUPD   (AT91\_CAST(AT91\_REG *)  0x0000019C) }\textcolor{comment}{// (PWMC\_CMP6MUPD) PWM Comparison Mode 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03943}03943 \textcolor{preprocessor}{\#define PWMC\_CMP7V      (AT91\_CAST(AT91\_REG *)  0x000001A0) }\textcolor{comment}{// (PWMC\_CMP7V) PWM Comparison Value 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03944}03944 \textcolor{preprocessor}{\#define PWMC\_CMP7VUPD   (AT91\_CAST(AT91\_REG *)  0x000001A4) }\textcolor{comment}{// (PWMC\_CMP7VUPD) PWM Comparison Value 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03945}03945 \textcolor{preprocessor}{\#define PWMC\_CMP7M      (AT91\_CAST(AT91\_REG *)  0x000001A8) }\textcolor{comment}{// (PWMC\_CMP7M) PWM Comparison Mode 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03946}03946 \textcolor{preprocessor}{\#define PWMC\_CMP7MUPD   (AT91\_CAST(AT91\_REG *)  0x000001AC) }\textcolor{comment}{// (PWMC\_CMP7MUPD) PWM Comparison Mode 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03947}03947 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03948}03948 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03949}03949 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_MR : (PWMC Offset: 0x0) PWMC Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03950}03950 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DIVA       (0xFF <<  0) }\textcolor{comment}{// (PWMC) CLKA divide factor.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03951}03951 \textcolor{preprocessor}{\#define AT91C\_PWMC\_PREA       (0xF <<  8) }\textcolor{comment}{// (PWMC) Divider Input Clock Prescaler A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03952}03952 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK                  (0x0 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03953}03953 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_2            (0x1 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03954}03954 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_4            (0x2 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03955}03955 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_8            (0x3 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03956}03956 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_16           (0x4 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03957}03957 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_32           (0x5 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03958}03958 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_64           (0x6 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03959}03959 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_128          (0x7 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03960}03960 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREA\_MCK\_DIV\_256          (0x8 <<  8) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03961}03961 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DIVB       (0xFF << 16) }\textcolor{comment}{// (PWMC) CLKB divide factor.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03962}03962 \textcolor{preprocessor}{\#define AT91C\_PWMC\_PREB       (0xF << 24) }\textcolor{comment}{// (PWMC) Divider Input Clock Prescaler B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03963}03963 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK                  (0x0 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03964}03964 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_2            (0x1 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03965}03965 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_4            (0x2 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03966}03966 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_8            (0x3 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03967}03967 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_16           (0x4 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03968}03968 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_32           (0x5 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03969}03969 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_64           (0x6 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03970}03970 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_128          (0x7 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03971}03971 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_PREB\_MCK\_DIV\_256          (0x8 << 24) }\textcolor{comment}{// (PWMC) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03972}03972 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CLKSEL     (0x1 << 31) }\textcolor{comment}{// (PWMC) CCK Source Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03973}03973 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_ENA : (PWMC Offset: 0x4) PWMC Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03974}03974 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Channel ID 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03975}03975 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Channel ID 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03976}03976 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Channel ID 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03977}03977 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Channel ID 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03978}03978 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Channel ID 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03979}03979 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Channel ID 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03980}03980 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Channel ID 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03981}03981 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Channel ID 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03982}03982 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID8      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Channel ID 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03983}03983 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID9      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Channel ID 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03984}03984 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID10     (0x1 << 10) }\textcolor{comment}{// (PWMC) Channel ID 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03985}03985 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID11     (0x1 << 11) }\textcolor{comment}{// (PWMC) Channel ID 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03986}03986 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID12     (0x1 << 12) }\textcolor{comment}{// (PWMC) Channel ID 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03987}03987 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID13     (0x1 << 13) }\textcolor{comment}{// (PWMC) Channel ID 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03988}03988 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID14     (0x1 << 14) }\textcolor{comment}{// (PWMC) Channel ID 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03989}03989 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CHID15     (0x1 << 15) }\textcolor{comment}{// (PWMC) Channel ID 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03990}03990 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_DIS : (PWMC Offset: 0x8) PWMC Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03991}03991 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_SR : (PWMC Offset: 0xc) PWMC Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03992}03992 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IER1 : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03993}03993 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID0     (0x1 << 16) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03994}03994 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID1     (0x1 << 17) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03995}03995 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID2     (0x1 << 18) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03996}03996 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID3     (0x1 << 19) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03997}03997 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID4     (0x1 << 20) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03998}03998 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID5     (0x1 << 21) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l03999}03999 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID6     (0x1 << 22) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04000}04000 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID7     (0x1 << 23) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04001}04001 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID8     (0x1 << 24) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04002}04002 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID9     (0x1 << 25) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04003}04003 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID10    (0x1 << 26) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04004}04004 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID11    (0x1 << 27) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04005}04005 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID12    (0x1 << 28) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04006}04006 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID13    (0x1 << 29) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04007}04007 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID14    (0x1 << 30) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04008}04008 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCHID15    (0x1 << 31) }\textcolor{comment}{// (PWMC) Fault Event Channel ID 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04009}04009 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IDR1 : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04010}04010 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IMR1 : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04011}04011 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_ISR1 : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04012}04012 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_SYNC : (PWMC Offset: 0x20) PWMC Synchronous Channels Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04013}04013 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04014}04014 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04015}04015 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04016}04016 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04017}04017 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04018}04018 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04019}04019 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04020}04020 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04021}04021 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC8      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04022}04022 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC9      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04023}04023 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC10     (0x1 << 10) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04024}04024 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC11     (0x1 << 11) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04025}04025 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC12     (0x1 << 12) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04026}04026 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC13     (0x1 << 13) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04027}04027 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC14     (0x1 << 14) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04028}04028 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC15     (0x1 << 15) }\textcolor{comment}{// (PWMC) Synchronous Channel ID 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04029}04029 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPDM       (0x3 << 16) }\textcolor{comment}{// (PWMC) Synchronous Channels Update mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04030}04030 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_UPDM\_MODE0                (0x0 << 16) }\textcolor{comment}{// (PWMC) Manual write of data and manual trigger of the update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04031}04031 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_UPDM\_MODE1                (0x1 << 16) }\textcolor{comment}{// (PWMC) Manual write of data and automatic trigger of the update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04032}04032 \textcolor{preprocessor}{\#define     AT91C\_PWMC\_UPDM\_MODE2                (0x2 << 16) }\textcolor{comment}{// (PWMC) Automatic write of data and automatic trigger of the update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04033}04033 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_UPCR : (PWMC Offset: 0x28) PWMC Update Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04034}04034 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPDULOCK   (0x1 <<  0) }\textcolor{comment}{// (PWMC) Synchronized Channels Duty Cycle Update Unlock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04035}04035 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_SCUP : (PWMC Offset: 0x2c) PWM Update Period Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04036}04036 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPR        (0xF <<  0) }\textcolor{comment}{// (PWMC) PWM Update Period.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04037}04037 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPRCNT     (0xF <<  4) }\textcolor{comment}{// (PWMC) PWM Update Period Counter.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04038}04038 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_SCUPUPD : (PWMC Offset: 0x30) PWM Update Period Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04039}04039 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPVUPDAL   (0xF <<  0) }\textcolor{comment}{// (PWMC) PWM Update Period Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04040}04040 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IER2 : (PWMC Offset: 0x34) PWMC Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04041}04041 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WRDY       (0x1 <<  0) }\textcolor{comment}{// (PWMC) PDC Write Ready}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04042}04042 \textcolor{preprocessor}{\#define AT91C\_PWMC\_ENDTX      (0x1 <<  1) }\textcolor{comment}{// (PWMC) PDC End of TX Buffer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04043}04043 \textcolor{preprocessor}{\#define AT91C\_PWMC\_TXBUFE     (0x1 <<  2) }\textcolor{comment}{// (PWMC) PDC End of TX Buffer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04044}04044 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UNRE       (0x1 <<  3) }\textcolor{comment}{// (PWMC) PDC End of TX Buffer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04045}04045 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IDR2 : (PWMC Offset: 0x38) PWMC Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04046}04046 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_IMR2 : (PWMC Offset: 0x3c) PWMC Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04047}04047 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_ISR2 : (PWMC Offset: 0x40) PWMC Interrupt Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04048}04048 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM0      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04049}04049 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM1      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04050}04050 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM2      (0x1 << 10) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04051}04051 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM3      (0x1 << 11) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04052}04052 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM4      (0x1 << 12) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04053}04053 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM5      (0x1 << 13) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04054}04054 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM6      (0x1 << 14) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04055}04055 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPM7      (0x1 << 15) }\textcolor{comment}{// (PWMC) Comparison x Match}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04056}04056 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU0      (0x1 << 16) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04057}04057 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU1      (0x1 << 17) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04058}04058 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU2      (0x1 << 18) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04059}04059 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU3      (0x1 << 19) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04060}04060 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU4      (0x1 << 20) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04061}04061 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU5      (0x1 << 21) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04062}04062 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU6      (0x1 << 22) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04063}04063 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMPU7      (0x1 << 23) }\textcolor{comment}{// (PWMC) Comparison x Update}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04064}04064 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OOV : (PWMC Offset: 0x44) PWM Output Override Value Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04065}04065 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04066}04066 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04067}04067 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04068}04068 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04069}04069 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04070}04070 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04071}04071 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04072}04072 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04073}04073 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH8      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04074}04074 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH9      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04075}04075 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH10     (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04076}04076 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH11     (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04077}04077 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH12     (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04078}04078 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH13     (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04079}04079 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH14     (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04080}04080 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVH15     (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Override Value for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04081}04081 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL0      (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04082}04082 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL1      (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04083}04083 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL2      (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04084}04084 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL3      (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04085}04085 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL4      (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04086}04086 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL5      (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04087}04087 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL6      (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04088}04088 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL7      (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04089}04089 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL8      (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04090}04090 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL9      (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04091}04091 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL10     (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04092}04092 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL11     (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04093}04093 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL12     (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04094}04094 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL13     (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04095}04095 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL14     (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04096}04096 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOVL15     (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Override Value for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04097}04097 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OS : (PWMC Offset: 0x48) PWM Output Selection Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04098}04098 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH0       (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04099}04099 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH1       (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04100}04100 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH2       (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04101}04101 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH3       (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04102}04102 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH4       (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04103}04103 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH5       (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04104}04104 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH6       (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04105}04105 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH7       (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04106}04106 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH8       (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04107}04107 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH9       (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04108}04108 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH10      (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04109}04109 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH11      (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04110}04110 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH12      (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04111}04111 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH13      (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04112}04112 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH14      (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04113}04113 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSH15      (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Selection for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04114}04114 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL0       (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04115}04115 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL1       (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04116}04116 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL2       (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04117}04117 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL3       (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04118}04118 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL4       (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04119}04119 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL5       (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04120}04120 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL6       (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04121}04121 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL7       (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04122}04122 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL8       (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04123}04123 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL9       (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04124}04124 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL10      (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04125}04125 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL11      (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04126}04126 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL12      (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04127}04127 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL13      (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04128}04128 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL14      (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04129}04129 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSL15      (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Selection for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04130}04130 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OSS : (PWMC Offset: 0x4c) PWM Output Selection Set Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04131}04131 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04132}04132 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04133}04133 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04134}04134 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04135}04135 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04136}04136 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04137}04137 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04138}04138 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04139}04139 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH8      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04140}04140 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH9      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04141}04141 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH10     (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04142}04142 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH11     (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04143}04143 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH12     (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04144}04144 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH13     (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04145}04145 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH14     (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04146}04146 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSH15     (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04147}04147 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL0      (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04148}04148 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL1      (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04149}04149 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL2      (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04150}04150 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL3      (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04151}04151 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL4      (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04152}04152 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL5      (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04153}04153 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL6      (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04154}04154 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL7      (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04155}04155 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL8      (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04156}04156 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL9      (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04157}04157 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL10     (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04158}04158 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL11     (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04159}04159 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL12     (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04160}04160 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL13     (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04161}04161 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL14     (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04162}04162 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSL15     (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04163}04163 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OSC : (PWMC Offset: 0x50) PWM Output Selection Clear Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04164}04164 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04165}04165 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04166}04166 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04167}04167 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04168}04168 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04169}04169 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04170}04170 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04171}04171 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04172}04172 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH8      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04173}04173 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH9      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04174}04174 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH10     (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04175}04175 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH11     (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04176}04176 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH12     (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04177}04177 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH13     (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04178}04178 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH14     (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04179}04179 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCH15     (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04180}04180 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL0      (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04181}04181 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL1      (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04182}04182 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL2      (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04183}04183 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL3      (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04184}04184 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL4      (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04185}04185 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL5      (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04186}04186 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL6      (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04187}04187 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL7      (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04188}04188 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL8      (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04189}04189 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL9      (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04190}04190 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL10     (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04191}04191 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL11     (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04192}04192 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL12     (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04193}04193 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL13     (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04194}04194 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL14     (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04195}04195 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCL15     (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04196}04196 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OSSUPD : (PWMC Offset: 0x54) Output Selection Set for PWMH / PWML output of the channel x -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04197}04197 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH0   (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04198}04198 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH1   (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04199}04199 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH2   (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04200}04200 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH3   (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04201}04201 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH4   (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04202}04202 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH5   (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04203}04203 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH6   (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04204}04204 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH7   (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04205}04205 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH8   (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04206}04206 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH9   (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04207}04207 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH10  (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04208}04208 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH11  (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04209}04209 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH12  (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04210}04210 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH13  (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04211}04211 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH14  (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04212}04212 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDH15  (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Selection Set for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04213}04213 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL0   (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04214}04214 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL1   (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04215}04215 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL2   (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04216}04216 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL3   (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04217}04217 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL4   (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04218}04218 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL5   (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04219}04219 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL6   (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04220}04220 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL7   (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04221}04221 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL8   (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04222}04222 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL9   (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04223}04223 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL10  (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04224}04224 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL11  (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04225}04225 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL12  (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04226}04226 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL13  (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04227}04227 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL14  (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04228}04228 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPDL15  (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Selection Set for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04229}04229 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_OSCUPD : (PWMC Offset: 0x58) Output Selection Clear for PWMH / PWML output of the channel x -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04230}04230 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH0   (0x1 <<  0) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04231}04231 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH1   (0x1 <<  1) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04232}04232 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH2   (0x1 <<  2) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04233}04233 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH3   (0x1 <<  3) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04234}04234 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH4   (0x1 <<  4) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04235}04235 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH5   (0x1 <<  5) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04236}04236 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH6   (0x1 <<  6) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04237}04237 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH7   (0x1 <<  7) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04238}04238 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH8   (0x1 <<  8) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04239}04239 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH9   (0x1 <<  9) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04240}04240 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH10  (0x1 << 10) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04241}04241 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH11  (0x1 << 11) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04242}04242 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH12  (0x1 << 12) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04243}04243 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH13  (0x1 << 13) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04244}04244 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH14  (0x1 << 14) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04245}04245 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDH15  (0x1 << 15) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWMH output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04246}04246 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL0   (0x1 << 16) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04247}04247 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL1   (0x1 << 17) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04248}04248 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL2   (0x1 << 18) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04249}04249 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL3   (0x1 << 19) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04250}04250 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL4   (0x1 << 20) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04251}04251 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL5   (0x1 << 21) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04252}04252 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL6   (0x1 << 22) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04253}04253 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL7   (0x1 << 23) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04254}04254 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL8   (0x1 << 24) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04255}04255 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL9   (0x1 << 25) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04256}04256 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL10  (0x1 << 26) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04257}04257 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL11  (0x1 << 27) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04258}04258 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL12  (0x1 << 28) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04259}04259 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL13  (0x1 << 29) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04260}04260 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL14  (0x1 << 30) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04261}04261 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPDL15  (0x1 << 31) }\textcolor{comment}{// (PWMC) Output Selection Clear for PWML output of the channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04262}04262 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FMR : (PWMC Offset: 0x5c) PWM Fault Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04263}04263 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04264}04264 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04265}04265 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04266}04266 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04267}04267 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04268}04268 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04269}04269 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04270}04270 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPOL7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Fault Polarity on fault input 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04271}04271 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD0      (0x1 <<  8) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04272}04272 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD1      (0x1 <<  9) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04273}04273 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD2      (0x1 << 10) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04274}04274 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD3      (0x1 << 11) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04275}04275 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD4      (0x1 << 12) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04276}04276 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD5      (0x1 << 13) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04277}04277 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD6      (0x1 << 14) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04278}04278 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMOD7      (0x1 << 15) }\textcolor{comment}{// (PWMC) Fault Activation Mode on fault input 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04279}04279 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL00     (0x1 << 16) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04280}04280 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL01     (0x1 << 17) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04281}04281 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL02     (0x1 << 18) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04282}04282 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL03     (0x1 << 19) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04283}04283 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL04     (0x1 << 20) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04284}04284 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL05     (0x1 << 21) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04285}04285 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL06     (0x1 << 22) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04286}04286 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FFIL07     (0x1 << 23) }\textcolor{comment}{// (PWMC) Fault Filtering on fault input 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04287}04287 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FSR : (PWMC Offset: 0x60) Fault Input x Value -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04288}04288 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV0       (0x1 <<  0) }\textcolor{comment}{// (PWMC) Fault Input 0 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04289}04289 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV1       (0x1 <<  1) }\textcolor{comment}{// (PWMC) Fault Input 1 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04290}04290 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV2       (0x1 <<  2) }\textcolor{comment}{// (PWMC) Fault Input 2 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04291}04291 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV3       (0x1 <<  3) }\textcolor{comment}{// (PWMC) Fault Input 3 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04292}04292 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV4       (0x1 <<  4) }\textcolor{comment}{// (PWMC) Fault Input 4 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04293}04293 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV5       (0x1 <<  5) }\textcolor{comment}{// (PWMC) Fault Input 5 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04294}04294 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV6       (0x1 <<  6) }\textcolor{comment}{// (PWMC) Fault Input 6 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04295}04295 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FIV7       (0x1 <<  7) }\textcolor{comment}{// (PWMC) Fault Input 7 Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04296}04296 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS0        (0x1 <<  8) }\textcolor{comment}{// (PWMC) Fault 0 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04297}04297 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS1        (0x1 <<  9) }\textcolor{comment}{// (PWMC) Fault 1 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04298}04298 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS2        (0x1 << 10) }\textcolor{comment}{// (PWMC) Fault 2 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04299}04299 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS3        (0x1 << 11) }\textcolor{comment}{// (PWMC) Fault 3 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04300}04300 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS4        (0x1 << 12) }\textcolor{comment}{// (PWMC) Fault 4 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04301}04301 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS5        (0x1 << 13) }\textcolor{comment}{// (PWMC) Fault 5 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04302}04302 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS6        (0x1 << 14) }\textcolor{comment}{// (PWMC) Fault 6 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04303}04303 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FS7        (0x1 << 15) }\textcolor{comment}{// (PWMC) Fault 7 Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04304}04304 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FCR : (PWMC Offset: 0x64) Fault y Clear -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04305}04305 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Fault 0 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04306}04306 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Fault 1 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04307}04307 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Fault 2 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04308}04308 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Fault 3 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04309}04309 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Fault 4 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04310}04310 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Fault 5 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04311}04311 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Fault 6 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04312}04312 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCLR7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Fault 7 Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04313}04313 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FPV : (PWMC Offset: 0x68) PWM Fault Protection Value -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04314}04314 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH0      (0x1 <<  0) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04315}04315 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH1      (0x1 <<  1) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04316}04316 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH2      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04317}04317 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH3      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04318}04318 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH4      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04319}04319 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH5      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04320}04320 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH6      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04321}04321 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVH7      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWMH output on channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04322}04322 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL0      (0x1 << 16) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04323}04323 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL1      (0x1 << 17) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04324}04324 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL2      (0x1 << 18) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04325}04325 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL3      (0x1 << 19) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04326}04326 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL4      (0x1 << 20) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04327}04327 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL5      (0x1 << 21) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04328}04328 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL6      (0x1 << 22) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04329}04329 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPVL7      (0x1 << 23) }\textcolor{comment}{// (PWMC) Fault Protection Value for PWML output on channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04330}04330 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FPER1 : (PWMC Offset: 0x6c) PWM Fault Protection Enable Register 1 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04331}04331 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE0       (0xFF <<  0) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04332}04332 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE1       (0xFF <<  8) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04333}04333 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE2       (0xFF << 16) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04334}04334 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE3       (0xFF << 24) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04335}04335 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FPER2 : (PWMC Offset: 0x70) PWM Fault Protection Enable Register 2 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04336}04336 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE4       (0xFF <<  0) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04337}04337 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE5       (0xFF <<  8) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04338}04338 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE6       (0xFF << 16) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04339}04339 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE7       (0xFF << 24) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04340}04340 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FPER3 : (PWMC Offset: 0x74) PWM Fault Protection Enable Register 3 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04341}04341 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE8       (0xFF <<  0) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04342}04342 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE9       (0xFF <<  8) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04343}04343 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE10      (0xFF << 16) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04344}04344 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE11      (0xFF << 24) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04345}04345 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_FPER4 : (PWMC Offset: 0x78) PWM Fault Protection Enable Register 4 -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04346}04346 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE12      (0xFF <<  0) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04347}04347 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE13      (0xFF <<  8) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04348}04348 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE14      (0xFF << 16) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04349}04349 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPE15      (0xFF << 24) }\textcolor{comment}{// (PWMC) Fault Protection Enable with Fault Input y for PWM channel 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04350}04350 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL0MR : (PWMC Offset: 0x7c) PWM Event Line 0 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04351}04351 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04352}04352 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04353}04353 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04354}04354 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04355}04355 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04356}04356 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04357}04357 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04358}04358 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L0CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04359}04359 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL1MR : (PWMC Offset: 0x80) PWM Event Line 1 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04360}04360 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04361}04361 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04362}04362 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04363}04363 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04364}04364 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04365}04365 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04366}04366 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04367}04367 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L1CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04368}04368 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL2MR : (PWMC Offset: 0x84) PWM Event line 2 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04369}04369 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04370}04370 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04371}04371 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04372}04372 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04373}04373 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04374}04374 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04375}04375 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04376}04376 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L2CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04377}04377 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL3MR : (PWMC Offset: 0x88) PWM Event line 3 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04378}04378 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04379}04379 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04380}04380 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04381}04381 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04382}04382 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04383}04383 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04384}04384 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04385}04385 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L3CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04386}04386 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL4MR : (PWMC Offset: 0x8c) PWM Event line 4 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04387}04387 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04388}04388 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04389}04389 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04390}04390 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04391}04391 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04392}04392 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04393}04393 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04394}04394 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L4CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04395}04395 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL5MR : (PWMC Offset: 0x90) PWM Event line 5 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04396}04396 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04397}04397 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04398}04398 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04399}04399 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04400}04400 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04401}04401 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04402}04402 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04403}04403 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L5CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04404}04404 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL6MR : (PWMC Offset: 0x94) PWM Event line 6 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04405}04405 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04406}04406 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04407}04407 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04408}04408 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04409}04409 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04410}04410 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04411}04411 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04412}04412 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L6CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04413}04413 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_EL7MR : (PWMC Offset: 0x98) PWM Event line 7 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04414}04414 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL0    (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison 0 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04415}04415 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL1    (0x1 <<  1) }\textcolor{comment}{// (PWMC) Comparison 1 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04416}04416 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL2    (0x1 <<  2) }\textcolor{comment}{// (PWMC) Comparison 2 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04417}04417 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL3    (0x1 <<  3) }\textcolor{comment}{// (PWMC) Comparison 3 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04418}04418 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL4    (0x1 <<  4) }\textcolor{comment}{// (PWMC) Comparison 4 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04419}04419 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL5    (0x1 <<  5) }\textcolor{comment}{// (PWMC) Comparison 5 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04420}04420 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL6    (0x1 <<  6) }\textcolor{comment}{// (PWMC) Comparison 6 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04421}04421 \textcolor{preprocessor}{\#define AT91C\_PWMC\_L7CSEL7    (0x1 <<  7) }\textcolor{comment}{// (PWMC) Comparison 7 Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04422}04422 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_WPCR : (PWMC Offset: 0xe4) PWM Write Protection Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04423}04423 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPCMD      (0x3 <<  0) }\textcolor{comment}{// (PWMC) Write Protection Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04424}04424 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG0      (0x1 <<  2) }\textcolor{comment}{// (PWMC) Write Protect Register Group 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04425}04425 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG1      (0x1 <<  3) }\textcolor{comment}{// (PWMC) Write Protect Register Group 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04426}04426 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG2      (0x1 <<  4) }\textcolor{comment}{// (PWMC) Write Protect Register Group 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04427}04427 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG3      (0x1 <<  5) }\textcolor{comment}{// (PWMC) Write Protect Register Group 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04428}04428 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG4      (0x1 <<  6) }\textcolor{comment}{// (PWMC) Write Protect Register Group 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04429}04429 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPRG5      (0x1 <<  7) }\textcolor{comment}{// (PWMC) Write Protect Register Group 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04430}04430 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPKEY      (0xFFFFFF <<  8) }\textcolor{comment}{// (PWMC) Protection Password}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04431}04431 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_WPVS : (PWMC Offset: 0xe8) Write Protection Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04432}04432 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS0     (0x1 <<  0) }\textcolor{comment}{// (PWMC) Write Protect SW Group 0 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04433}04433 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS1     (0x1 <<  1) }\textcolor{comment}{// (PWMC) Write Protect SW Group 1 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04434}04434 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS2     (0x1 <<  2) }\textcolor{comment}{// (PWMC) Write Protect SW Group 2 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04435}04435 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS3     (0x1 <<  3) }\textcolor{comment}{// (PWMC) Write Protect SW Group 3 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04436}04436 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS4     (0x1 <<  4) }\textcolor{comment}{// (PWMC) Write Protect SW Group 4 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04437}04437 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSWS5     (0x1 <<  5) }\textcolor{comment}{// (PWMC) Write Protect SW Group 5 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04438}04438 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPVS       (0x1 <<  7) }\textcolor{comment}{// (PWMC) Write Protection Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04439}04439 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS0     (0x1 <<  8) }\textcolor{comment}{// (PWMC) Write Protect HW Group 0 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04440}04440 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS1     (0x1 <<  9) }\textcolor{comment}{// (PWMC) Write Protect HW Group 1 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04441}04441 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS2     (0x1 << 10) }\textcolor{comment}{// (PWMC) Write Protect HW Group 2 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04442}04442 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS3     (0x1 << 11) }\textcolor{comment}{// (PWMC) Write Protect HW Group 3 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04443}04443 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS4     (0x1 << 12) }\textcolor{comment}{// (PWMC) Write Protect HW Group 4 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04444}04444 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPHWS5     (0x1 << 13) }\textcolor{comment}{// (PWMC) Write Protect HW Group 5 Status }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04445}04445 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPVSRC     (0xFFFF << 16) }\textcolor{comment}{// (PWMC) Write Protection Violation Source}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04446}04446 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP0V : (PWMC Offset: 0x130) PWM Comparison Value 0 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04447}04447 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CV         (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC) PWM Comparison Value 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04448}04448 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CVM        (0x1 << 24) }\textcolor{comment}{// (PWMC) Comparison Value 0 Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04449}04449 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP0VUPD : (PWMC Offset: 0x134) PWM Comparison Value 0 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04450}04450 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CVUPD      (0xFFFFFF <<  0) }\textcolor{comment}{// (PWMC) PWM Comparison Value Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04451}04451 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CVMUPD     (0x1 << 24) }\textcolor{comment}{// (PWMC) Comparison Value Update Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04452}04452 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP0M : (PWMC Offset: 0x138) PWM Comparison 0 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04453}04453 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CEN        (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison Enable.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04454}04454 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CTR        (0xF <<  4) }\textcolor{comment}{// (PWMC) PWM Comparison Trigger.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04455}04455 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPR        (0xF <<  8) }\textcolor{comment}{// (PWMC) PWM Comparison Period.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04456}04456 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPRCNT     (0xF << 12) }\textcolor{comment}{// (PWMC) PWM Comparison Period Counter.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04457}04457 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CUPR       (0xF << 16) }\textcolor{comment}{// (PWMC) PWM Comparison Update Period.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04458}04458 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CUPRCNT    (0xF << 20) }\textcolor{comment}{// (PWMC) PWM Comparison Update Period Counter.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04459}04459 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP0MUPD : (PWMC Offset: 0x13c) PWM Comparison 0 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04460}04460 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CENUPD     (0x1 <<  0) }\textcolor{comment}{// (PWMC) Comparison Enable Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04461}04461 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CTRUPD     (0xF <<  4) }\textcolor{comment}{// (PWMC) PWM Comparison Trigger Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04462}04462 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CPRUPD     (0xF <<  8) }\textcolor{comment}{// (PWMC) PWM Comparison Period Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04463}04463 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CUPRUPD    (0xF << 16) }\textcolor{comment}{// (PWMC) PWM Comparison Update Period Update.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04464}04464 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP1V : (PWMC Offset: 0x140) PWM Comparison Value 1 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04465}04465 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP1VUPD : (PWMC Offset: 0x144) PWM Comparison Value 1 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04466}04466 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP1M : (PWMC Offset: 0x148) PWM Comparison 1 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04467}04467 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP1MUPD : (PWMC Offset: 0x14c) PWM Comparison 1 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04468}04468 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP2V : (PWMC Offset: 0x150) PWM Comparison Value 2 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04469}04469 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP2VUPD : (PWMC Offset: 0x154) PWM Comparison Value 2 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04470}04470 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP2M : (PWMC Offset: 0x158) PWM Comparison 2 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04471}04471 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP2MUPD : (PWMC Offset: 0x15c) PWM Comparison 2 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04472}04472 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP3V : (PWMC Offset: 0x160) PWM Comparison Value 3 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04473}04473 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP3VUPD : (PWMC Offset: 0x164) PWM Comparison Value 3 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04474}04474 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP3M : (PWMC Offset: 0x168) PWM Comparison 3 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04475}04475 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP3MUPD : (PWMC Offset: 0x16c) PWM Comparison 3 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04476}04476 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP4V : (PWMC Offset: 0x170) PWM Comparison Value 4 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04477}04477 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP4VUPD : (PWMC Offset: 0x174) PWM Comparison Value 4 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04478}04478 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP4M : (PWMC Offset: 0x178) PWM Comparison 4 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04479}04479 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP4MUPD : (PWMC Offset: 0x17c) PWM Comparison 4 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04480}04480 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP5V : (PWMC Offset: 0x180) PWM Comparison Value 5 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04481}04481 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP5VUPD : (PWMC Offset: 0x184) PWM Comparison Value 5 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04482}04482 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP5M : (PWMC Offset: 0x188) PWM Comparison 5 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04483}04483 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP5MUPD : (PWMC Offset: 0x18c) PWM Comparison 5 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04484}04484 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP6V : (PWMC Offset: 0x190) PWM Comparison Value 6 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04485}04485 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP6VUPD : (PWMC Offset: 0x194) PWM Comparison Value 6 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04486}04486 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP6M : (PWMC Offset: 0x198) PWM Comparison 6 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04487}04487 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP6MUPD : (PWMC Offset: 0x19c) PWM Comparison 6 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04488}04488 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP7V : (PWMC Offset: 0x1a0) PWM Comparison Value 7 Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04489}04489 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP7VUPD : (PWMC Offset: 0x1a4) PWM Comparison Value 7 Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04490}04490 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP7M : (PWMC Offset: 0x1a8) PWM Comparison 7 Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04491}04491 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ PWMC\_CMP7MUPD : (PWMC Offset: 0x1ac) PWM Comparison 7 Mode Update Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04492}04492 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04493}04493 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04494}04494 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04495}04495 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04496}04496 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04497}\mbox{\hyperlink{struct___a_t91_s___s_p_i}{04497}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___s_p_i}{\_AT91S\_SPI}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04498}04498     AT91\_REG     SPI\_CR;    \textcolor{comment}{// Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04499}04499     AT91\_REG     SPI\_MR;    \textcolor{comment}{// Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04500}04500     AT91\_REG     SPI\_RDR;   \textcolor{comment}{// Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04501}04501     AT91\_REG     SPI\_TDR;   \textcolor{comment}{// Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04502}04502     AT91\_REG     SPI\_SR;    \textcolor{comment}{// Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04503}04503     AT91\_REG     SPI\_IER;   \textcolor{comment}{// Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04504}04504     AT91\_REG     SPI\_IDR;   \textcolor{comment}{// Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04505}04505     AT91\_REG     SPI\_IMR;   \textcolor{comment}{// Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04506}04506     AT91\_REG     Reserved0[4];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04507}04507     AT91\_REG     SPI\_CSR[4];    \textcolor{comment}{// Chip Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04508}04508     AT91\_REG     Reserved1[43];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04509}04509     AT91\_REG     SPI\_ADDRSIZE;  \textcolor{comment}{// SPI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04510}04510     AT91\_REG     SPI\_IPNAME1;   \textcolor{comment}{// SPI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04511}04511     AT91\_REG     SPI\_IPNAME2;   \textcolor{comment}{// SPI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04512}04512     AT91\_REG     SPI\_FEATURES;  \textcolor{comment}{// SPI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04513}04513     AT91\_REG     SPI\_VER;   \textcolor{comment}{// Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04514}04514 \} \mbox{\hyperlink{struct___a_t91_s___s_p_i}{AT91S\_SPI}}, *\mbox{\hyperlink{struct___a_t91_s___s_p_i}{AT91PS\_SPI}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04515}04515 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04516}04516 \textcolor{preprocessor}{\#define SPI\_CR          (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (SPI\_CR) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04517}04517 \textcolor{preprocessor}{\#define SPI\_MR          (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (SPI\_MR) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04518}04518 \textcolor{preprocessor}{\#define SPI\_RDR         (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (SPI\_RDR) Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04519}04519 \textcolor{preprocessor}{\#define SPI\_TDR         (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (SPI\_TDR) Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04520}04520 \textcolor{preprocessor}{\#define SPI\_SR          (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (SPI\_SR) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04521}04521 \textcolor{preprocessor}{\#define SPI\_IER         (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (SPI\_IER) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04522}04522 \textcolor{preprocessor}{\#define SPI\_IDR         (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (SPI\_IDR) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04523}04523 \textcolor{preprocessor}{\#define SPI\_IMR         (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (SPI\_IMR) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04524}04524 \textcolor{preprocessor}{\#define SPI\_CSR         (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (SPI\_CSR) Chip Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04525}04525 \textcolor{preprocessor}{\#define SPI\_ADDRSIZE    (AT91\_CAST(AT91\_REG *)  0x000000EC) }\textcolor{comment}{// (SPI\_ADDRSIZE) SPI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04526}04526 \textcolor{preprocessor}{\#define SPI\_IPNAME1     (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (SPI\_IPNAME1) SPI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04527}04527 \textcolor{preprocessor}{\#define SPI\_IPNAME2     (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (SPI\_IPNAME2) SPI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04528}04528 \textcolor{preprocessor}{\#define SPI\_FEATURES    (AT91\_CAST(AT91\_REG *)  0x000000F8) }\textcolor{comment}{// (SPI\_FEATURES) SPI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04529}04529 \textcolor{preprocessor}{\#define SPI\_VER         (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (SPI\_VER) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04530}04530 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04531}04531 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04532}04532 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_CR : (SPI Offset: 0x0) SPI Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04533}04533 \textcolor{preprocessor}{\#define AT91C\_SPI\_SPIEN       (0x1 <<  0) }\textcolor{comment}{// (SPI) SPI Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04534}04534 \textcolor{preprocessor}{\#define AT91C\_SPI\_SPIDIS      (0x1 <<  1) }\textcolor{comment}{// (SPI) SPI Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04535}04535 \textcolor{preprocessor}{\#define AT91C\_SPI\_SWRST       (0x1 <<  7) }\textcolor{comment}{// (SPI) SPI Software reset}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04536}04536 \textcolor{preprocessor}{\#define AT91C\_SPI\_LASTXFER    (0x1 << 24) }\textcolor{comment}{// (SPI) SPI Last Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04537}04537 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_MR : (SPI Offset: 0x4) SPI Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04538}04538 \textcolor{preprocessor}{\#define AT91C\_SPI\_MSTR        (0x1 <<  0) }\textcolor{comment}{// (SPI) Master/Slave Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04539}04539 \textcolor{preprocessor}{\#define AT91C\_SPI\_PS          (0x1 <<  1) }\textcolor{comment}{// (SPI) Peripheral Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04540}04540 \textcolor{preprocessor}{\#define     AT91C\_SPI\_PS\_FIXED                (0x0 <<  1) }\textcolor{comment}{// (SPI) Fixed Peripheral Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04541}04541 \textcolor{preprocessor}{\#define     AT91C\_SPI\_PS\_VARIABLE             (0x1 <<  1) }\textcolor{comment}{// (SPI) Variable Peripheral Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04542}04542 \textcolor{preprocessor}{\#define AT91C\_SPI\_PCSDEC      (0x1 <<  2) }\textcolor{comment}{// (SPI) Chip Select Decode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04543}04543 \textcolor{preprocessor}{\#define AT91C\_SPI\_FDIV        (0x1 <<  3) }\textcolor{comment}{// (SPI) Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04544}04544 \textcolor{preprocessor}{\#define AT91C\_SPI\_MODFDIS     (0x1 <<  4) }\textcolor{comment}{// (SPI) Mode Fault Detection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04545}04545 \textcolor{preprocessor}{\#define AT91C\_SPI\_LLB         (0x1 <<  7) }\textcolor{comment}{// (SPI) Clock Selection}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04546}04546 \textcolor{preprocessor}{\#define AT91C\_SPI\_PCS         (0xF << 16) }\textcolor{comment}{// (SPI) Peripheral Chip Select}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04547}04547 \textcolor{preprocessor}{\#define AT91C\_SPI\_DLYBCS      (0xFF << 24) }\textcolor{comment}{// (SPI) Delay Between Chip Selects}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04548}04548 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_RDR : (SPI Offset: 0x8) Receive Data Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04549}04549 \textcolor{preprocessor}{\#define AT91C\_SPI\_RD          (0xFFFF <<  0) }\textcolor{comment}{// (SPI) Receive Data}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04550}04550 \textcolor{preprocessor}{\#define AT91C\_SPI\_RPCS        (0xF << 16) }\textcolor{comment}{// (SPI) Peripheral Chip Select Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04551}04551 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_TDR : (SPI Offset: 0xc) Transmit Data Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04552}04552 \textcolor{preprocessor}{\#define AT91C\_SPI\_TD          (0xFFFF <<  0) }\textcolor{comment}{// (SPI) Transmit Data}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04553}04553 \textcolor{preprocessor}{\#define AT91C\_SPI\_TPCS        (0xF << 16) }\textcolor{comment}{// (SPI) Peripheral Chip Select Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04554}04554 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_SR : (SPI Offset: 0x10) Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04555}04555 \textcolor{preprocessor}{\#define AT91C\_SPI\_RDRF        (0x1 <<  0) }\textcolor{comment}{// (SPI) Receive Data Register Full}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04556}04556 \textcolor{preprocessor}{\#define AT91C\_SPI\_TDRE        (0x1 <<  1) }\textcolor{comment}{// (SPI) Transmit Data Register Empty}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04557}04557 \textcolor{preprocessor}{\#define AT91C\_SPI\_MODF        (0x1 <<  2) }\textcolor{comment}{// (SPI) Mode Fault Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04558}04558 \textcolor{preprocessor}{\#define AT91C\_SPI\_OVRES       (0x1 <<  3) }\textcolor{comment}{// (SPI) Overrun Error Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04559}04559 \textcolor{preprocessor}{\#define AT91C\_SPI\_ENDRX       (0x1 <<  4) }\textcolor{comment}{// (SPI) End of Receiver Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04560}04560 \textcolor{preprocessor}{\#define AT91C\_SPI\_ENDTX       (0x1 <<  5) }\textcolor{comment}{// (SPI) End of Receiver Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04561}04561 \textcolor{preprocessor}{\#define AT91C\_SPI\_RXBUFF      (0x1 <<  6) }\textcolor{comment}{// (SPI) RXBUFF Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04562}04562 \textcolor{preprocessor}{\#define AT91C\_SPI\_TXBUFE      (0x1 <<  7) }\textcolor{comment}{// (SPI) TXBUFE Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04563}04563 \textcolor{preprocessor}{\#define AT91C\_SPI\_NSSR        (0x1 <<  8) }\textcolor{comment}{// (SPI) NSSR Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04564}04564 \textcolor{preprocessor}{\#define AT91C\_SPI\_TXEMPTY     (0x1 <<  9) }\textcolor{comment}{// (SPI) TXEMPTY Interrupt}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04565}04565 \textcolor{preprocessor}{\#define AT91C\_SPI\_SPIENS      (0x1 << 16) }\textcolor{comment}{// (SPI) Enable Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04566}04566 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_IER : (SPI Offset: 0x14) Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04567}04567 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_IDR : (SPI Offset: 0x18) Interrupt Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04568}04568 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04569}04569 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ SPI\_CSR : (SPI Offset: 0x30) Chip Select Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04570}04570 \textcolor{preprocessor}{\#define AT91C\_SPI\_CPOL        (0x1 <<  0) }\textcolor{comment}{// (SPI) Clock Polarity}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04571}04571 \textcolor{preprocessor}{\#define AT91C\_SPI\_NCPHA       (0x1 <<  1) }\textcolor{comment}{// (SPI) Clock Phase}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04572}04572 \textcolor{preprocessor}{\#define AT91C\_SPI\_CSNAAT      (0x1 <<  2) }\textcolor{comment}{// (SPI) Chip Select Not Active After Transfer (Ignored if CSAAT = 1)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04573}04573 \textcolor{preprocessor}{\#define AT91C\_SPI\_CSAAT       (0x1 <<  3) }\textcolor{comment}{// (SPI) Chip Select Active After Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04574}04574 \textcolor{preprocessor}{\#define AT91C\_SPI\_BITS        (0xF <<  4) }\textcolor{comment}{// (SPI) Bits Per Transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04575}04575 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_8                    (0x0 <<  4) }\textcolor{comment}{// (SPI) 8 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04576}04576 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_9                    (0x1 <<  4) }\textcolor{comment}{// (SPI) 9 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04577}04577 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_10                   (0x2 <<  4) }\textcolor{comment}{// (SPI) 10 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04578}04578 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_11                   (0x3 <<  4) }\textcolor{comment}{// (SPI) 11 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04579}04579 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_12                   (0x4 <<  4) }\textcolor{comment}{// (SPI) 12 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04580}04580 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_13                   (0x5 <<  4) }\textcolor{comment}{// (SPI) 13 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04581}04581 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_14                   (0x6 <<  4) }\textcolor{comment}{// (SPI) 14 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04582}04582 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_15                   (0x7 <<  4) }\textcolor{comment}{// (SPI) 15 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04583}04583 \textcolor{preprocessor}{\#define     AT91C\_SPI\_BITS\_16                   (0x8 <<  4) }\textcolor{comment}{// (SPI) 16 Bits Per transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04584}04584 \textcolor{preprocessor}{\#define AT91C\_SPI\_SCBR        (0xFF <<  8) }\textcolor{comment}{// (SPI) Serial Clock Baud Rate}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04585}04585 \textcolor{preprocessor}{\#define AT91C\_SPI\_DLYBS       (0xFF << 16) }\textcolor{comment}{// (SPI) Serial Clock Baud Rate}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04586}04586 \textcolor{preprocessor}{\#define AT91C\_SPI\_DLYBCT      (0xFF << 24) }\textcolor{comment}{// (SPI) Delay Between Consecutive Transfers}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04587}04587 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04588}04588 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04589}04589 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR UDPHS Enpoint FIFO data register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04590}04590 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04591}04591 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04592}\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t_f_i_f_o}{04592}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t_f_i_f_o}{\_AT91S\_UDPHS\_EPTFIFO}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04593}04593     AT91\_REG     UDPHS\_READEPT0[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04594}04594     AT91\_REG     UDPHS\_READEPT1[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04595}04595     AT91\_REG     UDPHS\_READEPT2[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04596}04596     AT91\_REG     UDPHS\_READEPT3[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04597}04597     AT91\_REG     UDPHS\_READEPT4[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04598}04598     AT91\_REG     UDPHS\_READEPT5[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04599}04599     AT91\_REG     UDPHS\_READEPT6[16384];     \textcolor{comment}{// FIFO Endpoint Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04600}04600 \} \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t_f_i_f_o}{AT91S\_UDPHS\_EPTFIFO}}, *\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t_f_i_f_o}{AT91PS\_UDPHS\_EPTFIFO}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04601}04601 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04602}04602 \textcolor{preprocessor}{\#define UDPHS\_READEPT0  (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (UDPHS\_READEPT0) FIFO Endpoint Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04603}04603 \textcolor{preprocessor}{\#define UDPHS\_READEPT1  (AT91\_CAST(AT91\_REG *)  0x00010000) }\textcolor{comment}{// (UDPHS\_READEPT1) FIFO Endpoint Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04604}04604 \textcolor{preprocessor}{\#define UDPHS\_READEPT2  (AT91\_CAST(AT91\_REG *)  0x00020000) }\textcolor{comment}{// (UDPHS\_READEPT2) FIFO Endpoint Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04605}04605 \textcolor{preprocessor}{\#define UDPHS\_READEPT3  (AT91\_CAST(AT91\_REG *)  0x00030000) }\textcolor{comment}{// (UDPHS\_READEPT3) FIFO Endpoint Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04606}04606 \textcolor{preprocessor}{\#define UDPHS\_READEPT4  (AT91\_CAST(AT91\_REG *)  0x00040000) }\textcolor{comment}{// (UDPHS\_READEPT4) FIFO Endpoint Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04607}04607 \textcolor{preprocessor}{\#define UDPHS\_READEPT5  (AT91\_CAST(AT91\_REG *)  0x00050000) }\textcolor{comment}{// (UDPHS\_READEPT5) FIFO Endpoint Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04608}04608 \textcolor{preprocessor}{\#define UDPHS\_READEPT6  (AT91\_CAST(AT91\_REG *)  0x00060000) }\textcolor{comment}{// (UDPHS\_READEPT6) FIFO Endpoint Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04609}04609 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04610}04610 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04611}04611 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04612}04612 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04613}04613 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR UDPHS Endpoint struct}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04614}04614 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04615}04615 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04616}\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t}{04616}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t}{\_AT91S\_UDPHS\_EPT}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04617}04617     AT91\_REG     UDPHS\_EPTCFG;  \textcolor{comment}{// UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04618}04618     AT91\_REG     UDPHS\_EPTCTLENB;   \textcolor{comment}{// UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04619}04619     AT91\_REG     UDPHS\_EPTCTLDIS;   \textcolor{comment}{// UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04620}04620     AT91\_REG     UDPHS\_EPTCTL;  \textcolor{comment}{// UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04621}04621     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04622}04622     AT91\_REG     UDPHS\_EPTSETSTA;   \textcolor{comment}{// UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04623}04623     AT91\_REG     UDPHS\_EPTCLRSTA;   \textcolor{comment}{// UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04624}04624     AT91\_REG     UDPHS\_EPTSTA;  \textcolor{comment}{// UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04625}04625 \} \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t}{AT91S\_UDPHS\_EPT}}, *\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t}{AT91PS\_UDPHS\_EPT}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04626}04626 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04627}04627 \textcolor{preprocessor}{\#define UDPHS\_EPTCFG    (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (UDPHS\_EPTCFG) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04628}04628 \textcolor{preprocessor}{\#define UDPHS\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (UDPHS\_EPTCTLENB) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04629}04629 \textcolor{preprocessor}{\#define UDPHS\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (UDPHS\_EPTCTLDIS) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04630}04630 \textcolor{preprocessor}{\#define UDPHS\_EPTCTL    (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (UDPHS\_EPTCTL) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04631}04631 \textcolor{preprocessor}{\#define UDPHS\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (UDPHS\_EPTSETSTA) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04632}04632 \textcolor{preprocessor}{\#define UDPHS\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (UDPHS\_EPTCLRSTA) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04633}04633 \textcolor{preprocessor}{\#define UDPHS\_EPTSTA    (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (UDPHS\_EPTSTA) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04634}04634 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04635}04635 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04636}04636 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTCFG : (UDPHS\_EPT Offset: 0x0) UDPHS Endpoint Config Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04637}04637 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_SIZE  (0x7 <<  0) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04638}04638 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_8                    (0x0) }\textcolor{comment}{// (UDPHS\_EPT)    8 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04639}04639 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_16                   (0x1) }\textcolor{comment}{// (UDPHS\_EPT)   16 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04640}04640 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_32                   (0x2) }\textcolor{comment}{// (UDPHS\_EPT)   32 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04641}04641 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_64                   (0x3) }\textcolor{comment}{// (UDPHS\_EPT)   64 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04642}04642 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_128                  (0x4) }\textcolor{comment}{// (UDPHS\_EPT)  128 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04643}04643 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_256                  (0x5) }\textcolor{comment}{// (UDPHS\_EPT)  256 bytes (if possible)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04644}04644 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_512                  (0x6) }\textcolor{comment}{// (UDPHS\_EPT)  512 bytes (if possible)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04645}04645 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_SIZE\_1024                 (0x7) }\textcolor{comment}{// (UDPHS\_EPT) 1024 bytes (if possible)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04646}04646 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_DIR   (0x1 <<  3) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Direction 0:OUT, 1:IN}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04647}04647 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_DIR\_OUT                  (0x0 <<  3) }\textcolor{comment}{// (UDPHS\_EPT) Direction OUT}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04648}04648 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_DIR\_IN                   (0x1 <<  3) }\textcolor{comment}{// (UDPHS\_EPT) Direction IN}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04649}04649 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_TYPE  (0x3 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Type}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04650}04650 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_TYPE\_CTL\_EPT              (0x0 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) Control endpoint}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04651}04651 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_TYPE\_ISO\_EPT              (0x1 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) Isochronous endpoint}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04652}04652 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_TYPE\_BUL\_EPT              (0x2 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) Bulk endpoint}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04653}04653 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_EPT\_TYPE\_INT\_EPT              (0x3 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) Interrupt endpoint}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04654}04654 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BK\_NUMBER (0x3 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Number of Banks}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04655}04655 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BK\_NUMBER\_0                    (0x0 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Zero Bank, the EndPoint is not mapped in memory}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04656}04656 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BK\_NUMBER\_1                    (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) One Bank (Bank0)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04657}04657 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BK\_NUMBER\_2                    (0x2 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Double bank (Ping-\/Pong : Bank0 / Bank1)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04658}04658 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BK\_NUMBER\_3                    (0x3 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Triple Bank (Bank0 / Bank1 / Bank2) (if possible)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04659}04659 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_NB\_TRANS  (0x3 <<  8) }\textcolor{comment}{// (UDPHS\_EPT) Number Of Transaction per Micro-\/Frame (High-\/Bandwidth iso only)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04660}04660 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_MAPD  (0x1 << 31) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Mapped (read only}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04661}04661 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTCTLENB : (UDPHS\_EPT Offset: 0x4) UDPHS Endpoint Control Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04662}04662 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_ENABL (0x1 <<  0) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04663}04663 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_AUTO\_VALID (0x1 <<  1) }\textcolor{comment}{// (UDPHS\_EPT) Packet Auto-\/Valid Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04664}04664 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_INTDIS\_DMA (0x1 <<  3) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Interrupts DMA Request Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04665}04665 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_NYET\_DIS  (0x1 <<  4) }\textcolor{comment}{// (UDPHS\_EPT) NYET Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04666}04666 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DATAX\_RX  (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) DATAx Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04667}04667 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_MDATA\_RX  (0x1 <<  7) }\textcolor{comment}{// (UDPHS\_EPT) MDATA Interrupt Enabled/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04668}04668 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ERR\_OVFLW (0x1 <<  8) }\textcolor{comment}{// (UDPHS\_EPT) OverFlow Error Interrupt Enable/Disable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04669}04669 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RX\_BK\_RDY (0x1 <<  9) }\textcolor{comment}{// (UDPHS\_EPT) Received OUT Data}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04670}04670 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TX\_COMPLT (0x1 << 10) }\textcolor{comment}{// (UDPHS\_EPT) Transmitted IN Data Complete Interrupt Enable/Disable or Transmitted IN Data Complete (clear)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04671}04671 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ERR\_TRANS (0x1 << 11) }\textcolor{comment}{// (UDPHS\_EPT) Transaction Error Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04672}04672 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TX\_PK\_RDY (0x1 << 11) }\textcolor{comment}{// (UDPHS\_EPT) TX Packet Ready Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04673}04673 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RX\_SETUP  (0x1 << 12) }\textcolor{comment}{// (UDPHS\_EPT) Received SETUP Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04674}04674 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ERR\_FL\_ISO (0x1 << 12) }\textcolor{comment}{// (UDPHS\_EPT) Error Flow Clear/Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04675}04675 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_STALL\_SNT (0x1 << 13) }\textcolor{comment}{// (UDPHS\_EPT) Stall Sent Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04676}04676 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ERR\_CRISO (0x1 << 13) }\textcolor{comment}{// (UDPHS\_EPT) CRC error / Error NB Trans / Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04677}04677 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_NAK\_IN    (0x1 << 14) }\textcolor{comment}{// (UDPHS\_EPT) NAKIN ERROR FLUSH / Clear / Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04678}04678 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_NAK\_OUT   (0x1 << 15) }\textcolor{comment}{// (UDPHS\_EPT) NAKOUT / Clear / Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04679}04679 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BUSY\_BANK (0x1 << 18) }\textcolor{comment}{// (UDPHS\_EPT) Busy Bank Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04680}04680 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_SHRT\_PCKT (0x1 << 31) }\textcolor{comment}{// (UDPHS\_EPT) Short Packet / Interrupt Enable/Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04681}04681 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTCTLDIS : (UDPHS\_EPT Offset: 0x8) UDPHS Endpoint Control Disable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04682}04682 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_DISABL (0x1 <<  0) }\textcolor{comment}{// (UDPHS\_EPT) Endpoint Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04683}04683 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTCTL : (UDPHS\_EPT Offset: 0xc) UDPHS Endpoint Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04684}04684 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTSETSTA : (UDPHS\_EPT Offset: 0x14) UDPHS Endpoint Set Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04685}04685 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FRCESTALL (0x1 <<  5) }\textcolor{comment}{// (UDPHS\_EPT) Stall Handshake Request Set/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04686}04686 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_KILL\_BANK (0x1 <<  9) }\textcolor{comment}{// (UDPHS\_EPT) KILL Bank}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04687}04687 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTCLRSTA : (UDPHS\_EPT Offset: 0x18) UDPHS Endpoint Clear Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04688}04688 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TOGGLESQ  (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Data Toggle Clear}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04689}04689 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTSTA : (UDPHS\_EPT Offset: 0x1c) UDPHS Endpoint Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04690}04690 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TOGGLESQ\_STA (0x3 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Toggle Sequencing}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04691}04691 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_TOGGLESQ\_STA\_00                   (0x0 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Data0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04692}04692 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_TOGGLESQ\_STA\_01                   (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Data1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04693}04693 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_TOGGLESQ\_STA\_10                   (0x2 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) Data2 (only for High-\/Bandwidth Isochronous EndPoint)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04694}04694 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_TOGGLESQ\_STA\_11                   (0x3 <<  6) }\textcolor{comment}{// (UDPHS\_EPT) MData (only for High-\/Bandwidth Isochronous EndPoint)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04695}04695 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CONTROL\_DIR (0x3 << 16) }\textcolor{comment}{// (UDPHS\_EPT) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04696}04696 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CONTROL\_DIR\_00                   (0x0 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04697}04697 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CONTROL\_DIR\_01                   (0x1 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04698}04698 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CONTROL\_DIR\_10                   (0x2 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04699}04699 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CONTROL\_DIR\_11                   (0x3 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Invalid}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04700}04700 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CURRENT\_BANK (0x3 << 16) }\textcolor{comment}{// (UDPHS\_EPT) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04701}04701 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CURRENT\_BANK\_00                   (0x0 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04702}04702 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CURRENT\_BANK\_01                   (0x1 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04703}04703 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CURRENT\_BANK\_10                   (0x2 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Bank 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04704}04704 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_CURRENT\_BANK\_11                   (0x3 << 16) }\textcolor{comment}{// (UDPHS\_EPT) Invalid}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04705}04705 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BUSY\_BANK\_STA (0x3 << 18) }\textcolor{comment}{// (UDPHS\_EPT) Busy Bank Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04706}04706 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BUSY\_BANK\_STA\_00                   (0x0 << 18) }\textcolor{comment}{// (UDPHS\_EPT) All banks are free}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04707}04707 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BUSY\_BANK\_STA\_01                   (0x1 << 18) }\textcolor{comment}{// (UDPHS\_EPT) 1 busy bank}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04708}04708 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BUSY\_BANK\_STA\_10                   (0x2 << 18) }\textcolor{comment}{// (UDPHS\_EPT) 2 busy banks}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04709}04709 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_BUSY\_BANK\_STA\_11                   (0x3 << 18) }\textcolor{comment}{// (UDPHS\_EPT) 3 busy banks (if possible)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04710}04710 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BYTE\_COUNT (0x7FF << 20) }\textcolor{comment}{// (UDPHS\_EPT) UDPHS Byte Count}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04711}04711 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04712}04712 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04713}04713 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR UDPHS DMA struct}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04714}04714 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04715}04715 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04716}\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___d_m_a}{04716}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___d_m_a}{\_AT91S\_UDPHS\_DMA}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04717}04717     AT91\_REG     UDPHS\_DMANXTDSC;   \textcolor{comment}{// UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04718}04718     AT91\_REG     UDPHS\_DMAADDRESS;  \textcolor{comment}{// UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04719}04719     AT91\_REG     UDPHS\_DMACONTROL;  \textcolor{comment}{// UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04720}04720     AT91\_REG     UDPHS\_DMASTATUS;   \textcolor{comment}{// UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04721}04721 \} \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___d_m_a}{AT91S\_UDPHS\_DMA}}, *\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___d_m_a}{AT91PS\_UDPHS\_DMA}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04722}04722 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04723}04723 \textcolor{preprocessor}{\#define UDPHS\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (UDPHS\_DMANXTDSC) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04724}04724 \textcolor{preprocessor}{\#define UDPHS\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x00000004) }\textcolor{comment}{// (UDPHS\_DMAADDRESS) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04725}04725 \textcolor{preprocessor}{\#define UDPHS\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x00000008) }\textcolor{comment}{// (UDPHS\_DMACONTROL) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04726}04726 \textcolor{preprocessor}{\#define UDPHS\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (UDPHS\_DMASTATUS) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04727}04727 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04728}04728 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04729}04729 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_DMANXTDSC : (UDPHS\_DMA Offset: 0x0) UDPHS DMA Next Descriptor Address Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04730}04730 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_NXT\_DSC\_ADD (0xFFFFFFF <<  4) }\textcolor{comment}{// (UDPHS\_DMA) next Channel Descriptor}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04731}04731 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_DMAADDRESS : (UDPHS\_DMA Offset: 0x4) UDPHS DMA Channel Address Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04732}04732 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BUFF\_ADD  (0x0 <<  0) }\textcolor{comment}{// (UDPHS\_DMA) starting address of a DMA Channel transfer}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04733}04733 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_DMACONTROL : (UDPHS\_DMA Offset: 0x8) UDPHS DMA Channel Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04734}04734 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CHANN\_ENB (0x1 <<  0) }\textcolor{comment}{// (UDPHS\_DMA) Channel Enabled}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04735}04735 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_LDNXT\_DSC (0x1 <<  1) }\textcolor{comment}{// (UDPHS\_DMA) Load Next Channel Transfer Descriptor Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04736}04736 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_TR\_EN (0x1 <<  2) }\textcolor{comment}{// (UDPHS\_DMA) Buffer Close Input Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04737}04737 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_B\_EN  (0x1 <<  3) }\textcolor{comment}{// (UDPHS\_DMA) End of DMA Buffer Packet Validation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04738}04738 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_TR\_IT (0x1 <<  4) }\textcolor{comment}{// (UDPHS\_DMA) End Of Transfer Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04739}04739 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_BUFFIT (0x1 <<  5) }\textcolor{comment}{// (UDPHS\_DMA) End Of Channel Buffer Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04740}04740 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DESC\_LD\_IT (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_DMA) Descriptor Loaded Interrupt Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04741}04741 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BURST\_LCK (0x1 <<  7) }\textcolor{comment}{// (UDPHS\_DMA) Burst Lock Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04742}04742 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BUFF\_LENGTH (0xFFFF << 16) }\textcolor{comment}{// (UDPHS\_DMA) Buffer Byte Length (write only)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04743}04743 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_DMASTATUS : (UDPHS\_DMA Offset: 0xc) UDPHS DMA Channelx Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04744}04744 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CHANN\_ACT (0x1 <<  1) }\textcolor{comment}{// (UDPHS\_DMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04745}04745 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_TR\_ST (0x1 <<  4) }\textcolor{comment}{// (UDPHS\_DMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04746}04746 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_END\_BF\_ST (0x1 <<  5) }\textcolor{comment}{// (UDPHS\_DMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04747}04747 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DESC\_LDST (0x1 <<  6) }\textcolor{comment}{// (UDPHS\_DMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04748}04748 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BUFF\_COUNT (0xFFFF << 16) }\textcolor{comment}{// (UDPHS\_DMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04749}04749 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04750}04750 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04751}04751 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR UDPHS High Speed Device Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04752}04752 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04753}04753 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04754}\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s}{04754}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s}{\_AT91S\_UDPHS}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04755}04755     AT91\_REG     UDPHS\_CTRL;    \textcolor{comment}{// UDPHS Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04756}04756     AT91\_REG     UDPHS\_FNUM;    \textcolor{comment}{// UDPHS Frame Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04757}04757     AT91\_REG     Reserved0[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04758}04758     AT91\_REG     UDPHS\_IEN;     \textcolor{comment}{// UDPHS Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04759}04759     AT91\_REG     UDPHS\_INTSTA;  \textcolor{comment}{// UDPHS Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04760}04760     AT91\_REG     UDPHS\_CLRINT;  \textcolor{comment}{// UDPHS Clear Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04761}04761     AT91\_REG     UDPHS\_EPTRST;  \textcolor{comment}{// UDPHS Endpoints Reset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04762}04762     AT91\_REG     Reserved1[44];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04763}04763     AT91\_REG     UDPHS\_TSTSOFCNT;   \textcolor{comment}{// UDPHS Test SOF Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04764}04764     AT91\_REG     UDPHS\_TSTCNTA;     \textcolor{comment}{// UDPHS Test A Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04765}04765     AT91\_REG     UDPHS\_TSTCNTB;     \textcolor{comment}{// UDPHS Test B Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04766}04766     AT91\_REG     UDPHS\_TSTMODREG;   \textcolor{comment}{// UDPHS Test Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04767}04767     AT91\_REG     UDPHS\_TST;     \textcolor{comment}{// UDPHS Test Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04768}04768     AT91\_REG     Reserved2[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04769}04769     AT91\_REG     UDPHS\_RIPPADDRSIZE;    \textcolor{comment}{// UDPHS PADDRSIZE Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04770}04770     AT91\_REG     UDPHS\_RIPNAME1;    \textcolor{comment}{// UDPHS Name1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04771}04771     AT91\_REG     UDPHS\_RIPNAME2;    \textcolor{comment}{// UDPHS Name2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04772}04772     AT91\_REG     UDPHS\_IPFEATURES;  \textcolor{comment}{// UDPHS Features Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04773}04773     AT91\_REG     UDPHS\_IPVERSION;   \textcolor{comment}{// UDPHS Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04774}04774     \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___e_p_t}{AT91S\_UDPHS\_EPT}}   UDPHS\_EPT[7];  \textcolor{comment}{// UDPHS Endpoint struct}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04775}04775     AT91\_REG     Reserved3[72];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04776}04776     \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s___d_m_a}{AT91S\_UDPHS\_DMA}}   UDPHS\_DMA[6];  \textcolor{comment}{// UDPHS DMA channel struct (not use [0])}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04777}04777 \} \mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s}{AT91S\_UDPHS}}, *\mbox{\hyperlink{struct___a_t91_s___u_d_p_h_s}{AT91PS\_UDPHS}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04778}04778 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04779}04779 \textcolor{preprocessor}{\#define UDPHS\_CTRL      (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (UDPHS\_CTRL) UDPHS Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04780}04780 \textcolor{preprocessor}{\#define UDPHS\_FNUM      (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (UDPHS\_FNUM) UDPHS Frame Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04781}04781 \textcolor{preprocessor}{\#define UDPHS\_IEN       (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (UDPHS\_IEN) UDPHS Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04782}04782 \textcolor{preprocessor}{\#define UDPHS\_INTSTA    (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (UDPHS\_INTSTA) UDPHS Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04783}04783 \textcolor{preprocessor}{\#define UDPHS\_CLRINT    (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (UDPHS\_CLRINT) UDPHS Clear Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04784}04784 \textcolor{preprocessor}{\#define UDPHS\_EPTRST    (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (UDPHS\_EPTRST) UDPHS Endpoints Reset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04785}04785 \textcolor{preprocessor}{\#define UDPHS\_TSTSOFCNT (AT91\_CAST(AT91\_REG *)  0x000000D0) }\textcolor{comment}{// (UDPHS\_TSTSOFCNT) UDPHS Test SOF Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04786}04786 \textcolor{preprocessor}{\#define UDPHS\_TSTCNTA   (AT91\_CAST(AT91\_REG *)  0x000000D4) }\textcolor{comment}{// (UDPHS\_TSTCNTA) UDPHS Test A Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04787}04787 \textcolor{preprocessor}{\#define UDPHS\_TSTCNTB   (AT91\_CAST(AT91\_REG *)  0x000000D8) }\textcolor{comment}{// (UDPHS\_TSTCNTB) UDPHS Test B Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04788}04788 \textcolor{preprocessor}{\#define UDPHS\_TSTMODREG (AT91\_CAST(AT91\_REG *)  0x000000DC) }\textcolor{comment}{// (UDPHS\_TSTMODREG) UDPHS Test Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04789}04789 \textcolor{preprocessor}{\#define UDPHS\_TST       (AT91\_CAST(AT91\_REG *)  0x000000E0) }\textcolor{comment}{// (UDPHS\_TST) UDPHS Test Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04790}04790 \textcolor{preprocessor}{\#define UDPHS\_RIPPADDRSIZE (AT91\_CAST(AT91\_REG *)   0x000000EC) }\textcolor{comment}{// (UDPHS\_RIPPADDRSIZE) UDPHS PADDRSIZE Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04791}04791 \textcolor{preprocessor}{\#define UDPHS\_RIPNAME1  (AT91\_CAST(AT91\_REG *)  0x000000F0) }\textcolor{comment}{// (UDPHS\_RIPNAME1) UDPHS Name1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04792}04792 \textcolor{preprocessor}{\#define UDPHS\_RIPNAME2  (AT91\_CAST(AT91\_REG *)  0x000000F4) }\textcolor{comment}{// (UDPHS\_RIPNAME2) UDPHS Name2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04793}04793 \textcolor{preprocessor}{\#define UDPHS\_IPFEATURES (AT91\_CAST(AT91\_REG *)     0x000000F8) }\textcolor{comment}{// (UDPHS\_IPFEATURES) UDPHS Features Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04794}04794 \textcolor{preprocessor}{\#define UDPHS\_IPVERSION (AT91\_CAST(AT91\_REG *)  0x000000FC) }\textcolor{comment}{// (UDPHS\_IPVERSION) UDPHS Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04795}04795 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04796}04796 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04797}04797 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_CTRL : (UDPHS Offset: 0x0) UDPHS Control Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04798}04798 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DEV\_ADDR  (0x7F <<  0) }\textcolor{comment}{// (UDPHS) UDPHS Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04799}04799 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FADDR\_EN  (0x1 <<  7) }\textcolor{comment}{// (UDPHS) Function Address Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04800}04800 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EN\_UDPHS  (0x1 <<  8) }\textcolor{comment}{// (UDPHS) UDPHS Enable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04801}04801 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DETACH    (0x1 <<  9) }\textcolor{comment}{// (UDPHS) Detach Command}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04802}04802 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_REWAKEUP  (0x1 << 10) }\textcolor{comment}{// (UDPHS) Send Remote Wake Up}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04803}04803 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_PULLD\_DIS (0x1 << 11) }\textcolor{comment}{// (UDPHS) PullDown Disable}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04804}04804 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_FNUM : (UDPHS Offset: 0x4) UDPHS Frame Number Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04805}04805 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_MICRO\_FRAME\_NUM (0x7 <<  0) }\textcolor{comment}{// (UDPHS) Micro Frame Number}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04806}04806 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FRAME\_NUMBER (0x7FF <<  3) }\textcolor{comment}{// (UDPHS) Frame Number as defined in the Packet Field Formats}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04807}04807 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FNUM\_ERR  (0x1 << 31) }\textcolor{comment}{// (UDPHS) Frame Number CRC Error}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04808}04808 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_IEN : (UDPHS Offset: 0x10) UDPHS Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04809}04809 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DET\_SUSPD (0x1 <<  1) }\textcolor{comment}{// (UDPHS) Suspend Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04810}04810 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_MICRO\_SOF (0x1 <<  2) }\textcolor{comment}{// (UDPHS) Micro-\/SOF Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04811}04811 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IEN\_SOF   (0x1 <<  3) }\textcolor{comment}{// (UDPHS) SOF Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04812}04812 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ENDRESET  (0x1 <<  4) }\textcolor{comment}{// (UDPHS) End Of Reset Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04813}04813 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_WAKE\_UP   (0x1 <<  5) }\textcolor{comment}{// (UDPHS) Wake Up CPU Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04814}04814 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ENDOFRSM  (0x1 <<  6) }\textcolor{comment}{// (UDPHS) End Of Resume Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04815}04815 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_UPSTR\_RES (0x1 <<  7) }\textcolor{comment}{// (UDPHS) Upstream Resume Interrupt Enable/Clear/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04816}04816 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_0 (0x1 <<  8) }\textcolor{comment}{// (UDPHS) Endpoint 0 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04817}04817 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_1 (0x1 <<  9) }\textcolor{comment}{// (UDPHS) Endpoint 1 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04818}04818 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_2 (0x1 << 10) }\textcolor{comment}{// (UDPHS) Endpoint 2 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04819}04819 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_3 (0x1 << 11) }\textcolor{comment}{// (UDPHS) Endpoint 3 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04820}04820 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_4 (0x1 << 12) }\textcolor{comment}{// (UDPHS) Endpoint 4 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04821}04821 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_5 (0x1 << 13) }\textcolor{comment}{// (UDPHS) Endpoint 5 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04822}04822 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_INT\_6 (0x1 << 14) }\textcolor{comment}{// (UDPHS) Endpoint 6 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04823}04823 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_1 (0x1 << 25) }\textcolor{comment}{// (UDPHS) DMA Channel 1 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04824}04824 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_2 (0x1 << 26) }\textcolor{comment}{// (UDPHS) DMA Channel 2 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04825}04825 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_3 (0x1 << 27) }\textcolor{comment}{// (UDPHS) DMA Channel 3 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04826}04826 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_4 (0x1 << 28) }\textcolor{comment}{// (UDPHS) DMA Channel 4 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04827}04827 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_5 (0x1 << 29) }\textcolor{comment}{// (UDPHS) DMA Channel 5 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04828}04828 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_INT\_6 (0x1 << 30) }\textcolor{comment}{// (UDPHS) DMA Channel 6 Interrupt Enable/Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04829}04829 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_INTSTA : (UDPHS Offset: 0x14) UDPHS Interrupt Status Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04830}04830 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_SPEED     (0x1 <<  0) }\textcolor{comment}{// (UDPHS) Speed Status}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04831}04831 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_CLRINT : (UDPHS Offset: 0x18) UDPHS Clear Interrupt Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04832}04832 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_EPTRST : (UDPHS Offset: 0x1c) UDPHS Endpoints Reset Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04833}04833 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_0 (0x1 <<  0) }\textcolor{comment}{// (UDPHS) Endpoint Reset 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04834}04834 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_1 (0x1 <<  1) }\textcolor{comment}{// (UDPHS) Endpoint Reset 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04835}04835 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_2 (0x1 <<  2) }\textcolor{comment}{// (UDPHS) Endpoint Reset 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04836}04836 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_3 (0x1 <<  3) }\textcolor{comment}{// (UDPHS) Endpoint Reset 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04837}04837 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_4 (0x1 <<  4) }\textcolor{comment}{// (UDPHS) Endpoint Reset 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04838}04838 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_5 (0x1 <<  5) }\textcolor{comment}{// (UDPHS) Endpoint Reset 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04839}04839 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RST\_EPT\_6 (0x1 <<  6) }\textcolor{comment}{// (UDPHS) Endpoint Reset 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04840}04840 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_TSTSOFCNT : (UDPHS Offset: 0xd0) UDPHS Test SOF Counter Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04841}04841 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_SOFCNTMAX (0x3 <<  0) }\textcolor{comment}{// (UDPHS) SOF Counter Max Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04842}04842 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_SOFCTLOAD (0x1 <<  7) }\textcolor{comment}{// (UDPHS) SOF Counter Load}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04843}04843 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_TSTCNTA : (UDPHS Offset: 0xd4) UDPHS Test A Counter Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04844}04844 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CNTAMAX   (0x7FFF <<  0) }\textcolor{comment}{// (UDPHS) A Counter Max Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04845}04845 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CNTALOAD  (0x1 << 15) }\textcolor{comment}{// (UDPHS) A Counter Load}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04846}04846 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_TSTCNTB : (UDPHS Offset: 0xd8) UDPHS Test B Counter Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04847}04847 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CNTBMAX   (0x7FFF <<  0) }\textcolor{comment}{// (UDPHS) B Counter Max Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04848}04848 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CNTBLOAD  (0x1 << 15) }\textcolor{comment}{// (UDPHS) B Counter Load}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04849}04849 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_TSTMODREG : (UDPHS Offset: 0xdc) UDPHS Test Mode Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04850}04850 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TSTMODE   (0x1F <<  1) }\textcolor{comment}{// (UDPHS) UDPHS Core TestModeReg}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04851}04851 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_TST : (UDPHS Offset: 0xe0) UDPHS Test Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04852}04852 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_SPEED\_CFG (0x3 <<  0) }\textcolor{comment}{// (UDPHS) Speed Configuration}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04853}04853 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_SPEED\_CFG\_NM                   (0x0) }\textcolor{comment}{// (UDPHS) Normal Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04854}04854 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_SPEED\_CFG\_RS                   (0x1) }\textcolor{comment}{// (UDPHS) Reserved}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04855}04855 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_SPEED\_CFG\_HS                   (0x2) }\textcolor{comment}{// (UDPHS) Force High Speed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04856}04856 \textcolor{preprocessor}{\#define     AT91C\_UDPHS\_SPEED\_CFG\_FS                   (0x3) }\textcolor{comment}{// (UDPHS) Force Full-\/Speed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04857}04857 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TST\_J     (0x1 <<  2) }\textcolor{comment}{// (UDPHS) TestJMode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04858}04858 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TST\_K     (0x1 <<  3) }\textcolor{comment}{// (UDPHS) TestKMode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04859}04859 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TST\_PKT   (0x1 <<  4) }\textcolor{comment}{// (UDPHS) TestPacketMode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04860}04860 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_OPMODE2   (0x1 <<  5) }\textcolor{comment}{// (UDPHS) OpMode2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04861}04861 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_RIPPADDRSIZE : (UDPHS Offset: 0xec) UDPHS PADDRSIZE Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04862}04862 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IPPADDRSIZE (0x0 <<  0) }\textcolor{comment}{// (UDPHS) 2\string^UDPHSDEV\_PADDR\_SIZE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04863}04863 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_RIPNAME1 : (UDPHS Offset: 0xf0) UDPHS Name Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04864}04864 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IPNAME1   (0x0 <<  0) }\textcolor{comment}{// (UDPHS) ASCII string HUSB}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04865}04865 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_RIPNAME2 : (UDPHS Offset: 0xf4) UDPHS Name Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04866}04866 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IPNAME2   (0x0 <<  0) }\textcolor{comment}{// (UDPHS) ASCII string 2DEV}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04867}04867 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_IPFEATURES : (UDPHS Offset: 0xf8) UDPHS Features Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04868}04868 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_NBR\_MAX (0xF <<  0) }\textcolor{comment}{// (UDPHS) Max Number of Endpoints}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04869}04869 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_CHANNEL\_NBR (0x7 <<  4) }\textcolor{comment}{// (UDPHS) Number of DMA Channels}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04870}04870 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_B\_SIZ (0x1 <<  7) }\textcolor{comment}{// (UDPHS) DMA Buffer Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04871}04871 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_FIFO\_WORD\_DEPTH (0xF <<  8) }\textcolor{comment}{// (UDPHS) DMA FIFO Depth in words}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04872}04872 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FIFO\_MAX\_SIZE (0x7 << 12) }\textcolor{comment}{// (UDPHS) DPRAM size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04873}04873 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_BW\_DPRAM  (0x1 << 15) }\textcolor{comment}{// (UDPHS) DPRAM byte write capability}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04874}04874 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DATAB16\_8 (0x1 << 16) }\textcolor{comment}{// (UDPHS) UTMI DataBus16\_8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04875}04875 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ISO\_EPT\_1 (0x1 << 17) }\textcolor{comment}{// (UDPHS) Endpoint 1 High Bandwidth Isochronous Capability}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04876}04876 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ISO\_EPT\_2 (0x1 << 18) }\textcolor{comment}{// (UDPHS) Endpoint 2 High Bandwidth Isochronous Capability}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04877}04877 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ISO\_EPT\_5 (0x1 << 21) }\textcolor{comment}{// (UDPHS) Endpoint 5 High Bandwidth Isochronous Capability}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04878}04878 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_ISO\_EPT\_6 (0x1 << 22) }\textcolor{comment}{// (UDPHS) Endpoint 6 High Bandwidth Isochronous Capability}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04879}04879 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ UDPHS\_IPVERSION : (UDPHS Offset: 0xfc) UDPHS Version Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04880}04880 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_VERSION\_NUM (0xFFFF <<  0) }\textcolor{comment}{// (UDPHS) Give the IP version}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04881}04881 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_METAL\_FIX\_NUM (0x7 << 16) }\textcolor{comment}{// (UDPHS) Give the number of metal fixes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04882}04882 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04883}04883 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04884}04884 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR HDMA Channel structure}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04885}04885 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04886}04886 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04887}\mbox{\hyperlink{struct___a_t91_s___h_d_m_a___c_h}{04887}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___h_d_m_a___c_h}{\_AT91S\_HDMA\_CH}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04888}04888     AT91\_REG     HDMA\_SADDR;    \textcolor{comment}{// HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04889}04889     AT91\_REG     HDMA\_DADDR;    \textcolor{comment}{// HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04890}04890     AT91\_REG     HDMA\_DSCR;     \textcolor{comment}{// HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04891}04891     AT91\_REG     HDMA\_CTRLA;    \textcolor{comment}{// HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04892}04892     AT91\_REG     HDMA\_CTRLB;    \textcolor{comment}{// HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04893}04893     AT91\_REG     HDMA\_CFG;  \textcolor{comment}{// HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04894}04894 \} \mbox{\hyperlink{struct___a_t91_s___h_d_m_a___c_h}{AT91S\_HDMA\_CH}}, *\mbox{\hyperlink{struct___a_t91_s___h_d_m_a___c_h}{AT91PS\_HDMA\_CH}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04895}04895 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04896}04896 \textcolor{preprocessor}{\#define HDMA\_SADDR      (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (HDMA\_SADDR) HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04897}04897 \textcolor{preprocessor}{\#define HDMA\_DADDR      (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (HDMA\_DADDR) HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04898}04898 \textcolor{preprocessor}{\#define HDMA\_DSCR       (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (HDMA\_DSCR) HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04899}04899 \textcolor{preprocessor}{\#define HDMA\_CTRLA      (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (HDMA\_CTRLA) HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04900}04900 \textcolor{preprocessor}{\#define HDMA\_CTRLB      (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (HDMA\_CTRLB) HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04901}04901 \textcolor{preprocessor}{\#define HDMA\_CFG        (AT91\_CAST(AT91\_REG *)  0x00000014) }\textcolor{comment}{// (HDMA\_CFG) HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04902}04902 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04903}04903 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04904}04904 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_SADDR : (HDMA\_CH Offset: 0x0)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04905}04905 \textcolor{preprocessor}{\#define AT91C\_SADDR           (0x0 <<  0) }\textcolor{comment}{// (HDMA\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04906}04906 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_DADDR : (HDMA\_CH Offset: 0x4)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04907}04907 \textcolor{preprocessor}{\#define AT91C\_DADDR           (0x0 <<  0) }\textcolor{comment}{// (HDMA\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04908}04908 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_DSCR : (HDMA\_CH Offset: 0x8)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04909}04909 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DSCR       (0x3FFFFFFF <<  2) }\textcolor{comment}{// (HDMA\_CH) Buffer Transfer descriptor address. This address is word aligned.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04910}04910 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CTRLA : (HDMA\_CH Offset: 0xc)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04911}04911 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTSIZE     (0xFFFF <<  0) }\textcolor{comment}{// (HDMA\_CH) Buffer Transfer Size.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04912}04912 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SCSIZE     (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) Source Chunk Transfer Size.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04913}04913 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCSIZE\_1                    (0x0 << 16) }\textcolor{comment}{// (HDMA\_CH) 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04914}04914 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCSIZE\_4                    (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04915}04915 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DCSIZE     (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) Destination Chunk Transfer Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04916}04916 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCSIZE\_1                    (0x0 << 20) }\textcolor{comment}{// (HDMA\_CH) 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04917}04917 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCSIZE\_4                    (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04918}04918 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SRC\_WIDTH  (0x3 << 24) }\textcolor{comment}{// (HDMA\_CH) Source Single Transfer Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04919}04919 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_WIDTH\_BYTE                 (0x0 << 24) }\textcolor{comment}{// (HDMA\_CH) BYTE.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04920}04920 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_WIDTH\_HALFWORD             (0x1 << 24) }\textcolor{comment}{// (HDMA\_CH) HALF-\/WORD.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04921}04921 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_WIDTH\_WORD                 (0x2 << 24) }\textcolor{comment}{// (HDMA\_CH) WORD.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04922}04922 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DST\_WIDTH  (0x3 << 28) }\textcolor{comment}{// (HDMA\_CH) Destination Single Transfer Size}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04923}04923 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_WIDTH\_BYTE                 (0x0 << 28) }\textcolor{comment}{// (HDMA\_CH) BYTE.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04924}04924 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_WIDTH\_HALFWORD             (0x1 << 28) }\textcolor{comment}{// (HDMA\_CH) HALF-\/WORD.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04925}04925 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_WIDTH\_WORD                 (0x2 << 28) }\textcolor{comment}{// (HDMA\_CH) WORD.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04926}04926 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DONE       (0x1 << 31) }\textcolor{comment}{// (HDMA\_CH) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04927}04927 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CTRLB : (HDMA\_CH Offset: 0x10)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04928}04928 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SRC\_DSCR   (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) Source Buffer Descriptor Fetch operation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04929}04929 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_DSCR\_FETCH\_FROM\_MEM       (0x0 << 16) }\textcolor{comment}{// (HDMA\_CH) Source address is updated when the descriptor is fetched from the memory.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04930}04930 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_DSCR\_FETCH\_DISABLE        (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) Buffer Descriptor Fetch operation is disabled for the Source.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04931}04931 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DST\_DSCR   (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) Destination Buffer Descriptor operation}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04932}04932 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_DSCR\_FETCH\_FROM\_MEM       (0x0 << 20) }\textcolor{comment}{// (HDMA\_CH) Destination address is updated when the descriptor is fetched from the memory.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04933}04933 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_DSCR\_FETCH\_DISABLE        (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) Buffer Descriptor Fetch operation is disabled for the destination.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04934}04934 \textcolor{preprocessor}{\#define AT91C\_HDMA\_FC         (0x7 << 21) }\textcolor{comment}{// (HDMA\_CH) This field defines which devices controls the size of the buffer transfer, also referred as to the Flow Controller.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04935}04935 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FC\_MEM2MEM              (0x0 << 21) }\textcolor{comment}{// (HDMA\_CH) Memory-\/to-\/Memory (DMA Controller).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04936}04936 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FC\_MEM2PER              (0x1 << 21) }\textcolor{comment}{// (HDMA\_CH) Memory-\/to-\/Peripheral (DMA Controller).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04937}04937 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FC\_PER2MEM              (0x2 << 21) }\textcolor{comment}{// (HDMA\_CH) Peripheral-\/to-\/Memory (DMA Controller).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04938}04938 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FC\_PER2PER              (0x3 << 21) }\textcolor{comment}{// (HDMA\_CH) Peripheral-\/to-\/Peripheral (DMA Controller).}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04939}04939 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SRC\_ADDRESS\_MODE (0x3 << 24) }\textcolor{comment}{// (HDMA\_CH) Type of addressing mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04940}04940 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_ADDRESS\_MODE\_INCR                 (0x0 << 24) }\textcolor{comment}{// (HDMA\_CH) Incrementing Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04941}04941 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_ADDRESS\_MODE\_DECR                 (0x1 << 24) }\textcolor{comment}{// (HDMA\_CH) Decrementing Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04942}04942 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_ADDRESS\_MODE\_FIXED                (0x2 << 24) }\textcolor{comment}{// (HDMA\_CH) Fixed Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04943}04943 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DST\_ADDRESS\_MODE (0x3 << 28) }\textcolor{comment}{// (HDMA\_CH) Type of addressing mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04944}04944 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_ADDRESS\_MODE\_INCR                 (0x0 << 28) }\textcolor{comment}{// (HDMA\_CH) Incrementing Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04945}04945 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_ADDRESS\_MODE\_DECR                 (0x1 << 28) }\textcolor{comment}{// (HDMA\_CH) Decrementing Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04946}04946 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_ADDRESS\_MODE\_FIXED                (0x2 << 28) }\textcolor{comment}{// (HDMA\_CH) Fixed Mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04947}04947 \textcolor{preprocessor}{\#define AT91C\_HDMA\_IEN        (0x1 << 30) }\textcolor{comment}{// (HDMA\_CH) buffer transfer completed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04948}04948 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CFG : (HDMA\_CH Offset: 0x14)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04949}04949 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SRC\_PER    (0xF <<  0) }\textcolor{comment}{// (HDMA\_CH) Channel Source Request is associated with peripheral identifier coded SRC\_PER handshaking interface.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04950}04950 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_0                    (0x0) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04951}04951 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_1                    (0x1) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04952}04952 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_2                    (0x2) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04953}04953 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_3                    (0x3) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04954}04954 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_4                    (0x4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04955}04955 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_5                    (0x5) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04956}04956 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_6                    (0x6) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04957}04957 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_PER\_7                    (0x7) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04958}04958 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DST\_PER    (0xF <<  4) }\textcolor{comment}{// (HDMA\_CH) Channel Destination Request is associated with peripheral identifier coded DST\_PER handshaking interface.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04959}04959 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04960}04960 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04961}04961 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_2                    (0x2 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04962}04962 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_3                    (0x3 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04963}04963 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_4                    (0x4 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04964}04964 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_5                    (0x5 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04965}04965 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_6                    (0x6 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04966}04966 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_PER\_7                    (0x7 <<  4) }\textcolor{comment}{// (HDMA\_CH) HW Handshaking Interface number 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04967}04967 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SRC\_H2SEL  (0x1 <<  9) }\textcolor{comment}{// (HDMA\_CH) Source Handshaking Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04968}04968 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_H2SEL\_SW                   (0x0 <<  9) }\textcolor{comment}{// (HDMA\_CH) Software handshaking interface is used to trigger a transfer request.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04969}04969 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SRC\_H2SEL\_HW                   (0x1 <<  9) }\textcolor{comment}{// (HDMA\_CH) Hardware handshaking interface is used to trigger a transfer request.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04970}04970 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DST\_H2SEL  (0x1 << 13) }\textcolor{comment}{// (HDMA\_CH) Destination Handshaking Mode}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04971}04971 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_H2SEL\_SW                   (0x0 << 13) }\textcolor{comment}{// (HDMA\_CH) Software handshaking interface is used to trigger a transfer request.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04972}04972 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DST\_H2SEL\_HW                   (0x1 << 13) }\textcolor{comment}{// (HDMA\_CH) Hardware handshaking interface is used to trigger a transfer request.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04973}04973 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SOD        (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) STOP ON DONE}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04974}04974 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SOD\_DISABLE              (0x0 << 16) }\textcolor{comment}{// (HDMA\_CH) STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04975}04975 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SOD\_ENABLE               (0x1 << 16) }\textcolor{comment}{// (HDMA\_CH) STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04976}04976 \textcolor{preprocessor}{\#define AT91C\_HDMA\_LOCK\_IF    (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) Interface Lock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04977}04977 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_IF\_DISABLE              (0x0 << 20) }\textcolor{comment}{// (HDMA\_CH) Interface Lock capability is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04978}04978 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_IF\_ENABLE               (0x1 << 20) }\textcolor{comment}{// (HDMA\_CH) Interface Lock capability is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04979}04979 \textcolor{preprocessor}{\#define AT91C\_HDMA\_LOCK\_B     (0x1 << 21) }\textcolor{comment}{// (HDMA\_CH) AHB Bus Lock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04980}04980 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_B\_DISABLE              (0x0 << 21) }\textcolor{comment}{// (HDMA\_CH) AHB Bus Locking capability is disabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04981}04981 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_B\_ENABLE               (0x1 << 21) }\textcolor{comment}{// (HDMA\_CH) AHB Bus Locking capability is enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04982}04982 \textcolor{preprocessor}{\#define AT91C\_HDMA\_LOCK\_IF\_L  (0x1 << 22) }\textcolor{comment}{// (HDMA\_CH) Master Interface Arbiter Lock}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04983}04983 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_IF\_L\_CHUNK                (0x0 << 22) }\textcolor{comment}{// (HDMA\_CH) The Master Interface Arbiter is locked by the channel x for a chunk transfer.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04984}04984 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_LOCK\_IF\_L\_BUFFER               (0x1 << 22) }\textcolor{comment}{// (HDMA\_CH) The Master Interface Arbiter is locked by the channel x for a buffer transfer.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04985}04985 \textcolor{preprocessor}{\#define AT91C\_HDMA\_AHB\_PROT   (0x7 << 24) }\textcolor{comment}{// (HDMA\_CH) AHB Prot}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04986}04986 \textcolor{preprocessor}{\#define AT91C\_HDMA\_FIFOCFG    (0x3 << 28) }\textcolor{comment}{// (HDMA\_CH) FIFO Request Configuration}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04987}04987 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FIFOCFG\_LARGESTBURST         (0x0 << 28) }\textcolor{comment}{// (HDMA\_CH) The largest defined length AHB burst is performed on the destination AHB interface.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04988}04988 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FIFOCFG\_HALFFIFO             (0x1 << 28) }\textcolor{comment}{// (HDMA\_CH) When half fifo size is available/filled a source/destination request is serviced.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04989}04989 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_FIFOCFG\_ENOUGHSPACE          (0x2 << 28) }\textcolor{comment}{// (HDMA\_CH) When there is enough space/data available to perfom a single AHB access then the request is serviced.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04990}04990 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04991}04991 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04992}04992 \textcolor{comment}{//              SOFTWARE API DEFINITION  FOR HDMA controller}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04993}04993 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04994}04994 \textcolor{preprocessor}{\#ifndef \_\_ASSEMBLY\_\_}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04995}\mbox{\hyperlink{struct___a_t91_s___h_d_m_a}{04995}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct___a_t91_s___h_d_m_a}{\_AT91S\_HDMA}} \{}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04996}04996     AT91\_REG     HDMA\_GCFG;     \textcolor{comment}{// HDMA Global Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04997}04997     AT91\_REG     HDMA\_EN;   \textcolor{comment}{// HDMA Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04998}04998     AT91\_REG     HDMA\_SREQ;     \textcolor{comment}{// HDMA Software Single Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l04999}04999     AT91\_REG     HDMA\_CREQ;     \textcolor{comment}{// HDMA Software Chunk Transfer Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05000}05000     AT91\_REG     HDMA\_LAST;     \textcolor{comment}{// HDMA Software Last Transfer Flag Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05001}05001     AT91\_REG     Reserved0[1];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05002}05002     AT91\_REG     HDMA\_EBCIER;   \textcolor{comment}{// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05003}05003     AT91\_REG     HDMA\_EBCIDR;   \textcolor{comment}{// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05004}05004     AT91\_REG     HDMA\_EBCIMR;   \textcolor{comment}{// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05005}05005     AT91\_REG     HDMA\_EBCISR;   \textcolor{comment}{// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05006}05006     AT91\_REG     HDMA\_CHER;     \textcolor{comment}{// HDMA Channel Handler Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05007}05007     AT91\_REG     HDMA\_CHDR;     \textcolor{comment}{// HDMA Channel Handler Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05008}05008     AT91\_REG     HDMA\_CHSR;     \textcolor{comment}{// HDMA Channel Handler Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05009}05009     AT91\_REG     Reserved1[2];  \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05010}05010     \mbox{\hyperlink{struct___a_t91_s___h_d_m_a___c_h}{AT91S\_HDMA\_CH}}   HDMA\_CH[4];    \textcolor{comment}{// HDMA Channel structure}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05011}05011     AT91\_REG     Reserved2[84];     \textcolor{comment}{// }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05012}05012     AT91\_REG     HDMA\_ADDRSIZE;     \textcolor{comment}{// HDMA ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05013}05013     AT91\_REG     HDMA\_IPNAME1;  \textcolor{comment}{// HDMA IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05014}05014     AT91\_REG     HDMA\_IPNAME2;  \textcolor{comment}{// HDMA IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05015}05015     AT91\_REG     HDMA\_FEATURES;     \textcolor{comment}{// HDMA FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05016}05016     AT91\_REG     HDMA\_VER;  \textcolor{comment}{// HDMA VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05017}05017 \} \mbox{\hyperlink{struct___a_t91_s___h_d_m_a}{AT91S\_HDMA}}, *\mbox{\hyperlink{struct___a_t91_s___h_d_m_a}{AT91PS\_HDMA}};}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05018}05018 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05019}05019 \textcolor{preprocessor}{\#define HDMA\_GCFG       (AT91\_CAST(AT91\_REG *)  0x00000000) }\textcolor{comment}{// (HDMA\_GCFG) HDMA Global Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05020}05020 \textcolor{preprocessor}{\#define HDMA\_EN         (AT91\_CAST(AT91\_REG *)  0x00000004) }\textcolor{comment}{// (HDMA\_EN) HDMA Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05021}05021 \textcolor{preprocessor}{\#define HDMA\_SREQ       (AT91\_CAST(AT91\_REG *)  0x00000008) }\textcolor{comment}{// (HDMA\_SREQ) HDMA Software Single Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05022}05022 \textcolor{preprocessor}{\#define HDMA\_CREQ       (AT91\_CAST(AT91\_REG *)  0x0000000C) }\textcolor{comment}{// (HDMA\_CREQ) HDMA Software Chunk Transfer Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05023}05023 \textcolor{preprocessor}{\#define HDMA\_LAST       (AT91\_CAST(AT91\_REG *)  0x00000010) }\textcolor{comment}{// (HDMA\_LAST) HDMA Software Last Transfer Flag Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05024}05024 \textcolor{preprocessor}{\#define HDMA\_EBCIER     (AT91\_CAST(AT91\_REG *)  0x00000018) }\textcolor{comment}{// (HDMA\_EBCIER) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05025}05025 \textcolor{preprocessor}{\#define HDMA\_EBCIDR     (AT91\_CAST(AT91\_REG *)  0x0000001C) }\textcolor{comment}{// (HDMA\_EBCIDR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05026}05026 \textcolor{preprocessor}{\#define HDMA\_EBCIMR     (AT91\_CAST(AT91\_REG *)  0x00000020) }\textcolor{comment}{// (HDMA\_EBCIMR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05027}05027 \textcolor{preprocessor}{\#define HDMA\_EBCISR     (AT91\_CAST(AT91\_REG *)  0x00000024) }\textcolor{comment}{// (HDMA\_EBCISR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05028}05028 \textcolor{preprocessor}{\#define HDMA\_CHER       (AT91\_CAST(AT91\_REG *)  0x00000028) }\textcolor{comment}{// (HDMA\_CHER) HDMA Channel Handler Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05029}05029 \textcolor{preprocessor}{\#define HDMA\_CHDR       (AT91\_CAST(AT91\_REG *)  0x0000002C) }\textcolor{comment}{// (HDMA\_CHDR) HDMA Channel Handler Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05030}05030 \textcolor{preprocessor}{\#define HDMA\_CHSR       (AT91\_CAST(AT91\_REG *)  0x00000030) }\textcolor{comment}{// (HDMA\_CHSR) HDMA Channel Handler Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05031}05031 \textcolor{preprocessor}{\#define HDMA\_ADDRSIZE   (AT91\_CAST(AT91\_REG *)  0x000001EC) }\textcolor{comment}{// (HDMA\_ADDRSIZE) HDMA ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05032}05032 \textcolor{preprocessor}{\#define HDMA\_IPNAME1    (AT91\_CAST(AT91\_REG *)  0x000001F0) }\textcolor{comment}{// (HDMA\_IPNAME1) HDMA IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05033}05033 \textcolor{preprocessor}{\#define HDMA\_IPNAME2    (AT91\_CAST(AT91\_REG *)  0x000001F4) }\textcolor{comment}{// (HDMA\_IPNAME2) HDMA IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05034}05034 \textcolor{preprocessor}{\#define HDMA\_FEATURES   (AT91\_CAST(AT91\_REG *)  0x000001F8) }\textcolor{comment}{// (HDMA\_FEATURES) HDMA FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05035}05035 \textcolor{preprocessor}{\#define HDMA\_VER        (AT91\_CAST(AT91\_REG *)  0x000001FC) }\textcolor{comment}{// (HDMA\_VER) HDMA VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05036}05036 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05037}05037 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05038}05038 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_GCFG : (HDMA Offset: 0x0)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05039}05039 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ARB\_CFG    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Arbiter mode.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05040}05040 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ARB\_CFG\_FIXED                (0x0 <<  4) }\textcolor{comment}{// (HDMA) Fixed priority arbiter.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05041}05041 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ARB\_CFG\_ROUND\_ROBIN          (0x1 <<  4) }\textcolor{comment}{// (HDMA) Modified round robin arbiter.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05042}05042 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_EN : (HDMA Offset: 0x4)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05043}05043 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENABLE     (0x1 <<  0) }\textcolor{comment}{// (HDMA) }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05044}05044 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENABLE\_DISABLE              (0x0) }\textcolor{comment}{// (HDMA) Disables HDMA.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05045}05045 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENABLE\_ENABLE               (0x1) }\textcolor{comment}{// (HDMA) Enables HDMA.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05046}05046 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_SREQ : (HDMA Offset: 0x8)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05047}05047 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SSREQ0     (0x1 <<  0) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05048}05048 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ0\_0                    (0x0) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05049}05049 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ0\_1                    (0x1) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05050}05050 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DSREQ0     (0x1 <<  1) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05051}05051 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ0\_0                    (0x0 <<  1) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05052}05052 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ0\_1                    (0x1 <<  1) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05053}05053 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SSREQ1     (0x1 <<  2) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05054}05054 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ1\_0                    (0x0 <<  2) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05055}05055 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ1\_1                    (0x1 <<  2) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05056}05056 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DSREQ1     (0x1 <<  3) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05057}05057 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ1\_0                    (0x0 <<  3) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05058}05058 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ1\_1                    (0x1 <<  3) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05059}05059 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SSREQ2     (0x1 <<  4) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05060}05060 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ2\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05061}05061 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ2\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05062}05062 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DSREQ2     (0x1 <<  5) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05063}05063 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ2\_0                    (0x0 <<  5) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05064}05064 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ2\_1                    (0x1 <<  5) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05065}05065 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SSREQ3     (0x1 <<  6) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05066}05066 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ3\_0                    (0x0 <<  6) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05067}05067 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SSREQ3\_1                    (0x1 <<  6) }\textcolor{comment}{// (HDMA) Request a source single transfer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05068}05068 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DSREQ3     (0x1 <<  7) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05069}05069 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ3\_0                    (0x0 <<  7) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05070}05070 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DSREQ3\_1                    (0x1 <<  7) }\textcolor{comment}{// (HDMA) Request a destination single transfer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05071}05071 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CREQ : (HDMA Offset: 0xc)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05072}05072 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SCREQ0     (0x1 <<  0) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05073}05073 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ0\_0                    (0x0) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05074}05074 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ0\_1                    (0x1) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05075}05075 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DCREQ0     (0x1 <<  1) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05076}05076 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ0\_0                    (0x0 <<  1) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05077}05077 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ0\_1                    (0x1 <<  1) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05078}05078 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SCREQ1     (0x1 <<  2) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05079}05079 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ1\_0                    (0x0 <<  2) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05080}05080 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ1\_1                    (0x1 <<  2) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05081}05081 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DCREQ1     (0x1 <<  3) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05082}05082 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ1\_0                    (0x0 <<  3) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05083}05083 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ1\_1                    (0x1 <<  3) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05084}05084 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SCREQ2     (0x1 <<  4) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05085}05085 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ2\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05086}05086 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ2\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05087}05087 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DCREQ2     (0x1 <<  5) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05088}05088 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ2\_0                    (0x0 <<  5) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05089}05089 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ2\_1                    (0x1 <<  5) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05090}05090 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SCREQ3     (0x1 <<  6) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05091}05091 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ3\_0                    (0x0 <<  6) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05092}05092 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SCREQ3\_1                    (0x1 <<  6) }\textcolor{comment}{// (HDMA) Request a source chunk transfer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05093}05093 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DCREQ3     (0x1 <<  7) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05094}05094 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ3\_0                    (0x0 <<  7) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05095}05095 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DCREQ3\_1                    (0x1 <<  7) }\textcolor{comment}{// (HDMA) Request a destination chunk transfer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05096}05096 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_LAST : (HDMA Offset: 0x10)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05097}05097 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SLAST0     (0x1 <<  0) }\textcolor{comment}{// (HDMA) Indicates that this source request is the last transfer of the buffer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05098}05098 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST0\_0                    (0x0) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05099}05099 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST0\_1                    (0x1) }\textcolor{comment}{// (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05100}05100 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DLAST0     (0x1 <<  1) }\textcolor{comment}{// (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05101}05101 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST0\_0                    (0x0 <<  1) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05102}05102 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST0\_1                    (0x1 <<  1) }\textcolor{comment}{// (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05103}05103 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SLAST1     (0x1 <<  2) }\textcolor{comment}{// (HDMA) Indicates that this source request is the last transfer of the buffer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05104}05104 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST1\_0                    (0x0 <<  2) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05105}05105 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST1\_1                    (0x1 <<  2) }\textcolor{comment}{// (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05106}05106 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DLAST1     (0x1 <<  3) }\textcolor{comment}{// (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05107}05107 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST1\_0                    (0x0 <<  3) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05108}05108 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST1\_1                    (0x1 <<  3) }\textcolor{comment}{// (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05109}05109 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SLAST2     (0x1 <<  4) }\textcolor{comment}{// (HDMA) Indicates that this source request is the last transfer of the buffer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05110}05110 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST2\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05111}05111 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST2\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05112}05112 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DLAST2     (0x1 <<  5) }\textcolor{comment}{// (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05113}05113 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST2\_0                    (0x0 <<  5) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05114}05114 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST2\_1                    (0x1 <<  5) }\textcolor{comment}{// (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05115}05115 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SLAST3     (0x1 <<  6) }\textcolor{comment}{// (HDMA) Indicates that this source request is the last transfer of the buffer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05116}05116 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST3\_0                    (0x0 <<  6) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05117}05117 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SLAST3\_1                    (0x1 <<  6) }\textcolor{comment}{// (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05118}05118 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DLAST3     (0x1 <<  7) }\textcolor{comment}{// (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05119}05119 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST3\_0                    (0x0 <<  7) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05120}05120 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DLAST3\_1                    (0x1 <<  7) }\textcolor{comment}{// (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05121}05121 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_EBCIER : (HDMA Offset: 0x18) Buffer Transfer Completed/Chained Buffer Transfer Completed/Access Error Interrupt Enable Register -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05122}05122 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC0       (0x1 <<  0) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05123}05123 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC1       (0x1 <<  1) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05124}05124 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC2       (0x1 <<  2) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05125}05125 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC3       (0x1 <<  3) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05126}05126 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC4       (0x1 <<  4) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05127}05127 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC5       (0x1 <<  5) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05128}05128 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC6       (0x1 <<  6) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05129}05129 \textcolor{preprocessor}{\#define AT91C\_HDMA\_BTC7       (0x1 <<  7) }\textcolor{comment}{// (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05130}05130 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC0      (0x1 <<  8) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05131}05131 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC1      (0x1 <<  9) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05132}05132 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC2      (0x1 << 10) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05133}05133 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC3      (0x1 << 11) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05134}05134 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC4      (0x1 << 12) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05135}05135 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC5      (0x1 << 13) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05136}05136 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC6      (0x1 << 14) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05137}05137 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CBTC7      (0x1 << 15) }\textcolor{comment}{// (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05138}05138 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR0       (0x1 << 16) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05139}05139 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR1       (0x1 << 17) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05140}05140 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR2       (0x1 << 18) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05141}05141 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR3       (0x1 << 19) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05142}05142 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR4       (0x1 << 20) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05143}05143 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR5       (0x1 << 21) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05144}05144 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR6       (0x1 << 22) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05145}05145 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ERR7       (0x1 << 23) }\textcolor{comment}{// (HDMA) Access HDMA\_Error Interrupt Enable/Disable/Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05146}05146 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_EBCIDR : (HDMA Offset: 0x1c)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05147}05147 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_EBCIMR : (HDMA Offset: 0x20)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05148}05148 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_EBCISR : (HDMA Offset: 0x24)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05149}05149 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CHER : (HDMA Offset: 0x28)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05150}05150 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA0       (0x1 <<  0) }\textcolor{comment}{// (HDMA) When set, channel 0 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05151}05151 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA0\_0                    (0x0) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05152}05152 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA0\_1                    (0x1) }\textcolor{comment}{// (HDMA) Channel 0 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05153}05153 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA1       (0x1 <<  1) }\textcolor{comment}{// (HDMA) When set, channel 1 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05154}05154 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA1\_0                    (0x0 <<  1) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05155}05155 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA1\_1                    (0x1 <<  1) }\textcolor{comment}{// (HDMA) Channel 1 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05156}05156 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA2       (0x1 <<  2) }\textcolor{comment}{// (HDMA) When set, channel 2 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05157}05157 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA2\_0                    (0x0 <<  2) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05158}05158 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA2\_1                    (0x1 <<  2) }\textcolor{comment}{// (HDMA) Channel 2 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05159}05159 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA3       (0x1 <<  3) }\textcolor{comment}{// (HDMA) When set, channel 3 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05160}05160 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA3\_0                    (0x0 <<  3) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05161}05161 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA3\_1                    (0x1 <<  3) }\textcolor{comment}{// (HDMA) Channel 3 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05162}05162 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA4       (0x1 <<  4) }\textcolor{comment}{// (HDMA) When set, channel 4 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05163}05163 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA4\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05164}05164 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA4\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Channel 4 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05165}05165 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA5       (0x1 <<  5) }\textcolor{comment}{// (HDMA) When set, channel 5 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05166}05166 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA5\_0                    (0x0 <<  5) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05167}05167 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA5\_1                    (0x1 <<  5) }\textcolor{comment}{// (HDMA) Channel 5 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05168}05168 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA6       (0x1 <<  6) }\textcolor{comment}{// (HDMA) When set, channel 6 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05169}05169 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA6\_0                    (0x0 <<  6) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05170}05170 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA6\_1                    (0x1 <<  6) }\textcolor{comment}{// (HDMA) Channel 6 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05171}05171 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ENA7       (0x1 <<  7) }\textcolor{comment}{// (HDMA) When set, channel 7 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05172}05172 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA7\_0                    (0x0 <<  7) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05173}05173 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_ENA7\_1                    (0x1 <<  7) }\textcolor{comment}{// (HDMA) Channel 7 enabled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05174}05174 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP0      (0x1 <<  8) }\textcolor{comment}{// (HDMA) When set, channel 0 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05175}05175 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP0\_0                    (0x0 <<  8) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05176}05176 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP0\_1                    (0x1 <<  8) }\textcolor{comment}{// (HDMA) Channel 0 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05177}05177 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP1      (0x1 <<  9) }\textcolor{comment}{// (HDMA) When set, channel 1 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05178}05178 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP1\_0                    (0x0 <<  9) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05179}05179 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP1\_1                    (0x1 <<  9) }\textcolor{comment}{// (HDMA) Channel 1 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05180}05180 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP2      (0x1 << 10) }\textcolor{comment}{// (HDMA) When set, channel 2 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05181}05181 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP2\_0                    (0x0 << 10) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05182}05182 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP2\_1                    (0x1 << 10) }\textcolor{comment}{// (HDMA) Channel 2 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05183}05183 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP3      (0x1 << 11) }\textcolor{comment}{// (HDMA) When set, channel 3 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05184}05184 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP3\_0                    (0x0 << 11) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05185}05185 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP3\_1                    (0x1 << 11) }\textcolor{comment}{// (HDMA) Channel 3 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05186}05186 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP4      (0x1 << 12) }\textcolor{comment}{// (HDMA) When set, channel 4 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05187}05187 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP4\_0                    (0x0 << 12) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05188}05188 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP4\_1                    (0x1 << 12) }\textcolor{comment}{// (HDMA) Channel 4 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05189}05189 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP5      (0x1 << 13) }\textcolor{comment}{// (HDMA) When set, channel 5 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05190}05190 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP5\_0                    (0x0 << 13) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05191}05191 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP5\_1                    (0x1 << 13) }\textcolor{comment}{// (HDMA) Channel 5 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05192}05192 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP6      (0x1 << 14) }\textcolor{comment}{// (HDMA) When set, channel 6 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05193}05193 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP6\_0                    (0x0 << 14) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05194}05194 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP6\_1                    (0x1 << 14) }\textcolor{comment}{// (HDMA) Channel 6 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05195}05195 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SUSP7      (0x1 << 15) }\textcolor{comment}{// (HDMA) When set, channel 7 freezed and its current context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05196}05196 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP7\_0                    (0x0 << 15) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05197}05197 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_SUSP7\_1                    (0x1 << 15) }\textcolor{comment}{// (HDMA) Channel 7 freezed.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05198}05198 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP0      (0x1 << 24) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 0 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05199}05199 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP0\_0                    (0x0 << 24) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05200}05200 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP0\_1                    (0x1 << 24) }\textcolor{comment}{// (HDMA) Resumes the channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05201}05201 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP1      (0x1 << 25) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 1 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05202}05202 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP1\_0                    (0x0 << 25) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05203}05203 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP1\_1                    (0x1 << 25) }\textcolor{comment}{// (HDMA) Resumes the channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05204}05204 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP2      (0x1 << 26) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 2 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05205}05205 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP2\_0                    (0x0 << 26) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05206}05206 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP2\_1                    (0x1 << 26) }\textcolor{comment}{// (HDMA) Resumes the channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05207}05207 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP3      (0x1 << 27) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 3 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05208}05208 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP3\_0                    (0x0 << 27) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05209}05209 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP3\_1                    (0x1 << 27) }\textcolor{comment}{// (HDMA) Resumes the channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05210}05210 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP4      (0x1 << 28) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 4 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05211}05211 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP4\_0                    (0x0 << 28) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05212}05212 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP4\_1                    (0x1 << 28) }\textcolor{comment}{// (HDMA) Resumes the channel 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05213}05213 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP5      (0x1 << 29) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 5 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05214}05214 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP5\_0                    (0x0 << 29) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05215}05215 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP5\_1                    (0x1 << 29) }\textcolor{comment}{// (HDMA) Resumes the channel 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05216}05216 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP6      (0x1 << 30) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 6 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05217}05217 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP6\_0                    (0x0 << 30) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05218}05218 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP6\_1                    (0x1 << 30) }\textcolor{comment}{// (HDMA) Resumes the channel 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05219}05219 \textcolor{preprocessor}{\#define AT91C\_HDMA\_KEEP7      (0x1 << 31) }\textcolor{comment}{// (HDMA) When set, it resumes the channel 7 from an automatic stall state.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05220}05220 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP7\_0                    (0x0 << 31) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05221}05221 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_KEEP7\_1                    (0x1 << 31) }\textcolor{comment}{// (HDMA) Resumes the channel 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05222}05222 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CHDR : (HDMA Offset: 0x2c)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05223}05223 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS0       (0x1 <<  0) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05224}05224 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS0\_0                    (0x0) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05225}05225 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS0\_1                    (0x1) }\textcolor{comment}{// (HDMA) Disables the channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05226}05226 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS1       (0x1 <<  1) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05227}05227 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS1\_0                    (0x0 <<  1) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05228}05228 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS1\_1                    (0x1 <<  1) }\textcolor{comment}{// (HDMA) Disables the channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05229}05229 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS2       (0x1 <<  2) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05230}05230 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS2\_0                    (0x0 <<  2) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05231}05231 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS2\_1                    (0x1 <<  2) }\textcolor{comment}{// (HDMA) Disables the channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05232}05232 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS3       (0x1 <<  3) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05233}05233 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS3\_0                    (0x0 <<  3) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05234}05234 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS3\_1                    (0x1 <<  3) }\textcolor{comment}{// (HDMA) Disables the channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05235}05235 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS4       (0x1 <<  4) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05236}05236 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS4\_0                    (0x0 <<  4) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05237}05237 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS4\_1                    (0x1 <<  4) }\textcolor{comment}{// (HDMA) Disables the channel 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05238}05238 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS5       (0x1 <<  5) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05239}05239 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS5\_0                    (0x0 <<  5) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05240}05240 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS5\_1                    (0x1 <<  5) }\textcolor{comment}{// (HDMA) Disables the channel 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05241}05241 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS6       (0x1 <<  6) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05242}05242 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS6\_0                    (0x0 <<  6) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05243}05243 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS6\_1                    (0x1 <<  6) }\textcolor{comment}{// (HDMA) Disables the channel 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05244}05244 \textcolor{preprocessor}{\#define AT91C\_HDMA\_DIS7       (0x1 <<  7) }\textcolor{comment}{// (HDMA) Write one to this field to disable the channel 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05245}05245 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS7\_0                    (0x0 <<  7) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05246}05246 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_DIS7\_1                    (0x1 <<  7) }\textcolor{comment}{// (HDMA) Disables the channel 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05247}05247 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES0       (0x1 <<  8) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 0 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05248}05248 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES0\_0                    (0x0 <<  8) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05249}05249 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES0\_1                    (0x1 <<  8) }\textcolor{comment}{// (HDMA) Resumes the channel 0.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05250}05250 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES1       (0x1 <<  9) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 1 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05251}05251 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES1\_0                    (0x0 <<  9) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05252}05252 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES1\_1                    (0x1 <<  9) }\textcolor{comment}{// (HDMA) Resumes the channel 1.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05253}05253 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES2       (0x1 << 10) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 2 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05254}05254 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES2\_0                    (0x0 << 10) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05255}05255 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES2\_1                    (0x1 << 10) }\textcolor{comment}{// (HDMA) Resumes the channel 2.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05256}05256 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES3       (0x1 << 11) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 3 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05257}05257 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES3\_0                    (0x0 << 11) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05258}05258 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES3\_1                    (0x1 << 11) }\textcolor{comment}{// (HDMA) Resumes the channel 3.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05259}05259 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES4       (0x1 << 12) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 4 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05260}05260 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES4\_0                    (0x0 << 12) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05261}05261 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES4\_1                    (0x1 << 12) }\textcolor{comment}{// (HDMA) Resumes the channel 4.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05262}05262 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES5       (0x1 << 13) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 5 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05263}05263 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES5\_0                    (0x0 << 13) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05264}05264 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES5\_1                    (0x1 << 13) }\textcolor{comment}{// (HDMA) Resumes the channel 5.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05265}05265 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES6       (0x1 << 14) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 6 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05266}05266 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES6\_0                    (0x0 << 14) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05267}05267 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES6\_1                    (0x1 << 14) }\textcolor{comment}{// (HDMA) Resumes the channel 6.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05268}05268 \textcolor{preprocessor}{\#define AT91C\_HDMA\_RES7       (0x1 << 15) }\textcolor{comment}{// (HDMA) Write one to this field to resume the channel 7 transfer restoring its context.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05269}05269 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES7\_0                    (0x0 << 15) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05270}05270 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_RES7\_1                    (0x1 << 15) }\textcolor{comment}{// (HDMA) Resumes the channel 7.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05271}05271 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_CHSR : (HDMA Offset: 0x30)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05272}05272 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT0      (0x1 << 16) }\textcolor{comment}{// (HDMA) When set, channel 0 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05273}05273 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT0\_0                    (0x0 << 16) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05274}05274 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT0\_1                    (0x1 << 16) }\textcolor{comment}{// (HDMA) Channel 0 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05275}05275 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT1      (0x1 << 17) }\textcolor{comment}{// (HDMA) When set, channel 1 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05276}05276 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT1\_0                    (0x0 << 17) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05277}05277 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT1\_1                    (0x1 << 17) }\textcolor{comment}{// (HDMA) Channel 1 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05278}05278 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT2      (0x1 << 18) }\textcolor{comment}{// (HDMA) When set, channel 2 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05279}05279 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT2\_0                    (0x0 << 18) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05280}05280 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT2\_1                    (0x1 << 18) }\textcolor{comment}{// (HDMA) Channel 2 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05281}05281 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT3      (0x1 << 19) }\textcolor{comment}{// (HDMA) When set, channel 3 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05282}05282 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT3\_0                    (0x0 << 19) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05283}05283 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT3\_1                    (0x1 << 19) }\textcolor{comment}{// (HDMA) Channel 3 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05284}05284 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT4      (0x1 << 20) }\textcolor{comment}{// (HDMA) When set, channel 4 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05285}05285 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT4\_0                    (0x0 << 20) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05286}05286 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT4\_1                    (0x1 << 20) }\textcolor{comment}{// (HDMA) Channel 4 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05287}05287 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT5      (0x1 << 21) }\textcolor{comment}{// (HDMA) When set, channel 5 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05288}05288 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT5\_0                    (0x0 << 21) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05289}05289 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT5\_1                    (0x1 << 21) }\textcolor{comment}{// (HDMA) Channel 5 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05290}05290 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT6      (0x1 << 22) }\textcolor{comment}{// (HDMA) When set, channel 6 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05291}05291 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT6\_0                    (0x0 << 22) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05292}05292 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT6\_1                    (0x1 << 22) }\textcolor{comment}{// (HDMA) Channel 6 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05293}05293 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EMPT7      (0x1 << 23) }\textcolor{comment}{// (HDMA) When set, channel 7 is empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05294}05294 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT7\_0                    (0x0 << 23) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05295}05295 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_EMPT7\_1                    (0x1 << 23) }\textcolor{comment}{// (HDMA) Channel 7 empty.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05296}05296 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL0      (0x1 << 24) }\textcolor{comment}{// (HDMA) When set, channel 0 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05297}05297 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL0\_0                    (0x0 << 24) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05298}05298 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL0\_1                    (0x1 << 24) }\textcolor{comment}{// (HDMA) Channel 0 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05299}05299 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL1      (0x1 << 25) }\textcolor{comment}{// (HDMA) When set, channel 1 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05300}05300 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL1\_0                    (0x0 << 25) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05301}05301 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL1\_1                    (0x1 << 25) }\textcolor{comment}{// (HDMA) Channel 1 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05302}05302 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL2      (0x1 << 26) }\textcolor{comment}{// (HDMA) When set, channel 2 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05303}05303 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL2\_0                    (0x0 << 26) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05304}05304 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL2\_1                    (0x1 << 26) }\textcolor{comment}{// (HDMA) Channel 2 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05305}05305 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL3      (0x1 << 27) }\textcolor{comment}{// (HDMA) When set, channel 3 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05306}05306 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL3\_0                    (0x0 << 27) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05307}05307 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL3\_1                    (0x1 << 27) }\textcolor{comment}{// (HDMA) Channel 3 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05308}05308 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL4      (0x1 << 28) }\textcolor{comment}{// (HDMA) When set, channel 4 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05309}05309 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL4\_0                    (0x0 << 28) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05310}05310 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL4\_1                    (0x1 << 28) }\textcolor{comment}{// (HDMA) Channel 4 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05311}05311 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL5      (0x1 << 29) }\textcolor{comment}{// (HDMA) When set, channel 5 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05312}05312 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL5\_0                    (0x0 << 29) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05313}05313 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL5\_1                    (0x1 << 29) }\textcolor{comment}{// (HDMA) Channel 5 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05314}05314 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL6      (0x1 << 30) }\textcolor{comment}{// (HDMA) When set, channel 6 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05315}05315 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL6\_0                    (0x0 << 30) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05316}05316 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL6\_1                    (0x1 << 30) }\textcolor{comment}{// (HDMA) Channel 6 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05317}05317 \textcolor{preprocessor}{\#define AT91C\_HDMA\_STAL7      (0x1 << 31) }\textcolor{comment}{// (HDMA) When set, channel 7 is stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05318}05318 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL7\_0                    (0x0 << 31) }\textcolor{comment}{// (HDMA) No effect.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05319}05319 \textcolor{preprocessor}{\#define     AT91C\_HDMA\_STAL7\_1                    (0x1 << 31) }\textcolor{comment}{// (HDMA) Channel 7 stalled.}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05320}05320 \textcolor{comment}{// -\/-\/-\/-\/-\/-\/-\/-\/ HDMA\_VER : (HDMA Offset: 0x1fc)  -\/-\/-\/-\/-\/-\/-\/-\/ }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05321}05321 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05322}05322 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05323}05323 \textcolor{comment}{//               REGISTER ADDRESS DEFINITION FOR AT91SAM3U4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05324}05324 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05325}05325 \textcolor{comment}{// ========== Register definition for SYS peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05326}05326 \textcolor{preprocessor}{\#define AT91C\_SYS\_GPBR  (AT91\_CAST(AT91\_REG *)  0x400E1290) }\textcolor{comment}{// (SYS) General Purpose Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05327}05327 \textcolor{comment}{// ========== Register definition for HSMC4\_CS0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05328}05328 \textcolor{preprocessor}{\#define AT91C\_CS0\_MODE  (AT91\_CAST(AT91\_REG *)  0x400E0080) }\textcolor{comment}{// (HSMC4\_CS0) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05329}05329 \textcolor{preprocessor}{\#define AT91C\_CS0\_PULSE (AT91\_CAST(AT91\_REG *)  0x400E0074) }\textcolor{comment}{// (HSMC4\_CS0) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05330}05330 \textcolor{preprocessor}{\#define AT91C\_CS0\_CYCLE (AT91\_CAST(AT91\_REG *)  0x400E0078) }\textcolor{comment}{// (HSMC4\_CS0) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05331}05331 \textcolor{preprocessor}{\#define AT91C\_CS0\_TIMINGS (AT91\_CAST(AT91\_REG *)    0x400E007C) }\textcolor{comment}{// (HSMC4\_CS0) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05332}05332 \textcolor{preprocessor}{\#define AT91C\_CS0\_SETUP (AT91\_CAST(AT91\_REG *)  0x400E0070) }\textcolor{comment}{// (HSMC4\_CS0) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05333}05333 \textcolor{comment}{// ========== Register definition for HSMC4\_CS1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05334}05334 \textcolor{preprocessor}{\#define AT91C\_CS1\_CYCLE (AT91\_CAST(AT91\_REG *)  0x400E008C) }\textcolor{comment}{// (HSMC4\_CS1) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05335}05335 \textcolor{preprocessor}{\#define AT91C\_CS1\_PULSE (AT91\_CAST(AT91\_REG *)  0x400E0088) }\textcolor{comment}{// (HSMC4\_CS1) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05336}05336 \textcolor{preprocessor}{\#define AT91C\_CS1\_MODE  (AT91\_CAST(AT91\_REG *)  0x400E0094) }\textcolor{comment}{// (HSMC4\_CS1) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05337}05337 \textcolor{preprocessor}{\#define AT91C\_CS1\_SETUP (AT91\_CAST(AT91\_REG *)  0x400E0084) }\textcolor{comment}{// (HSMC4\_CS1) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05338}05338 \textcolor{preprocessor}{\#define AT91C\_CS1\_TIMINGS (AT91\_CAST(AT91\_REG *)    0x400E0090) }\textcolor{comment}{// (HSMC4\_CS1) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05339}05339 \textcolor{comment}{// ========== Register definition for HSMC4\_CS2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05340}05340 \textcolor{preprocessor}{\#define AT91C\_CS2\_PULSE (AT91\_CAST(AT91\_REG *)  0x400E009C) }\textcolor{comment}{// (HSMC4\_CS2) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05341}05341 \textcolor{preprocessor}{\#define AT91C\_CS2\_TIMINGS (AT91\_CAST(AT91\_REG *)    0x400E00A4) }\textcolor{comment}{// (HSMC4\_CS2) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05342}05342 \textcolor{preprocessor}{\#define AT91C\_CS2\_CYCLE (AT91\_CAST(AT91\_REG *)  0x400E00A0) }\textcolor{comment}{// (HSMC4\_CS2) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05343}05343 \textcolor{preprocessor}{\#define AT91C\_CS2\_MODE  (AT91\_CAST(AT91\_REG *)  0x400E00A8) }\textcolor{comment}{// (HSMC4\_CS2) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05344}05344 \textcolor{preprocessor}{\#define AT91C\_CS2\_SETUP (AT91\_CAST(AT91\_REG *)  0x400E0098) }\textcolor{comment}{// (HSMC4\_CS2) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05345}05345 \textcolor{comment}{// ========== Register definition for HSMC4\_CS3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05346}05346 \textcolor{preprocessor}{\#define AT91C\_CS3\_MODE  (AT91\_CAST(AT91\_REG *)  0x400E00BC) }\textcolor{comment}{// (HSMC4\_CS3) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05347}05347 \textcolor{preprocessor}{\#define AT91C\_CS3\_TIMINGS (AT91\_CAST(AT91\_REG *)    0x400E00B8) }\textcolor{comment}{// (HSMC4\_CS3) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05348}05348 \textcolor{preprocessor}{\#define AT91C\_CS3\_SETUP (AT91\_CAST(AT91\_REG *)  0x400E00AC) }\textcolor{comment}{// (HSMC4\_CS3) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05349}05349 \textcolor{preprocessor}{\#define AT91C\_CS3\_CYCLE (AT91\_CAST(AT91\_REG *)  0x400E00B4) }\textcolor{comment}{// (HSMC4\_CS3) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05350}05350 \textcolor{preprocessor}{\#define AT91C\_CS3\_PULSE (AT91\_CAST(AT91\_REG *)  0x400E00B0) }\textcolor{comment}{// (HSMC4\_CS3) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05351}05351 \textcolor{comment}{// ========== Register definition for HSMC4\_NFC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05352}05352 \textcolor{preprocessor}{\#define AT91C\_NFC\_MODE  (AT91\_CAST(AT91\_REG *)  0x400E010C) }\textcolor{comment}{// (HSMC4\_NFC) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05353}05353 \textcolor{preprocessor}{\#define AT91C\_NFC\_CYCLE (AT91\_CAST(AT91\_REG *)  0x400E0104) }\textcolor{comment}{// (HSMC4\_NFC) Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05354}05354 \textcolor{preprocessor}{\#define AT91C\_NFC\_PULSE (AT91\_CAST(AT91\_REG *)  0x400E0100) }\textcolor{comment}{// (HSMC4\_NFC) Pulse Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05355}05355 \textcolor{preprocessor}{\#define AT91C\_NFC\_SETUP (AT91\_CAST(AT91\_REG *)  0x400E00FC) }\textcolor{comment}{// (HSMC4\_NFC) Setup Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05356}05356 \textcolor{preprocessor}{\#define AT91C\_NFC\_TIMINGS (AT91\_CAST(AT91\_REG *)    0x400E0108) }\textcolor{comment}{// (HSMC4\_NFC) Timmings Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05357}05357 \textcolor{comment}{// ========== Register definition for HSMC4 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05358}05358 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_IPNAME1 (AT91\_CAST(AT91\_REG *)  0x400E01F0) }\textcolor{comment}{// (HSMC4) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05359}05359 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR6 (AT91\_CAST(AT91\_REG *)   0x400E0048) }\textcolor{comment}{// (HSMC4) ECC Parity register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05360}05360 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ADDRSIZE (AT91\_CAST(AT91\_REG *)     0x400E01EC) }\textcolor{comment}{// (HSMC4) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05361}05361 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR11 (AT91\_CAST(AT91\_REG *)  0x400E005C) }\textcolor{comment}{// (HSMC4) ECC Parity register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05362}05362 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_SR  (AT91\_CAST(AT91\_REG *)  0x400E0008) }\textcolor{comment}{// (HSMC4) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05363}05363 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_IMR (AT91\_CAST(AT91\_REG *)  0x400E0014) }\textcolor{comment}{// (HSMC4) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05364}05364 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WPSR (AT91\_CAST(AT91\_REG *)     0x400E01E8) }\textcolor{comment}{// (HSMC4) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05365}05365 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_BANK (AT91\_CAST(AT91\_REG *)     0x400E001C) }\textcolor{comment}{// (HSMC4) Bank Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05366}05366 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR8 (AT91\_CAST(AT91\_REG *)   0x400E0050) }\textcolor{comment}{// (HSMC4) ECC Parity register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05367}05367 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_WPCR (AT91\_CAST(AT91\_REG *)     0x400E01E4) }\textcolor{comment}{// (HSMC4) Write Protection Control register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05368}05368 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR2 (AT91\_CAST(AT91\_REG *)   0x400E0038) }\textcolor{comment}{// (HSMC4) ECC Parity register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05369}05369 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR1 (AT91\_CAST(AT91\_REG *)   0x400E0030) }\textcolor{comment}{// (HSMC4) ECC Parity register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05370}05370 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCSR2 (AT91\_CAST(AT91\_REG *)   0x400E0034) }\textcolor{comment}{// (HSMC4) ECC Status register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05371}05371 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_OCMS (AT91\_CAST(AT91\_REG *)     0x400E0110) }\textcolor{comment}{// (HSMC4) OCMS MODE register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05372}05372 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR9 (AT91\_CAST(AT91\_REG *)   0x400E0054) }\textcolor{comment}{// (HSMC4) ECC Parity register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05373}05373 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_DUMMY (AT91\_CAST(AT91\_REG *)    0x400E0200) }\textcolor{comment}{// (HSMC4) This rtegister was created only ti have AHB constants}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05374}05374 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR5 (AT91\_CAST(AT91\_REG *)   0x400E0044) }\textcolor{comment}{// (HSMC4) ECC Parity register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05375}05375 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCCR (AT91\_CAST(AT91\_REG *)    0x400E0020) }\textcolor{comment}{// (HSMC4) ECC reset register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05376}05376 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_KEY2 (AT91\_CAST(AT91\_REG *)     0x400E0118) }\textcolor{comment}{// (HSMC4) KEY2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05377}05377 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_IER (AT91\_CAST(AT91\_REG *)  0x400E000C) }\textcolor{comment}{// (HSMC4) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05378}05378 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCSR1 (AT91\_CAST(AT91\_REG *)   0x400E0028) }\textcolor{comment}{// (HSMC4) ECC Status register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05379}05379 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_IDR (AT91\_CAST(AT91\_REG *)  0x400E0010) }\textcolor{comment}{// (HSMC4) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05380}05380 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR0 (AT91\_CAST(AT91\_REG *)   0x400E002C) }\textcolor{comment}{// (HSMC4) ECC Parity register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05381}05381 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_FEATURES (AT91\_CAST(AT91\_REG *)     0x400E01F8) }\textcolor{comment}{// (HSMC4) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05382}05382 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR7 (AT91\_CAST(AT91\_REG *)   0x400E004C) }\textcolor{comment}{// (HSMC4) ECC Parity register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05383}05383 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR12 (AT91\_CAST(AT91\_REG *)  0x400E0060) }\textcolor{comment}{// (HSMC4) ECC Parity register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05384}05384 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR10 (AT91\_CAST(AT91\_REG *)  0x400E0058) }\textcolor{comment}{// (HSMC4) ECC Parity register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05385}05385 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_KEY1 (AT91\_CAST(AT91\_REG *)     0x400E0114) }\textcolor{comment}{// (HSMC4) KEY1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05386}05386 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_VER (AT91\_CAST(AT91\_REG *)  0x400E01FC) }\textcolor{comment}{// (HSMC4) HSMC4 Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05387}05387 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_Eccpr15 (AT91\_CAST(AT91\_REG *)  0x400E006C) }\textcolor{comment}{// (HSMC4) ECC Parity register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05388}05388 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR4 (AT91\_CAST(AT91\_REG *)   0x400E0040) }\textcolor{comment}{// (HSMC4) ECC Parity register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05389}05389 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_IPNAME2 (AT91\_CAST(AT91\_REG *)  0x400E01F4) }\textcolor{comment}{// (HSMC4) Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05390}05390 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCCMD (AT91\_CAST(AT91\_REG *)   0x400E0024) }\textcolor{comment}{// (HSMC4) ECC Page size register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05391}05391 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ADDR (AT91\_CAST(AT91\_REG *)     0x400E0018) }\textcolor{comment}{// (HSMC4) Address Cycle Zero Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05392}05392 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR3 (AT91\_CAST(AT91\_REG *)   0x400E003C) }\textcolor{comment}{// (HSMC4) ECC Parity register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05393}05393 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CFG (AT91\_CAST(AT91\_REG *)  0x400E0000) }\textcolor{comment}{// (HSMC4) Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05394}05394 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_CTRL (AT91\_CAST(AT91\_REG *)     0x400E0004) }\textcolor{comment}{// (HSMC4) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05395}05395 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR13 (AT91\_CAST(AT91\_REG *)  0x400E0064) }\textcolor{comment}{// (HSMC4) ECC Parity register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05396}05396 \textcolor{preprocessor}{\#define AT91C\_HSMC4\_ECCPR14 (AT91\_CAST(AT91\_REG *)  0x400E0068) }\textcolor{comment}{// (HSMC4) ECC Parity register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05397}05397 \textcolor{comment}{// ========== Register definition for MATRIX peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05398}05398 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR2  (AT91\_CAST(AT91\_REG *)   0x400E0318) }\textcolor{comment}{// (MATRIX)  Special Function Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05399}05399 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR3  (AT91\_CAST(AT91\_REG *)   0x400E031C) }\textcolor{comment}{// (MATRIX)  Special Function Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05400}05400 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG8 (AT91\_CAST(AT91\_REG *)   0x400E0260) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05401}05401 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG2 (AT91\_CAST(AT91\_REG *)   0x400E0208) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05402}05402 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG7 (AT91\_CAST(AT91\_REG *)   0x400E021C) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05403}05403 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG3 (AT91\_CAST(AT91\_REG *)   0x400E024C) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05404}05404 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG0 (AT91\_CAST(AT91\_REG *)   0x400E0240) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05405}05405 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR12 (AT91\_CAST(AT91\_REG *)   0x400E0340) }\textcolor{comment}{// (MATRIX)  Special Function Register 12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05406}05406 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG1 (AT91\_CAST(AT91\_REG *)   0x400E0244) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05407}05407 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR8  (AT91\_CAST(AT91\_REG *)   0x400E0330) }\textcolor{comment}{// (MATRIX)  Special Function Register 8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05408}05408 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_VER (AT91\_CAST(AT91\_REG *)     0x400E03FC) }\textcolor{comment}{// (MATRIX) HMATRIX2 VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05409}05409 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR13 (AT91\_CAST(AT91\_REG *)   0x400E0344) }\textcolor{comment}{// (MATRIX)  Special Function Register 13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05410}05410 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR5  (AT91\_CAST(AT91\_REG *)   0x400E0324) }\textcolor{comment}{// (MATRIX)  Special Function Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05411}05411 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG0 (AT91\_CAST(AT91\_REG *)   0x400E0200) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 0 : ARM I and D}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05412}05412 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG6 (AT91\_CAST(AT91\_REG *)   0x400E0258) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05413}05413 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR14 (AT91\_CAST(AT91\_REG *)   0x400E0348) }\textcolor{comment}{// (MATRIX)  Special Function Register 14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05414}05414 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR1  (AT91\_CAST(AT91\_REG *)   0x400E0314) }\textcolor{comment}{// (MATRIX)  Special Function Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05415}05415 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR15 (AT91\_CAST(AT91\_REG *)   0x400E034C) }\textcolor{comment}{// (MATRIX)  Special Function Register 15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05416}05416 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR6  (AT91\_CAST(AT91\_REG *)   0x400E0328) }\textcolor{comment}{// (MATRIX)  Special Function Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05417}05417 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR11 (AT91\_CAST(AT91\_REG *)   0x400E033C) }\textcolor{comment}{// (MATRIX)  Special Function Register 11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05418}05418 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_IPNAME2 (AT91\_CAST(AT91\_REG *)     0x400E03F4) }\textcolor{comment}{// (MATRIX) HMATRIX2 IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05419}05419 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_ADDRSIZE (AT91\_CAST(AT91\_REG *)    0x400E03EC) }\textcolor{comment}{// (MATRIX) HMATRIX2 ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05420}05420 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG5 (AT91\_CAST(AT91\_REG *)   0x400E0214) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05421}05421 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR9  (AT91\_CAST(AT91\_REG *)   0x400E0334) }\textcolor{comment}{// (MATRIX)  Special Function Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05422}05422 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG3 (AT91\_CAST(AT91\_REG *)   0x400E020C) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05423}05423 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG4 (AT91\_CAST(AT91\_REG *)   0x400E0250) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05424}05424 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG1 (AT91\_CAST(AT91\_REG *)   0x400E0204) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 1 : ARM S}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05425}05425 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG7 (AT91\_CAST(AT91\_REG *)   0x400E025C) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05426}05426 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR10 (AT91\_CAST(AT91\_REG *)   0x400E0338) }\textcolor{comment}{// (MATRIX)  Special Function Register 10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05427}05427 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG2 (AT91\_CAST(AT91\_REG *)   0x400E0248) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05428}05428 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR7  (AT91\_CAST(AT91\_REG *)   0x400E032C) }\textcolor{comment}{// (MATRIX)  Special Function Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05429}05429 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_IPNAME1 (AT91\_CAST(AT91\_REG *)     0x400E03F0) }\textcolor{comment}{// (MATRIX) HMATRIX2 IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05430}05430 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG4 (AT91\_CAST(AT91\_REG *)   0x400E0210) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05431}05431 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR0  (AT91\_CAST(AT91\_REG *)   0x400E0310) }\textcolor{comment}{// (MATRIX)  Special Function Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05432}05432 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_FEATURES (AT91\_CAST(AT91\_REG *)    0x400E03F8) }\textcolor{comment}{// (MATRIX) HMATRIX2 FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05433}05433 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG5 (AT91\_CAST(AT91\_REG *)   0x400E0254) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05434}05434 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_MCFG6 (AT91\_CAST(AT91\_REG *)   0x400E0218) }\textcolor{comment}{// (MATRIX)  Master Configuration Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05435}05435 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SCFG9 (AT91\_CAST(AT91\_REG *)   0x400E0264) }\textcolor{comment}{// (MATRIX)  Slave Configuration Register 9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05436}05436 \textcolor{preprocessor}{\#define AT91C\_MATRIX\_SFR4  (AT91\_CAST(AT91\_REG *)   0x400E0320) }\textcolor{comment}{// (MATRIX)  Special Function Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05437}05437 \textcolor{comment}{// ========== Register definition for NVIC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05438}05438 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MMAR (AT91\_CAST(AT91\_REG *)  0xE000ED34) }\textcolor{comment}{// (NVIC) Mem Manage Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05439}05439 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STIR (AT91\_CAST(AT91\_REG *)  0xE000EF00) }\textcolor{comment}{// (NVIC) Software Trigger Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05440}05440 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MMFR2 (AT91\_CAST(AT91\_REG *)     0xE000ED58) }\textcolor{comment}{// (NVIC) Memory Model Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05441}05441 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CPUID (AT91\_CAST(AT91\_REG *)     0xE000ED00) }\textcolor{comment}{// (NVIC) CPUID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05442}05442 \textcolor{preprocessor}{\#define AT91C\_NVIC\_DFSR (AT91\_CAST(AT91\_REG *)  0xE000ED30) }\textcolor{comment}{// (NVIC) Debug Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05443}05443 \textcolor{preprocessor}{\#define AT91C\_NVIC\_HAND4PR (AT91\_CAST(AT91\_REG *)   0xE000ED18) }\textcolor{comment}{// (NVIC) System Handlers 4-\/7 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05444}05444 \textcolor{preprocessor}{\#define AT91C\_NVIC\_HFSR (AT91\_CAST(AT91\_REG *)  0xE000ED2C) }\textcolor{comment}{// (NVIC) Hard Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05445}05445 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID6 (AT91\_CAST(AT91\_REG *)  0xE000EFD8) }\textcolor{comment}{// (NVIC) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05446}05446 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PFR0 (AT91\_CAST(AT91\_REG *)  0xE000ED40) }\textcolor{comment}{// (NVIC) Processor Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05447}05447 \textcolor{preprocessor}{\#define AT91C\_NVIC\_VTOFFR (AT91\_CAST(AT91\_REG *)    0xE000ED08) }\textcolor{comment}{// (NVIC) Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05448}05448 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISPR (AT91\_CAST(AT91\_REG *)  0xE000E200) }\textcolor{comment}{// (NVIC) Set Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05449}05449 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID0 (AT91\_CAST(AT91\_REG *)  0xE000EFE0) }\textcolor{comment}{// (NVIC) Peripheral identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05450}05450 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID7 (AT91\_CAST(AT91\_REG *)  0xE000EFDC) }\textcolor{comment}{// (NVIC) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05451}05451 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKRVR (AT91\_CAST(AT91\_REG *)  0xE000E014) }\textcolor{comment}{// (NVIC) SysTick Reload Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05452}05452 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID2 (AT91\_CAST(AT91\_REG *)  0xE000EFE8) }\textcolor{comment}{// (NVIC) Peripheral identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05453}05453 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISAR0 (AT91\_CAST(AT91\_REG *)     0xE000ED60) }\textcolor{comment}{// (NVIC) ISA Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05454}05454 \textcolor{preprocessor}{\#define AT91C\_NVIC\_SCR  (AT91\_CAST(AT91\_REG *)  0xE000ED10) }\textcolor{comment}{// (NVIC) System Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05455}05455 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID4 (AT91\_CAST(AT91\_REG *)  0xE000EFD0) }\textcolor{comment}{// (NVIC) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05456}05456 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISAR2 (AT91\_CAST(AT91\_REG *)     0xE000ED68) }\textcolor{comment}{// (NVIC) ISA Feature register2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05457}05457 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISER (AT91\_CAST(AT91\_REG *)  0xE000E100) }\textcolor{comment}{// (NVIC) Set Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05458}05458 \textcolor{preprocessor}{\#define AT91C\_NVIC\_IPR  (AT91\_CAST(AT91\_REG *)  0xE000E400) }\textcolor{comment}{// (NVIC) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05459}05459 \textcolor{preprocessor}{\#define AT91C\_NVIC\_AIRCR (AT91\_CAST(AT91\_REG *)     0xE000ED0C) }\textcolor{comment}{// (NVIC) Application Interrupt/Reset Control Reg}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05460}05460 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CID2 (AT91\_CAST(AT91\_REG *)  0xE000EFF8) }\textcolor{comment}{// (NVIC) Component identification register b23:16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05461}05461 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ICPR (AT91\_CAST(AT91\_REG *)  0xE000E280) }\textcolor{comment}{// (NVIC) Clear Pending Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05462}05462 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CID3 (AT91\_CAST(AT91\_REG *)  0xE000EFFC) }\textcolor{comment}{// (NVIC) Component identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05463}05463 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CFSR (AT91\_CAST(AT91\_REG *)  0xE000ED28) }\textcolor{comment}{// (NVIC) Configurable Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05464}05464 \textcolor{preprocessor}{\#define AT91C\_NVIC\_AFR0 (AT91\_CAST(AT91\_REG *)  0xE000ED4C) }\textcolor{comment}{// (NVIC) Auxiliary Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05465}05465 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ICSR (AT91\_CAST(AT91\_REG *)  0xE000ED04) }\textcolor{comment}{// (NVIC) Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05466}05466 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CCR  (AT91\_CAST(AT91\_REG *)  0xE000ED14) }\textcolor{comment}{// (NVIC) Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05467}05467 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CID0 (AT91\_CAST(AT91\_REG *)  0xE000EFF0) }\textcolor{comment}{// (NVIC) Component identification register b7:0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05468}05468 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISAR1 (AT91\_CAST(AT91\_REG *)     0xE000ED64) }\textcolor{comment}{// (NVIC) ISA Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05469}05469 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCVR (AT91\_CAST(AT91\_REG *)  0xE000E018) }\textcolor{comment}{// (NVIC) SysTick Current Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05470}05470 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCSR (AT91\_CAST(AT91\_REG *)  0xE000E010) }\textcolor{comment}{// (NVIC) SysTick Control and Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05471}05471 \textcolor{preprocessor}{\#define AT91C\_NVIC\_CID1 (AT91\_CAST(AT91\_REG *)  0xE000EFF4) }\textcolor{comment}{// (NVIC) Component identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05472}05472 \textcolor{preprocessor}{\#define AT91C\_NVIC\_DFR0 (AT91\_CAST(AT91\_REG *)  0xE000ED48) }\textcolor{comment}{// (NVIC) Debug Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05473}05473 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MMFR3 (AT91\_CAST(AT91\_REG *)     0xE000ED5C) }\textcolor{comment}{// (NVIC) Memory Model Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05474}05474 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MMFR0 (AT91\_CAST(AT91\_REG *)     0xE000ED50) }\textcolor{comment}{// (NVIC) Memory Model Feature register0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05475}05475 \textcolor{preprocessor}{\#define AT91C\_NVIC\_STICKCALVR (AT91\_CAST(AT91\_REG *)    0xE000E01C) }\textcolor{comment}{// (NVIC) SysTick Calibration Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05476}05476 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID1 (AT91\_CAST(AT91\_REG *)  0xE000EFE4) }\textcolor{comment}{// (NVIC) Peripheral identification register b15:8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05477}05477 \textcolor{preprocessor}{\#define AT91C\_NVIC\_HAND12PR (AT91\_CAST(AT91\_REG *)  0xE000ED20) }\textcolor{comment}{// (NVIC) System Handlers 12-\/15 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05478}05478 \textcolor{preprocessor}{\#define AT91C\_NVIC\_MMFR1 (AT91\_CAST(AT91\_REG *)     0xE000ED54) }\textcolor{comment}{// (NVIC) Memory Model Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05479}05479 \textcolor{preprocessor}{\#define AT91C\_NVIC\_AFSR (AT91\_CAST(AT91\_REG *)  0xE000ED3C) }\textcolor{comment}{// (NVIC) Auxiliary Fault Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05480}05480 \textcolor{preprocessor}{\#define AT91C\_NVIC\_HANDCSR (AT91\_CAST(AT91\_REG *)   0xE000ED24) }\textcolor{comment}{// (NVIC) System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05481}05481 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISAR4 (AT91\_CAST(AT91\_REG *)     0xE000ED70) }\textcolor{comment}{// (NVIC) ISA Feature register4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05482}05482 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ABR  (AT91\_CAST(AT91\_REG *)  0xE000E300) }\textcolor{comment}{// (NVIC) Active Bit Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05483}05483 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PFR1 (AT91\_CAST(AT91\_REG *)  0xE000ED44) }\textcolor{comment}{// (NVIC) Processor Feature register1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05484}05484 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID5 (AT91\_CAST(AT91\_REG *)  0xE000EFD4) }\textcolor{comment}{// (NVIC) Peripheral identification register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05485}05485 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ICTR (AT91\_CAST(AT91\_REG *)  0xE000E004) }\textcolor{comment}{// (NVIC) Interrupt Control Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05486}05486 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ICER (AT91\_CAST(AT91\_REG *)  0xE000E180) }\textcolor{comment}{// (NVIC) Clear enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05487}05487 \textcolor{preprocessor}{\#define AT91C\_NVIC\_PID3 (AT91\_CAST(AT91\_REG *)  0xE000EFEC) }\textcolor{comment}{// (NVIC) Peripheral identification register b31:24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05488}05488 \textcolor{preprocessor}{\#define AT91C\_NVIC\_ISAR3 (AT91\_CAST(AT91\_REG *)     0xE000ED6C) }\textcolor{comment}{// (NVIC) ISA Feature register3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05489}05489 \textcolor{preprocessor}{\#define AT91C\_NVIC\_HAND8PR (AT91\_CAST(AT91\_REG *)   0xE000ED1C) }\textcolor{comment}{// (NVIC) System Handlers 8-\/11 Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05490}05490 \textcolor{preprocessor}{\#define AT91C\_NVIC\_BFAR (AT91\_CAST(AT91\_REG *)  0xE000ED38) }\textcolor{comment}{// (NVIC) Bus Fault Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05491}05491 \textcolor{comment}{// ========== Register definition for MPU peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05492}05492 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG\_BASE\_ADDR3 (AT91\_CAST(AT91\_REG *)     0xE000EDB4) }\textcolor{comment}{// (MPU) MPU Region Base Address Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05493}05493 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG\_NB (AT91\_CAST(AT91\_REG *)     0xE000ED98) }\textcolor{comment}{// (MPU) MPU Region Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05494}05494 \textcolor{preprocessor}{\#define AT91C\_MPU\_ATTR\_SIZE1 (AT91\_CAST(AT91\_REG *)     0xE000EDA8) }\textcolor{comment}{// (MPU) MPU  Attribute and Size Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05495}05495 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG\_BASE\_ADDR1 (AT91\_CAST(AT91\_REG *)     0xE000EDA4) }\textcolor{comment}{// (MPU) MPU Region Base Address Register alias 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05496}05496 \textcolor{preprocessor}{\#define AT91C\_MPU\_ATTR\_SIZE3 (AT91\_CAST(AT91\_REG *)     0xE000EDB8) }\textcolor{comment}{// (MPU) MPU  Attribute and Size Register alias 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05497}05497 \textcolor{preprocessor}{\#define AT91C\_MPU\_CTRL  (AT91\_CAST(AT91\_REG *)  0xE000ED94) }\textcolor{comment}{// (MPU) MPU Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05498}05498 \textcolor{preprocessor}{\#define AT91C\_MPU\_ATTR\_SIZE2 (AT91\_CAST(AT91\_REG *)     0xE000EDB0) }\textcolor{comment}{// (MPU) MPU  Attribute and Size Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05499}05499 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG\_BASE\_ADDR (AT91\_CAST(AT91\_REG *)  0xE000ED9C) }\textcolor{comment}{// (MPU) MPU Region Base Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05500}05500 \textcolor{preprocessor}{\#define AT91C\_MPU\_REG\_BASE\_ADDR2 (AT91\_CAST(AT91\_REG *)     0xE000EDAC) }\textcolor{comment}{// (MPU) MPU Region Base Address Register alias 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05501}05501 \textcolor{preprocessor}{\#define AT91C\_MPU\_ATTR\_SIZE (AT91\_CAST(AT91\_REG *)  0xE000EDA0) }\textcolor{comment}{// (MPU) MPU  Attribute and Size Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05502}05502 \textcolor{preprocessor}{\#define AT91C\_MPU\_TYPE  (AT91\_CAST(AT91\_REG *)  0xE000ED90) }\textcolor{comment}{// (MPU) MPU Type Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05503}05503 \textcolor{comment}{// ========== Register definition for CM3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05504}05504 \textcolor{preprocessor}{\#define AT91C\_CM3\_SHCSR (AT91\_CAST(AT91\_REG *)  0xE000ED24) }\textcolor{comment}{// (CM3) System Handler Control and State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05505}05505 \textcolor{preprocessor}{\#define AT91C\_CM3\_CCR   (AT91\_CAST(AT91\_REG *)  0xE000ED14) }\textcolor{comment}{// (CM3) Configuration Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05506}05506 \textcolor{preprocessor}{\#define AT91C\_CM3\_ICSR  (AT91\_CAST(AT91\_REG *)  0xE000ED04) }\textcolor{comment}{// (CM3) Interrupt Control State Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05507}05507 \textcolor{preprocessor}{\#define AT91C\_CM3\_CPUID (AT91\_CAST(AT91\_REG *)  0xE000ED00) }\textcolor{comment}{// (CM3) CPU ID Base Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05508}05508 \textcolor{preprocessor}{\#define AT91C\_CM3\_SCR   (AT91\_CAST(AT91\_REG *)  0xE000ED10) }\textcolor{comment}{// (CM3) System Controller Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05509}05509 \textcolor{preprocessor}{\#define AT91C\_CM3\_AIRCR (AT91\_CAST(AT91\_REG *)  0xE000ED0C) }\textcolor{comment}{// (CM3) Application Interrupt and Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05510}05510 \textcolor{preprocessor}{\#define AT91C\_CM3\_SHPR  (AT91\_CAST(AT91\_REG *)  0xE000ED18) }\textcolor{comment}{// (CM3) System Handler Priority Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05511}05511 \textcolor{preprocessor}{\#define AT91C\_CM3\_VTOR  (AT91\_CAST(AT91\_REG *)  0xE000ED08) }\textcolor{comment}{// (CM3) Vector Table Offset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05512}05512 \textcolor{comment}{// ========== Register definition for PDC\_DBGU peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05513}05513 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TPR  (AT91\_CAST(AT91\_REG *)  0x400E0708) }\textcolor{comment}{// (PDC\_DBGU) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05514}05514 \textcolor{preprocessor}{\#define AT91C\_DBGU\_PTCR (AT91\_CAST(AT91\_REG *)  0x400E0720) }\textcolor{comment}{// (PDC\_DBGU) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05515}05515 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TNCR (AT91\_CAST(AT91\_REG *)  0x400E071C) }\textcolor{comment}{// (PDC\_DBGU) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05516}05516 \textcolor{preprocessor}{\#define AT91C\_DBGU\_PTSR (AT91\_CAST(AT91\_REG *)  0x400E0724) }\textcolor{comment}{// (PDC\_DBGU) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05517}05517 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RNCR (AT91\_CAST(AT91\_REG *)  0x400E0714) }\textcolor{comment}{// (PDC\_DBGU) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05518}05518 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RPR  (AT91\_CAST(AT91\_REG *)  0x400E0700) }\textcolor{comment}{// (PDC\_DBGU) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05519}05519 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TCR  (AT91\_CAST(AT91\_REG *)  0x400E070C) }\textcolor{comment}{// (PDC\_DBGU) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05520}05520 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RNPR (AT91\_CAST(AT91\_REG *)  0x400E0710) }\textcolor{comment}{// (PDC\_DBGU) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05521}05521 \textcolor{preprocessor}{\#define AT91C\_DBGU\_TNPR (AT91\_CAST(AT91\_REG *)  0x400E0718) }\textcolor{comment}{// (PDC\_DBGU) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05522}05522 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RCR  (AT91\_CAST(AT91\_REG *)  0x400E0704) }\textcolor{comment}{// (PDC\_DBGU) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05523}05523 \textcolor{comment}{// ========== Register definition for DBGU peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05524}05524 \textcolor{preprocessor}{\#define AT91C\_DBGU\_CR   (AT91\_CAST(AT91\_REG *)  0x400E0600) }\textcolor{comment}{// (DBGU) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05525}05525 \textcolor{preprocessor}{\#define AT91C\_DBGU\_IDR  (AT91\_CAST(AT91\_REG *)  0x400E060C) }\textcolor{comment}{// (DBGU) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05526}05526 \textcolor{preprocessor}{\#define AT91C\_DBGU\_CIDR (AT91\_CAST(AT91\_REG *)  0x400E0740) }\textcolor{comment}{// (DBGU) Chip ID Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05527}05527 \textcolor{preprocessor}{\#define AT91C\_DBGU\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400E06F4) }\textcolor{comment}{// (DBGU) DBGU IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05528}05528 \textcolor{preprocessor}{\#define AT91C\_DBGU\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400E06F8) }\textcolor{comment}{// (DBGU) DBGU FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05529}05529 \textcolor{preprocessor}{\#define AT91C\_DBGU\_FNTR (AT91\_CAST(AT91\_REG *)  0x400E0648) }\textcolor{comment}{// (DBGU) Force NTRST Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05530}05530 \textcolor{preprocessor}{\#define AT91C\_DBGU\_RHR  (AT91\_CAST(AT91\_REG *)  0x400E0618) }\textcolor{comment}{// (DBGU) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05531}05531 \textcolor{preprocessor}{\#define AT91C\_DBGU\_THR  (AT91\_CAST(AT91\_REG *)  0x400E061C) }\textcolor{comment}{// (DBGU) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05532}05532 \textcolor{preprocessor}{\#define AT91C\_DBGU\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400E06EC) }\textcolor{comment}{// (DBGU) DBGU ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05533}05533 \textcolor{preprocessor}{\#define AT91C\_DBGU\_MR   (AT91\_CAST(AT91\_REG *)  0x400E0604) }\textcolor{comment}{// (DBGU) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05534}05534 \textcolor{preprocessor}{\#define AT91C\_DBGU\_IER  (AT91\_CAST(AT91\_REG *)  0x400E0608) }\textcolor{comment}{// (DBGU) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05535}05535 \textcolor{preprocessor}{\#define AT91C\_DBGU\_BRGR (AT91\_CAST(AT91\_REG *)  0x400E0620) }\textcolor{comment}{// (DBGU) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05536}05536 \textcolor{preprocessor}{\#define AT91C\_DBGU\_CSR  (AT91\_CAST(AT91\_REG *)  0x400E0614) }\textcolor{comment}{// (DBGU) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05537}05537 \textcolor{preprocessor}{\#define AT91C\_DBGU\_VER  (AT91\_CAST(AT91\_REG *)  0x400E06FC) }\textcolor{comment}{// (DBGU) DBGU VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05538}05538 \textcolor{preprocessor}{\#define AT91C\_DBGU\_IMR  (AT91\_CAST(AT91\_REG *)  0x400E0610) }\textcolor{comment}{// (DBGU) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05539}05539 \textcolor{preprocessor}{\#define AT91C\_DBGU\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400E06F0) }\textcolor{comment}{// (DBGU) DBGU IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05540}05540 \textcolor{preprocessor}{\#define AT91C\_DBGU\_EXID (AT91\_CAST(AT91\_REG *)  0x400E0744) }\textcolor{comment}{// (DBGU) Chip ID Extension Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05541}05541 \textcolor{comment}{// ========== Register definition for PIOA peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05542}05542 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PDR  (AT91\_CAST(AT91\_REG *)  0x400E0C04) }\textcolor{comment}{// (PIOA) PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05543}05543 \textcolor{preprocessor}{\#define AT91C\_PIOA\_FRLHSR (AT91\_CAST(AT91\_REG *)    0x400E0CD8) }\textcolor{comment}{// (PIOA) Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05544}05544 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KIMR (AT91\_CAST(AT91\_REG *)  0x400E0D38) }\textcolor{comment}{// (PIOA) Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05545}05545 \textcolor{preprocessor}{\#define AT91C\_PIOA\_LSR  (AT91\_CAST(AT91\_REG *)  0x400E0CC4) }\textcolor{comment}{// (PIOA) Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05546}05546 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IFSR (AT91\_CAST(AT91\_REG *)  0x400E0C28) }\textcolor{comment}{// (PIOA) Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05547}05547 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KKRR (AT91\_CAST(AT91\_REG *)  0x400E0D44) }\textcolor{comment}{// (PIOA) Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05548}05548 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ODR  (AT91\_CAST(AT91\_REG *)  0x400E0C14) }\textcolor{comment}{// (PIOA) Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05549}05549 \textcolor{preprocessor}{\#define AT91C\_PIOA\_SCIFSR (AT91\_CAST(AT91\_REG *)    0x400E0C80) }\textcolor{comment}{// (PIOA) System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05550}05550 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PER  (AT91\_CAST(AT91\_REG *)  0x400E0C00) }\textcolor{comment}{// (PIOA) PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05551}05551 \textcolor{preprocessor}{\#define AT91C\_PIOA\_VER  (AT91\_CAST(AT91\_REG *)  0x400E0CFC) }\textcolor{comment}{// (PIOA) PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05552}05552 \textcolor{preprocessor}{\#define AT91C\_PIOA\_OWSR (AT91\_CAST(AT91\_REG *)  0x400E0CA8) }\textcolor{comment}{// (PIOA) Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05553}05553 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KSR  (AT91\_CAST(AT91\_REG *)  0x400E0D3C) }\textcolor{comment}{// (PIOA) Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05554}05554 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IMR  (AT91\_CAST(AT91\_REG *)  0x400E0C48) }\textcolor{comment}{// (PIOA) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05555}05555 \textcolor{preprocessor}{\#define AT91C\_PIOA\_OWDR (AT91\_CAST(AT91\_REG *)  0x400E0CA4) }\textcolor{comment}{// (PIOA) Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05556}05556 \textcolor{preprocessor}{\#define AT91C\_PIOA\_MDSR (AT91\_CAST(AT91\_REG *)  0x400E0C58) }\textcolor{comment}{// (PIOA) Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05557}05557 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IFDR (AT91\_CAST(AT91\_REG *)  0x400E0C24) }\textcolor{comment}{// (PIOA) Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05558}05558 \textcolor{preprocessor}{\#define AT91C\_PIOA\_AIMDR (AT91\_CAST(AT91\_REG *)     0x400E0CB4) }\textcolor{comment}{// (PIOA) Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05559}05559 \textcolor{preprocessor}{\#define AT91C\_PIOA\_CODR (AT91\_CAST(AT91\_REG *)  0x400E0C34) }\textcolor{comment}{// (PIOA) Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05560}05560 \textcolor{preprocessor}{\#define AT91C\_PIOA\_SCDR (AT91\_CAST(AT91\_REG *)  0x400E0C8C) }\textcolor{comment}{// (PIOA) Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05561}05561 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KIER (AT91\_CAST(AT91\_REG *)  0x400E0D30) }\textcolor{comment}{// (PIOA) Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05562}05562 \textcolor{preprocessor}{\#define AT91C\_PIOA\_REHLSR (AT91\_CAST(AT91\_REG *)    0x400E0CD4) }\textcolor{comment}{// (PIOA) Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05563}05563 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ISR  (AT91\_CAST(AT91\_REG *)  0x400E0C4C) }\textcolor{comment}{// (PIOA) Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05564}05564 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ESR  (AT91\_CAST(AT91\_REG *)  0x400E0CC0) }\textcolor{comment}{// (PIOA) Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05565}05565 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PPUDR (AT91\_CAST(AT91\_REG *)     0x400E0C60) }\textcolor{comment}{// (PIOA) Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05566}05566 \textcolor{preprocessor}{\#define AT91C\_PIOA\_MDDR (AT91\_CAST(AT91\_REG *)  0x400E0C54) }\textcolor{comment}{// (PIOA) Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05567}05567 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PSR  (AT91\_CAST(AT91\_REG *)  0x400E0C08) }\textcolor{comment}{// (PIOA) PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05568}05568 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PDSR (AT91\_CAST(AT91\_REG *)  0x400E0C3C) }\textcolor{comment}{// (PIOA) Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05569}05569 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IFDGSR (AT91\_CAST(AT91\_REG *)    0x400E0C88) }\textcolor{comment}{// (PIOA) Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05570}05570 \textcolor{preprocessor}{\#define AT91C\_PIOA\_FELLSR (AT91\_CAST(AT91\_REG *)    0x400E0CD0) }\textcolor{comment}{// (PIOA) Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05571}05571 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PPUSR (AT91\_CAST(AT91\_REG *)     0x400E0C68) }\textcolor{comment}{// (PIOA) Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05572}05572 \textcolor{preprocessor}{\#define AT91C\_PIOA\_OER  (AT91\_CAST(AT91\_REG *)  0x400E0C10) }\textcolor{comment}{// (PIOA) Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05573}05573 \textcolor{preprocessor}{\#define AT91C\_PIOA\_OSR  (AT91\_CAST(AT91\_REG *)  0x400E0C18) }\textcolor{comment}{// (PIOA) Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05574}05574 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KKPR (AT91\_CAST(AT91\_REG *)  0x400E0D40) }\textcolor{comment}{// (PIOA) Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05575}05575 \textcolor{preprocessor}{\#define AT91C\_PIOA\_AIMMR (AT91\_CAST(AT91\_REG *)     0x400E0CB8) }\textcolor{comment}{// (PIOA) Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05576}05576 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KRCR (AT91\_CAST(AT91\_REG *)  0x400E0D24) }\textcolor{comment}{// (PIOA) Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05577}05577 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IER  (AT91\_CAST(AT91\_REG *)  0x400E0C40) }\textcolor{comment}{// (PIOA) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05578}05578 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KER  (AT91\_CAST(AT91\_REG *)  0x400E0D20) }\textcolor{comment}{// (PIOA) Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05579}05579 \textcolor{preprocessor}{\#define AT91C\_PIOA\_PPUER (AT91\_CAST(AT91\_REG *)     0x400E0C64) }\textcolor{comment}{// (PIOA) Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05580}05580 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KIDR (AT91\_CAST(AT91\_REG *)  0x400E0D34) }\textcolor{comment}{// (PIOA) Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05581}05581 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ABSR (AT91\_CAST(AT91\_REG *)  0x400E0C70) }\textcolor{comment}{// (PIOA) Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05582}05582 \textcolor{preprocessor}{\#define AT91C\_PIOA\_LOCKSR (AT91\_CAST(AT91\_REG *)    0x400E0CE0) }\textcolor{comment}{// (PIOA) Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05583}05583 \textcolor{preprocessor}{\#define AT91C\_PIOA\_DIFSR (AT91\_CAST(AT91\_REG *)     0x400E0C84) }\textcolor{comment}{// (PIOA) Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05584}05584 \textcolor{preprocessor}{\#define AT91C\_PIOA\_MDER (AT91\_CAST(AT91\_REG *)  0x400E0C50) }\textcolor{comment}{// (PIOA) Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05585}05585 \textcolor{preprocessor}{\#define AT91C\_PIOA\_AIMER (AT91\_CAST(AT91\_REG *)     0x400E0CB0) }\textcolor{comment}{// (PIOA) Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05586}05586 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ELSR (AT91\_CAST(AT91\_REG *)  0x400E0CC8) }\textcolor{comment}{// (PIOA) Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05587}05587 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IFER (AT91\_CAST(AT91\_REG *)  0x400E0C20) }\textcolor{comment}{// (PIOA) Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05588}05588 \textcolor{preprocessor}{\#define AT91C\_PIOA\_KDR  (AT91\_CAST(AT91\_REG *)  0x400E0D28) }\textcolor{comment}{// (PIOA) Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05589}05589 \textcolor{preprocessor}{\#define AT91C\_PIOA\_IDR  (AT91\_CAST(AT91\_REG *)  0x400E0C44) }\textcolor{comment}{// (PIOA) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05590}05590 \textcolor{preprocessor}{\#define AT91C\_PIOA\_OWER (AT91\_CAST(AT91\_REG *)  0x400E0CA0) }\textcolor{comment}{// (PIOA) Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05591}05591 \textcolor{preprocessor}{\#define AT91C\_PIOA\_ODSR (AT91\_CAST(AT91\_REG *)  0x400E0C38) }\textcolor{comment}{// (PIOA) Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05592}05592 \textcolor{preprocessor}{\#define AT91C\_PIOA\_SODR (AT91\_CAST(AT91\_REG *)  0x400E0C30) }\textcolor{comment}{// (PIOA) Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05593}05593 \textcolor{comment}{// ========== Register definition for PIOB peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05594}05594 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KIDR (AT91\_CAST(AT91\_REG *)  0x400E0F34) }\textcolor{comment}{// (PIOB) Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05595}05595 \textcolor{preprocessor}{\#define AT91C\_PIOB\_OWSR (AT91\_CAST(AT91\_REG *)  0x400E0EA8) }\textcolor{comment}{// (PIOB) Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05596}05596 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PSR  (AT91\_CAST(AT91\_REG *)  0x400E0E08) }\textcolor{comment}{// (PIOB) PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05597}05597 \textcolor{preprocessor}{\#define AT91C\_PIOB\_MDER (AT91\_CAST(AT91\_REG *)  0x400E0E50) }\textcolor{comment}{// (PIOB) Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05598}05598 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ODR  (AT91\_CAST(AT91\_REG *)  0x400E0E14) }\textcolor{comment}{// (PIOB) Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05599}05599 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IDR  (AT91\_CAST(AT91\_REG *)  0x400E0E44) }\textcolor{comment}{// (PIOB) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05600}05600 \textcolor{preprocessor}{\#define AT91C\_PIOB\_AIMER (AT91\_CAST(AT91\_REG *)     0x400E0EB0) }\textcolor{comment}{// (PIOB) Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05601}05601 \textcolor{preprocessor}{\#define AT91C\_PIOB\_DIFSR (AT91\_CAST(AT91\_REG *)     0x400E0E84) }\textcolor{comment}{// (PIOB) Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05602}05602 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PDR  (AT91\_CAST(AT91\_REG *)  0x400E0E04) }\textcolor{comment}{// (PIOB) PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05603}05603 \textcolor{preprocessor}{\#define AT91C\_PIOB\_REHLSR (AT91\_CAST(AT91\_REG *)    0x400E0ED4) }\textcolor{comment}{// (PIOB) Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05604}05604 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PDSR (AT91\_CAST(AT91\_REG *)  0x400E0E3C) }\textcolor{comment}{// (PIOB) Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05605}05605 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PPUDR (AT91\_CAST(AT91\_REG *)     0x400E0E60) }\textcolor{comment}{// (PIOB) Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05606}05606 \textcolor{preprocessor}{\#define AT91C\_PIOB\_LSR  (AT91\_CAST(AT91\_REG *)  0x400E0EC4) }\textcolor{comment}{// (PIOB) Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05607}05607 \textcolor{preprocessor}{\#define AT91C\_PIOB\_OWDR (AT91\_CAST(AT91\_REG *)  0x400E0EA4) }\textcolor{comment}{// (PIOB) Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05608}05608 \textcolor{preprocessor}{\#define AT91C\_PIOB\_FELLSR (AT91\_CAST(AT91\_REG *)    0x400E0ED0) }\textcolor{comment}{// (PIOB) Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05609}05609 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IFER (AT91\_CAST(AT91\_REG *)  0x400E0E20) }\textcolor{comment}{// (PIOB) Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05610}05610 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ABSR (AT91\_CAST(AT91\_REG *)  0x400E0E70) }\textcolor{comment}{// (PIOB) Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05611}05611 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KIMR (AT91\_CAST(AT91\_REG *)  0x400E0F38) }\textcolor{comment}{// (PIOB) Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05612}05612 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KKPR (AT91\_CAST(AT91\_REG *)  0x400E0F40) }\textcolor{comment}{// (PIOB) Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05613}05613 \textcolor{preprocessor}{\#define AT91C\_PIOB\_FRLHSR (AT91\_CAST(AT91\_REG *)    0x400E0ED8) }\textcolor{comment}{// (PIOB) Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05614}05614 \textcolor{preprocessor}{\#define AT91C\_PIOB\_AIMDR (AT91\_CAST(AT91\_REG *)     0x400E0EB4) }\textcolor{comment}{// (PIOB) Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05615}05615 \textcolor{preprocessor}{\#define AT91C\_PIOB\_SCIFSR (AT91\_CAST(AT91\_REG *)    0x400E0E80) }\textcolor{comment}{// (PIOB) System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05616}05616 \textcolor{preprocessor}{\#define AT91C\_PIOB\_VER  (AT91\_CAST(AT91\_REG *)  0x400E0EFC) }\textcolor{comment}{// (PIOB) PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05617}05617 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PER  (AT91\_CAST(AT91\_REG *)  0x400E0E00) }\textcolor{comment}{// (PIOB) PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05618}05618 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ELSR (AT91\_CAST(AT91\_REG *)  0x400E0EC8) }\textcolor{comment}{// (PIOB) Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05619}05619 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IMR  (AT91\_CAST(AT91\_REG *)  0x400E0E48) }\textcolor{comment}{// (PIOB) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05620}05620 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PPUSR (AT91\_CAST(AT91\_REG *)     0x400E0E68) }\textcolor{comment}{// (PIOB) Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05621}05621 \textcolor{preprocessor}{\#define AT91C\_PIOB\_SCDR (AT91\_CAST(AT91\_REG *)  0x400E0E8C) }\textcolor{comment}{// (PIOB) Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05622}05622 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KSR  (AT91\_CAST(AT91\_REG *)  0x400E0F3C) }\textcolor{comment}{// (PIOB) Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05623}05623 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IFDGSR (AT91\_CAST(AT91\_REG *)    0x400E0E88) }\textcolor{comment}{// (PIOB) Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05624}05624 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ESR  (AT91\_CAST(AT91\_REG *)  0x400E0EC0) }\textcolor{comment}{// (PIOB) Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05625}05625 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ODSR (AT91\_CAST(AT91\_REG *)  0x400E0E38) }\textcolor{comment}{// (PIOB) Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05626}05626 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IFDR (AT91\_CAST(AT91\_REG *)  0x400E0E24) }\textcolor{comment}{// (PIOB) Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05627}05627 \textcolor{preprocessor}{\#define AT91C\_PIOB\_SODR (AT91\_CAST(AT91\_REG *)  0x400E0E30) }\textcolor{comment}{// (PIOB) Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05628}05628 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IER  (AT91\_CAST(AT91\_REG *)  0x400E0E40) }\textcolor{comment}{// (PIOB) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05629}05629 \textcolor{preprocessor}{\#define AT91C\_PIOB\_MDSR (AT91\_CAST(AT91\_REG *)  0x400E0E58) }\textcolor{comment}{// (PIOB) Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05630}05630 \textcolor{preprocessor}{\#define AT91C\_PIOB\_ISR  (AT91\_CAST(AT91\_REG *)  0x400E0E4C) }\textcolor{comment}{// (PIOB) Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05631}05631 \textcolor{preprocessor}{\#define AT91C\_PIOB\_IFSR (AT91\_CAST(AT91\_REG *)  0x400E0E28) }\textcolor{comment}{// (PIOB) Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05632}05632 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KER  (AT91\_CAST(AT91\_REG *)  0x400E0F20) }\textcolor{comment}{// (PIOB) Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05633}05633 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KKRR (AT91\_CAST(AT91\_REG *)  0x400E0F44) }\textcolor{comment}{// (PIOB) Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05634}05634 \textcolor{preprocessor}{\#define AT91C\_PIOB\_PPUER (AT91\_CAST(AT91\_REG *)     0x400E0E64) }\textcolor{comment}{// (PIOB) Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05635}05635 \textcolor{preprocessor}{\#define AT91C\_PIOB\_LOCKSR (AT91\_CAST(AT91\_REG *)    0x400E0EE0) }\textcolor{comment}{// (PIOB) Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05636}05636 \textcolor{preprocessor}{\#define AT91C\_PIOB\_OWER (AT91\_CAST(AT91\_REG *)  0x400E0EA0) }\textcolor{comment}{// (PIOB) Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05637}05637 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KIER (AT91\_CAST(AT91\_REG *)  0x400E0F30) }\textcolor{comment}{// (PIOB) Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05638}05638 \textcolor{preprocessor}{\#define AT91C\_PIOB\_MDDR (AT91\_CAST(AT91\_REG *)  0x400E0E54) }\textcolor{comment}{// (PIOB) Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05639}05639 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KRCR (AT91\_CAST(AT91\_REG *)  0x400E0F24) }\textcolor{comment}{// (PIOB) Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05640}05640 \textcolor{preprocessor}{\#define AT91C\_PIOB\_CODR (AT91\_CAST(AT91\_REG *)  0x400E0E34) }\textcolor{comment}{// (PIOB) Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05641}05641 \textcolor{preprocessor}{\#define AT91C\_PIOB\_KDR  (AT91\_CAST(AT91\_REG *)  0x400E0F28) }\textcolor{comment}{// (PIOB) Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05642}05642 \textcolor{preprocessor}{\#define AT91C\_PIOB\_AIMMR (AT91\_CAST(AT91\_REG *)     0x400E0EB8) }\textcolor{comment}{// (PIOB) Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05643}05643 \textcolor{preprocessor}{\#define AT91C\_PIOB\_OER  (AT91\_CAST(AT91\_REG *)  0x400E0E10) }\textcolor{comment}{// (PIOB) Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05644}05644 \textcolor{preprocessor}{\#define AT91C\_PIOB\_OSR  (AT91\_CAST(AT91\_REG *)  0x400E0E18) }\textcolor{comment}{// (PIOB) Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05645}05645 \textcolor{comment}{// ========== Register definition for PIOC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05646}05646 \textcolor{preprocessor}{\#define AT91C\_PIOC\_FELLSR (AT91\_CAST(AT91\_REG *)    0x400E10D0) }\textcolor{comment}{// (PIOC) Falling Edge/Low Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05647}05647 \textcolor{preprocessor}{\#define AT91C\_PIOC\_FRLHSR (AT91\_CAST(AT91\_REG *)    0x400E10D8) }\textcolor{comment}{// (PIOC) Fall/Rise -\/ Low/High Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05648}05648 \textcolor{preprocessor}{\#define AT91C\_PIOC\_MDDR (AT91\_CAST(AT91\_REG *)  0x400E1054) }\textcolor{comment}{// (PIOC) Multi-\/driver Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05649}05649 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IFDGSR (AT91\_CAST(AT91\_REG *)    0x400E1088) }\textcolor{comment}{// (PIOC) Glitch or Debouncing Input Filter Clock Selection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05650}05650 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ABSR (AT91\_CAST(AT91\_REG *)  0x400E1070) }\textcolor{comment}{// (PIOC) Peripheral AB Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05651}05651 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KIMR (AT91\_CAST(AT91\_REG *)  0x400E1138) }\textcolor{comment}{// (PIOC) Keypad Controller Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05652}05652 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KRCR (AT91\_CAST(AT91\_REG *)  0x400E1124) }\textcolor{comment}{// (PIOC) Keypad Controller Row Column Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05653}05653 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ODSR (AT91\_CAST(AT91\_REG *)  0x400E1038) }\textcolor{comment}{// (PIOC) Output Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05654}05654 \textcolor{preprocessor}{\#define AT91C\_PIOC\_OSR  (AT91\_CAST(AT91\_REG *)  0x400E1018) }\textcolor{comment}{// (PIOC) Output Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05655}05655 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IFER (AT91\_CAST(AT91\_REG *)  0x400E1020) }\textcolor{comment}{// (PIOC) Input Filter Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05656}05656 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KKPR (AT91\_CAST(AT91\_REG *)  0x400E1140) }\textcolor{comment}{// (PIOC) Keypad Controller Key Press Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05657}05657 \textcolor{preprocessor}{\#define AT91C\_PIOC\_MDSR (AT91\_CAST(AT91\_REG *)  0x400E1058) }\textcolor{comment}{// (PIOC) Multi-\/driver Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05658}05658 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IFDR (AT91\_CAST(AT91\_REG *)  0x400E1024) }\textcolor{comment}{// (PIOC) Input Filter Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05659}05659 \textcolor{preprocessor}{\#define AT91C\_PIOC\_MDER (AT91\_CAST(AT91\_REG *)  0x400E1050) }\textcolor{comment}{// (PIOC) Multi-\/driver Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05660}05660 \textcolor{preprocessor}{\#define AT91C\_PIOC\_SCDR (AT91\_CAST(AT91\_REG *)  0x400E108C) }\textcolor{comment}{// (PIOC) Slow Clock Divider Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05661}05661 \textcolor{preprocessor}{\#define AT91C\_PIOC\_SCIFSR (AT91\_CAST(AT91\_REG *)    0x400E1080) }\textcolor{comment}{// (PIOC) System Clock Glitch Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05662}05662 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IER  (AT91\_CAST(AT91\_REG *)  0x400E1040) }\textcolor{comment}{// (PIOC) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05663}05663 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KDR  (AT91\_CAST(AT91\_REG *)  0x400E1128) }\textcolor{comment}{// (PIOC) Keypad Controller Debouncing Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05664}05664 \textcolor{preprocessor}{\#define AT91C\_PIOC\_OWDR (AT91\_CAST(AT91\_REG *)  0x400E10A4) }\textcolor{comment}{// (PIOC) Output Write Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05665}05665 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IFSR (AT91\_CAST(AT91\_REG *)  0x400E1028) }\textcolor{comment}{// (PIOC) Input Filter Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05666}05666 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ISR  (AT91\_CAST(AT91\_REG *)  0x400E104C) }\textcolor{comment}{// (PIOC) Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05667}05667 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PPUDR (AT91\_CAST(AT91\_REG *)     0x400E1060) }\textcolor{comment}{// (PIOC) Pull-\/up Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05668}05668 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PDSR (AT91\_CAST(AT91\_REG *)  0x400E103C) }\textcolor{comment}{// (PIOC) Pin Data Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05669}05669 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KKRR (AT91\_CAST(AT91\_REG *)  0x400E1144) }\textcolor{comment}{// (PIOC) Keypad Controller Key Release Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05670}05670 \textcolor{preprocessor}{\#define AT91C\_PIOC\_AIMDR (AT91\_CAST(AT91\_REG *)     0x400E10B4) }\textcolor{comment}{// (PIOC) Additional Interrupt Modes Disables Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05671}05671 \textcolor{preprocessor}{\#define AT91C\_PIOC\_LSR  (AT91\_CAST(AT91\_REG *)  0x400E10C4) }\textcolor{comment}{// (PIOC) Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05672}05672 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PPUER (AT91\_CAST(AT91\_REG *)     0x400E1064) }\textcolor{comment}{// (PIOC) Pull-\/up Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05673}05673 \textcolor{preprocessor}{\#define AT91C\_PIOC\_AIMER (AT91\_CAST(AT91\_REG *)     0x400E10B0) }\textcolor{comment}{// (PIOC) Additional Interrupt Modes Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05674}05674 \textcolor{preprocessor}{\#define AT91C\_PIOC\_OER  (AT91\_CAST(AT91\_REG *)  0x400E1010) }\textcolor{comment}{// (PIOC) Output Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05675}05675 \textcolor{preprocessor}{\#define AT91C\_PIOC\_CODR (AT91\_CAST(AT91\_REG *)  0x400E1034) }\textcolor{comment}{// (PIOC) Clear Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05676}05676 \textcolor{preprocessor}{\#define AT91C\_PIOC\_AIMMR (AT91\_CAST(AT91\_REG *)     0x400E10B8) }\textcolor{comment}{// (PIOC) Additional Interrupt Modes Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05677}05677 \textcolor{preprocessor}{\#define AT91C\_PIOC\_OWER (AT91\_CAST(AT91\_REG *)  0x400E10A0) }\textcolor{comment}{// (PIOC) Output Write Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05678}05678 \textcolor{preprocessor}{\#define AT91C\_PIOC\_VER  (AT91\_CAST(AT91\_REG *)  0x400E10FC) }\textcolor{comment}{// (PIOC) PIO VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05679}05679 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IMR  (AT91\_CAST(AT91\_REG *)  0x400E1048) }\textcolor{comment}{// (PIOC) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05680}05680 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PPUSR (AT91\_CAST(AT91\_REG *)     0x400E1068) }\textcolor{comment}{// (PIOC) Pull-\/up Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05681}05681 \textcolor{preprocessor}{\#define AT91C\_PIOC\_IDR  (AT91\_CAST(AT91\_REG *)  0x400E1044) }\textcolor{comment}{// (PIOC) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05682}05682 \textcolor{preprocessor}{\#define AT91C\_PIOC\_DIFSR (AT91\_CAST(AT91\_REG *)     0x400E1084) }\textcolor{comment}{// (PIOC) Debouncing Input Filter Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05683}05683 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KIDR (AT91\_CAST(AT91\_REG *)  0x400E1134) }\textcolor{comment}{// (PIOC) Keypad Controller Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05684}05684 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KSR  (AT91\_CAST(AT91\_REG *)  0x400E113C) }\textcolor{comment}{// (PIOC) Keypad Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05685}05685 \textcolor{preprocessor}{\#define AT91C\_PIOC\_REHLSR (AT91\_CAST(AT91\_REG *)    0x400E10D4) }\textcolor{comment}{// (PIOC) Rising Edge/ High Level Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05686}05686 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ESR  (AT91\_CAST(AT91\_REG *)  0x400E10C0) }\textcolor{comment}{// (PIOC) Edge Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05687}05687 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KIER (AT91\_CAST(AT91\_REG *)  0x400E1130) }\textcolor{comment}{// (PIOC) Keypad Controller Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05688}05688 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ELSR (AT91\_CAST(AT91\_REG *)  0x400E10C8) }\textcolor{comment}{// (PIOC) Edge/Level Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05689}05689 \textcolor{preprocessor}{\#define AT91C\_PIOC\_SODR (AT91\_CAST(AT91\_REG *)  0x400E1030) }\textcolor{comment}{// (PIOC) Set Output Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05690}05690 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PSR  (AT91\_CAST(AT91\_REG *)  0x400E1008) }\textcolor{comment}{// (PIOC) PIO Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05691}05691 \textcolor{preprocessor}{\#define AT91C\_PIOC\_KER  (AT91\_CAST(AT91\_REG *)  0x400E1120) }\textcolor{comment}{// (PIOC) Keypad Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05692}05692 \textcolor{preprocessor}{\#define AT91C\_PIOC\_ODR  (AT91\_CAST(AT91\_REG *)  0x400E1014) }\textcolor{comment}{// (PIOC) Output Disable Registerr}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05693}05693 \textcolor{preprocessor}{\#define AT91C\_PIOC\_OWSR (AT91\_CAST(AT91\_REG *)  0x400E10A8) }\textcolor{comment}{// (PIOC) Output Write Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05694}05694 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PDR  (AT91\_CAST(AT91\_REG *)  0x400E1004) }\textcolor{comment}{// (PIOC) PIO Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05695}05695 \textcolor{preprocessor}{\#define AT91C\_PIOC\_LOCKSR (AT91\_CAST(AT91\_REG *)    0x400E10E0) }\textcolor{comment}{// (PIOC) Lock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05696}05696 \textcolor{preprocessor}{\#define AT91C\_PIOC\_PER  (AT91\_CAST(AT91\_REG *)  0x400E1000) }\textcolor{comment}{// (PIOC) PIO Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05697}05697 \textcolor{comment}{// ========== Register definition for PMC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05698}05698 \textcolor{preprocessor}{\#define AT91C\_PMC\_PLLAR (AT91\_CAST(AT91\_REG *)  0x400E0428) }\textcolor{comment}{// (PMC) PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05699}05699 \textcolor{preprocessor}{\#define AT91C\_PMC\_UCKR  (AT91\_CAST(AT91\_REG *)  0x400E041C) }\textcolor{comment}{// (PMC) UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05700}05700 \textcolor{preprocessor}{\#define AT91C\_PMC\_FSMR  (AT91\_CAST(AT91\_REG *)  0x400E0470) }\textcolor{comment}{// (PMC) Fast Startup Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05701}05701 \textcolor{preprocessor}{\#define AT91C\_PMC\_MCKR  (AT91\_CAST(AT91\_REG *)  0x400E0430) }\textcolor{comment}{// (PMC) Master Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05702}05702 \textcolor{preprocessor}{\#define AT91C\_PMC\_SCER  (AT91\_CAST(AT91\_REG *)  0x400E0400) }\textcolor{comment}{// (PMC) System Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05703}05703 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCSR  (AT91\_CAST(AT91\_REG *)  0x400E0418) }\textcolor{comment}{// (PMC) Peripheral Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05704}05704 \textcolor{preprocessor}{\#define AT91C\_PMC\_MCFR  (AT91\_CAST(AT91\_REG *)  0x400E0424) }\textcolor{comment}{// (PMC) Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05705}05705 \textcolor{preprocessor}{\#define AT91C\_PMC\_FOCR  (AT91\_CAST(AT91\_REG *)  0x400E0478) }\textcolor{comment}{// (PMC) Fault Output Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05706}05706 \textcolor{preprocessor}{\#define AT91C\_PMC\_FSPR  (AT91\_CAST(AT91\_REG *)  0x400E0474) }\textcolor{comment}{// (PMC) Fast Startup Polarity Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05707}05707 \textcolor{preprocessor}{\#define AT91C\_PMC\_SCSR  (AT91\_CAST(AT91\_REG *)  0x400E0408) }\textcolor{comment}{// (PMC) System Clock Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05708}05708 \textcolor{preprocessor}{\#define AT91C\_PMC\_IDR   (AT91\_CAST(AT91\_REG *)  0x400E0464) }\textcolor{comment}{// (PMC) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05709}05709 \textcolor{preprocessor}{\#define AT91C\_PMC\_VER   (AT91\_CAST(AT91\_REG *)  0x400E04FC) }\textcolor{comment}{// (PMC) APMC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05710}05710 \textcolor{preprocessor}{\#define AT91C\_PMC\_IMR   (AT91\_CAST(AT91\_REG *)  0x400E046C) }\textcolor{comment}{// (PMC) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05711}05711 \textcolor{preprocessor}{\#define AT91C\_PMC\_IPNAME2 (AT91\_CAST(AT91\_REG *)    0x400E04F4) }\textcolor{comment}{// (PMC) PMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05712}05712 \textcolor{preprocessor}{\#define AT91C\_PMC\_SCDR  (AT91\_CAST(AT91\_REG *)  0x400E0404) }\textcolor{comment}{// (PMC) System Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05713}05713 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCKR  (AT91\_CAST(AT91\_REG *)  0x400E0440) }\textcolor{comment}{// (PMC) Programmable Clock Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05714}05714 \textcolor{preprocessor}{\#define AT91C\_PMC\_ADDRSIZE (AT91\_CAST(AT91\_REG *)   0x400E04EC) }\textcolor{comment}{// (PMC) PMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05715}05715 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCDR  (AT91\_CAST(AT91\_REG *)  0x400E0414) }\textcolor{comment}{// (PMC) Peripheral Clock Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05716}05716 \textcolor{preprocessor}{\#define AT91C\_PMC\_MOR   (AT91\_CAST(AT91\_REG *)  0x400E0420) }\textcolor{comment}{// (PMC) Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05717}05717 \textcolor{preprocessor}{\#define AT91C\_PMC\_SR    (AT91\_CAST(AT91\_REG *)  0x400E0468) }\textcolor{comment}{// (PMC) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05718}05718 \textcolor{preprocessor}{\#define AT91C\_PMC\_IER   (AT91\_CAST(AT91\_REG *)  0x400E0460) }\textcolor{comment}{// (PMC) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05719}05719 \textcolor{preprocessor}{\#define AT91C\_PMC\_IPNAME1 (AT91\_CAST(AT91\_REG *)    0x400E04F0) }\textcolor{comment}{// (PMC) PMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05720}05720 \textcolor{preprocessor}{\#define AT91C\_PMC\_PCER  (AT91\_CAST(AT91\_REG *)  0x400E0410) }\textcolor{comment}{// (PMC) Peripheral Clock Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05721}05721 \textcolor{preprocessor}{\#define AT91C\_PMC\_FEATURES (AT91\_CAST(AT91\_REG *)   0x400E04F8) }\textcolor{comment}{// (PMC) PMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05722}05722 \textcolor{comment}{// ========== Register definition for CKGR peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05723}05723 \textcolor{preprocessor}{\#define AT91C\_CKGR\_PLLAR (AT91\_CAST(AT91\_REG *)     0x400E0428) }\textcolor{comment}{// (CKGR) PLL Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05724}05724 \textcolor{preprocessor}{\#define AT91C\_CKGR\_UCKR (AT91\_CAST(AT91\_REG *)  0x400E041C) }\textcolor{comment}{// (CKGR) UTMI Clock Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05725}05725 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MOR  (AT91\_CAST(AT91\_REG *)  0x400E0420) }\textcolor{comment}{// (CKGR) Main Oscillator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05726}05726 \textcolor{preprocessor}{\#define AT91C\_CKGR\_MCFR (AT91\_CAST(AT91\_REG *)  0x400E0424) }\textcolor{comment}{// (CKGR) Main Clock  Frequency Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05727}05727 \textcolor{comment}{// ========== Register definition for RSTC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05728}05728 \textcolor{preprocessor}{\#define AT91C\_RSTC\_VER  (AT91\_CAST(AT91\_REG *)  0x400E12FC) }\textcolor{comment}{// (RSTC) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05729}05729 \textcolor{preprocessor}{\#define AT91C\_RSTC\_RCR  (AT91\_CAST(AT91\_REG *)  0x400E1200) }\textcolor{comment}{// (RSTC) Reset Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05730}05730 \textcolor{preprocessor}{\#define AT91C\_RSTC\_RMR  (AT91\_CAST(AT91\_REG *)  0x400E1208) }\textcolor{comment}{// (RSTC) Reset Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05731}05731 \textcolor{preprocessor}{\#define AT91C\_RSTC\_RSR  (AT91\_CAST(AT91\_REG *)  0x400E1204) }\textcolor{comment}{// (RSTC) Reset Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05732}05732 \textcolor{comment}{// ========== Register definition for SUPC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05733}05733 \textcolor{preprocessor}{\#define AT91C\_SUPC\_CR   (AT91\_CAST(AT91\_REG *) 0x400E1210) }\textcolor{comment}{// (SUPC) Supply Controller Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05734}05734 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SMMR (AT91\_CAST(AT91\_REG *) 0x400E1214) }\textcolor{comment}{// (SUPC) Supply Controller Supply Monitor Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05735}05735 \textcolor{preprocessor}{\#define AT91C\_SUPC\_MR   (AT91\_CAST(AT91\_REG *) 0x400E1218) }\textcolor{comment}{// (SUPC) Supply Controller Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05736}05736 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUMR (AT91\_CAST(AT91\_REG *) 0x400E121C) }\textcolor{comment}{// (SUPC) Supply Controller Wake Up Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05737}05737 \textcolor{preprocessor}{\#define AT91C\_SUPC\_WUIR (AT91\_CAST(AT91\_REG *) 0x400E1220) }\textcolor{comment}{// (SUPC) Supply Controller Wake Up Inputs Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05738}05738 \textcolor{preprocessor}{\#define AT91C\_SUPC\_SR   (AT91\_CAST(AT91\_REG *) 0x400E1224) }\textcolor{comment}{// (SUPC) Supply Controller Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05739}05739 \textcolor{comment}{// ========== Register definition for RTTC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05740}05740 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTVR (AT91\_CAST(AT91\_REG *)  0x400E1238) }\textcolor{comment}{// (RTTC) Real-\/time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05741}05741 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTAR (AT91\_CAST(AT91\_REG *)  0x400E1234) }\textcolor{comment}{// (RTTC) Real-\/time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05742}05742 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTMR (AT91\_CAST(AT91\_REG *)  0x400E1230) }\textcolor{comment}{// (RTTC) Real-\/time Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05743}05743 \textcolor{preprocessor}{\#define AT91C\_RTTC\_RTSR (AT91\_CAST(AT91\_REG *)  0x400E123C) }\textcolor{comment}{// (RTTC) Real-\/time Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05744}05744 \textcolor{comment}{// ========== Register definition for WDTC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05745}05745 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDSR (AT91\_CAST(AT91\_REG *)  0x400E1258) }\textcolor{comment}{// (WDTC) Watchdog Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05746}05746 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDMR (AT91\_CAST(AT91\_REG *)  0x400E1254) }\textcolor{comment}{// (WDTC) Watchdog Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05747}05747 \textcolor{preprocessor}{\#define AT91C\_WDTC\_WDCR (AT91\_CAST(AT91\_REG *)  0x400E1250) }\textcolor{comment}{// (WDTC) Watchdog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05748}05748 \textcolor{comment}{// ========== Register definition for RTC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05749}05749 \textcolor{preprocessor}{\#define AT91C\_RTC\_IMR   (AT91\_CAST(AT91\_REG *)  0x400E1288) }\textcolor{comment}{// (RTC) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05750}05750 \textcolor{preprocessor}{\#define AT91C\_RTC\_SCCR  (AT91\_CAST(AT91\_REG *)  0x400E127C) }\textcolor{comment}{// (RTC) Status Clear Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05751}05751 \textcolor{preprocessor}{\#define AT91C\_RTC\_CALR  (AT91\_CAST(AT91\_REG *)  0x400E126C) }\textcolor{comment}{// (RTC) Calendar Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05752}05752 \textcolor{preprocessor}{\#define AT91C\_RTC\_MR    (AT91\_CAST(AT91\_REG *)  0x400E1264) }\textcolor{comment}{// (RTC) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05753}05753 \textcolor{preprocessor}{\#define AT91C\_RTC\_TIMR  (AT91\_CAST(AT91\_REG *)  0x400E1268) }\textcolor{comment}{// (RTC) Time Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05754}05754 \textcolor{preprocessor}{\#define AT91C\_RTC\_CALALR (AT91\_CAST(AT91\_REG *)     0x400E1274) }\textcolor{comment}{// (RTC) Calendar Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05755}05755 \textcolor{preprocessor}{\#define AT91C\_RTC\_VER   (AT91\_CAST(AT91\_REG *)  0x400E128C) }\textcolor{comment}{// (RTC) Valid Entry Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05756}05756 \textcolor{preprocessor}{\#define AT91C\_RTC\_CR    (AT91\_CAST(AT91\_REG *)  0x400E1260) }\textcolor{comment}{// (RTC) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05757}05757 \textcolor{preprocessor}{\#define AT91C\_RTC\_IDR   (AT91\_CAST(AT91\_REG *)  0x400E1284) }\textcolor{comment}{// (RTC) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05758}05758 \textcolor{preprocessor}{\#define AT91C\_RTC\_TIMALR (AT91\_CAST(AT91\_REG *)     0x400E1270) }\textcolor{comment}{// (RTC) Time Alarm Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05759}05759 \textcolor{preprocessor}{\#define AT91C\_RTC\_IER   (AT91\_CAST(AT91\_REG *)  0x400E1280) }\textcolor{comment}{// (RTC) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05760}05760 \textcolor{preprocessor}{\#define AT91C\_RTC\_SR    (AT91\_CAST(AT91\_REG *)  0x400E1278) }\textcolor{comment}{// (RTC) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05761}05761 \textcolor{comment}{// ========== Register definition for ADC0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05762}05762 \textcolor{preprocessor}{\#define AT91C\_ADC0\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400AC0F4) }\textcolor{comment}{// (ADC0) ADC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05763}05763 \textcolor{preprocessor}{\#define AT91C\_ADC0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400AC0EC) }\textcolor{comment}{// (ADC0) ADC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05764}05764 \textcolor{preprocessor}{\#define AT91C\_ADC0\_IDR  (AT91\_CAST(AT91\_REG *)  0x400AC028) }\textcolor{comment}{// (ADC0) ADC Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05765}05765 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CHSR (AT91\_CAST(AT91\_REG *)  0x400AC018) }\textcolor{comment}{// (ADC0) ADC Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05766}05766 \textcolor{preprocessor}{\#define AT91C\_ADC0\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400AC0F8) }\textcolor{comment}{// (ADC0) ADC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05767}05767 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR0 (AT91\_CAST(AT91\_REG *)  0x400AC030) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05768}05768 \textcolor{preprocessor}{\#define AT91C\_ADC0\_LCDR (AT91\_CAST(AT91\_REG *)  0x400AC020) }\textcolor{comment}{// (ADC0) ADC Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05769}05769 \textcolor{preprocessor}{\#define AT91C\_ADC0\_EMR  (AT91\_CAST(AT91\_REG *)  0x400AC068) }\textcolor{comment}{// (ADC0) Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05770}05770 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR3 (AT91\_CAST(AT91\_REG *)  0x400AC03C) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05771}05771 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR7 (AT91\_CAST(AT91\_REG *)  0x400AC04C) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05772}05772 \textcolor{preprocessor}{\#define AT91C\_ADC0\_SR   (AT91\_CAST(AT91\_REG *)  0x400AC01C) }\textcolor{comment}{// (ADC0) ADC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05773}05773 \textcolor{preprocessor}{\#define AT91C\_ADC0\_ACR  (AT91\_CAST(AT91\_REG *)  0x400AC064) }\textcolor{comment}{// (ADC0) Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05774}05774 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR5 (AT91\_CAST(AT91\_REG *)  0x400AC044) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05775}05775 \textcolor{preprocessor}{\#define AT91C\_ADC0\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400AC0F0) }\textcolor{comment}{// (ADC0) ADC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05776}05776 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR6 (AT91\_CAST(AT91\_REG *)  0x400AC048) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05777}05777 \textcolor{preprocessor}{\#define AT91C\_ADC0\_MR   (AT91\_CAST(AT91\_REG *)  0x400AC004) }\textcolor{comment}{// (ADC0) ADC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05778}05778 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR1 (AT91\_CAST(AT91\_REG *)  0x400AC034) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05779}05779 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR2 (AT91\_CAST(AT91\_REG *)  0x400AC038) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05780}05780 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CDR4 (AT91\_CAST(AT91\_REG *)  0x400AC040) }\textcolor{comment}{// (ADC0) ADC Channel Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05781}05781 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CHER (AT91\_CAST(AT91\_REG *)  0x400AC010) }\textcolor{comment}{// (ADC0) ADC Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05782}05782 \textcolor{preprocessor}{\#define AT91C\_ADC0\_VER  (AT91\_CAST(AT91\_REG *)  0x400AC0FC) }\textcolor{comment}{// (ADC0) ADC VERSION REGISTER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05783}05783 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CHDR (AT91\_CAST(AT91\_REG *)  0x400AC014) }\textcolor{comment}{// (ADC0) ADC Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05784}05784 \textcolor{preprocessor}{\#define AT91C\_ADC0\_CR   (AT91\_CAST(AT91\_REG *)  0x400AC000) }\textcolor{comment}{// (ADC0) ADC Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05785}05785 \textcolor{preprocessor}{\#define AT91C\_ADC0\_IMR  (AT91\_CAST(AT91\_REG *)  0x400AC02C) }\textcolor{comment}{// (ADC0) ADC Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05786}05786 \textcolor{preprocessor}{\#define AT91C\_ADC0\_IER  (AT91\_CAST(AT91\_REG *)  0x400AC024) }\textcolor{comment}{// (ADC0) ADC Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05787}05787 \textcolor{comment}{// ========== Register definition for ADC12B peripheral ==========}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05788}05788 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CR   (AT91\_CAST(AT91\_REG *) 0x400A8000) }\textcolor{comment}{// (ADC12B) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05789}05789 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_MR   (AT91\_CAST(AT91\_REG *) 0x400A8004) }\textcolor{comment}{// (ADC12B) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05790}05790 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHER (AT91\_CAST(AT91\_REG *) 0x400A8010) }\textcolor{comment}{// (ADC12B) Channel Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05791}05791 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHDR (AT91\_CAST(AT91\_REG *) 0x400A8014) }\textcolor{comment}{// (ADC12B) Channel Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05792}05792 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CHSR (AT91\_CAST(AT91\_REG *) 0x400A8018) }\textcolor{comment}{// (ADC12B) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05793}05793 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_SR   (AT91\_CAST(AT91\_REG *) 0x400A801C) }\textcolor{comment}{// (ADC12B) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05794}05794 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_LCDR (AT91\_CAST(AT91\_REG *) 0x400A8020) }\textcolor{comment}{// (ADC12B) Last Converted Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05795}05795 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IER  (AT91\_CAST(AT91\_REG *) 0x400A8024) }\textcolor{comment}{// (ADC12B) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05796}05796 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IDR  (AT91\_CAST(AT91\_REG *) 0x400A8028) }\textcolor{comment}{// (ADC12B) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05797}05797 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_IMR  (AT91\_CAST(AT91\_REG *) 0x400A802C) }\textcolor{comment}{// (ADC12B) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05798}05798 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_CDR  (AT91\_CAST(AT91\_REG *) 0x400A8030) }\textcolor{comment}{// (ADC12B) Channel Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05799}05799 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_ACR  (AT91\_CAST(AT91\_REG *) 0x400A8064) }\textcolor{comment}{// (ADC12B) Analog Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05800}05800 \textcolor{preprocessor}{\#define AT91C\_ADC12B\_EMR  (AT91\_CAST(AT91\_REG *) 0x400A8068) }\textcolor{comment}{// (ADC12B) Extended Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05801}05801 \textcolor{comment}{// ========== Register definition for TC0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05802}05802 \textcolor{preprocessor}{\#define AT91C\_TC0\_IER   (AT91\_CAST(AT91\_REG *)  0x40080024) }\textcolor{comment}{// (TC0) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05803}05803 \textcolor{preprocessor}{\#define AT91C\_TC0\_CV    (AT91\_CAST(AT91\_REG *)  0x40080010) }\textcolor{comment}{// (TC0) Counter Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05804}05804 \textcolor{preprocessor}{\#define AT91C\_TC0\_RA    (AT91\_CAST(AT91\_REG *)  0x40080014) }\textcolor{comment}{// (TC0) Register A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05805}05805 \textcolor{preprocessor}{\#define AT91C\_TC0\_RB    (AT91\_CAST(AT91\_REG *)  0x40080018) }\textcolor{comment}{// (TC0) Register B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05806}05806 \textcolor{preprocessor}{\#define AT91C\_TC0\_IDR   (AT91\_CAST(AT91\_REG *)  0x40080028) }\textcolor{comment}{// (TC0) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05807}05807 \textcolor{preprocessor}{\#define AT91C\_TC0\_SR    (AT91\_CAST(AT91\_REG *)  0x40080020) }\textcolor{comment}{// (TC0) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05808}05808 \textcolor{preprocessor}{\#define AT91C\_TC0\_IMR   (AT91\_CAST(AT91\_REG *)  0x4008002C) }\textcolor{comment}{// (TC0) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05809}05809 \textcolor{preprocessor}{\#define AT91C\_TC0\_CMR   (AT91\_CAST(AT91\_REG *)  0x40080004) }\textcolor{comment}{// (TC0) Channel Mode Register (Capture Mode / Waveform Mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05810}05810 \textcolor{preprocessor}{\#define AT91C\_TC0\_RC    (AT91\_CAST(AT91\_REG *)  0x4008001C) }\textcolor{comment}{// (TC0) Register C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05811}05811 \textcolor{preprocessor}{\#define AT91C\_TC0\_CCR   (AT91\_CAST(AT91\_REG *)  0x40080000) }\textcolor{comment}{// (TC0) Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05812}05812 \textcolor{comment}{// ========== Register definition for TC1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05813}05813 \textcolor{preprocessor}{\#define AT91C\_TC1\_SR    (AT91\_CAST(AT91\_REG *)  0x40080060) }\textcolor{comment}{// (TC1) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05814}05814 \textcolor{preprocessor}{\#define AT91C\_TC1\_RA    (AT91\_CAST(AT91\_REG *)  0x40080054) }\textcolor{comment}{// (TC1) Register A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05815}05815 \textcolor{preprocessor}{\#define AT91C\_TC1\_IER   (AT91\_CAST(AT91\_REG *)  0x40080064) }\textcolor{comment}{// (TC1) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05816}05816 \textcolor{preprocessor}{\#define AT91C\_TC1\_RB    (AT91\_CAST(AT91\_REG *)  0x40080058) }\textcolor{comment}{// (TC1) Register B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05817}05817 \textcolor{preprocessor}{\#define AT91C\_TC1\_IDR   (AT91\_CAST(AT91\_REG *)  0x40080068) }\textcolor{comment}{// (TC1) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05818}05818 \textcolor{preprocessor}{\#define AT91C\_TC1\_CCR   (AT91\_CAST(AT91\_REG *)  0x40080040) }\textcolor{comment}{// (TC1) Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05819}05819 \textcolor{preprocessor}{\#define AT91C\_TC1\_IMR   (AT91\_CAST(AT91\_REG *)  0x4008006C) }\textcolor{comment}{// (TC1) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05820}05820 \textcolor{preprocessor}{\#define AT91C\_TC1\_RC    (AT91\_CAST(AT91\_REG *)  0x4008005C) }\textcolor{comment}{// (TC1) Register C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05821}05821 \textcolor{preprocessor}{\#define AT91C\_TC1\_CMR   (AT91\_CAST(AT91\_REG *)  0x40080044) }\textcolor{comment}{// (TC1) Channel Mode Register (Capture Mode / Waveform Mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05822}05822 \textcolor{preprocessor}{\#define AT91C\_TC1\_CV    (AT91\_CAST(AT91\_REG *)  0x40080050) }\textcolor{comment}{// (TC1) Counter Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05823}05823 \textcolor{comment}{// ========== Register definition for TC2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05824}05824 \textcolor{preprocessor}{\#define AT91C\_TC2\_RA    (AT91\_CAST(AT91\_REG *)  0x40080094) }\textcolor{comment}{// (TC2) Register A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05825}05825 \textcolor{preprocessor}{\#define AT91C\_TC2\_RB    (AT91\_CAST(AT91\_REG *)  0x40080098) }\textcolor{comment}{// (TC2) Register B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05826}05826 \textcolor{preprocessor}{\#define AT91C\_TC2\_CMR   (AT91\_CAST(AT91\_REG *)  0x40080084) }\textcolor{comment}{// (TC2) Channel Mode Register (Capture Mode / Waveform Mode)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05827}05827 \textcolor{preprocessor}{\#define AT91C\_TC2\_SR    (AT91\_CAST(AT91\_REG *)  0x400800A0) }\textcolor{comment}{// (TC2) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05828}05828 \textcolor{preprocessor}{\#define AT91C\_TC2\_CCR   (AT91\_CAST(AT91\_REG *)  0x40080080) }\textcolor{comment}{// (TC2) Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05829}05829 \textcolor{preprocessor}{\#define AT91C\_TC2\_IMR   (AT91\_CAST(AT91\_REG *)  0x400800AC) }\textcolor{comment}{// (TC2) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05830}05830 \textcolor{preprocessor}{\#define AT91C\_TC2\_CV    (AT91\_CAST(AT91\_REG *)  0x40080090) }\textcolor{comment}{// (TC2) Counter Value}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05831}05831 \textcolor{preprocessor}{\#define AT91C\_TC2\_RC    (AT91\_CAST(AT91\_REG *)  0x4008009C) }\textcolor{comment}{// (TC2) Register C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05832}05832 \textcolor{preprocessor}{\#define AT91C\_TC2\_IER   (AT91\_CAST(AT91\_REG *)  0x400800A4) }\textcolor{comment}{// (TC2) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05833}05833 \textcolor{preprocessor}{\#define AT91C\_TC2\_IDR   (AT91\_CAST(AT91\_REG *)  0x400800A8) }\textcolor{comment}{// (TC2) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05834}05834 \textcolor{comment}{// ========== Register definition for TCB0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05835}05835 \textcolor{preprocessor}{\#define AT91C\_TCB0\_BCR  (AT91\_CAST(AT91\_REG *)  0x400800C0) }\textcolor{comment}{// (TCB0) TC Block Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05836}05836 \textcolor{preprocessor}{\#define AT91C\_TCB0\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400800F4) }\textcolor{comment}{// (TCB0) TC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05837}05837 \textcolor{preprocessor}{\#define AT91C\_TCB0\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400800F0) }\textcolor{comment}{// (TCB0) TC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05838}05838 \textcolor{preprocessor}{\#define AT91C\_TCB0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400800EC) }\textcolor{comment}{// (TCB0) TC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05839}05839 \textcolor{preprocessor}{\#define AT91C\_TCB0\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400800F8) }\textcolor{comment}{// (TCB0) TC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05840}05840 \textcolor{preprocessor}{\#define AT91C\_TCB0\_BMR  (AT91\_CAST(AT91\_REG *)  0x400800C4) }\textcolor{comment}{// (TCB0) TC Block Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05841}05841 \textcolor{preprocessor}{\#define AT91C\_TCB0\_VER  (AT91\_CAST(AT91\_REG *)  0x400800FC) }\textcolor{comment}{// (TCB0)  Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05842}05842 \textcolor{comment}{// ========== Register definition for TCB1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05843}05843 \textcolor{preprocessor}{\#define AT91C\_TCB1\_BCR  (AT91\_CAST(AT91\_REG *)  0x40080100) }\textcolor{comment}{// (TCB1) TC Block Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05844}05844 \textcolor{preprocessor}{\#define AT91C\_TCB1\_VER  (AT91\_CAST(AT91\_REG *)  0x4008013C) }\textcolor{comment}{// (TCB1)  Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05845}05845 \textcolor{preprocessor}{\#define AT91C\_TCB1\_FEATURES (AT91\_CAST(AT91\_REG *)  0x40080138) }\textcolor{comment}{// (TCB1) TC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05846}05846 \textcolor{preprocessor}{\#define AT91C\_TCB1\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x40080134) }\textcolor{comment}{// (TCB1) TC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05847}05847 \textcolor{preprocessor}{\#define AT91C\_TCB1\_BMR  (AT91\_CAST(AT91\_REG *)  0x40080104) }\textcolor{comment}{// (TCB1) TC Block Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05848}05848 \textcolor{preprocessor}{\#define AT91C\_TCB1\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x4008012C) }\textcolor{comment}{// (TCB1) TC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05849}05849 \textcolor{preprocessor}{\#define AT91C\_TCB1\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x40080130) }\textcolor{comment}{// (TCB1) TC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05850}05850 \textcolor{comment}{// ========== Register definition for TCB2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05851}05851 \textcolor{preprocessor}{\#define AT91C\_TCB2\_FEATURES (AT91\_CAST(AT91\_REG *)  0x40080178) }\textcolor{comment}{// (TCB2) TC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05852}05852 \textcolor{preprocessor}{\#define AT91C\_TCB2\_VER  (AT91\_CAST(AT91\_REG *)  0x4008017C) }\textcolor{comment}{// (TCB2)  Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05853}05853 \textcolor{preprocessor}{\#define AT91C\_TCB2\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x4008016C) }\textcolor{comment}{// (TCB2) TC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05854}05854 \textcolor{preprocessor}{\#define AT91C\_TCB2\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x40080170) }\textcolor{comment}{// (TCB2) TC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05855}05855 \textcolor{preprocessor}{\#define AT91C\_TCB2\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x40080174) }\textcolor{comment}{// (TCB2) TC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05856}05856 \textcolor{preprocessor}{\#define AT91C\_TCB2\_BMR  (AT91\_CAST(AT91\_REG *)  0x40080144) }\textcolor{comment}{// (TCB2) TC Block Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05857}05857 \textcolor{preprocessor}{\#define AT91C\_TCB2\_BCR  (AT91\_CAST(AT91\_REG *)  0x40080140) }\textcolor{comment}{// (TCB2) TC Block Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05858}05858 \textcolor{comment}{// ========== Register definition for EFC0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05859}05859 \textcolor{preprocessor}{\#define AT91C\_EFC0\_FCR  (AT91\_CAST(AT91\_REG *)  0x400E0804) }\textcolor{comment}{// (EFC0) EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05860}05860 \textcolor{preprocessor}{\#define AT91C\_EFC0\_FRR  (AT91\_CAST(AT91\_REG *)  0x400E080C) }\textcolor{comment}{// (EFC0) EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05861}05861 \textcolor{preprocessor}{\#define AT91C\_EFC0\_FMR  (AT91\_CAST(AT91\_REG *)  0x400E0800) }\textcolor{comment}{// (EFC0) EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05862}05862 \textcolor{preprocessor}{\#define AT91C\_EFC0\_FSR  (AT91\_CAST(AT91\_REG *)  0x400E0808) }\textcolor{comment}{// (EFC0) EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05863}05863 \textcolor{preprocessor}{\#define AT91C\_EFC0\_FVR  (AT91\_CAST(AT91\_REG *)  0x400E0814) }\textcolor{comment}{// (EFC0) EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05864}05864 \textcolor{comment}{// ========== Register definition for EFC1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05865}05865 \textcolor{preprocessor}{\#define AT91C\_EFC1\_FMR  (AT91\_CAST(AT91\_REG *)  0x400E0A00) }\textcolor{comment}{// (EFC1) EFC Flash Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05866}05866 \textcolor{preprocessor}{\#define AT91C\_EFC1\_FVR  (AT91\_CAST(AT91\_REG *)  0x400E0A14) }\textcolor{comment}{// (EFC1) EFC Flash Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05867}05867 \textcolor{preprocessor}{\#define AT91C\_EFC1\_FSR  (AT91\_CAST(AT91\_REG *)  0x400E0A08) }\textcolor{comment}{// (EFC1) EFC Flash Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05868}05868 \textcolor{preprocessor}{\#define AT91C\_EFC1\_FCR  (AT91\_CAST(AT91\_REG *)  0x400E0A04) }\textcolor{comment}{// (EFC1) EFC Flash Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05869}05869 \textcolor{preprocessor}{\#define AT91C\_EFC1\_FRR  (AT91\_CAST(AT91\_REG *)  0x400E0A0C) }\textcolor{comment}{// (EFC1) EFC Flash Result Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05870}05870 \textcolor{comment}{// ========== Register definition for MCI0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05871}05871 \textcolor{preprocessor}{\#define AT91C\_MCI0\_DMA  (AT91\_CAST(AT91\_REG *)  0x40000050) }\textcolor{comment}{// (MCI0) MCI DMA Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05872}05872 \textcolor{preprocessor}{\#define AT91C\_MCI0\_SDCR (AT91\_CAST(AT91\_REG *)  0x4000000C) }\textcolor{comment}{// (MCI0) MCI SD/SDIO Card Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05873}05873 \textcolor{preprocessor}{\#define AT91C\_MCI0\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400000F0) }\textcolor{comment}{// (MCI0) MCI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05874}05874 \textcolor{preprocessor}{\#define AT91C\_MCI0\_CSTOR (AT91\_CAST(AT91\_REG *)     0x4000001C) }\textcolor{comment}{// (MCI0) MCI Completion Signal Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05875}05875 \textcolor{preprocessor}{\#define AT91C\_MCI0\_RDR  (AT91\_CAST(AT91\_REG *)  0x40000030) }\textcolor{comment}{// (MCI0) MCI Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05876}05876 \textcolor{preprocessor}{\#define AT91C\_MCI0\_CMDR (AT91\_CAST(AT91\_REG *)  0x40000014) }\textcolor{comment}{// (MCI0) MCI Command Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05877}05877 \textcolor{preprocessor}{\#define AT91C\_MCI0\_IDR  (AT91\_CAST(AT91\_REG *)  0x40000048) }\textcolor{comment}{// (MCI0) MCI Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05878}05878 \textcolor{preprocessor}{\#define AT91C\_MCI0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400000EC) }\textcolor{comment}{// (MCI0) MCI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05879}05879 \textcolor{preprocessor}{\#define AT91C\_MCI0\_WPCR (AT91\_CAST(AT91\_REG *)  0x400000E4) }\textcolor{comment}{// (MCI0) MCI Write Protection Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05880}05880 \textcolor{preprocessor}{\#define AT91C\_MCI0\_RSPR (AT91\_CAST(AT91\_REG *)  0x40000020) }\textcolor{comment}{// (MCI0) MCI Response Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05881}05881 \textcolor{preprocessor}{\#define AT91C\_MCI0\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400000F4) }\textcolor{comment}{// (MCI0) MCI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05882}05882 \textcolor{preprocessor}{\#define AT91C\_MCI0\_CR   (AT91\_CAST(AT91\_REG *)  0x40000000) }\textcolor{comment}{// (MCI0) MCI Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05883}05883 \textcolor{preprocessor}{\#define AT91C\_MCI0\_IMR  (AT91\_CAST(AT91\_REG *)  0x4000004C) }\textcolor{comment}{// (MCI0) MCI Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05884}05884 \textcolor{preprocessor}{\#define AT91C\_MCI0\_WPSR (AT91\_CAST(AT91\_REG *)  0x400000E8) }\textcolor{comment}{// (MCI0) MCI Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05885}05885 \textcolor{preprocessor}{\#define AT91C\_MCI0\_DTOR (AT91\_CAST(AT91\_REG *)  0x40000008) }\textcolor{comment}{// (MCI0) MCI Data Timeout Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05886}05886 \textcolor{preprocessor}{\#define AT91C\_MCI0\_MR   (AT91\_CAST(AT91\_REG *)  0x40000004) }\textcolor{comment}{// (MCI0) MCI Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05887}05887 \textcolor{preprocessor}{\#define AT91C\_MCI0\_SR   (AT91\_CAST(AT91\_REG *)  0x40000040) }\textcolor{comment}{// (MCI0) MCI Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05888}05888 \textcolor{preprocessor}{\#define AT91C\_MCI0\_IER  (AT91\_CAST(AT91\_REG *)  0x40000044) }\textcolor{comment}{// (MCI0) MCI Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05889}05889 \textcolor{preprocessor}{\#define AT91C\_MCI0\_VER  (AT91\_CAST(AT91\_REG *)  0x400000FC) }\textcolor{comment}{// (MCI0) MCI VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05890}05890 \textcolor{preprocessor}{\#define AT91C\_MCI0\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400000F8) }\textcolor{comment}{// (MCI0) MCI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05891}05891 \textcolor{preprocessor}{\#define AT91C\_MCI0\_BLKR (AT91\_CAST(AT91\_REG *)  0x40000018) }\textcolor{comment}{// (MCI0) MCI Block Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05892}05892 \textcolor{preprocessor}{\#define AT91C\_MCI0\_ARGR (AT91\_CAST(AT91\_REG *)  0x40000010) }\textcolor{comment}{// (MCI0) MCI Argument Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05893}05893 \textcolor{preprocessor}{\#define AT91C\_MCI0\_FIFO (AT91\_CAST(AT91\_REG *)  0x40000200) }\textcolor{comment}{// (MCI0) MCI FIFO Aperture Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05894}05894 \textcolor{preprocessor}{\#define AT91C\_MCI0\_TDR  (AT91\_CAST(AT91\_REG *)  0x40000034) }\textcolor{comment}{// (MCI0) MCI Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05895}05895 \textcolor{preprocessor}{\#define AT91C\_MCI0\_CFG  (AT91\_CAST(AT91\_REG *)  0x40000054) }\textcolor{comment}{// (MCI0) MCI Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05896}05896 \textcolor{comment}{// ========== Register definition for PDC\_TWI0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05897}05897 \textcolor{preprocessor}{\#define AT91C\_TWI0\_TNCR (AT91\_CAST(AT91\_REG *)  0x4008411C) }\textcolor{comment}{// (PDC\_TWI0) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05898}05898 \textcolor{preprocessor}{\#define AT91C\_TWI0\_PTCR (AT91\_CAST(AT91\_REG *)  0x40084120) }\textcolor{comment}{// (PDC\_TWI0) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05899}05899 \textcolor{preprocessor}{\#define AT91C\_TWI0\_PTSR (AT91\_CAST(AT91\_REG *)  0x40084124) }\textcolor{comment}{// (PDC\_TWI0) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05900}05900 \textcolor{preprocessor}{\#define AT91C\_TWI0\_RCR  (AT91\_CAST(AT91\_REG *)  0x40084104) }\textcolor{comment}{// (PDC\_TWI0) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05901}05901 \textcolor{preprocessor}{\#define AT91C\_TWI0\_TNPR (AT91\_CAST(AT91\_REG *)  0x40084118) }\textcolor{comment}{// (PDC\_TWI0) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05902}05902 \textcolor{preprocessor}{\#define AT91C\_TWI0\_RNPR (AT91\_CAST(AT91\_REG *)  0x40084110) }\textcolor{comment}{// (PDC\_TWI0) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05903}05903 \textcolor{preprocessor}{\#define AT91C\_TWI0\_RPR  (AT91\_CAST(AT91\_REG *)  0x40084100) }\textcolor{comment}{// (PDC\_TWI0) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05904}05904 \textcolor{preprocessor}{\#define AT91C\_TWI0\_RNCR (AT91\_CAST(AT91\_REG *)  0x40084114) }\textcolor{comment}{// (PDC\_TWI0) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05905}05905 \textcolor{preprocessor}{\#define AT91C\_TWI0\_TPR  (AT91\_CAST(AT91\_REG *)  0x40084108) }\textcolor{comment}{// (PDC\_TWI0) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05906}05906 \textcolor{preprocessor}{\#define AT91C\_TWI0\_TCR  (AT91\_CAST(AT91\_REG *)  0x4008410C) }\textcolor{comment}{// (PDC\_TWI0) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05907}05907 \textcolor{comment}{// ========== Register definition for PDC\_TWI1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05908}05908 \textcolor{preprocessor}{\#define AT91C\_TWI1\_TNCR (AT91\_CAST(AT91\_REG *)  0x4008811C) }\textcolor{comment}{// (PDC\_TWI1) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05909}05909 \textcolor{preprocessor}{\#define AT91C\_TWI1\_PTCR (AT91\_CAST(AT91\_REG *)  0x40088120) }\textcolor{comment}{// (PDC\_TWI1) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05910}05910 \textcolor{preprocessor}{\#define AT91C\_TWI1\_RNCR (AT91\_CAST(AT91\_REG *)  0x40088114) }\textcolor{comment}{// (PDC\_TWI1) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05911}05911 \textcolor{preprocessor}{\#define AT91C\_TWI1\_RCR  (AT91\_CAST(AT91\_REG *)  0x40088104) }\textcolor{comment}{// (PDC\_TWI1) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05912}05912 \textcolor{preprocessor}{\#define AT91C\_TWI1\_RPR  (AT91\_CAST(AT91\_REG *)  0x40088100) }\textcolor{comment}{// (PDC\_TWI1) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05913}05913 \textcolor{preprocessor}{\#define AT91C\_TWI1\_TNPR (AT91\_CAST(AT91\_REG *)  0x40088118) }\textcolor{comment}{// (PDC\_TWI1) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05914}05914 \textcolor{preprocessor}{\#define AT91C\_TWI1\_RNPR (AT91\_CAST(AT91\_REG *)  0x40088110) }\textcolor{comment}{// (PDC\_TWI1) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05915}05915 \textcolor{preprocessor}{\#define AT91C\_TWI1\_TCR  (AT91\_CAST(AT91\_REG *)  0x4008810C) }\textcolor{comment}{// (PDC\_TWI1) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05916}05916 \textcolor{preprocessor}{\#define AT91C\_TWI1\_TPR  (AT91\_CAST(AT91\_REG *)  0x40088108) }\textcolor{comment}{// (PDC\_TWI1) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05917}05917 \textcolor{preprocessor}{\#define AT91C\_TWI1\_PTSR (AT91\_CAST(AT91\_REG *)  0x40088124) }\textcolor{comment}{// (PDC\_TWI1) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05918}05918 \textcolor{comment}{// ========== Register definition for TWI0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05919}05919 \textcolor{preprocessor}{\#define AT91C\_TWI0\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400840F8) }\textcolor{comment}{// (TWI0) TWI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05920}05920 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400840F0) }\textcolor{comment}{// (TWI0) TWI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05921}05921 \textcolor{preprocessor}{\#define AT91C\_TWI0\_SMR  (AT91\_CAST(AT91\_REG *)  0x40084008) }\textcolor{comment}{// (TWI0) Slave Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05922}05922 \textcolor{preprocessor}{\#define AT91C\_TWI0\_MMR  (AT91\_CAST(AT91\_REG *)  0x40084004) }\textcolor{comment}{// (TWI0) Master Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05923}05923 \textcolor{preprocessor}{\#define AT91C\_TWI0\_SR   (AT91\_CAST(AT91\_REG *)  0x40084020) }\textcolor{comment}{// (TWI0) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05924}05924 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400840F4) }\textcolor{comment}{// (TWI0) TWI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05925}05925 \textcolor{preprocessor}{\#define AT91C\_TWI0\_CR   (AT91\_CAST(AT91\_REG *)  0x40084000) }\textcolor{comment}{// (TWI0) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05926}05926 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IER  (AT91\_CAST(AT91\_REG *)  0x40084024) }\textcolor{comment}{// (TWI0) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05927}05927 \textcolor{preprocessor}{\#define AT91C\_TWI0\_RHR  (AT91\_CAST(AT91\_REG *)  0x40084030) }\textcolor{comment}{// (TWI0) Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05928}05928 \textcolor{preprocessor}{\#define AT91C\_TWI0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400840EC) }\textcolor{comment}{// (TWI0) TWI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05929}05929 \textcolor{preprocessor}{\#define AT91C\_TWI0\_THR  (AT91\_CAST(AT91\_REG *)  0x40084034) }\textcolor{comment}{// (TWI0) Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05930}05930 \textcolor{preprocessor}{\#define AT91C\_TWI0\_VER  (AT91\_CAST(AT91\_REG *)  0x400840FC) }\textcolor{comment}{// (TWI0) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05931}05931 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IADR (AT91\_CAST(AT91\_REG *)  0x4008400C) }\textcolor{comment}{// (TWI0) Internal Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05932}05932 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IMR  (AT91\_CAST(AT91\_REG *)  0x4008402C) }\textcolor{comment}{// (TWI0) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05933}05933 \textcolor{preprocessor}{\#define AT91C\_TWI0\_CWGR (AT91\_CAST(AT91\_REG *)  0x40084010) }\textcolor{comment}{// (TWI0) Clock Waveform Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05934}05934 \textcolor{preprocessor}{\#define AT91C\_TWI0\_IDR  (AT91\_CAST(AT91\_REG *)  0x40084028) }\textcolor{comment}{// (TWI0) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05935}05935 \textcolor{comment}{// ========== Register definition for TWI1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05936}05936 \textcolor{preprocessor}{\#define AT91C\_TWI1\_VER  (AT91\_CAST(AT91\_REG *)  0x400880FC) }\textcolor{comment}{// (TWI1) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05937}05937 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IDR  (AT91\_CAST(AT91\_REG *)  0x40088028) }\textcolor{comment}{// (TWI1) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05938}05938 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400880F4) }\textcolor{comment}{// (TWI1) TWI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05939}05939 \textcolor{preprocessor}{\#define AT91C\_TWI1\_CWGR (AT91\_CAST(AT91\_REG *)  0x40088010) }\textcolor{comment}{// (TWI1) Clock Waveform Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05940}05940 \textcolor{preprocessor}{\#define AT91C\_TWI1\_CR   (AT91\_CAST(AT91\_REG *)  0x40088000) }\textcolor{comment}{// (TWI1) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05941}05941 \textcolor{preprocessor}{\#define AT91C\_TWI1\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400880EC) }\textcolor{comment}{// (TWI1) TWI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05942}05942 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IADR (AT91\_CAST(AT91\_REG *)  0x4008800C) }\textcolor{comment}{// (TWI1) Internal Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05943}05943 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IER  (AT91\_CAST(AT91\_REG *)  0x40088024) }\textcolor{comment}{// (TWI1) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05944}05944 \textcolor{preprocessor}{\#define AT91C\_TWI1\_SMR  (AT91\_CAST(AT91\_REG *)  0x40088008) }\textcolor{comment}{// (TWI1) Slave Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05945}05945 \textcolor{preprocessor}{\#define AT91C\_TWI1\_RHR  (AT91\_CAST(AT91\_REG *)  0x40088030) }\textcolor{comment}{// (TWI1) Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05946}05946 \textcolor{preprocessor}{\#define AT91C\_TWI1\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400880F8) }\textcolor{comment}{// (TWI1) TWI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05947}05947 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IMR  (AT91\_CAST(AT91\_REG *)  0x4008802C) }\textcolor{comment}{// (TWI1) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05948}05948 \textcolor{preprocessor}{\#define AT91C\_TWI1\_SR   (AT91\_CAST(AT91\_REG *)  0x40088020) }\textcolor{comment}{// (TWI1) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05949}05949 \textcolor{preprocessor}{\#define AT91C\_TWI1\_THR  (AT91\_CAST(AT91\_REG *)  0x40088034) }\textcolor{comment}{// (TWI1) Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05950}05950 \textcolor{preprocessor}{\#define AT91C\_TWI1\_MMR  (AT91\_CAST(AT91\_REG *)  0x40088004) }\textcolor{comment}{// (TWI1) Master Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05951}05951 \textcolor{preprocessor}{\#define AT91C\_TWI1\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400880F0) }\textcolor{comment}{// (TWI1) TWI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05952}05952 \textcolor{comment}{// ========== Register definition for PDC\_US0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05953}05953 \textcolor{preprocessor}{\#define AT91C\_US0\_RNCR  (AT91\_CAST(AT91\_REG *)  0x40090114) }\textcolor{comment}{// (PDC\_US0) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05954}05954 \textcolor{preprocessor}{\#define AT91C\_US0\_TNPR  (AT91\_CAST(AT91\_REG *)  0x40090118) }\textcolor{comment}{// (PDC\_US0) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05955}05955 \textcolor{preprocessor}{\#define AT91C\_US0\_TPR   (AT91\_CAST(AT91\_REG *)  0x40090108) }\textcolor{comment}{// (PDC\_US0) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05956}05956 \textcolor{preprocessor}{\#define AT91C\_US0\_RCR   (AT91\_CAST(AT91\_REG *)  0x40090104) }\textcolor{comment}{// (PDC\_US0) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05957}05957 \textcolor{preprocessor}{\#define AT91C\_US0\_RNPR  (AT91\_CAST(AT91\_REG *)  0x40090110) }\textcolor{comment}{// (PDC\_US0) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05958}05958 \textcolor{preprocessor}{\#define AT91C\_US0\_TNCR  (AT91\_CAST(AT91\_REG *)  0x4009011C) }\textcolor{comment}{// (PDC\_US0) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05959}05959 \textcolor{preprocessor}{\#define AT91C\_US0\_PTSR  (AT91\_CAST(AT91\_REG *)  0x40090124) }\textcolor{comment}{// (PDC\_US0) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05960}05960 \textcolor{preprocessor}{\#define AT91C\_US0\_RPR   (AT91\_CAST(AT91\_REG *)  0x40090100) }\textcolor{comment}{// (PDC\_US0) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05961}05961 \textcolor{preprocessor}{\#define AT91C\_US0\_PTCR  (AT91\_CAST(AT91\_REG *)  0x40090120) }\textcolor{comment}{// (PDC\_US0) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05962}05962 \textcolor{preprocessor}{\#define AT91C\_US0\_TCR   (AT91\_CAST(AT91\_REG *)  0x4009010C) }\textcolor{comment}{// (PDC\_US0) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05963}05963 \textcolor{comment}{// ========== Register definition for US0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05964}05964 \textcolor{preprocessor}{\#define AT91C\_US0\_NER   (AT91\_CAST(AT91\_REG *)  0x40090044) }\textcolor{comment}{// (US0) Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05965}05965 \textcolor{preprocessor}{\#define AT91C\_US0\_RHR   (AT91\_CAST(AT91\_REG *)  0x40090018) }\textcolor{comment}{// (US0) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05966}05966 \textcolor{preprocessor}{\#define AT91C\_US0\_IPNAME1 (AT91\_CAST(AT91\_REG *)    0x400900F0) }\textcolor{comment}{// (US0) US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05967}05967 \textcolor{preprocessor}{\#define AT91C\_US0\_MR    (AT91\_CAST(AT91\_REG *)  0x40090004) }\textcolor{comment}{// (US0) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05968}05968 \textcolor{preprocessor}{\#define AT91C\_US0\_RTOR  (AT91\_CAST(AT91\_REG *)  0x40090024) }\textcolor{comment}{// (US0) Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05969}05969 \textcolor{preprocessor}{\#define AT91C\_US0\_IF    (AT91\_CAST(AT91\_REG *)  0x4009004C) }\textcolor{comment}{// (US0) IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05970}05970 \textcolor{preprocessor}{\#define AT91C\_US0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)   0x400900EC) }\textcolor{comment}{// (US0) US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05971}05971 \textcolor{preprocessor}{\#define AT91C\_US0\_IDR   (AT91\_CAST(AT91\_REG *)  0x4009000C) }\textcolor{comment}{// (US0) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05972}05972 \textcolor{preprocessor}{\#define AT91C\_US0\_IMR   (AT91\_CAST(AT91\_REG *)  0x40090010) }\textcolor{comment}{// (US0) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05973}05973 \textcolor{preprocessor}{\#define AT91C\_US0\_IER   (AT91\_CAST(AT91\_REG *)  0x40090008) }\textcolor{comment}{// (US0) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05974}05974 \textcolor{preprocessor}{\#define AT91C\_US0\_TTGR  (AT91\_CAST(AT91\_REG *)  0x40090028) }\textcolor{comment}{// (US0) Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05975}05975 \textcolor{preprocessor}{\#define AT91C\_US0\_IPNAME2 (AT91\_CAST(AT91\_REG *)    0x400900F4) }\textcolor{comment}{// (US0) US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05976}05976 \textcolor{preprocessor}{\#define AT91C\_US0\_FIDI  (AT91\_CAST(AT91\_REG *)  0x40090040) }\textcolor{comment}{// (US0) FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05977}05977 \textcolor{preprocessor}{\#define AT91C\_US0\_CR    (AT91\_CAST(AT91\_REG *)  0x40090000) }\textcolor{comment}{// (US0) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05978}05978 \textcolor{preprocessor}{\#define AT91C\_US0\_BRGR  (AT91\_CAST(AT91\_REG *)  0x40090020) }\textcolor{comment}{// (US0) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05979}05979 \textcolor{preprocessor}{\#define AT91C\_US0\_MAN   (AT91\_CAST(AT91\_REG *)  0x40090050) }\textcolor{comment}{// (US0) Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05980}05980 \textcolor{preprocessor}{\#define AT91C\_US0\_VER   (AT91\_CAST(AT91\_REG *)  0x400900FC) }\textcolor{comment}{// (US0) VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05981}05981 \textcolor{preprocessor}{\#define AT91C\_US0\_FEATURES (AT91\_CAST(AT91\_REG *)   0x400900F8) }\textcolor{comment}{// (US0) US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05982}05982 \textcolor{preprocessor}{\#define AT91C\_US0\_CSR   (AT91\_CAST(AT91\_REG *)  0x40090014) }\textcolor{comment}{// (US0) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05983}05983 \textcolor{preprocessor}{\#define AT91C\_US0\_THR   (AT91\_CAST(AT91\_REG *)  0x4009001C) }\textcolor{comment}{// (US0) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05984}05984 \textcolor{comment}{// ========== Register definition for PDC\_US1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05985}05985 \textcolor{preprocessor}{\#define AT91C\_US1\_TNPR  (AT91\_CAST(AT91\_REG *)  0x40094118) }\textcolor{comment}{// (PDC\_US1) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05986}05986 \textcolor{preprocessor}{\#define AT91C\_US1\_TPR   (AT91\_CAST(AT91\_REG *)  0x40094108) }\textcolor{comment}{// (PDC\_US1) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05987}05987 \textcolor{preprocessor}{\#define AT91C\_US1\_RNCR  (AT91\_CAST(AT91\_REG *)  0x40094114) }\textcolor{comment}{// (PDC\_US1) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05988}05988 \textcolor{preprocessor}{\#define AT91C\_US1\_TNCR  (AT91\_CAST(AT91\_REG *)  0x4009411C) }\textcolor{comment}{// (PDC\_US1) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05989}05989 \textcolor{preprocessor}{\#define AT91C\_US1\_RNPR  (AT91\_CAST(AT91\_REG *)  0x40094110) }\textcolor{comment}{// (PDC\_US1) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05990}05990 \textcolor{preprocessor}{\#define AT91C\_US1\_TCR   (AT91\_CAST(AT91\_REG *)  0x4009410C) }\textcolor{comment}{// (PDC\_US1) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05991}05991 \textcolor{preprocessor}{\#define AT91C\_US1\_PTSR  (AT91\_CAST(AT91\_REG *)  0x40094124) }\textcolor{comment}{// (PDC\_US1) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05992}05992 \textcolor{preprocessor}{\#define AT91C\_US1\_RCR   (AT91\_CAST(AT91\_REG *)  0x40094104) }\textcolor{comment}{// (PDC\_US1) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05993}05993 \textcolor{preprocessor}{\#define AT91C\_US1\_RPR   (AT91\_CAST(AT91\_REG *)  0x40094100) }\textcolor{comment}{// (PDC\_US1) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05994}05994 \textcolor{preprocessor}{\#define AT91C\_US1\_PTCR  (AT91\_CAST(AT91\_REG *)  0x40094120) }\textcolor{comment}{// (PDC\_US1) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05995}05995 \textcolor{comment}{// ========== Register definition for US1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05996}05996 \textcolor{preprocessor}{\#define AT91C\_US1\_IMR   (AT91\_CAST(AT91\_REG *)  0x40094010) }\textcolor{comment}{// (US1) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05997}05997 \textcolor{preprocessor}{\#define AT91C\_US1\_RTOR  (AT91\_CAST(AT91\_REG *)  0x40094024) }\textcolor{comment}{// (US1) Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05998}05998 \textcolor{preprocessor}{\#define AT91C\_US1\_RHR   (AT91\_CAST(AT91\_REG *)  0x40094018) }\textcolor{comment}{// (US1) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l05999}05999 \textcolor{preprocessor}{\#define AT91C\_US1\_IPNAME1 (AT91\_CAST(AT91\_REG *)    0x400940F0) }\textcolor{comment}{// (US1) US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06000}06000 \textcolor{preprocessor}{\#define AT91C\_US1\_VER   (AT91\_CAST(AT91\_REG *)  0x400940FC) }\textcolor{comment}{// (US1) VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06001}06001 \textcolor{preprocessor}{\#define AT91C\_US1\_MR    (AT91\_CAST(AT91\_REG *)  0x40094004) }\textcolor{comment}{// (US1) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06002}06002 \textcolor{preprocessor}{\#define AT91C\_US1\_FEATURES (AT91\_CAST(AT91\_REG *)   0x400940F8) }\textcolor{comment}{// (US1) US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06003}06003 \textcolor{preprocessor}{\#define AT91C\_US1\_NER   (AT91\_CAST(AT91\_REG *)  0x40094044) }\textcolor{comment}{// (US1) Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06004}06004 \textcolor{preprocessor}{\#define AT91C\_US1\_IPNAME2 (AT91\_CAST(AT91\_REG *)    0x400940F4) }\textcolor{comment}{// (US1) US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06005}06005 \textcolor{preprocessor}{\#define AT91C\_US1\_CR    (AT91\_CAST(AT91\_REG *)  0x40094000) }\textcolor{comment}{// (US1) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06006}06006 \textcolor{preprocessor}{\#define AT91C\_US1\_BRGR  (AT91\_CAST(AT91\_REG *)  0x40094020) }\textcolor{comment}{// (US1) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06007}06007 \textcolor{preprocessor}{\#define AT91C\_US1\_IF    (AT91\_CAST(AT91\_REG *)  0x4009404C) }\textcolor{comment}{// (US1) IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06008}06008 \textcolor{preprocessor}{\#define AT91C\_US1\_IER   (AT91\_CAST(AT91\_REG *)  0x40094008) }\textcolor{comment}{// (US1) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06009}06009 \textcolor{preprocessor}{\#define AT91C\_US1\_TTGR  (AT91\_CAST(AT91\_REG *)  0x40094028) }\textcolor{comment}{// (US1) Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06010}06010 \textcolor{preprocessor}{\#define AT91C\_US1\_FIDI  (AT91\_CAST(AT91\_REG *)  0x40094040) }\textcolor{comment}{// (US1) FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06011}06011 \textcolor{preprocessor}{\#define AT91C\_US1\_MAN   (AT91\_CAST(AT91\_REG *)  0x40094050) }\textcolor{comment}{// (US1) Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06012}06012 \textcolor{preprocessor}{\#define AT91C\_US1\_ADDRSIZE (AT91\_CAST(AT91\_REG *)   0x400940EC) }\textcolor{comment}{// (US1) US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06013}06013 \textcolor{preprocessor}{\#define AT91C\_US1\_CSR   (AT91\_CAST(AT91\_REG *)  0x40094014) }\textcolor{comment}{// (US1) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06014}06014 \textcolor{preprocessor}{\#define AT91C\_US1\_THR   (AT91\_CAST(AT91\_REG *)  0x4009401C) }\textcolor{comment}{// (US1) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06015}06015 \textcolor{preprocessor}{\#define AT91C\_US1\_IDR   (AT91\_CAST(AT91\_REG *)  0x4009400C) }\textcolor{comment}{// (US1) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06016}06016 \textcolor{comment}{// ========== Register definition for PDC\_US2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06017}06017 \textcolor{preprocessor}{\#define AT91C\_US2\_RPR   (AT91\_CAST(AT91\_REG *)  0x40098100) }\textcolor{comment}{// (PDC\_US2) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06018}06018 \textcolor{preprocessor}{\#define AT91C\_US2\_TPR   (AT91\_CAST(AT91\_REG *)  0x40098108) }\textcolor{comment}{// (PDC\_US2) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06019}06019 \textcolor{preprocessor}{\#define AT91C\_US2\_TCR   (AT91\_CAST(AT91\_REG *)  0x4009810C) }\textcolor{comment}{// (PDC\_US2) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06020}06020 \textcolor{preprocessor}{\#define AT91C\_US2\_PTSR  (AT91\_CAST(AT91\_REG *)  0x40098124) }\textcolor{comment}{// (PDC\_US2) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06021}06021 \textcolor{preprocessor}{\#define AT91C\_US2\_PTCR  (AT91\_CAST(AT91\_REG *)  0x40098120) }\textcolor{comment}{// (PDC\_US2) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06022}06022 \textcolor{preprocessor}{\#define AT91C\_US2\_RNPR  (AT91\_CAST(AT91\_REG *)  0x40098110) }\textcolor{comment}{// (PDC\_US2) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06023}06023 \textcolor{preprocessor}{\#define AT91C\_US2\_TNCR  (AT91\_CAST(AT91\_REG *)  0x4009811C) }\textcolor{comment}{// (PDC\_US2) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06024}06024 \textcolor{preprocessor}{\#define AT91C\_US2\_RNCR  (AT91\_CAST(AT91\_REG *)  0x40098114) }\textcolor{comment}{// (PDC\_US2) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06025}06025 \textcolor{preprocessor}{\#define AT91C\_US2\_TNPR  (AT91\_CAST(AT91\_REG *)  0x40098118) }\textcolor{comment}{// (PDC\_US2) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06026}06026 \textcolor{preprocessor}{\#define AT91C\_US2\_RCR   (AT91\_CAST(AT91\_REG *)  0x40098104) }\textcolor{comment}{// (PDC\_US2) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06027}06027 \textcolor{comment}{// ========== Register definition for US2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06028}06028 \textcolor{preprocessor}{\#define AT91C\_US2\_MAN   (AT91\_CAST(AT91\_REG *)  0x40098050) }\textcolor{comment}{// (US2) Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06029}06029 \textcolor{preprocessor}{\#define AT91C\_US2\_ADDRSIZE (AT91\_CAST(AT91\_REG *)   0x400980EC) }\textcolor{comment}{// (US2) US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06030}06030 \textcolor{preprocessor}{\#define AT91C\_US2\_MR    (AT91\_CAST(AT91\_REG *)  0x40098004) }\textcolor{comment}{// (US2) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06031}06031 \textcolor{preprocessor}{\#define AT91C\_US2\_IPNAME1 (AT91\_CAST(AT91\_REG *)    0x400980F0) }\textcolor{comment}{// (US2) US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06032}06032 \textcolor{preprocessor}{\#define AT91C\_US2\_IF    (AT91\_CAST(AT91\_REG *)  0x4009804C) }\textcolor{comment}{// (US2) IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06033}06033 \textcolor{preprocessor}{\#define AT91C\_US2\_BRGR  (AT91\_CAST(AT91\_REG *)  0x40098020) }\textcolor{comment}{// (US2) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06034}06034 \textcolor{preprocessor}{\#define AT91C\_US2\_FIDI  (AT91\_CAST(AT91\_REG *)  0x40098040) }\textcolor{comment}{// (US2) FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06035}06035 \textcolor{preprocessor}{\#define AT91C\_US2\_IER   (AT91\_CAST(AT91\_REG *)  0x40098008) }\textcolor{comment}{// (US2) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06036}06036 \textcolor{preprocessor}{\#define AT91C\_US2\_RTOR  (AT91\_CAST(AT91\_REG *)  0x40098024) }\textcolor{comment}{// (US2) Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06037}06037 \textcolor{preprocessor}{\#define AT91C\_US2\_CR    (AT91\_CAST(AT91\_REG *)  0x40098000) }\textcolor{comment}{// (US2) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06038}06038 \textcolor{preprocessor}{\#define AT91C\_US2\_THR   (AT91\_CAST(AT91\_REG *)  0x4009801C) }\textcolor{comment}{// (US2) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06039}06039 \textcolor{preprocessor}{\#define AT91C\_US2\_CSR   (AT91\_CAST(AT91\_REG *)  0x40098014) }\textcolor{comment}{// (US2) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06040}06040 \textcolor{preprocessor}{\#define AT91C\_US2\_VER   (AT91\_CAST(AT91\_REG *)  0x400980FC) }\textcolor{comment}{// (US2) VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06041}06041 \textcolor{preprocessor}{\#define AT91C\_US2\_FEATURES (AT91\_CAST(AT91\_REG *)   0x400980F8) }\textcolor{comment}{// (US2) US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06042}06042 \textcolor{preprocessor}{\#define AT91C\_US2\_IDR   (AT91\_CAST(AT91\_REG *)  0x4009800C) }\textcolor{comment}{// (US2) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06043}06043 \textcolor{preprocessor}{\#define AT91C\_US2\_TTGR  (AT91\_CAST(AT91\_REG *)  0x40098028) }\textcolor{comment}{// (US2) Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06044}06044 \textcolor{preprocessor}{\#define AT91C\_US2\_IPNAME2 (AT91\_CAST(AT91\_REG *)    0x400980F4) }\textcolor{comment}{// (US2) US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06045}06045 \textcolor{preprocessor}{\#define AT91C\_US2\_RHR   (AT91\_CAST(AT91\_REG *)  0x40098018) }\textcolor{comment}{// (US2) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06046}06046 \textcolor{preprocessor}{\#define AT91C\_US2\_NER   (AT91\_CAST(AT91\_REG *)  0x40098044) }\textcolor{comment}{// (US2) Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06047}06047 \textcolor{preprocessor}{\#define AT91C\_US2\_IMR   (AT91\_CAST(AT91\_REG *)  0x40098010) }\textcolor{comment}{// (US2) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06048}06048 \textcolor{comment}{// ========== Register definition for PDC\_US3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06049}06049 \textcolor{preprocessor}{\#define AT91C\_US3\_TPR   (AT91\_CAST(AT91\_REG *)  0x4009C108) }\textcolor{comment}{// (PDC\_US3) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06050}06050 \textcolor{preprocessor}{\#define AT91C\_US3\_PTCR  (AT91\_CAST(AT91\_REG *)  0x4009C120) }\textcolor{comment}{// (PDC\_US3) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06051}06051 \textcolor{preprocessor}{\#define AT91C\_US3\_TCR   (AT91\_CAST(AT91\_REG *)  0x4009C10C) }\textcolor{comment}{// (PDC\_US3) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06052}06052 \textcolor{preprocessor}{\#define AT91C\_US3\_RCR   (AT91\_CAST(AT91\_REG *)  0x4009C104) }\textcolor{comment}{// (PDC\_US3) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06053}06053 \textcolor{preprocessor}{\#define AT91C\_US3\_RNCR  (AT91\_CAST(AT91\_REG *)  0x4009C114) }\textcolor{comment}{// (PDC\_US3) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06054}06054 \textcolor{preprocessor}{\#define AT91C\_US3\_RNPR  (AT91\_CAST(AT91\_REG *)  0x4009C110) }\textcolor{comment}{// (PDC\_US3) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06055}06055 \textcolor{preprocessor}{\#define AT91C\_US3\_RPR   (AT91\_CAST(AT91\_REG *)  0x4009C100) }\textcolor{comment}{// (PDC\_US3) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06056}06056 \textcolor{preprocessor}{\#define AT91C\_US3\_PTSR  (AT91\_CAST(AT91\_REG *)  0x4009C124) }\textcolor{comment}{// (PDC\_US3) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06057}06057 \textcolor{preprocessor}{\#define AT91C\_US3\_TNCR  (AT91\_CAST(AT91\_REG *)  0x4009C11C) }\textcolor{comment}{// (PDC\_US3) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06058}06058 \textcolor{preprocessor}{\#define AT91C\_US3\_TNPR  (AT91\_CAST(AT91\_REG *)  0x4009C118) }\textcolor{comment}{// (PDC\_US3) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06059}06059 \textcolor{comment}{// ========== Register definition for US3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06060}06060 \textcolor{preprocessor}{\#define AT91C\_US3\_MAN   (AT91\_CAST(AT91\_REG *)  0x4009C050) }\textcolor{comment}{// (US3) Manchester Encoder Decoder Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06061}06061 \textcolor{preprocessor}{\#define AT91C\_US3\_CSR   (AT91\_CAST(AT91\_REG *)  0x4009C014) }\textcolor{comment}{// (US3) Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06062}06062 \textcolor{preprocessor}{\#define AT91C\_US3\_BRGR  (AT91\_CAST(AT91\_REG *)  0x4009C020) }\textcolor{comment}{// (US3) Baud Rate Generator Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06063}06063 \textcolor{preprocessor}{\#define AT91C\_US3\_IPNAME2 (AT91\_CAST(AT91\_REG *)    0x4009C0F4) }\textcolor{comment}{// (US3) US IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06064}06064 \textcolor{preprocessor}{\#define AT91C\_US3\_RTOR  (AT91\_CAST(AT91\_REG *)  0x4009C024) }\textcolor{comment}{// (US3) Receiver Time-\/out Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06065}06065 \textcolor{preprocessor}{\#define AT91C\_US3\_ADDRSIZE (AT91\_CAST(AT91\_REG *)   0x4009C0EC) }\textcolor{comment}{// (US3) US ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06066}06066 \textcolor{preprocessor}{\#define AT91C\_US3\_CR    (AT91\_CAST(AT91\_REG *)  0x4009C000) }\textcolor{comment}{// (US3) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06067}06067 \textcolor{preprocessor}{\#define AT91C\_US3\_IF    (AT91\_CAST(AT91\_REG *)  0x4009C04C) }\textcolor{comment}{// (US3) IRDA\_FILTER Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06068}06068 \textcolor{preprocessor}{\#define AT91C\_US3\_FEATURES (AT91\_CAST(AT91\_REG *)   0x4009C0F8) }\textcolor{comment}{// (US3) US FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06069}06069 \textcolor{preprocessor}{\#define AT91C\_US3\_VER   (AT91\_CAST(AT91\_REG *)  0x4009C0FC) }\textcolor{comment}{// (US3) VERSION Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06070}06070 \textcolor{preprocessor}{\#define AT91C\_US3\_RHR   (AT91\_CAST(AT91\_REG *)  0x4009C018) }\textcolor{comment}{// (US3) Receiver Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06071}06071 \textcolor{preprocessor}{\#define AT91C\_US3\_TTGR  (AT91\_CAST(AT91\_REG *)  0x4009C028) }\textcolor{comment}{// (US3) Transmitter Time-\/guard Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06072}06072 \textcolor{preprocessor}{\#define AT91C\_US3\_NER   (AT91\_CAST(AT91\_REG *)  0x4009C044) }\textcolor{comment}{// (US3) Nb Errors Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06073}06073 \textcolor{preprocessor}{\#define AT91C\_US3\_IMR   (AT91\_CAST(AT91\_REG *)  0x4009C010) }\textcolor{comment}{// (US3) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06074}06074 \textcolor{preprocessor}{\#define AT91C\_US3\_THR   (AT91\_CAST(AT91\_REG *)  0x4009C01C) }\textcolor{comment}{// (US3) Transmitter Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06075}06075 \textcolor{preprocessor}{\#define AT91C\_US3\_IDR   (AT91\_CAST(AT91\_REG *)  0x4009C00C) }\textcolor{comment}{// (US3) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06076}06076 \textcolor{preprocessor}{\#define AT91C\_US3\_MR    (AT91\_CAST(AT91\_REG *)  0x4009C004) }\textcolor{comment}{// (US3) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06077}06077 \textcolor{preprocessor}{\#define AT91C\_US3\_IER   (AT91\_CAST(AT91\_REG *)  0x4009C008) }\textcolor{comment}{// (US3) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06078}06078 \textcolor{preprocessor}{\#define AT91C\_US3\_FIDI  (AT91\_CAST(AT91\_REG *)  0x4009C040) }\textcolor{comment}{// (US3) FI\_DI\_Ratio Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06079}06079 \textcolor{preprocessor}{\#define AT91C\_US3\_IPNAME1 (AT91\_CAST(AT91\_REG *)    0x4009C0F0) }\textcolor{comment}{// (US3) US IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06080}06080 \textcolor{comment}{// ========== Register definition for PDC\_SSC0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06081}06081 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RNCR (AT91\_CAST(AT91\_REG *)  0x40004114) }\textcolor{comment}{// (PDC\_SSC0) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06082}06082 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TPR  (AT91\_CAST(AT91\_REG *)  0x40004108) }\textcolor{comment}{// (PDC\_SSC0) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06083}06083 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TCR  (AT91\_CAST(AT91\_REG *)  0x4000410C) }\textcolor{comment}{// (PDC\_SSC0) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06084}06084 \textcolor{preprocessor}{\#define AT91C\_SSC0\_PTCR (AT91\_CAST(AT91\_REG *)  0x40004120) }\textcolor{comment}{// (PDC\_SSC0) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06085}06085 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TNPR (AT91\_CAST(AT91\_REG *)  0x40004118) }\textcolor{comment}{// (PDC\_SSC0) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06086}06086 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RPR  (AT91\_CAST(AT91\_REG *)  0x40004100) }\textcolor{comment}{// (PDC\_SSC0) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06087}06087 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TNCR (AT91\_CAST(AT91\_REG *)  0x4000411C) }\textcolor{comment}{// (PDC\_SSC0) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06088}06088 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RNPR (AT91\_CAST(AT91\_REG *)  0x40004110) }\textcolor{comment}{// (PDC\_SSC0) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06089}06089 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RCR  (AT91\_CAST(AT91\_REG *)  0x40004104) }\textcolor{comment}{// (PDC\_SSC0) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06090}06090 \textcolor{preprocessor}{\#define AT91C\_SSC0\_PTSR (AT91\_CAST(AT91\_REG *)  0x40004124) }\textcolor{comment}{// (PDC\_SSC0) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06091}06091 \textcolor{comment}{// ========== Register definition for SSC0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06092}06092 \textcolor{preprocessor}{\#define AT91C\_SSC0\_CR   (AT91\_CAST(AT91\_REG *)  0x40004000) }\textcolor{comment}{// (SSC0) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06093}06093 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RHR  (AT91\_CAST(AT91\_REG *)  0x40004020) }\textcolor{comment}{// (SSC0) Receive Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06094}06094 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TSHR (AT91\_CAST(AT91\_REG *)  0x40004034) }\textcolor{comment}{// (SSC0) Transmit Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06095}06095 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RFMR (AT91\_CAST(AT91\_REG *)  0x40004014) }\textcolor{comment}{// (SSC0) Receive Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06096}06096 \textcolor{preprocessor}{\#define AT91C\_SSC0\_IDR  (AT91\_CAST(AT91\_REG *)  0x40004048) }\textcolor{comment}{// (SSC0) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06097}06097 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TFMR (AT91\_CAST(AT91\_REG *)  0x4000401C) }\textcolor{comment}{// (SSC0) Transmit Frame Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06098}06098 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RSHR (AT91\_CAST(AT91\_REG *)  0x40004030) }\textcolor{comment}{// (SSC0) Receive Sync Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06099}06099 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RC1R (AT91\_CAST(AT91\_REG *)  0x4000403C) }\textcolor{comment}{// (SSC0) Receive Compare 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06100}06100 \textcolor{preprocessor}{\#define AT91C\_SSC0\_TCMR (AT91\_CAST(AT91\_REG *)  0x40004018) }\textcolor{comment}{// (SSC0) Transmit Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06101}06101 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RCMR (AT91\_CAST(AT91\_REG *)  0x40004010) }\textcolor{comment}{// (SSC0) Receive Clock ModeRegister}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06102}06102 \textcolor{preprocessor}{\#define AT91C\_SSC0\_SR   (AT91\_CAST(AT91\_REG *)  0x40004040) }\textcolor{comment}{// (SSC0) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06103}06103 \textcolor{preprocessor}{\#define AT91C\_SSC0\_RC0R (AT91\_CAST(AT91\_REG *)  0x40004038) }\textcolor{comment}{// (SSC0) Receive Compare 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06104}06104 \textcolor{preprocessor}{\#define AT91C\_SSC0\_THR  (AT91\_CAST(AT91\_REG *)  0x40004024) }\textcolor{comment}{// (SSC0) Transmit Holding Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06105}06105 \textcolor{preprocessor}{\#define AT91C\_SSC0\_CMR  (AT91\_CAST(AT91\_REG *)  0x40004004) }\textcolor{comment}{// (SSC0) Clock Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06106}06106 \textcolor{preprocessor}{\#define AT91C\_SSC0\_IER  (AT91\_CAST(AT91\_REG *)  0x40004044) }\textcolor{comment}{// (SSC0) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06107}06107 \textcolor{preprocessor}{\#define AT91C\_SSC0\_IMR  (AT91\_CAST(AT91\_REG *)  0x4000404C) }\textcolor{comment}{// (SSC0) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06108}06108 \textcolor{comment}{// ========== Register definition for PDC\_PWMC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06109}06109 \textcolor{preprocessor}{\#define AT91C\_PWMC\_TNCR (AT91\_CAST(AT91\_REG *)  0x4008C11C) }\textcolor{comment}{// (PDC\_PWMC) Transmit Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06110}06110 \textcolor{preprocessor}{\#define AT91C\_PWMC\_TPR  (AT91\_CAST(AT91\_REG *)  0x4008C108) }\textcolor{comment}{// (PDC\_PWMC) Transmit Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06111}06111 \textcolor{preprocessor}{\#define AT91C\_PWMC\_RPR  (AT91\_CAST(AT91\_REG *)  0x4008C100) }\textcolor{comment}{// (PDC\_PWMC) Receive Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06112}06112 \textcolor{preprocessor}{\#define AT91C\_PWMC\_TCR  (AT91\_CAST(AT91\_REG *)  0x4008C10C) }\textcolor{comment}{// (PDC\_PWMC) Transmit Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06113}06113 \textcolor{preprocessor}{\#define AT91C\_PWMC\_PTSR (AT91\_CAST(AT91\_REG *)  0x4008C124) }\textcolor{comment}{// (PDC\_PWMC) PDC Transfer Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06114}06114 \textcolor{preprocessor}{\#define AT91C\_PWMC\_RNPR (AT91\_CAST(AT91\_REG *)  0x4008C110) }\textcolor{comment}{// (PDC\_PWMC) Receive Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06115}06115 \textcolor{preprocessor}{\#define AT91C\_PWMC\_RCR  (AT91\_CAST(AT91\_REG *)  0x4008C104) }\textcolor{comment}{// (PDC\_PWMC) Receive Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06116}06116 \textcolor{preprocessor}{\#define AT91C\_PWMC\_RNCR (AT91\_CAST(AT91\_REG *)  0x4008C114) }\textcolor{comment}{// (PDC\_PWMC) Receive Next Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06117}06117 \textcolor{preprocessor}{\#define AT91C\_PWMC\_PTCR (AT91\_CAST(AT91\_REG *)  0x4008C120) }\textcolor{comment}{// (PDC\_PWMC) PDC Transfer Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06118}06118 \textcolor{preprocessor}{\#define AT91C\_PWMC\_TNPR (AT91\_CAST(AT91\_REG *)  0x4008C118) }\textcolor{comment}{// (PDC\_PWMC) Transmit Next Pointer Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06119}06119 \textcolor{comment}{// ========== Register definition for PWMC\_CH0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06120}06120 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_DTR (AT91\_CAST(AT91\_REG *)   0x4008C218) }\textcolor{comment}{// (PWMC\_CH0) Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06121}06121 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CMR (AT91\_CAST(AT91\_REG *)   0x4008C200) }\textcolor{comment}{// (PWMC\_CH0) Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06122}06122 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CCNTR (AT91\_CAST(AT91\_REG *)     0x4008C214) }\textcolor{comment}{// (PWMC\_CH0) Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06123}06123 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CPRDR (AT91\_CAST(AT91\_REG *)     0x4008C20C) }\textcolor{comment}{// (PWMC\_CH0) Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06124}06124 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_DTUPDR (AT91\_CAST(AT91\_REG *)    0x4008C21C) }\textcolor{comment}{// (PWMC\_CH0) Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06125}06125 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CPRDUPDR (AT91\_CAST(AT91\_REG *)  0x4008C210) }\textcolor{comment}{// (PWMC\_CH0) Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06126}06126 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CDTYUPDR (AT91\_CAST(AT91\_REG *)  0x4008C208) }\textcolor{comment}{// (PWMC\_CH0) Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06127}06127 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH0\_CDTYR (AT91\_CAST(AT91\_REG *)     0x4008C204) }\textcolor{comment}{// (PWMC\_CH0) Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06128}06128 \textcolor{comment}{// ========== Register definition for PWMC\_CH1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06129}06129 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CCNTR (AT91\_CAST(AT91\_REG *)     0x4008C234) }\textcolor{comment}{// (PWMC\_CH1) Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06130}06130 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_DTR (AT91\_CAST(AT91\_REG *)   0x4008C238) }\textcolor{comment}{// (PWMC\_CH1) Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06131}06131 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CDTYUPDR (AT91\_CAST(AT91\_REG *)  0x4008C228) }\textcolor{comment}{// (PWMC\_CH1) Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06132}06132 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_DTUPDR (AT91\_CAST(AT91\_REG *)    0x4008C23C) }\textcolor{comment}{// (PWMC\_CH1) Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06133}06133 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CDTYR (AT91\_CAST(AT91\_REG *)     0x4008C224) }\textcolor{comment}{// (PWMC\_CH1) Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06134}06134 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CPRDR (AT91\_CAST(AT91\_REG *)     0x4008C22C) }\textcolor{comment}{// (PWMC\_CH1) Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06135}06135 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CPRDUPDR (AT91\_CAST(AT91\_REG *)  0x4008C230) }\textcolor{comment}{// (PWMC\_CH1) Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06136}06136 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH1\_CMR (AT91\_CAST(AT91\_REG *)   0x4008C220) }\textcolor{comment}{// (PWMC\_CH1) Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06137}06137 \textcolor{comment}{// ========== Register definition for PWMC\_CH2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06138}06138 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CDTYR (AT91\_CAST(AT91\_REG *)     0x4008C244) }\textcolor{comment}{// (PWMC\_CH2) Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06139}06139 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_DTUPDR (AT91\_CAST(AT91\_REG *)    0x4008C25C) }\textcolor{comment}{// (PWMC\_CH2) Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06140}06140 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CCNTR (AT91\_CAST(AT91\_REG *)     0x4008C254) }\textcolor{comment}{// (PWMC\_CH2) Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06141}06141 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CMR (AT91\_CAST(AT91\_REG *)   0x4008C240) }\textcolor{comment}{// (PWMC\_CH2) Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06142}06142 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CPRDR (AT91\_CAST(AT91\_REG *)     0x4008C24C) }\textcolor{comment}{// (PWMC\_CH2) Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06143}06143 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CPRDUPDR (AT91\_CAST(AT91\_REG *)  0x4008C250) }\textcolor{comment}{// (PWMC\_CH2) Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06144}06144 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_CDTYUPDR (AT91\_CAST(AT91\_REG *)  0x4008C248) }\textcolor{comment}{// (PWMC\_CH2) Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06145}06145 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH2\_DTR (AT91\_CAST(AT91\_REG *)   0x4008C258) }\textcolor{comment}{// (PWMC\_CH2) Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06146}06146 \textcolor{comment}{// ========== Register definition for PWMC\_CH3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06147}06147 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CPRDUPDR (AT91\_CAST(AT91\_REG *)  0x4008C270) }\textcolor{comment}{// (PWMC\_CH3) Channel Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06148}06148 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_DTR (AT91\_CAST(AT91\_REG *)   0x4008C278) }\textcolor{comment}{// (PWMC\_CH3) Channel Dead Time Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06149}06149 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CDTYR (AT91\_CAST(AT91\_REG *)     0x4008C264) }\textcolor{comment}{// (PWMC\_CH3) Channel Duty Cycle Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06150}06150 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_DTUPDR (AT91\_CAST(AT91\_REG *)    0x4008C27C) }\textcolor{comment}{// (PWMC\_CH3) Channel Dead Time Update Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06151}06151 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CDTYUPDR (AT91\_CAST(AT91\_REG *)  0x4008C268) }\textcolor{comment}{// (PWMC\_CH3) Channel Duty Cycle Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06152}06152 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CCNTR (AT91\_CAST(AT91\_REG *)     0x4008C274) }\textcolor{comment}{// (PWMC\_CH3) Channel Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06153}06153 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CMR (AT91\_CAST(AT91\_REG *)   0x4008C260) }\textcolor{comment}{// (PWMC\_CH3) Channel Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06154}06154 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CH3\_CPRDR (AT91\_CAST(AT91\_REG *)     0x4008C26C) }\textcolor{comment}{// (PWMC\_CH3) Channel Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06155}06155 \textcolor{comment}{// ========== Register definition for PWMC peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06156}06156 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP6MUPD (AT91\_CAST(AT91\_REG *)  0x4008C19C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06157}06157 \textcolor{preprocessor}{\#define AT91C\_PWMC\_ISR1 (AT91\_CAST(AT91\_REG *)  0x4008C01C) }\textcolor{comment}{// (PWMC) PWMC Interrupt Status Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06158}06158 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP5V (AT91\_CAST(AT91\_REG *)     0x4008C180) }\textcolor{comment}{// (PWMC) PWM Comparison Value 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06159}06159 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP4MUPD (AT91\_CAST(AT91\_REG *)  0x4008C17C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06160}06160 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FMR  (AT91\_CAST(AT91\_REG *)  0x4008C05C) }\textcolor{comment}{// (PWMC) PWM Fault Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06161}06161 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP6V (AT91\_CAST(AT91\_REG *)     0x4008C190) }\textcolor{comment}{// (PWMC) PWM Comparison Value 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06162}06162 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL4MR (AT91\_CAST(AT91\_REG *)     0x4008C08C) }\textcolor{comment}{// (PWMC) PWM Event Line 4 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06163}06163 \textcolor{preprocessor}{\#define AT91C\_PWMC\_UPCR (AT91\_CAST(AT91\_REG *)  0x4008C028) }\textcolor{comment}{// (PWMC) PWM Update Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06164}06164 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP1VUPD (AT91\_CAST(AT91\_REG *)  0x4008C144) }\textcolor{comment}{// (PWMC) PWM Comparison Value 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06165}06165 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP0M (AT91\_CAST(AT91\_REG *)     0x4008C138) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06166}06166 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP5VUPD (AT91\_CAST(AT91\_REG *)  0x4008C184) }\textcolor{comment}{// (PWMC) PWM Comparison Value 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06167}06167 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPER3 (AT91\_CAST(AT91\_REG *)     0x4008C074) }\textcolor{comment}{// (PWMC) PWM Fault Protection Enable Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06168}06168 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSCUPD (AT91\_CAST(AT91\_REG *)    0x4008C058) }\textcolor{comment}{// (PWMC) PWM Output Selection Clear Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06169}06169 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPER1 (AT91\_CAST(AT91\_REG *)     0x4008C06C) }\textcolor{comment}{// (PWMC) PWM Fault Protection Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06170}06170 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SCUPUPD (AT91\_CAST(AT91\_REG *)   0x4008C030) }\textcolor{comment}{// (PWMC) PWM Update Period Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06171}06171 \textcolor{preprocessor}{\#define AT91C\_PWMC\_DIS  (AT91\_CAST(AT91\_REG *)  0x4008C008) }\textcolor{comment}{// (PWMC) PWMC Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06172}06172 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IER1 (AT91\_CAST(AT91\_REG *)  0x4008C010) }\textcolor{comment}{// (PWMC) PWMC Interrupt Enable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06173}06173 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IMR2 (AT91\_CAST(AT91\_REG *)  0x4008C03C) }\textcolor{comment}{// (PWMC) PWMC Interrupt Mask Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06174}06174 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP0V (AT91\_CAST(AT91\_REG *)     0x4008C130) }\textcolor{comment}{// (PWMC) PWM Comparison Value 0 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06175}06175 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SR   (AT91\_CAST(AT91\_REG *)  0x4008C00C) }\textcolor{comment}{// (PWMC) PWMC Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06176}06176 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP4M (AT91\_CAST(AT91\_REG *)     0x4008C178) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06177}06177 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP3M (AT91\_CAST(AT91\_REG *)     0x4008C168) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06178}06178 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IER2 (AT91\_CAST(AT91\_REG *)  0x4008C034) }\textcolor{comment}{// (PWMC) PWMC Interrupt Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06179}06179 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP3VUPD (AT91\_CAST(AT91\_REG *)  0x4008C164) }\textcolor{comment}{// (PWMC) PWM Comparison Value 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06180}06180 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP2M (AT91\_CAST(AT91\_REG *)     0x4008C158) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06181}06181 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IDR2 (AT91\_CAST(AT91\_REG *)  0x4008C038) }\textcolor{comment}{// (PWMC) PWMC Interrupt Disable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06182}06182 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL2MR (AT91\_CAST(AT91\_REG *)     0x4008C084) }\textcolor{comment}{// (PWMC) PWM Event Line 2 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06183}06183 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP7V (AT91\_CAST(AT91\_REG *)     0x4008C1A0) }\textcolor{comment}{// (PWMC) PWM Comparison Value 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06184}06184 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP1M (AT91\_CAST(AT91\_REG *)     0x4008C148) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06185}06185 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP0VUPD (AT91\_CAST(AT91\_REG *)  0x4008C134) }\textcolor{comment}{// (PWMC) PWM Comparison Value 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06186}06186 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPSR (AT91\_CAST(AT91\_REG *)  0x4008C0E8) }\textcolor{comment}{// (PWMC) PWM Write Protection Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06187}06187 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP6VUPD (AT91\_CAST(AT91\_REG *)  0x4008C194) }\textcolor{comment}{// (PWMC) PWM Comparison Value 6 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06188}06188 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP1MUPD (AT91\_CAST(AT91\_REG *)  0x4008C14C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 1 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06189}06189 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP1V (AT91\_CAST(AT91\_REG *)     0x4008C140) }\textcolor{comment}{// (PWMC) PWM Comparison Value 1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06190}06190 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FCR  (AT91\_CAST(AT91\_REG *)  0x4008C064) }\textcolor{comment}{// (PWMC) PWM Fault Mode Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06191}06191 \textcolor{preprocessor}{\#define AT91C\_PWMC\_VER  (AT91\_CAST(AT91\_REG *)  0x4008C0FC) }\textcolor{comment}{// (PWMC) PWMC Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06192}06192 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL1MR (AT91\_CAST(AT91\_REG *)     0x4008C080) }\textcolor{comment}{// (PWMC) PWM Event Line 1 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06193}06193 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL6MR (AT91\_CAST(AT91\_REG *)     0x4008C094) }\textcolor{comment}{// (PWMC) PWM Event Line 6 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06194}06194 \textcolor{preprocessor}{\#define AT91C\_PWMC\_ISR2 (AT91\_CAST(AT91\_REG *)  0x4008C040) }\textcolor{comment}{// (PWMC) PWMC Interrupt Status Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06195}06195 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP4VUPD (AT91\_CAST(AT91\_REG *)  0x4008C174) }\textcolor{comment}{// (PWMC) PWM Comparison Value 4 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06196}06196 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP5MUPD (AT91\_CAST(AT91\_REG *)  0x4008C18C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 5 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06197}06197 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OS   (AT91\_CAST(AT91\_REG *)  0x4008C048) }\textcolor{comment}{// (PWMC) PWM Output Selection Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06198}06198 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPV  (AT91\_CAST(AT91\_REG *)  0x4008C068) }\textcolor{comment}{// (PWMC) PWM Fault Protection Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06199}06199 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPER2 (AT91\_CAST(AT91\_REG *)     0x4008C070) }\textcolor{comment}{// (PWMC) PWM Fault Protection Enable Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06200}06200 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL7MR (AT91\_CAST(AT91\_REG *)     0x4008C098) }\textcolor{comment}{// (PWMC) PWM Event Line 7 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06201}06201 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSSUPD (AT91\_CAST(AT91\_REG *)    0x4008C054) }\textcolor{comment}{// (PWMC) PWM Output Selection Set Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06202}06202 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FEATURES (AT91\_CAST(AT91\_REG *)  0x4008C0F8) }\textcolor{comment}{// (PWMC) PWMC FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06203}06203 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP2V (AT91\_CAST(AT91\_REG *)     0x4008C150) }\textcolor{comment}{// (PWMC) PWM Comparison Value 2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06204}06204 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FSR  (AT91\_CAST(AT91\_REG *)  0x4008C060) }\textcolor{comment}{// (PWMC) PWM Fault Mode Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06205}06205 \textcolor{preprocessor}{\#define AT91C\_PWMC\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x4008C0EC) }\textcolor{comment}{// (PWMC) PWMC ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06206}06206 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSC  (AT91\_CAST(AT91\_REG *)  0x4008C050) }\textcolor{comment}{// (PWMC) PWM Output Selection Clear Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06207}06207 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SCUP (AT91\_CAST(AT91\_REG *)  0x4008C02C) }\textcolor{comment}{// (PWMC) PWM Update Period Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06208}06208 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP7MUPD (AT91\_CAST(AT91\_REG *)  0x4008C1AC) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06209}06209 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP2VUPD (AT91\_CAST(AT91\_REG *)  0x4008C154) }\textcolor{comment}{// (PWMC) PWM Comparison Value 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06210}06210 \textcolor{preprocessor}{\#define AT91C\_PWMC\_FPER4 (AT91\_CAST(AT91\_REG *)     0x4008C078) }\textcolor{comment}{// (PWMC) PWM Fault Protection Enable Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06211}06211 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IMR1 (AT91\_CAST(AT91\_REG *)  0x4008C018) }\textcolor{comment}{// (PWMC) PWMC Interrupt Mask Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06212}06212 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL3MR (AT91\_CAST(AT91\_REG *)     0x4008C088) }\textcolor{comment}{// (PWMC) PWM Event Line 3 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06213}06213 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP3V (AT91\_CAST(AT91\_REG *)     0x4008C160) }\textcolor{comment}{// (PWMC) PWM Comparison Value 3 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06214}06214 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x4008C0F0) }\textcolor{comment}{// (PWMC) PWMC IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06215}06215 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OSS  (AT91\_CAST(AT91\_REG *)  0x4008C04C) }\textcolor{comment}{// (PWMC) PWM Output Selection Set Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06216}06216 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP0MUPD (AT91\_CAST(AT91\_REG *)  0x4008C13C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 0 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06217}06217 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP2MUPD (AT91\_CAST(AT91\_REG *)  0x4008C15C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 2 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06218}06218 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP4V (AT91\_CAST(AT91\_REG *)     0x4008C170) }\textcolor{comment}{// (PWMC) PWM Comparison Value 4 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06219}06219 \textcolor{preprocessor}{\#define AT91C\_PWMC\_ENA  (AT91\_CAST(AT91\_REG *)  0x4008C004) }\textcolor{comment}{// (PWMC) PWMC Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06220}06220 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP3MUPD (AT91\_CAST(AT91\_REG *)  0x4008C16C) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 3 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06221}06221 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL0MR (AT91\_CAST(AT91\_REG *)     0x4008C07C) }\textcolor{comment}{// (PWMC) PWM Event Line 0 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06222}06222 \textcolor{preprocessor}{\#define AT91C\_PWMC\_OOV  (AT91\_CAST(AT91\_REG *)  0x4008C044) }\textcolor{comment}{// (PWMC) PWM Output Override Value Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06223}06223 \textcolor{preprocessor}{\#define AT91C\_PWMC\_WPCR (AT91\_CAST(AT91\_REG *)  0x4008C0E4) }\textcolor{comment}{// (PWMC) PWM Write Protection Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06224}06224 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP7M (AT91\_CAST(AT91\_REG *)     0x4008C1A8) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 7 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06225}06225 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP6M (AT91\_CAST(AT91\_REG *)     0x4008C198) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 6 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06226}06226 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP5M (AT91\_CAST(AT91\_REG *)     0x4008C188) }\textcolor{comment}{// (PWMC) PWM Comparison Mode 5 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06227}06227 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x4008C0F4) }\textcolor{comment}{// (PWMC) PWMC IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06228}06228 \textcolor{preprocessor}{\#define AT91C\_PWMC\_CMP7VUPD (AT91\_CAST(AT91\_REG *)  0x4008C1A4) }\textcolor{comment}{// (PWMC) PWM Comparison Value 7 Update Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06229}06229 \textcolor{preprocessor}{\#define AT91C\_PWMC\_SYNC (AT91\_CAST(AT91\_REG *)  0x4008C020) }\textcolor{comment}{// (PWMC) PWM Synchronized Channels Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06230}06230 \textcolor{preprocessor}{\#define AT91C\_PWMC\_MR   (AT91\_CAST(AT91\_REG *)  0x4008C000) }\textcolor{comment}{// (PWMC) PWMC Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06231}06231 \textcolor{preprocessor}{\#define AT91C\_PWMC\_IDR1 (AT91\_CAST(AT91\_REG *)  0x4008C014) }\textcolor{comment}{// (PWMC) PWMC Interrupt Disable Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06232}06232 \textcolor{preprocessor}{\#define AT91C\_PWMC\_EL5MR (AT91\_CAST(AT91\_REG *)     0x4008C090) }\textcolor{comment}{// (PWMC) PWM Event Line 5 Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06233}06233 \textcolor{comment}{// ========== Register definition for SPI0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06234}06234 \textcolor{preprocessor}{\#define AT91C\_SPI0\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400080EC) }\textcolor{comment}{// (SPI0) SPI ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06235}06235 \textcolor{preprocessor}{\#define AT91C\_SPI0\_RDR  (AT91\_CAST(AT91\_REG *)  0x40008008) }\textcolor{comment}{// (SPI0) Receive Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06236}06236 \textcolor{preprocessor}{\#define AT91C\_SPI0\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400080F8) }\textcolor{comment}{// (SPI0) SPI FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06237}06237 \textcolor{preprocessor}{\#define AT91C\_SPI0\_CR   (AT91\_CAST(AT91\_REG *)  0x40008000) }\textcolor{comment}{// (SPI0) Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06238}06238 \textcolor{preprocessor}{\#define AT91C\_SPI0\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400080F0) }\textcolor{comment}{// (SPI0) SPI IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06239}06239 \textcolor{preprocessor}{\#define AT91C\_SPI0\_VER  (AT91\_CAST(AT91\_REG *)  0x400080FC) }\textcolor{comment}{// (SPI0) Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06240}06240 \textcolor{preprocessor}{\#define AT91C\_SPI0\_IDR  (AT91\_CAST(AT91\_REG *)  0x40008018) }\textcolor{comment}{// (SPI0) Interrupt Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06241}06241 \textcolor{preprocessor}{\#define AT91C\_SPI0\_TDR  (AT91\_CAST(AT91\_REG *)  0x4000800C) }\textcolor{comment}{// (SPI0) Transmit Data Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06242}06242 \textcolor{preprocessor}{\#define AT91C\_SPI0\_MR   (AT91\_CAST(AT91\_REG *)  0x40008004) }\textcolor{comment}{// (SPI0) Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06243}06243 \textcolor{preprocessor}{\#define AT91C\_SPI0\_IER  (AT91\_CAST(AT91\_REG *)  0x40008014) }\textcolor{comment}{// (SPI0) Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06244}06244 \textcolor{preprocessor}{\#define AT91C\_SPI0\_IMR  (AT91\_CAST(AT91\_REG *)  0x4000801C) }\textcolor{comment}{// (SPI0) Interrupt Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06245}06245 \textcolor{preprocessor}{\#define AT91C\_SPI0\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400080F4) }\textcolor{comment}{// (SPI0) SPI IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06246}06246 \textcolor{preprocessor}{\#define AT91C\_SPI0\_CSR  (AT91\_CAST(AT91\_REG *)  0x40008030) }\textcolor{comment}{// (SPI0) Chip Select Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06247}06247 \textcolor{preprocessor}{\#define AT91C\_SPI0\_SR   (AT91\_CAST(AT91\_REG *)  0x40008010) }\textcolor{comment}{// (SPI0) Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06248}06248 \textcolor{comment}{// ========== Register definition for UDPHS\_EPTFIFO peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06249}06249 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT6 (AT91\_CAST(AT91\_REG *)     0x201E0000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06250}06250 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT2 (AT91\_CAST(AT91\_REG *)     0x201A0000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06251}06251 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT1 (AT91\_CAST(AT91\_REG *)     0x20190000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06252}06252 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT0 (AT91\_CAST(AT91\_REG *)     0x20180000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06253}06253 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT5 (AT91\_CAST(AT91\_REG *)     0x201D0000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06254}06254 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT4 (AT91\_CAST(AT91\_REG *)     0x201C0000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06255}06255 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTFIFO\_READEPT3 (AT91\_CAST(AT91\_REG *)     0x201B0000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) FIFO Endpoint Data Register 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06256}06256 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06257}06257 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A410C) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06258}06258 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A411C) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06259}06259 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A4118) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06260}06260 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A4108) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06261}06261 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A4100) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06262}06262 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A4114) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06263}06263 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_0\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A4104) }\textcolor{comment}{// (UDPHS\_EPT\_0) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06264}06264 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06265}06265 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A413C) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06266}06266 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A4134) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06267}06267 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A412C) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06268}06268 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A4120) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06269}06269 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A4128) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06270}06270 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A4138) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06271}06271 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_1\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A4124) }\textcolor{comment}{// (UDPHS\_EPT\_1) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06272}06272 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06273}06273 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A4144) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06274}06274 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A4158) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06275}06275 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A4140) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06276}06276 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A414C) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06277}06277 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A4154) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06278}06278 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A415C) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06279}06279 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_2\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A4148) }\textcolor{comment}{// (UDPHS\_EPT\_2) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06280}06280 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06281}06281 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A4168) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06282}06282 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A4164) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06283}06283 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A4174) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06284}06284 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A4178) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06285}06285 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A4160) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06286}06286 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A417C) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06287}06287 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_3\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A416C) }\textcolor{comment}{// (UDPHS\_EPT\_3) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06288}06288 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_4 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06289}06289 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A4194) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06290}06290 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A4188) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06291}06291 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A418C) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06292}06292 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A4180) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06293}06293 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A4184) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06294}06294 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A419C) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06295}06295 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_4\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A4198) }\textcolor{comment}{// (UDPHS\_EPT\_4) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06296}06296 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_5 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06297}06297 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A41A0) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06298}06298 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A41AC) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06299}06299 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A41A4) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06300}06300 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A41BC) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06301}06301 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A41B4) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06302}06302 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A41A8) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06303}06303 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_5\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A41B8) }\textcolor{comment}{// (UDPHS\_EPT\_5) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06304}06304 \textcolor{comment}{// ========== Register definition for UDPHS\_EPT\_6 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06305}06305 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTCLRSTA (AT91\_CAST(AT91\_REG *)  0x400A41D8) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Clear Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06306}06306 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTCTL (AT91\_CAST(AT91\_REG *)     0x400A41CC) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06307}06307 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTCFG (AT91\_CAST(AT91\_REG *)     0x400A41C0) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Config Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06308}06308 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTCTLDIS (AT91\_CAST(AT91\_REG *)  0x400A41C8) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Control Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06309}06309 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTSTA (AT91\_CAST(AT91\_REG *)     0x400A41DC) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06310}06310 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTCTLENB (AT91\_CAST(AT91\_REG *)  0x400A41C4) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Control Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06311}06311 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPT\_6\_EPTSETSTA (AT91\_CAST(AT91\_REG *)  0x400A41D4) }\textcolor{comment}{// (UDPHS\_EPT\_6) UDPHS Endpoint Set Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06312}06312 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06313}06313 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_1\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A431C) }\textcolor{comment}{// (UDPHS\_DMA\_1) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06314}06314 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_1\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4318) }\textcolor{comment}{// (UDPHS\_DMA\_1) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06315}06315 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_1\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4310) }\textcolor{comment}{// (UDPHS\_DMA\_1) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06316}06316 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_1\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4314) }\textcolor{comment}{// (UDPHS\_DMA\_1) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06317}06317 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06318}06318 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_2\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A432C) }\textcolor{comment}{// (UDPHS\_DMA\_2) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06319}06319 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_2\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4320) }\textcolor{comment}{// (UDPHS\_DMA\_2) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06320}06320 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_2\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4328) }\textcolor{comment}{// (UDPHS\_DMA\_2) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06321}06321 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_2\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4324) }\textcolor{comment}{// (UDPHS\_DMA\_2) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06322}06322 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06323}06323 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_3\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4338) }\textcolor{comment}{// (UDPHS\_DMA\_3) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06324}06324 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_3\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4330) }\textcolor{comment}{// (UDPHS\_DMA\_3) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06325}06325 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_3\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A433C) }\textcolor{comment}{// (UDPHS\_DMA\_3) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06326}06326 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_3\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4334) }\textcolor{comment}{// (UDPHS\_DMA\_3) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06327}06327 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_4 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06328}06328 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_4\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4344) }\textcolor{comment}{// (UDPHS\_DMA\_4) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06329}06329 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_4\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4340) }\textcolor{comment}{// (UDPHS\_DMA\_4) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06330}06330 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_4\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A434C) }\textcolor{comment}{// (UDPHS\_DMA\_4) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06331}06331 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_4\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4348) }\textcolor{comment}{// (UDPHS\_DMA\_4) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06332}06332 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_5 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06333}06333 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_5\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4358) }\textcolor{comment}{// (UDPHS\_DMA\_5) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06334}06334 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_5\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4354) }\textcolor{comment}{// (UDPHS\_DMA\_5) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06335}06335 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_5\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4350) }\textcolor{comment}{// (UDPHS\_DMA\_5) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06336}06336 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_5\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A435C) }\textcolor{comment}{// (UDPHS\_DMA\_5) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06337}06337 \textcolor{comment}{// ========== Register definition for UDPHS\_DMA\_6 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06338}06338 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_6\_DMASTATUS (AT91\_CAST(AT91\_REG *)  0x400A436C) }\textcolor{comment}{// (UDPHS\_DMA\_6) UDPHS DMA Channel Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06339}06339 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_6\_DMACONTROL (AT91\_CAST(AT91\_REG *)     0x400A4368) }\textcolor{comment}{// (UDPHS\_DMA\_6) UDPHS DMA Channel Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06340}06340 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_6\_DMANXTDSC (AT91\_CAST(AT91\_REG *)  0x400A4360) }\textcolor{comment}{// (UDPHS\_DMA\_6) UDPHS DMA Channel Next Descriptor Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06341}06341 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_DMA\_6\_DMAADDRESS (AT91\_CAST(AT91\_REG *)     0x400A4364) }\textcolor{comment}{// (UDPHS\_DMA\_6) UDPHS DMA Channel Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06342}06342 \textcolor{comment}{// ========== Register definition for UDPHS peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06343}06343 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_EPTRST (AT91\_CAST(AT91\_REG *)   0x400A401C) }\textcolor{comment}{// (UDPHS) UDPHS Endpoints Reset Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06344}06344 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IEN (AT91\_CAST(AT91\_REG *)  0x400A4010) }\textcolor{comment}{// (UDPHS) UDPHS Interrupt Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06345}06345 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TSTCNTB (AT91\_CAST(AT91\_REG *)  0x400A40D8) }\textcolor{comment}{// (UDPHS) UDPHS Test B Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06346}06346 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RIPNAME2 (AT91\_CAST(AT91\_REG *)     0x400A40F4) }\textcolor{comment}{// (UDPHS) UDPHS Name2 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06347}06347 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RIPPADDRSIZE (AT91\_CAST(AT91\_REG *)     0x400A40EC) }\textcolor{comment}{// (UDPHS) UDPHS PADDRSIZE Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06348}06348 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TSTMODREG (AT91\_CAST(AT91\_REG *)    0x400A40DC) }\textcolor{comment}{// (UDPHS) UDPHS Test Mode Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06349}06349 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TST (AT91\_CAST(AT91\_REG *)  0x400A40E0) }\textcolor{comment}{// (UDPHS) UDPHS Test Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06350}06350 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TSTSOFCNT (AT91\_CAST(AT91\_REG *)    0x400A40D0) }\textcolor{comment}{// (UDPHS) UDPHS Test SOF Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06351}06351 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_FNUM (AT91\_CAST(AT91\_REG *)     0x400A4004) }\textcolor{comment}{// (UDPHS) UDPHS Frame Number Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06352}06352 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_TSTCNTA (AT91\_CAST(AT91\_REG *)  0x400A40D4) }\textcolor{comment}{// (UDPHS) UDPHS Test A Counter Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06353}06353 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_INTSTA (AT91\_CAST(AT91\_REG *)   0x400A4014) }\textcolor{comment}{// (UDPHS) UDPHS Interrupt Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06354}06354 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IPFEATURES (AT91\_CAST(AT91\_REG *)   0x400A40F8) }\textcolor{comment}{// (UDPHS) UDPHS Features Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06355}06355 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CLRINT (AT91\_CAST(AT91\_REG *)   0x400A4018) }\textcolor{comment}{// (UDPHS) UDPHS Clear Interrupt Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06356}06356 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_RIPNAME1 (AT91\_CAST(AT91\_REG *)     0x400A40F0) }\textcolor{comment}{// (UDPHS) UDPHS Name1 Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06357}06357 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_CTRL (AT91\_CAST(AT91\_REG *)     0x400A4000) }\textcolor{comment}{// (UDPHS) UDPHS Control Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06358}06358 \textcolor{preprocessor}{\#define AT91C\_UDPHS\_IPVERSION (AT91\_CAST(AT91\_REG *)    0x400A40FC) }\textcolor{comment}{// (UDPHS) UDPHS Version Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06359}06359 \textcolor{comment}{// ========== Register definition for HDMA\_CH\_0 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06360}06360 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_SADDR (AT91\_CAST(AT91\_REG *)    0x400B003C) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06361}06361 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_DADDR (AT91\_CAST(AT91\_REG *)    0x400B0040) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06362}06362 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_CFG (AT91\_CAST(AT91\_REG *)  0x400B0050) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06363}06363 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_CTRLB (AT91\_CAST(AT91\_REG *)    0x400B004C) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06364}06364 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_CTRLA (AT91\_CAST(AT91\_REG *)    0x400B0048) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06365}06365 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_0\_DSCR (AT91\_CAST(AT91\_REG *)     0x400B0044) }\textcolor{comment}{// (HDMA\_CH\_0) HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06366}06366 \textcolor{comment}{// ========== Register definition for HDMA\_CH\_1 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06367}06367 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_DSCR (AT91\_CAST(AT91\_REG *)     0x400B006C) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06368}06368 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_CTRLB (AT91\_CAST(AT91\_REG *)    0x400B0074) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06369}06369 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_SADDR (AT91\_CAST(AT91\_REG *)    0x400B0064) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06370}06370 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_CFG (AT91\_CAST(AT91\_REG *)  0x400B0078) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06371}06371 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_DADDR (AT91\_CAST(AT91\_REG *)    0x400B0068) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06372}06372 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_1\_CTRLA (AT91\_CAST(AT91\_REG *)    0x400B0070) }\textcolor{comment}{// (HDMA\_CH\_1) HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06373}06373 \textcolor{comment}{// ========== Register definition for HDMA\_CH\_2 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06374}06374 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_CTRLA (AT91\_CAST(AT91\_REG *)    0x400B0098) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06375}06375 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_SADDR (AT91\_CAST(AT91\_REG *)    0x400B008C) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06376}06376 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_CTRLB (AT91\_CAST(AT91\_REG *)    0x400B009C) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06377}06377 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_DADDR (AT91\_CAST(AT91\_REG *)    0x400B0090) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06378}06378 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_CFG (AT91\_CAST(AT91\_REG *)  0x400B00A0) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06379}06379 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_2\_DSCR (AT91\_CAST(AT91\_REG *)     0x400B0094) }\textcolor{comment}{// (HDMA\_CH\_2) HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06380}06380 \textcolor{comment}{// ========== Register definition for HDMA\_CH\_3 peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06381}06381 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_DSCR (AT91\_CAST(AT91\_REG *)     0x400B00BC) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Descriptor Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06382}06382 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_SADDR (AT91\_CAST(AT91\_REG *)    0x400B00B4) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Source Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06383}06383 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_CTRLB (AT91\_CAST(AT91\_REG *)    0x400B00C4) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Control B Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06384}06384 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_CFG (AT91\_CAST(AT91\_REG *)  0x400B00C8) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06385}06385 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_DADDR (AT91\_CAST(AT91\_REG *)    0x400B00B8) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Destination Address Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06386}06386 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CH\_3\_CTRLA (AT91\_CAST(AT91\_REG *)    0x400B00C0) }\textcolor{comment}{// (HDMA\_CH\_3) HDMA Channel Control A Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06387}06387 \textcolor{comment}{// ========== Register definition for HDMA peripheral ========== }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06388}06388 \textcolor{preprocessor}{\#define AT91C\_HDMA\_VER  (AT91\_CAST(AT91\_REG *)  0x400B01FC) }\textcolor{comment}{// (HDMA) HDMA VERSION REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06389}06389 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CHSR (AT91\_CAST(AT91\_REG *)  0x400B0030) }\textcolor{comment}{// (HDMA) HDMA Channel Handler Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06390}06390 \textcolor{preprocessor}{\#define AT91C\_HDMA\_IPNAME2 (AT91\_CAST(AT91\_REG *)   0x400B01F4) }\textcolor{comment}{// (HDMA) HDMA IPNAME2 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06391}06391 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EBCIMR (AT91\_CAST(AT91\_REG *)    0x400B0020) }\textcolor{comment}{// (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06392}06392 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CHDR (AT91\_CAST(AT91\_REG *)  0x400B002C) }\textcolor{comment}{// (HDMA) HDMA Channel Handler Disable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06393}06393 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EN   (AT91\_CAST(AT91\_REG *)  0x400B0004) }\textcolor{comment}{// (HDMA) HDMA Controller Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06394}06394 \textcolor{preprocessor}{\#define AT91C\_HDMA\_GCFG (AT91\_CAST(AT91\_REG *)  0x400B0000) }\textcolor{comment}{// (HDMA) HDMA Global Configuration Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06395}06395 \textcolor{preprocessor}{\#define AT91C\_HDMA\_IPNAME1 (AT91\_CAST(AT91\_REG *)   0x400B01F0) }\textcolor{comment}{// (HDMA) HDMA IPNAME1 REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06396}06396 \textcolor{preprocessor}{\#define AT91C\_HDMA\_LAST (AT91\_CAST(AT91\_REG *)  0x400B0010) }\textcolor{comment}{// (HDMA) HDMA Software Last Transfer Flag Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06397}06397 \textcolor{preprocessor}{\#define AT91C\_HDMA\_FEATURES (AT91\_CAST(AT91\_REG *)  0x400B01F8) }\textcolor{comment}{// (HDMA) HDMA FEATURES REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06398}06398 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CREQ (AT91\_CAST(AT91\_REG *)  0x400B000C) }\textcolor{comment}{// (HDMA) HDMA Software Chunk Transfer Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06399}06399 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EBCIER (AT91\_CAST(AT91\_REG *)    0x400B0018) }\textcolor{comment}{// (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06400}06400 \textcolor{preprocessor}{\#define AT91C\_HDMA\_CHER (AT91\_CAST(AT91\_REG *)  0x400B0028) }\textcolor{comment}{// (HDMA) HDMA Channel Handler Enable Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06401}06401 \textcolor{preprocessor}{\#define AT91C\_HDMA\_ADDRSIZE (AT91\_CAST(AT91\_REG *)  0x400B01EC) }\textcolor{comment}{// (HDMA) HDMA ADDRSIZE REGISTER }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06402}06402 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EBCISR (AT91\_CAST(AT91\_REG *)    0x400B0024) }\textcolor{comment}{// (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06403}06403 \textcolor{preprocessor}{\#define AT91C\_HDMA\_SREQ (AT91\_CAST(AT91\_REG *)  0x400B0008) }\textcolor{comment}{// (HDMA) HDMA Software Single Request Register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06404}06404 \textcolor{preprocessor}{\#define AT91C\_HDMA\_EBCIDR (AT91\_CAST(AT91\_REG *)    0x400B001C) }\textcolor{comment}{// (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06405}06405 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06406}06406 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06407}06407 \textcolor{comment}{//               PIO DEFINITIONS FOR AT91SAM3U4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06408}06408 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06409}06409 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA0        (1 <<  0) }\textcolor{comment}{// Pin Controlled by PA0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06410}06410 \textcolor{preprocessor}{\#define AT91C\_PA0\_TIOB0    (AT91C\_PIO\_PA0) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06411}06411 \textcolor{preprocessor}{\#define AT91C\_PA0\_SPI0\_NPCS1 (AT91C\_PIO\_PA0) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06412}06412 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA1        (1 <<  1) }\textcolor{comment}{// Pin Controlled by PA1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06413}06413 \textcolor{preprocessor}{\#define AT91C\_PA1\_TIOA0    (AT91C\_PIO\_PA1) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06414}06414 \textcolor{preprocessor}{\#define AT91C\_PA1\_SPI0\_NPCS2 (AT91C\_PIO\_PA1) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06415}06415 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA10       (1 << 10) }\textcolor{comment}{// Pin Controlled by PA10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06416}06416 \textcolor{preprocessor}{\#define AT91C\_PA10\_TWCK0    (AT91C\_PIO\_PA10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06417}06417 \textcolor{preprocessor}{\#define AT91C\_PA10\_PWML3    (AT91C\_PIO\_PA10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06418}06418 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA11       (1 << 11) }\textcolor{comment}{// Pin Controlled by PA11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06419}06419 \textcolor{preprocessor}{\#define AT91C\_PA11\_DRXD     (AT91C\_PIO\_PA11) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06420}06420 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA12       (1 << 12) }\textcolor{comment}{// Pin Controlled by PA12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06421}06421 \textcolor{preprocessor}{\#define AT91C\_PA12\_DTXD     (AT91C\_PIO\_PA12) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06422}06422 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA13       (1 << 13) }\textcolor{comment}{// Pin Controlled by PA13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06423}06423 \textcolor{preprocessor}{\#define AT91C\_PA13\_SPI0\_MISO (AT91C\_PIO\_PA13) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06424}06424 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA14       (1 << 14) }\textcolor{comment}{// Pin Controlled by PA14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06425}06425 \textcolor{preprocessor}{\#define AT91C\_PA14\_SPI0\_MOSI (AT91C\_PIO\_PA14) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06426}06426 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA15       (1 << 15) }\textcolor{comment}{// Pin Controlled by PA15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06427}06427 \textcolor{preprocessor}{\#define AT91C\_PA15\_SPI0\_SPCK (AT91C\_PIO\_PA15) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06428}06428 \textcolor{preprocessor}{\#define AT91C\_PA15\_PWMH2    (AT91C\_PIO\_PA15) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06429}06429 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA16       (1 << 16) }\textcolor{comment}{// Pin Controlled by PA16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06430}06430 \textcolor{preprocessor}{\#define AT91C\_PA16\_SPI0\_NPCS0 (AT91C\_PIO\_PA16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06431}06431 \textcolor{preprocessor}{\#define AT91C\_PA16\_NCS1     (AT91C\_PIO\_PA16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06432}06432 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA17       (1 << 17) }\textcolor{comment}{// Pin Controlled by PA17}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06433}06433 \textcolor{preprocessor}{\#define AT91C\_PA17\_SCK0     (AT91C\_PIO\_PA17) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06434}06434 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA18       (1 << 18) }\textcolor{comment}{// Pin Controlled by PA18}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06435}06435 \textcolor{preprocessor}{\#define AT91C\_PA18\_TXD0     (AT91C\_PIO\_PA18) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06436}06436 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA19       (1 << 19) }\textcolor{comment}{// Pin Controlled by PA19}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06437}06437 \textcolor{preprocessor}{\#define AT91C\_PA19\_RXD0     (AT91C\_PIO\_PA19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06438}06438 \textcolor{preprocessor}{\#define AT91C\_PA19\_SPI0\_NPCS3 (AT91C\_PIO\_PA19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06439}06439 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA2        (1 <<  2) }\textcolor{comment}{// Pin Controlled by PA2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06440}06440 \textcolor{preprocessor}{\#define AT91C\_PA2\_TCLK0    (AT91C\_PIO\_PA2) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06441}06441 \textcolor{preprocessor}{\#define AT91C\_PA2\_ADTRG1   (AT91C\_PIO\_PA2) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06442}06442 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA20       (1 << 20) }\textcolor{comment}{// Pin Controlled by PA20}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06443}06443 \textcolor{preprocessor}{\#define AT91C\_PA20\_TXD1     (AT91C\_PIO\_PA20) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06444}06444 \textcolor{preprocessor}{\#define AT91C\_PA20\_PWMH3    (AT91C\_PIO\_PA20) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06445}06445 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA21       (1 << 21) }\textcolor{comment}{// Pin Controlled by PA21}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06446}06446 \textcolor{preprocessor}{\#define AT91C\_PA21\_RXD1     (AT91C\_PIO\_PA21) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06447}06447 \textcolor{preprocessor}{\#define AT91C\_PA21\_PCK0     (AT91C\_PIO\_PA21) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06448}06448 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA22       (1 << 22) }\textcolor{comment}{// Pin Controlled by PA22}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06449}06449 \textcolor{preprocessor}{\#define AT91C\_PA22\_TXD2     (AT91C\_PIO\_PA22) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06450}06450 \textcolor{preprocessor}{\#define AT91C\_PA22\_RTS1     (AT91C\_PIO\_PA22) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06451}06451 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA23       (1 << 23) }\textcolor{comment}{// Pin Controlled by PA23}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06452}06452 \textcolor{preprocessor}{\#define AT91C\_PA23\_RXD2     (AT91C\_PIO\_PA23) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06453}06453 \textcolor{preprocessor}{\#define AT91C\_PA23\_CTS1     (AT91C\_PIO\_PA23) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06454}06454 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA24       (1 << 24) }\textcolor{comment}{// Pin Controlled by PA24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06455}06455 \textcolor{preprocessor}{\#define AT91C\_PA24\_TWD1     (AT91C\_PIO\_PA24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06456}06456 \textcolor{preprocessor}{\#define AT91C\_PA24\_SCK1     (AT91C\_PIO\_PA24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06457}06457 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA25       (1 << 25) }\textcolor{comment}{// Pin Controlled by PA25}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06458}06458 \textcolor{preprocessor}{\#define AT91C\_PA25\_TWCK1    (AT91C\_PIO\_PA25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06459}06459 \textcolor{preprocessor}{\#define AT91C\_PA25\_SCK2     (AT91C\_PIO\_PA25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06460}06460 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA26       (1 << 26) }\textcolor{comment}{// Pin Controlled by PA26}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06461}06461 \textcolor{preprocessor}{\#define AT91C\_PA26\_TD0      (AT91C\_PIO\_PA26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06462}06462 \textcolor{preprocessor}{\#define AT91C\_PA26\_TCLK2    (AT91C\_PIO\_PA26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06463}06463 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA27       (1 << 27) }\textcolor{comment}{// Pin Controlled by PA27}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06464}06464 \textcolor{preprocessor}{\#define AT91C\_PA27\_RD0      (AT91C\_PIO\_PA27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06465}06465 \textcolor{preprocessor}{\#define AT91C\_PA27\_PCK0     (AT91C\_PIO\_PA27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06466}06466 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA28       (1 << 28) }\textcolor{comment}{// Pin Controlled by PA28}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06467}06467 \textcolor{preprocessor}{\#define AT91C\_PA28\_TK0      (AT91C\_PIO\_PA28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06468}06468 \textcolor{preprocessor}{\#define AT91C\_PA28\_PWMH0    (AT91C\_PIO\_PA28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06469}06469 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA29       (1 << 29) }\textcolor{comment}{// Pin Controlled by PA29}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06470}06470 \textcolor{preprocessor}{\#define AT91C\_PA29\_RK0      (AT91C\_PIO\_PA29) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06471}06471 \textcolor{preprocessor}{\#define AT91C\_PA29\_PWMH1    (AT91C\_PIO\_PA29) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06472}06472 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA3        (1 <<  3) }\textcolor{comment}{// Pin Controlled by PA3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06473}06473 \textcolor{preprocessor}{\#define AT91C\_PA3\_MCI0\_CK  (AT91C\_PIO\_PA3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06474}06474 \textcolor{preprocessor}{\#define AT91C\_PA3\_PCK1     (AT91C\_PIO\_PA3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06475}06475 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA30       (1 << 30) }\textcolor{comment}{// Pin Controlled by PA30}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06476}06476 \textcolor{preprocessor}{\#define AT91C\_PA30\_TF0      (AT91C\_PIO\_PA30) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06477}06477 \textcolor{preprocessor}{\#define AT91C\_PA30\_TIOA2    (AT91C\_PIO\_PA30) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06478}06478 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA31       (1 << 31) }\textcolor{comment}{// Pin Controlled by PA31}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06479}06479 \textcolor{preprocessor}{\#define AT91C\_PA31\_RF0      (AT91C\_PIO\_PA31) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06480}06480 \textcolor{preprocessor}{\#define AT91C\_PA31\_TIOB2    (AT91C\_PIO\_PA31) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06481}06481 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA4        (1 <<  4) }\textcolor{comment}{// Pin Controlled by PA4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06482}06482 \textcolor{preprocessor}{\#define AT91C\_PA4\_MCI0\_CDA (AT91C\_PIO\_PA4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06483}06483 \textcolor{preprocessor}{\#define AT91C\_PA4\_PWMH0    (AT91C\_PIO\_PA4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06484}06484 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA5        (1 <<  5) }\textcolor{comment}{// Pin Controlled by PA5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06485}06485 \textcolor{preprocessor}{\#define AT91C\_PA5\_MCI0\_DA0 (AT91C\_PIO\_PA5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06486}06486 \textcolor{preprocessor}{\#define AT91C\_PA5\_PWMH1    (AT91C\_PIO\_PA5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06487}06487 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA6        (1 <<  6) }\textcolor{comment}{// Pin Controlled by PA6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06488}06488 \textcolor{preprocessor}{\#define AT91C\_PA6\_MCI0\_DA1 (AT91C\_PIO\_PA6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06489}06489 \textcolor{preprocessor}{\#define AT91C\_PA6\_PWMH2    (AT91C\_PIO\_PA6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06490}06490 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA7        (1 <<  7) }\textcolor{comment}{// Pin Controlled by PA7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06491}06491 \textcolor{preprocessor}{\#define AT91C\_PA7\_MCI0\_DA2 (AT91C\_PIO\_PA7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06492}06492 \textcolor{preprocessor}{\#define AT91C\_PA7\_PWML0    (AT91C\_PIO\_PA7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06493}06493 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA8        (1 <<  8) }\textcolor{comment}{// Pin Controlled by PA8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06494}06494 \textcolor{preprocessor}{\#define AT91C\_PA8\_MCI0\_DA3 (AT91C\_PIO\_PA8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06495}06495 \textcolor{preprocessor}{\#define AT91C\_PA8\_PWML1    (AT91C\_PIO\_PA8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06496}06496 \textcolor{preprocessor}{\#define AT91C\_PIO\_PA9        (1 <<  9) }\textcolor{comment}{// Pin Controlled by PA9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06497}06497 \textcolor{preprocessor}{\#define AT91C\_PA9\_TWD0     (AT91C\_PIO\_PA9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06498}06498 \textcolor{preprocessor}{\#define AT91C\_PA9\_PWML2    (AT91C\_PIO\_PA9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06499}06499 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB0        (1 <<  0) }\textcolor{comment}{// Pin Controlled by PB0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06500}06500 \textcolor{preprocessor}{\#define AT91C\_PB0\_PWMH0    (AT91C\_PIO\_PB0) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06501}06501 \textcolor{preprocessor}{\#define AT91C\_PB0\_A2       (AT91C\_PIO\_PB0) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06502}06502 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB1        (1 <<  1) }\textcolor{comment}{// Pin Controlled by PB1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06503}06503 \textcolor{preprocessor}{\#define AT91C\_PB1\_PWMH1    (AT91C\_PIO\_PB1) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06504}06504 \textcolor{preprocessor}{\#define AT91C\_PB1\_A3       (AT91C\_PIO\_PB1) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06505}06505 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB10       (1 << 10) }\textcolor{comment}{// Pin Controlled by PB10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06506}06506 \textcolor{preprocessor}{\#define AT91C\_PB10\_D1       (AT91C\_PIO\_PB10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06507}06507 \textcolor{preprocessor}{\#define AT91C\_PB10\_DSR0     (AT91C\_PIO\_PB10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06508}06508 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB11       (1 << 11) }\textcolor{comment}{// Pin Controlled by PB11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06509}06509 \textcolor{preprocessor}{\#define AT91C\_PB11\_D2       (AT91C\_PIO\_PB11) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06510}06510 \textcolor{preprocessor}{\#define AT91C\_PB11\_DCD0     (AT91C\_PIO\_PB11) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06511}06511 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB12       (1 << 12) }\textcolor{comment}{// Pin Controlled by PB12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06512}06512 \textcolor{preprocessor}{\#define AT91C\_PB12\_D3       (AT91C\_PIO\_PB12) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06513}06513 \textcolor{preprocessor}{\#define AT91C\_PB12\_RI0      (AT91C\_PIO\_PB12) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06514}06514 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB13       (1 << 13) }\textcolor{comment}{// Pin Controlled by PB13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06515}06515 \textcolor{preprocessor}{\#define AT91C\_PB13\_D4       (AT91C\_PIO\_PB13) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06516}06516 \textcolor{preprocessor}{\#define AT91C\_PB13\_PWMH0    (AT91C\_PIO\_PB13) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06517}06517 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB14       (1 << 14) }\textcolor{comment}{// Pin Controlled by PB14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06518}06518 \textcolor{preprocessor}{\#define AT91C\_PB14\_D5       (AT91C\_PIO\_PB14) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06519}06519 \textcolor{preprocessor}{\#define AT91C\_PB14\_PWMH1    (AT91C\_PIO\_PB14) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06520}06520 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB15       (1 << 15) }\textcolor{comment}{// Pin Controlled by PB15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06521}06521 \textcolor{preprocessor}{\#define AT91C\_PB15\_D6       (AT91C\_PIO\_PB15) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06522}06522 \textcolor{preprocessor}{\#define AT91C\_PB15\_PWMH2    (AT91C\_PIO\_PB15) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06523}06523 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB16       (1 << 16) }\textcolor{comment}{// Pin Controlled by PB16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06524}06524 \textcolor{preprocessor}{\#define AT91C\_PB16\_D7       (AT91C\_PIO\_PB16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06525}06525 \textcolor{preprocessor}{\#define AT91C\_PB16\_PWMH3    (AT91C\_PIO\_PB16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06526}06526 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB17       (1 << 17) }\textcolor{comment}{// Pin Controlled by PB17}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06527}06527 \textcolor{preprocessor}{\#define AT91C\_PB17\_NANDOE   (AT91C\_PIO\_PB17) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06528}06528 \textcolor{preprocessor}{\#define AT91C\_PB17\_PWML0    (AT91C\_PIO\_PB17) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06529}06529 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB18       (1 << 18) }\textcolor{comment}{// Pin Controlled by PB18}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06530}06530 \textcolor{preprocessor}{\#define AT91C\_PB18\_NANDWE   (AT91C\_PIO\_PB18) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06531}06531 \textcolor{preprocessor}{\#define AT91C\_PB18\_PWML1    (AT91C\_PIO\_PB18) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06532}06532 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB19       (1 << 19) }\textcolor{comment}{// Pin Controlled by PB19}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06533}06533 \textcolor{preprocessor}{\#define AT91C\_PB19\_NRD      (AT91C\_PIO\_PB19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06534}06534 \textcolor{preprocessor}{\#define AT91C\_PB19\_PWML2    (AT91C\_PIO\_PB19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06535}06535 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB2        (1 <<  2) }\textcolor{comment}{// Pin Controlled by PB2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06536}06536 \textcolor{preprocessor}{\#define AT91C\_PB2\_PWMH2    (AT91C\_PIO\_PB2) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06537}06537 \textcolor{preprocessor}{\#define AT91C\_PB2\_A4       (AT91C\_PIO\_PB2) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06538}06538 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB20       (1 << 20) }\textcolor{comment}{// Pin Controlled by PB20}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06539}06539 \textcolor{preprocessor}{\#define AT91C\_PB20\_NCS0     (AT91C\_PIO\_PB20) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06540}06540 \textcolor{preprocessor}{\#define AT91C\_PB20\_PWML3    (AT91C\_PIO\_PB20) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06541}06541 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB21       (1 << 21) }\textcolor{comment}{// Pin Controlled by PB21}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06542}06542 \textcolor{preprocessor}{\#define AT91C\_PB21\_A21\_NANDALE (AT91C\_PIO\_PB21) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06543}06543 \textcolor{preprocessor}{\#define AT91C\_PB21\_RTS2     (AT91C\_PIO\_PB21) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06544}06544 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB22       (1 << 22) }\textcolor{comment}{// Pin Controlled by PB22}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06545}06545 \textcolor{preprocessor}{\#define AT91C\_PB22\_A22\_NANDCLE (AT91C\_PIO\_PB22) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06546}06546 \textcolor{preprocessor}{\#define AT91C\_PB22\_CTS2     (AT91C\_PIO\_PB22) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06547}06547 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB23       (1 << 23) }\textcolor{comment}{// Pin Controlled by PB23}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06548}06548 \textcolor{preprocessor}{\#define AT91C\_PB23\_NWR0\_NWE (AT91C\_PIO\_PB23) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06549}06549 \textcolor{preprocessor}{\#define AT91C\_PB23\_PCK2     (AT91C\_PIO\_PB23) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06550}06550 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB24       (1 << 24) }\textcolor{comment}{// Pin Controlled by PB24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06551}06551 \textcolor{preprocessor}{\#define AT91C\_PB24\_NANDRDY  (AT91C\_PIO\_PB24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06552}06552 \textcolor{preprocessor}{\#define AT91C\_PB24\_PCK1     (AT91C\_PIO\_PB24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06553}06553 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB25       (1 << 25) }\textcolor{comment}{// Pin Controlled by PB25}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06554}06554 \textcolor{preprocessor}{\#define AT91C\_PB25\_D8       (AT91C\_PIO\_PB25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06555}06555 \textcolor{preprocessor}{\#define AT91C\_PB25\_PWML0    (AT91C\_PIO\_PB25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06556}06556 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB26       (1 << 26) }\textcolor{comment}{// Pin Controlled by PB26}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06557}06557 \textcolor{preprocessor}{\#define AT91C\_PB26\_D9       (AT91C\_PIO\_PB26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06558}06558 \textcolor{preprocessor}{\#define AT91C\_PB26\_PWML1    (AT91C\_PIO\_PB26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06559}06559 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB27       (1 << 27) }\textcolor{comment}{// Pin Controlled by PB27}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06560}06560 \textcolor{preprocessor}{\#define AT91C\_PB27\_D10      (AT91C\_PIO\_PB27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06561}06561 \textcolor{preprocessor}{\#define AT91C\_PB27\_PWML2    (AT91C\_PIO\_PB27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06562}06562 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB28       (1 << 28) }\textcolor{comment}{// Pin Controlled by PB28}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06563}06563 \textcolor{preprocessor}{\#define AT91C\_PB28\_D11      (AT91C\_PIO\_PB28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06564}06564 \textcolor{preprocessor}{\#define AT91C\_PB28\_PWML3    (AT91C\_PIO\_PB28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06565}06565 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB29       (1 << 29) }\textcolor{comment}{// Pin Controlled by PB29}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06566}06566 \textcolor{preprocessor}{\#define AT91C\_PB29\_D12      (AT91C\_PIO\_PB29) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06567}06567 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB3        (1 <<  3) }\textcolor{comment}{// Pin Controlled by PB3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06568}06568 \textcolor{preprocessor}{\#define AT91C\_PB3\_PWMH3    (AT91C\_PIO\_PB3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06569}06569 \textcolor{preprocessor}{\#define AT91C\_PB3\_A5       (AT91C\_PIO\_PB3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06570}06570 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB30       (1 << 30) }\textcolor{comment}{// Pin Controlled by PB30}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06571}06571 \textcolor{preprocessor}{\#define AT91C\_PB30\_D13      (AT91C\_PIO\_PB30) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06572}06572 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB31       (1 << 31) }\textcolor{comment}{// Pin Controlled by PB31}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06573}06573 \textcolor{preprocessor}{\#define AT91C\_PB31\_D14      (AT91C\_PIO\_PB31) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06574}06574 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB4        (1 <<  4) }\textcolor{comment}{// Pin Controlled by PB4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06575}06575 \textcolor{preprocessor}{\#define AT91C\_PB4\_TCLK1    (AT91C\_PIO\_PB4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06576}06576 \textcolor{preprocessor}{\#define AT91C\_PB4\_A6       (AT91C\_PIO\_PB4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06577}06577 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB5        (1 <<  5) }\textcolor{comment}{// Pin Controlled by PB5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06578}06578 \textcolor{preprocessor}{\#define AT91C\_PB5\_TIOA1    (AT91C\_PIO\_PB5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06579}06579 \textcolor{preprocessor}{\#define AT91C\_PB5\_A7       (AT91C\_PIO\_PB5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06580}06580 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB6        (1 <<  6) }\textcolor{comment}{// Pin Controlled by PB6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06581}06581 \textcolor{preprocessor}{\#define AT91C\_PB6\_TIOB1    (AT91C\_PIO\_PB6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06582}06582 \textcolor{preprocessor}{\#define AT91C\_PB6\_D15      (AT91C\_PIO\_PB6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06583}06583 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB7        (1 <<  7) }\textcolor{comment}{// Pin Controlled by PB7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06584}06584 \textcolor{preprocessor}{\#define AT91C\_PB7\_RTS0     (AT91C\_PIO\_PB7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06585}06585 \textcolor{preprocessor}{\#define AT91C\_PB7\_A0\_NBS0  (AT91C\_PIO\_PB7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06586}06586 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB8        (1 <<  8) }\textcolor{comment}{// Pin Controlled by PB8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06587}06587 \textcolor{preprocessor}{\#define AT91C\_PB8\_CTS0     (AT91C\_PIO\_PB8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06588}06588 \textcolor{preprocessor}{\#define AT91C\_PB8\_A1       (AT91C\_PIO\_PB8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06589}06589 \textcolor{preprocessor}{\#define AT91C\_PIO\_PB9        (1 <<  9) }\textcolor{comment}{// Pin Controlled by PB9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06590}06590 \textcolor{preprocessor}{\#define AT91C\_PB9\_D0       (AT91C\_PIO\_PB9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06591}06591 \textcolor{preprocessor}{\#define AT91C\_PB9\_DTR0     (AT91C\_PIO\_PB9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06592}06592 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC0        (1 <<  0) }\textcolor{comment}{// Pin Controlled by PC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06593}06593 \textcolor{preprocessor}{\#define AT91C\_PC0\_A2       (AT91C\_PIO\_PC0) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06594}06594 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC1        (1 <<  1) }\textcolor{comment}{// Pin Controlled by PC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06595}06595 \textcolor{preprocessor}{\#define AT91C\_PC1\_A3       (AT91C\_PIO\_PC1) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06596}06596 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC10       (1 << 10) }\textcolor{comment}{// Pin Controlled by PC10}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06597}06597 \textcolor{preprocessor}{\#define AT91C\_PC10\_A12      (AT91C\_PIO\_PC10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06598}06598 \textcolor{preprocessor}{\#define AT91C\_PC10\_CTS3     (AT91C\_PIO\_PC10) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06599}06599 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC11       (1 << 11) }\textcolor{comment}{// Pin Controlled by PC11}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06600}06600 \textcolor{preprocessor}{\#define AT91C\_PC11\_A13      (AT91C\_PIO\_PC11) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06601}06601 \textcolor{preprocessor}{\#define AT91C\_PC11\_RTS3     (AT91C\_PIO\_PC11) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06602}06602 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC12       (1 << 12) }\textcolor{comment}{// Pin Controlled by PC12}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06603}06603 \textcolor{preprocessor}{\#define AT91C\_PC12\_NCS1     (AT91C\_PIO\_PC12) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06604}06604 \textcolor{preprocessor}{\#define AT91C\_PC12\_TXD3     (AT91C\_PIO\_PC12) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06605}06605 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC13       (1 << 13) }\textcolor{comment}{// Pin Controlled by PC13}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06606}06606 \textcolor{preprocessor}{\#define AT91C\_PC13\_A2       (AT91C\_PIO\_PC13) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06607}06607 \textcolor{preprocessor}{\#define AT91C\_PC13\_RXD3     (AT91C\_PIO\_PC13) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06608}06608 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC14       (1 << 14) }\textcolor{comment}{// Pin Controlled by PC14}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06609}06609 \textcolor{preprocessor}{\#define AT91C\_PC14\_A3       (AT91C\_PIO\_PC14) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06610}06610 \textcolor{preprocessor}{\#define AT91C\_PC14\_SPI0\_NPCS2 (AT91C\_PIO\_PC14) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06611}06611 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC15       (1 << 15) }\textcolor{comment}{// Pin Controlled by PC15}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06612}06612 \textcolor{preprocessor}{\#define AT91C\_PC15\_NWR1\_NBS1 (AT91C\_PIO\_PC15) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06613}06613 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC16       (1 << 16) }\textcolor{comment}{// Pin Controlled by PC16}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06614}06614 \textcolor{preprocessor}{\#define AT91C\_PC16\_NCS2     (AT91C\_PIO\_PC16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06615}06615 \textcolor{preprocessor}{\#define AT91C\_PC16\_PWML3    (AT91C\_PIO\_PC16) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06616}06616 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC17       (1 << 17) }\textcolor{comment}{// Pin Controlled by PC17}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06617}06617 \textcolor{preprocessor}{\#define AT91C\_PC17\_NCS3     (AT91C\_PIO\_PC17) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06618}06618 \textcolor{preprocessor}{\#define AT91C\_PC17\_A24      (AT91C\_PIO\_PC17) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06619}06619 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC18       (1 << 18) }\textcolor{comment}{// Pin Controlled by PC18}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06620}06620 \textcolor{preprocessor}{\#define AT91C\_PC18\_NWAIT    (AT91C\_PIO\_PC18) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06621}06621 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC19       (1 << 19) }\textcolor{comment}{// Pin Controlled by PC19}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06622}06622 \textcolor{preprocessor}{\#define AT91C\_PC19\_SCK3     (AT91C\_PIO\_PC19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06623}06623 \textcolor{preprocessor}{\#define AT91C\_PC19\_NPCS1    (AT91C\_PIO\_PC19) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06624}06624 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC2        (1 <<  2) }\textcolor{comment}{// Pin Controlled by PC2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06625}06625 \textcolor{preprocessor}{\#define AT91C\_PC2\_A4       (AT91C\_PIO\_PC2) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06626}06626 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC20       (1 << 20) }\textcolor{comment}{// Pin Controlled by PC20}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06627}06627 \textcolor{preprocessor}{\#define AT91C\_PC20\_A14      (AT91C\_PIO\_PC20) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06628}06628 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC21       (1 << 21) }\textcolor{comment}{// Pin Controlled by PC21}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06629}06629 \textcolor{preprocessor}{\#define AT91C\_PC21\_A15      (AT91C\_PIO\_PC21) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06630}06630 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC22       (1 << 22) }\textcolor{comment}{// Pin Controlled by PC22}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06631}06631 \textcolor{preprocessor}{\#define AT91C\_PC22\_A16      (AT91C\_PIO\_PC22) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06632}06632 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC23       (1 << 23) }\textcolor{comment}{// Pin Controlled by PC23}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06633}06633 \textcolor{preprocessor}{\#define AT91C\_PC23\_A17      (AT91C\_PIO\_PC23) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06634}06634 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC24       (1 << 24) }\textcolor{comment}{// Pin Controlled by PC24}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06635}06635 \textcolor{preprocessor}{\#define AT91C\_PC24\_A18      (AT91C\_PIO\_PC24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06636}06636 \textcolor{preprocessor}{\#define AT91C\_PC24\_PWMH0    (AT91C\_PIO\_PC24) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06637}06637 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC25       (1 << 25) }\textcolor{comment}{// Pin Controlled by PC25}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06638}06638 \textcolor{preprocessor}{\#define AT91C\_PC25\_A19      (AT91C\_PIO\_PC25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06639}06639 \textcolor{preprocessor}{\#define AT91C\_PC25\_PWMH1    (AT91C\_PIO\_PC25) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06640}06640 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC26       (1 << 26) }\textcolor{comment}{// Pin Controlled by PC26}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06641}06641 \textcolor{preprocessor}{\#define AT91C\_PC26\_A20      (AT91C\_PIO\_PC26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06642}06642 \textcolor{preprocessor}{\#define AT91C\_PC26\_PWMH2    (AT91C\_PIO\_PC26) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06643}06643 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC27       (1 << 27) }\textcolor{comment}{// Pin Controlled by PC27}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06644}06644 \textcolor{preprocessor}{\#define AT91C\_PC27\_A23      (AT91C\_PIO\_PC27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06645}06645 \textcolor{preprocessor}{\#define AT91C\_PC27\_PWMH3    (AT91C\_PIO\_PC27) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06646}06646 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC28       (1 << 28) }\textcolor{comment}{// Pin Controlled by PC28}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06647}06647 \textcolor{preprocessor}{\#define AT91C\_PC28\_A24      (AT91C\_PIO\_PC28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06648}06648 \textcolor{preprocessor}{\#define AT91C\_PC28\_MCI0\_DA4 (AT91C\_PIO\_PC28) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06649}06649 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC29       (1 << 29) }\textcolor{comment}{// Pin Controlled by PC29}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06650}06650 \textcolor{preprocessor}{\#define AT91C\_PC29\_PWML0    (AT91C\_PIO\_PC29) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06651}06651 \textcolor{preprocessor}{\#define AT91C\_PC29\_MCI0\_DA5 (AT91C\_PIO\_PC29) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06652}06652 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC3        (1 <<  3) }\textcolor{comment}{// Pin Controlled by PC3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06653}06653 \textcolor{preprocessor}{\#define AT91C\_PC3\_A5       (AT91C\_PIO\_PC3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06654}06654 \textcolor{preprocessor}{\#define AT91C\_PC3\_SPI0\_NPCS1 (AT91C\_PIO\_PC3) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06655}06655 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC30       (1 << 30) }\textcolor{comment}{// Pin Controlled by PC30}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06656}06656 \textcolor{preprocessor}{\#define AT91C\_PC30\_PWML1    (AT91C\_PIO\_PC30) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06657}06657 \textcolor{preprocessor}{\#define AT91C\_PC30\_MCI0\_DA6 (AT91C\_PIO\_PC30) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06658}06658 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC31       (1 << 31) }\textcolor{comment}{// Pin Controlled by PC31}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06659}06659 \textcolor{preprocessor}{\#define AT91C\_PC31\_PWML2    (AT91C\_PIO\_PC31) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06660}06660 \textcolor{preprocessor}{\#define AT91C\_PC31\_MCI0\_DA7 (AT91C\_PIO\_PC31) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06661}06661 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC4        (1 <<  4) }\textcolor{comment}{// Pin Controlled by PC4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06662}06662 \textcolor{preprocessor}{\#define AT91C\_PC4\_A6       (AT91C\_PIO\_PC4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06663}06663 \textcolor{preprocessor}{\#define AT91C\_PC4\_SPI0\_NPCS2 (AT91C\_PIO\_PC4) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06664}06664 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC5        (1 <<  5) }\textcolor{comment}{// Pin Controlled by PC5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06665}06665 \textcolor{preprocessor}{\#define AT91C\_PC5\_A7       (AT91C\_PIO\_PC5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06666}06666 \textcolor{preprocessor}{\#define AT91C\_PC5\_SPI0\_NPCS3 (AT91C\_PIO\_PC5) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06667}06667 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC6        (1 <<  6) }\textcolor{comment}{// Pin Controlled by PC6}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06668}06668 \textcolor{preprocessor}{\#define AT91C\_PC6\_A8       (AT91C\_PIO\_PC6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06669}06669 \textcolor{preprocessor}{\#define AT91C\_PC6\_PWML0    (AT91C\_PIO\_PC6) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06670}06670 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC7        (1 <<  7) }\textcolor{comment}{// Pin Controlled by PC7}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06671}06671 \textcolor{preprocessor}{\#define AT91C\_PC7\_A9       (AT91C\_PIO\_PC7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06672}06672 \textcolor{preprocessor}{\#define AT91C\_PC7\_PWML1    (AT91C\_PIO\_PC7) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06673}06673 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC8        (1 <<  8) }\textcolor{comment}{// Pin Controlled by PC8}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06674}06674 \textcolor{preprocessor}{\#define AT91C\_PC8\_A10      (AT91C\_PIO\_PC8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06675}06675 \textcolor{preprocessor}{\#define AT91C\_PC8\_PWML2    (AT91C\_PIO\_PC8) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06676}06676 \textcolor{preprocessor}{\#define AT91C\_PIO\_PC9        (1 <<  9) }\textcolor{comment}{// Pin Controlled by PC9}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06677}06677 \textcolor{preprocessor}{\#define AT91C\_PC9\_A11      (AT91C\_PIO\_PC9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06678}06678 \textcolor{preprocessor}{\#define AT91C\_PC9\_PWML3    (AT91C\_PIO\_PC9) }\textcolor{comment}{//  }}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06679}06679 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06680}06680 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06681}06681 \textcolor{comment}{//               PERIPHERAL ID DEFINITIONS FOR AT91SAM3U4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06682}06682 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06683}06683 \textcolor{preprocessor}{\#define AT91C\_ID\_SUPC   ( 0) }\textcolor{comment}{// SUPPLY CONTROLLER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06684}06684 \textcolor{preprocessor}{\#define AT91C\_ID\_RSTC   ( 1) }\textcolor{comment}{// RESET CONTROLLER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06685}06685 \textcolor{preprocessor}{\#define AT91C\_ID\_RTC    ( 2) }\textcolor{comment}{// REAL TIME CLOCK}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06686}06686 \textcolor{preprocessor}{\#define AT91C\_ID\_RTT    ( 3) }\textcolor{comment}{// REAL TIME TIMER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06687}06687 \textcolor{preprocessor}{\#define AT91C\_ID\_WDG    ( 4) }\textcolor{comment}{// WATCHDOG TIMER}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06688}06688 \textcolor{preprocessor}{\#define AT91C\_ID\_PMC    ( 5) }\textcolor{comment}{// PMC}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06689}06689 \textcolor{preprocessor}{\#define AT91C\_ID\_EFC0   ( 6) }\textcolor{comment}{// EFC0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06690}06690 \textcolor{preprocessor}{\#define AT91C\_ID\_EFC1   ( 7) }\textcolor{comment}{// EFC1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06691}06691 \textcolor{preprocessor}{\#define AT91C\_ID\_DBGU   ( 8) }\textcolor{comment}{// DBGU}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06692}06692 \textcolor{preprocessor}{\#define AT91C\_ID\_HSMC4  ( 9) }\textcolor{comment}{// HSMC4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06693}06693 \textcolor{preprocessor}{\#define AT91C\_ID\_PIOA   (10) }\textcolor{comment}{// Parallel IO Controller A}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06694}06694 \textcolor{preprocessor}{\#define AT91C\_ID\_PIOB   (11) }\textcolor{comment}{// Parallel IO Controller B}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06695}06695 \textcolor{preprocessor}{\#define AT91C\_ID\_PIOC   (12) }\textcolor{comment}{// Parallel IO Controller C}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06696}06696 \textcolor{preprocessor}{\#define AT91C\_ID\_US0    (13) }\textcolor{comment}{// USART 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06697}06697 \textcolor{preprocessor}{\#define AT91C\_ID\_US1    (14) }\textcolor{comment}{// USART 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06698}06698 \textcolor{preprocessor}{\#define AT91C\_ID\_US2    (15) }\textcolor{comment}{// USART 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06699}06699 \textcolor{preprocessor}{\#define AT91C\_ID\_US3    (16) }\textcolor{comment}{// USART 3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06700}06700 \textcolor{preprocessor}{\#define AT91C\_ID\_MCI0   (17) }\textcolor{comment}{// Multimedia Card Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06701}06701 \textcolor{preprocessor}{\#define AT91C\_ID\_TWI0   (18) }\textcolor{comment}{// TWI 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06702}06702 \textcolor{preprocessor}{\#define AT91C\_ID\_TWI1   (19) }\textcolor{comment}{// TWI 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06703}06703 \textcolor{preprocessor}{\#define AT91C\_ID\_SPI0   (20) }\textcolor{comment}{// Serial Peripheral Interface}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06704}06704 \textcolor{preprocessor}{\#define AT91C\_ID\_SSC0   (21) }\textcolor{comment}{// Serial Synchronous Controller 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06705}06705 \textcolor{preprocessor}{\#define AT91C\_ID\_TC0    (22) }\textcolor{comment}{// Timer Counter 0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06706}06706 \textcolor{preprocessor}{\#define AT91C\_ID\_TC1    (23) }\textcolor{comment}{// Timer Counter 1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06707}06707 \textcolor{preprocessor}{\#define AT91C\_ID\_TC2    (24) }\textcolor{comment}{// Timer Counter 2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06708}06708 \textcolor{preprocessor}{\#define AT91C\_ID\_PWMC   (25) }\textcolor{comment}{// Pulse Width Modulation Controller}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06709}06709 \textcolor{preprocessor}{\#define AT91C\_ID\_ADC12B (26) }\textcolor{comment}{// 12-\/bit ADC Controller (ADC12B)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06710}06710 \textcolor{preprocessor}{\#define AT91C\_ID\_ADC    (27) }\textcolor{comment}{// 10-\/bit ADC Controller (ADC)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06711}06711 \textcolor{preprocessor}{\#define AT91C\_ID\_HDMA   (28) }\textcolor{comment}{// HDMA}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06712}06712 \textcolor{preprocessor}{\#define AT91C\_ID\_UDPHS  (29) }\textcolor{comment}{// USB Device High Speed}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06713}06713 \textcolor{preprocessor}{\#define AT91C\_ALL\_INT   (0x3FFFFFFF) }\textcolor{comment}{// ALL VALID INTERRUPTS}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06714}06714 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06715}06715 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06716}06716 \textcolor{comment}{//               BASE ADDRESS DEFINITIONS FOR AT91SAM3U4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06717}06717 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06718}06718 \textcolor{preprocessor}{\#define AT91C\_BASE\_SYS       (AT91\_CAST(AT91PS\_SYS)     0x400E0000) }\textcolor{comment}{// (SYS) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06719}06719 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4\_CS0 (AT91\_CAST(AT91PS\_HSMC4\_CS)    0x400E0070) }\textcolor{comment}{// (HSMC4\_CS0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06720}06720 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4\_CS1 (AT91\_CAST(AT91PS\_HSMC4\_CS)    0x400E0084) }\textcolor{comment}{// (HSMC4\_CS1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06721}06721 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4\_CS2 (AT91\_CAST(AT91PS\_HSMC4\_CS)    0x400E0098) }\textcolor{comment}{// (HSMC4\_CS2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06722}06722 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4\_CS3 (AT91\_CAST(AT91PS\_HSMC4\_CS)    0x400E00AC) }\textcolor{comment}{// (HSMC4\_CS3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06723}06723 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4\_NFC (AT91\_CAST(AT91PS\_HSMC4\_CS)    0x400E00FC) }\textcolor{comment}{// (HSMC4\_NFC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06724}06724 \textcolor{preprocessor}{\#define AT91C\_BASE\_HSMC4     (AT91\_CAST(AT91PS\_HSMC4)   0x400E0000) }\textcolor{comment}{// (HSMC4) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06725}06725 \textcolor{preprocessor}{\#define AT91C\_BASE\_MATRIX    (AT91\_CAST(AT91PS\_HMATRIX2)    0x400E0200) }\textcolor{comment}{// (MATRIX) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06726}06726 \textcolor{preprocessor}{\#define AT91C\_BASE\_NVIC      (AT91\_CAST(AT91PS\_NVIC)    0xE000E000) }\textcolor{comment}{// (NVIC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06727}06727 \textcolor{preprocessor}{\#define AT91C\_BASE\_MPU       (AT91\_CAST(AT91PS\_MPU)     0xE000ED90) }\textcolor{comment}{// (MPU) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06728}06728 \textcolor{preprocessor}{\#define AT91C\_BASE\_CM3       (AT91\_CAST(AT91PS\_CM3)     0xE000ED00) }\textcolor{comment}{// (CM3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06729}06729 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_DBGU  (AT91\_CAST(AT91PS\_PDC)     0x400E0700) }\textcolor{comment}{// (PDC\_DBGU) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06730}06730 \textcolor{preprocessor}{\#define AT91C\_BASE\_DBGU      (AT91\_CAST(AT91PS\_DBGU)    0x400E0600) }\textcolor{comment}{// (DBGU) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06731}06731 \textcolor{preprocessor}{\#define AT91C\_BASE\_PIOA      (AT91\_CAST(AT91PS\_PIO)     0x400E0C00) }\textcolor{comment}{// (PIOA) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06732}06732 \textcolor{preprocessor}{\#define AT91C\_BASE\_PIOB      (AT91\_CAST(AT91PS\_PIO)     0x400E0E00) }\textcolor{comment}{// (PIOB) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06733}06733 \textcolor{preprocessor}{\#define AT91C\_BASE\_PIOC      (AT91\_CAST(AT91PS\_PIO)     0x400E1000) }\textcolor{comment}{// (PIOC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06734}06734 \textcolor{preprocessor}{\#define AT91C\_BASE\_PMC       (AT91\_CAST(AT91PS\_PMC)     0x400E0400) }\textcolor{comment}{// (PMC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06735}06735 \textcolor{preprocessor}{\#define AT91C\_BASE\_CKGR      (AT91\_CAST(AT91PS\_CKGR)    0x400E041C) }\textcolor{comment}{// (CKGR) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06736}06736 \textcolor{preprocessor}{\#define AT91C\_BASE\_RSTC      (AT91\_CAST(AT91PS\_RSTC)    0x400E1200) }\textcolor{comment}{// (RSTC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06737}06737 \textcolor{preprocessor}{\#define AT91C\_BASE\_SUPC      (AT91\_CAST(AT91PS\_SUPC)    0x400E1210) }\textcolor{comment}{// (SUPC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06738}06738 \textcolor{preprocessor}{\#define AT91C\_BASE\_RTTC      (AT91\_CAST(AT91PS\_RTTC)    0x400E1230) }\textcolor{comment}{// (RTTC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06739}06739 \textcolor{preprocessor}{\#define AT91C\_BASE\_WDTC      (AT91\_CAST(AT91PS\_WDTC)    0x400E1250) }\textcolor{comment}{// (WDTC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06740}06740 \textcolor{preprocessor}{\#define AT91C\_BASE\_RTC       (AT91\_CAST(AT91PS\_RTC)     0x400E1260) }\textcolor{comment}{// (RTC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06741}06741 \textcolor{preprocessor}{\#define AT91C\_BASE\_ADC0      (AT91\_CAST(AT91PS\_ADC)     0x400AC000) }\textcolor{comment}{// (ADC0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06742}06742 \textcolor{preprocessor}{\#define AT91C\_BASE\_ADC12B     (AT91\_CAST(AT91PS\_ADC12B    ) 0x400A8000) }\textcolor{comment}{// (ADC12B    ) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06743}06743 \textcolor{preprocessor}{\#define AT91C\_BASE\_TC0       (AT91\_CAST(AT91PS\_TC)  0x40080000) }\textcolor{comment}{// (TC0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06744}06744 \textcolor{preprocessor}{\#define AT91C\_BASE\_TC1       (AT91\_CAST(AT91PS\_TC)  0x40080040) }\textcolor{comment}{// (TC1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06745}06745 \textcolor{preprocessor}{\#define AT91C\_BASE\_TC2       (AT91\_CAST(AT91PS\_TC)  0x40080080) }\textcolor{comment}{// (TC2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06746}06746 \textcolor{preprocessor}{\#define AT91C\_BASE\_TCB0      (AT91\_CAST(AT91PS\_TCB)     0x40080000) }\textcolor{comment}{// (TCB0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06747}06747 \textcolor{preprocessor}{\#define AT91C\_BASE\_TCB1      (AT91\_CAST(AT91PS\_TCB)     0x40080040) }\textcolor{comment}{// (TCB1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06748}06748 \textcolor{preprocessor}{\#define AT91C\_BASE\_TCB2      (AT91\_CAST(AT91PS\_TCB)     0x40080080) }\textcolor{comment}{// (TCB2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06749}06749 \textcolor{preprocessor}{\#define AT91C\_BASE\_EFC0      (AT91\_CAST(AT91PS\_EFC)     0x400E0800) }\textcolor{comment}{// (EFC0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06750}06750 \textcolor{preprocessor}{\#define AT91C\_BASE\_EFC1      (AT91\_CAST(AT91PS\_EFC)     0x400E0A00) }\textcolor{comment}{// (EFC1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06751}06751 \textcolor{preprocessor}{\#define AT91C\_BASE\_MCI0      (AT91\_CAST(AT91PS\_MCI)     0x40000000) }\textcolor{comment}{// (MCI0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06752}06752 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_TWI0  (AT91\_CAST(AT91PS\_PDC)     0x40084100) }\textcolor{comment}{// (PDC\_TWI0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06753}06753 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_TWI1  (AT91\_CAST(AT91PS\_PDC)     0x40088100) }\textcolor{comment}{// (PDC\_TWI1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06754}06754 \textcolor{preprocessor}{\#define AT91C\_BASE\_TWI0      (AT91\_CAST(AT91PS\_TWI)     0x40084000) }\textcolor{comment}{// (TWI0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06755}06755 \textcolor{preprocessor}{\#define AT91C\_BASE\_TWI1      (AT91\_CAST(AT91PS\_TWI)     0x40088000) }\textcolor{comment}{// (TWI1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06756}06756 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_US0   (AT91\_CAST(AT91PS\_PDC)     0x40090100) }\textcolor{comment}{// (PDC\_US0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06757}06757 \textcolor{preprocessor}{\#define AT91C\_BASE\_US0       (AT91\_CAST(AT91PS\_USART)   0x40090000) }\textcolor{comment}{// (US0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06758}06758 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_US1   (AT91\_CAST(AT91PS\_PDC)     0x40094100) }\textcolor{comment}{// (PDC\_US1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06759}06759 \textcolor{preprocessor}{\#define AT91C\_BASE\_US1       (AT91\_CAST(AT91PS\_USART)   0x40094000) }\textcolor{comment}{// (US1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06760}06760 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_US2   (AT91\_CAST(AT91PS\_PDC)     0x40098100) }\textcolor{comment}{// (PDC\_US2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06761}06761 \textcolor{preprocessor}{\#define AT91C\_BASE\_US2       (AT91\_CAST(AT91PS\_USART)   0x40098000) }\textcolor{comment}{// (US2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06762}06762 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_US3   (AT91\_CAST(AT91PS\_PDC)     0x4009C100) }\textcolor{comment}{// (PDC\_US3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06763}06763 \textcolor{preprocessor}{\#define AT91C\_BASE\_US3       (AT91\_CAST(AT91PS\_USART)   0x4009C000) }\textcolor{comment}{// (US3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06764}06764 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_SSC0  (AT91\_CAST(AT91PS\_PDC)     0x40004100) }\textcolor{comment}{// (PDC\_SSC0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06765}06765 \textcolor{preprocessor}{\#define AT91C\_BASE\_SSC0      (AT91\_CAST(AT91PS\_SSC)     0x40004000) }\textcolor{comment}{// (SSC0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06766}06766 \textcolor{preprocessor}{\#define AT91C\_BASE\_PDC\_PWMC  (AT91\_CAST(AT91PS\_PDC)     0x4008C100) }\textcolor{comment}{// (PDC\_PWMC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06767}06767 \textcolor{preprocessor}{\#define AT91C\_BASE\_PWMC\_CH0  (AT91\_CAST(AT91PS\_PWMC\_CH)     0x4008C200) }\textcolor{comment}{// (PWMC\_CH0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06768}06768 \textcolor{preprocessor}{\#define AT91C\_BASE\_PWMC\_CH1  (AT91\_CAST(AT91PS\_PWMC\_CH)     0x4008C220) }\textcolor{comment}{// (PWMC\_CH1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06769}06769 \textcolor{preprocessor}{\#define AT91C\_BASE\_PWMC\_CH2  (AT91\_CAST(AT91PS\_PWMC\_CH)     0x4008C240) }\textcolor{comment}{// (PWMC\_CH2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06770}06770 \textcolor{preprocessor}{\#define AT91C\_BASE\_PWMC\_CH3  (AT91\_CAST(AT91PS\_PWMC\_CH)     0x4008C260) }\textcolor{comment}{// (PWMC\_CH3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06771}06771 \textcolor{preprocessor}{\#define AT91C\_BASE\_PWMC      (AT91\_CAST(AT91PS\_PWMC)    0x4008C000) }\textcolor{comment}{// (PWMC) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06772}06772 \textcolor{preprocessor}{\#define AT91C\_BASE\_SPI0      (AT91\_CAST(AT91PS\_SPI)     0x40008000) }\textcolor{comment}{// (SPI0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06773}06773 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPTFIFO (AT91\_CAST(AT91PS\_UDPHS\_EPTFIFO)   0x20180000) }\textcolor{comment}{// (UDPHS\_EPTFIFO) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06774}06774 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_0 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A4100) }\textcolor{comment}{// (UDPHS\_EPT\_0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06775}06775 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_1 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A4120) }\textcolor{comment}{// (UDPHS\_EPT\_1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06776}06776 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_2 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A4140) }\textcolor{comment}{// (UDPHS\_EPT\_2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06777}06777 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_3 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A4160) }\textcolor{comment}{// (UDPHS\_EPT\_3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06778}06778 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_4 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A4180) }\textcolor{comment}{// (UDPHS\_EPT\_4) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06779}06779 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_5 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A41A0) }\textcolor{comment}{// (UDPHS\_EPT\_5) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06780}06780 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_EPT\_6 (AT91\_CAST(AT91PS\_UDPHS\_EPT)     0x400A41C0) }\textcolor{comment}{// (UDPHS\_EPT\_6) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06781}06781 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_1 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4310) }\textcolor{comment}{// (UDPHS\_DMA\_1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06782}06782 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_2 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4320) }\textcolor{comment}{// (UDPHS\_DMA\_2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06783}06783 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_3 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4330) }\textcolor{comment}{// (UDPHS\_DMA\_3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06784}06784 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_4 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4340) }\textcolor{comment}{// (UDPHS\_DMA\_4) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06785}06785 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_5 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4350) }\textcolor{comment}{// (UDPHS\_DMA\_5) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06786}06786 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS\_DMA\_6 (AT91\_CAST(AT91PS\_UDPHS\_DMA)     0x400A4360) }\textcolor{comment}{// (UDPHS\_DMA\_6) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06787}06787 \textcolor{preprocessor}{\#define AT91C\_BASE\_UDPHS     (AT91\_CAST(AT91PS\_UDPHS)   0x400A4000) }\textcolor{comment}{// (UDPHS) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06788}06788 \textcolor{preprocessor}{\#define AT91C\_BASE\_HDMA\_CH\_0 (AT91\_CAST(AT91PS\_HDMA\_CH)     0x400B003C) }\textcolor{comment}{// (HDMA\_CH\_0) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06789}06789 \textcolor{preprocessor}{\#define AT91C\_BASE\_HDMA\_CH\_1 (AT91\_CAST(AT91PS\_HDMA\_CH)     0x400B0064) }\textcolor{comment}{// (HDMA\_CH\_1) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06790}06790 \textcolor{preprocessor}{\#define AT91C\_BASE\_HDMA\_CH\_2 (AT91\_CAST(AT91PS\_HDMA\_CH)     0x400B008C) }\textcolor{comment}{// (HDMA\_CH\_2) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06791}06791 \textcolor{preprocessor}{\#define AT91C\_BASE\_HDMA\_CH\_3 (AT91\_CAST(AT91PS\_HDMA\_CH)     0x400B00B4) }\textcolor{comment}{// (HDMA\_CH\_3) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06792}06792 \textcolor{preprocessor}{\#define AT91C\_BASE\_HDMA      (AT91\_CAST(AT91PS\_HDMA)    0x400B0000) }\textcolor{comment}{// (HDMA) Base Address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06793}06793 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06794}06794 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06795}06795 \textcolor{comment}{//               MEMORY MAPPING DEFINITIONS FOR AT91SAM3U4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06796}06796 \textcolor{comment}{// *****************************************************************************}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06797}06797 \textcolor{comment}{// ITCM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06798}06798 \textcolor{preprocessor}{\#define AT91C\_ITCM   (0x00100000) }\textcolor{comment}{// Maximum ITCM Area base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06799}06799 \textcolor{preprocessor}{\#define AT91C\_ITCM\_SIZE  (0x00010000) }\textcolor{comment}{// Maximum ITCM Area size in byte (64 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06800}06800 \textcolor{comment}{// DTCM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06801}06801 \textcolor{preprocessor}{\#define AT91C\_DTCM   (0x00200000) }\textcolor{comment}{// Maximum DTCM Area base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06802}06802 \textcolor{preprocessor}{\#define AT91C\_DTCM\_SIZE  (0x00010000) }\textcolor{comment}{// Maximum DTCM Area size in byte (64 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06803}06803 \textcolor{comment}{// IRAM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06804}06804 \textcolor{preprocessor}{\#define AT91C\_IRAM   (0x20000000) }\textcolor{comment}{// Maximum Internal SRAM base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06805}06805 \textcolor{preprocessor}{\#define AT91C\_IRAM\_SIZE  (0x00008000) }\textcolor{comment}{// Maximum Internal SRAM size in byte (32 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06806}06806 \textcolor{comment}{// IRAM\_MIN}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06807}06807 \textcolor{preprocessor}{\#define AT91C\_IRAM\_MIN   (0x00300000) }\textcolor{comment}{// Minimum Internal RAM base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06808}06808 \textcolor{preprocessor}{\#define AT91C\_IRAM\_MIN\_SIZE  (0x00004000) }\textcolor{comment}{// Minimum Internal RAM size in byte (16 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06809}06809 \textcolor{comment}{// IROM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06810}06810 \textcolor{preprocessor}{\#define AT91C\_IROM   (0x00180000) }\textcolor{comment}{// Internal ROM base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06811}06811 \textcolor{preprocessor}{\#define AT91C\_IROM\_SIZE  (0x00008000) }\textcolor{comment}{// Internal ROM size in byte (32 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06812}06812 \textcolor{comment}{// IFLASH0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06813}06813 \textcolor{preprocessor}{\#define AT91C\_IFLASH0    (0x00080000) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06814}06814 \textcolor{preprocessor}{\#define AT91C\_IFLASH0\_SIZE   (0x00020000) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte size in byte (128 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06815}06815 \textcolor{preprocessor}{\#define AT91C\_IFLASH0\_PAGE\_SIZE  (256) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Page Size: 256 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06816}06816 \textcolor{preprocessor}{\#define AT91C\_IFLASH0\_LOCK\_REGION\_SIZE   (8192) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Lock Region Size: 8 Kbytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06817}06817 \textcolor{preprocessor}{\#define AT91C\_IFLASH0\_NB\_OF\_PAGES    (512) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Number of Pages: 512 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06818}06818 \textcolor{preprocessor}{\#define AT91C\_IFLASH0\_NB\_OF\_LOCK\_BITS    (16) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Number of Lock Bits: 16 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06819}06819 \textcolor{comment}{// IFLASH1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06820}06820 \textcolor{preprocessor}{\#define AT91C\_IFLASH1    (0x00100000) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06821}06821 \textcolor{preprocessor}{\#define AT91C\_IFLASH1\_SIZE   (0x00020000) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte size in byte (128 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06822}06822 \textcolor{preprocessor}{\#define AT91C\_IFLASH1\_PAGE\_SIZE  (256) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Page Size: 256 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06823}06823 \textcolor{preprocessor}{\#define AT91C\_IFLASH1\_LOCK\_REGION\_SIZE   (8192) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Lock Region Size: 8 Kbytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06824}06824 \textcolor{preprocessor}{\#define AT91C\_IFLASH1\_NB\_OF\_PAGES    (512) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Number of Pages: 512 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06825}06825 \textcolor{preprocessor}{\#define AT91C\_IFLASH1\_NB\_OF\_LOCK\_BITS    (16) }\textcolor{comment}{// Maximum IFLASH Area : 128Kbyte Number of Lock Bits: 16 bytes}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06826}06826 \textcolor{comment}{// EBI\_CS0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06827}06827 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS0    (0x10000000) }\textcolor{comment}{// EBI Chip Select 0 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06828}06828 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS0\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 0 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06829}06829 \textcolor{comment}{// EBI\_CS1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06830}06830 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS1    (0x20000000) }\textcolor{comment}{// EBI Chip Select 1 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06831}06831 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS1\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 1 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06832}06832 \textcolor{comment}{// EBI\_SDRAM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06833}06833 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM  (0x20000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06834}06834 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM\_SIZE     (0x10000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06835}06835 \textcolor{comment}{// EBI\_SDRAM\_16BIT}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06836}06836 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM\_16BIT    (0x20000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06837}06837 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM\_16BIT\_SIZE   (0x02000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 size in byte (32768 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06838}06838 \textcolor{comment}{// EBI\_SDRAM\_32BIT}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06839}06839 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM\_32BIT    (0x20000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06840}06840 \textcolor{preprocessor}{\#define AT91C\_EBI\_SDRAM\_32BIT\_SIZE   (0x04000000) }\textcolor{comment}{// SDRAM on EBI Chip Select 1 size in byte (65536 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06841}06841 \textcolor{comment}{// EBI\_CS2}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06842}06842 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS2    (0x30000000) }\textcolor{comment}{// EBI Chip Select 2 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06843}06843 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS2\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 2 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06844}06844 \textcolor{comment}{// EBI\_CS3}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06845}06845 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS3    (0x40000000) }\textcolor{comment}{// EBI Chip Select 3 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06846}06846 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS3\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 3 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06847}06847 \textcolor{comment}{// EBI\_SM}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06848}06848 \textcolor{preprocessor}{\#define AT91C\_EBI\_SM     (0x40000000) }\textcolor{comment}{// NANDFLASH on EBI Chip Select 3 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06849}06849 \textcolor{preprocessor}{\#define AT91C\_EBI\_SM\_SIZE    (0x10000000) }\textcolor{comment}{// NANDFLASH on EBI Chip Select 3 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06850}06850 \textcolor{comment}{// EBI\_CS4}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06851}06851 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS4    (0x50000000) }\textcolor{comment}{// EBI Chip Select 4 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06852}06852 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS4\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 4 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06853}06853 \textcolor{comment}{// EBI\_CF0}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06854}06854 \textcolor{preprocessor}{\#define AT91C\_EBI\_CF0    (0x50000000) }\textcolor{comment}{// CompactFlash 0 on EBI Chip Select 4 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06855}06855 \textcolor{preprocessor}{\#define AT91C\_EBI\_CF0\_SIZE   (0x10000000) }\textcolor{comment}{// CompactFlash 0 on EBI Chip Select 4 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06856}06856 \textcolor{comment}{// EBI\_CS5}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06857}06857 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS5    (0x60000000) }\textcolor{comment}{// EBI Chip Select 5 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06858}06858 \textcolor{preprocessor}{\#define AT91C\_EBI\_CS5\_SIZE   (0x10000000) }\textcolor{comment}{// EBI Chip Select 5 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06859}06859 \textcolor{comment}{// EBI\_CF1}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06860}06860 \textcolor{preprocessor}{\#define AT91C\_EBI\_CF1    (0x60000000) }\textcolor{comment}{// CompactFlash 1 on EBIChip Select 5 base address}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06861}06861 \textcolor{preprocessor}{\#define AT91C\_EBI\_CF1\_SIZE   (0x10000000) }\textcolor{comment}{// CompactFlash 1 on EBIChip Select 5 size in byte (262144 Kbytes)}}
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06862}06862 }
\DoxyCodeLine{\Hypertarget{_a_t91_s_a_m3_u4_8h_source_l06863}06863 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
