bfin_read_DDR0_STAT	,	F_14
do_sync	,	F_1
bfin_read16	,	F_41
SRREQ	,	V_36
VR_CTL	,	V_28
bfin_write_EBIU_SDRRC	,	F_33
size_t	,	T_1
bfin_read_EBIU_SDGCTL	,	F_27
dmc_ddrtr2	,	V_16
dmc_ddrtr1	,	V_15
dmc_ddrtr0	,	V_14
dll_ctl	,	V_3
CGU_CTL_VAL	,	V_7
bfin_read_DDR0_DLLCTL	,	F_15
bfin_write_PLL_LOCKCNT	,	F_31
mem_DDRCTL0	,	V_37
mem_DDRCTL2	,	V_39
mem_DDRCTL1	,	V_38
dma_io_base_addr	,	V_23
dmc_ddrcfg	,	V_13
bfin_write_EBIU_DDRCTL0	,	F_36
bfin_write_EBIU_DDRCTL2	,	F_38
bfin_write_EBIU_DDRCTL1	,	F_37
CLKBUFOE	,	F_28
CGU0_STAT	,	V_8
bfin_write16	,	F_29
CGU0_DIV	,	V_4
ANOMALY_05000435	,	V_25
bfin_write_SIC_IWR	,	F_24
bfin_write_DDR0_CFG	,	F_7
CONFIG_MEM_EBIU_DDRQUE	,	F_39
CGU0_CTL	,	V_6
SIC_IWR0	,	F_17
SIC_IWR1	,	F_20
CGU_DIV_VAL	,	V_5
CONFIG_SCLK_DIV	,	V_32
IWR_DISABLE_ALL	,	V_26
SRFS	,	V_27
init_clocks	,	F_3
bfin_write_SIC_IWR2	,	F_23
ddr_config_table	,	V_10
bfin_write_SIC_IWR1	,	F_21
bfin_write_EBIU_DDRQUE	,	F_40
ddr_clk	,	V_11
dma_register	,	V_21
bfin_write_SIC_IWR0	,	F_18
bfin_write_DDR0_MR	,	F_11
bfin_write_DDR0_EMR1	,	F_12
PLL_CTL_VAL	,	V_30
IWR_ENABLE	,	F_19
bfin_write_EBIU_SDGCTL	,	F_26
bfin_write_DDR0_DLLCTL	,	F_16
EBIU_SDGCTL	,	F_25
mem_SDGCTL	,	V_35
bfin_write_PLL_DIV	,	F_32
bfin_read32	,	F_6
__builtin_bfin_ssync	,	F_2
bfin_read_VR_CTL	,	F_30
dmc_ddrmr	,	V_17
CONFIG_BFIN_DCLK	,	V_12
bfin_write_DDR0_TR0	,	F_8
cfg	,	V_24
mem_SDRRC	,	V_33
SDGCTL_WIDTH	,	V_34
i	,	V_1
CONFIG_BF60x	,	F_4
bfin_write_DDR0_TR2	,	F_10
bfin_write32	,	F_5
bfin_write_DDR0_TR1	,	F_9
dmc_ddrmr1	,	V_18
CONFIG_CCLK_ACT_DIV	,	V_31
UPDT_P	,	V_9
PLL_CTL	,	V_29
bfin_write_DDR0_CTL	,	F_13
MAX_DMA_CHANNELS	,	V_20
bfin_read_EBIU_RSTCTL	,	F_35
dlldatacycle	,	V_2
dma	,	V_22
SIC_IWR2	,	F_22
dmc_ddrctl	,	V_19
bfin_write_EBIU_RSTCTL	,	F_34
