 LIBRARY IeEE; use IeEe.stD_LOgIc_1164.ALl; enTitY ANdGATe IS pORT ( a : IN StD_LOGic;
 b : in STd_lOgic; C : oUt StD_LOgiC); eND anDGATe; arcHiTecTurE BEhAvIoRAL of andGate 
IS beGiN c <= A And B; ENd BEHaVIoRaL; 
--------------------------------------------------------------------------------
-- This file was obfuscated and reformated using vHDL Obfuscator GUI          --
-- (c) Miguel Risco-Castillo                                                  --
--------------------------------------------------------------------------------
