// Seed: 4028877985
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    output wor id_6,
    output supply1 id_7,
    output wor id_8,
    input wor id_9
    , id_13,
    input tri1 id_10,
    output wand id_11
);
  logic id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd70,
    parameter id_2 = 32'd51,
    parameter id_4 = 32'd80
) (
    input  tri  _id_0,
    input  tri0 id_1,
    input  wor  _id_2,
    input  wand id_3,
    input  tri  _id_4,
    output wand id_5,
    input  tri  id_6,
    output tri0 id_7
);
  logic [id_4 : (  id_0  )  +  id_2] id_9;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_6,
      id_3,
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_6,
      id_1,
      id_5
  );
endmodule
