Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 14 17:27:25 2019
| Host         : Ishwar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     14 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |              56 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              50 |            8 |
| Yes          | No                    | Yes                    |              32 |            5 |
| Yes          | Yes                   | No                     |              90 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | flasher/E[0]                         | uart/rx_count_reg[0]_0 |                1 |              8 |
|  clk_IBUF_BUFG | uart/rx_count0                       | uart/rx_count_reg[0]_0 |                1 |              8 |
|  clk_IBUF_BUFG |                                      |                        |                3 |             14 |
|  clk_IBUF_BUFG | spi/clk_toggles0                     |                        |                3 |             14 |
|  clk_IBUF_BUFG | flasher/current_index[7]_i_1_n_0     | uart/rx_count_reg[0]_0 |                2 |             16 |
|  clk_IBUF_BUFG | flasher/current_uart_data[7]_i_1_n_0 | uart/rx_count_reg[0]_0 |                2 |             16 |
|  clk_IBUF_BUFG | uart/rx_data0                        | uart/rx_count_reg[0]_0 |                3 |             16 |
|  clk_IBUF_BUFG | uart/rx_buffer0                      |                        |                2 |             16 |
|  clk_IBUF_BUFG | uart/tx_buffer[9]_i_1_n_0            |                        |                3 |             20 |
|  clk_IBUF_BUFG |                                      | uart/rx_count_reg[0]_0 |               12 |             56 |
|  clk_IBUF_BUFG | spi/count0_0                         | spi/count[31]_i_1_n_0  |                8 |             58 |
+----------------+--------------------------------------+------------------------+------------------+----------------+


