|adcdac_test
STBY_ADC <= <GND>
CLK_ADC <= inst11.DB_MAX_OUTPUT_PORT_TYPE
CLK => PLL:inst20.inclk0
CLK_ADC_1 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
STBY_ADC_1 <= <GND>
CLK_DAC <= inst13.DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[0] <= DAC_interface:inst7.DAT2DAC[0]
DAT_DAC[1] <= DAC_interface:inst7.DAT2DAC[1]
DAT_DAC[2] <= DAC_interface:inst7.DAT2DAC[2]
DAT_DAC[3] <= DAC_interface:inst7.DAT2DAC[3]
DAT_DAC[4] <= DAC_interface:inst7.DAT2DAC[4]
DAT_DAC[5] <= DAC_interface:inst7.DAT2DAC[5]
DAT_DAC[6] <= DAC_interface:inst7.DAT2DAC[6]
DAT_DAC[7] <= DAC_interface:inst7.DAT2DAC[7]
DAT_DAC[8] <= DAC_interface:inst7.DAT2DAC[8]
DAT_DAC[9] <= DAC_interface:inst7.DAT2DAC[9]
DAT_DAC[10] <= DAC_interface:inst7.DAT2DAC[10]
DAT_DAC[11] <= DAC_interface:inst7.DAT2DAC[11]
switch[0] => BUSMUX:inst5.sel
KEY[0] => adc_sample:inst17.rst
KEY[0] => Cnt_sin2cos:inst3.reset
KEY[0] => adc_sample:inst18.rst
OTR_ADC => adc_sample:inst17.otr_adc
DAT_ADC[0] => adc_sample:inst17.adc_data[0]
DAT_ADC[1] => adc_sample:inst17.adc_data[1]
DAT_ADC[2] => adc_sample:inst17.adc_data[2]
DAT_ADC[3] => adc_sample:inst17.adc_data[3]
DAT_ADC[4] => adc_sample:inst17.adc_data[4]
DAT_ADC[5] => adc_sample:inst17.adc_data[5]
DAT_ADC[6] => adc_sample:inst17.adc_data[6]
DAT_ADC[7] => adc_sample:inst17.adc_data[7]
DAT_ADC[8] => adc_sample:inst17.adc_data[8]
DAT_ADC[9] => adc_sample:inst17.adc_data[9]
OTR_ADC_1 => adc_sample:inst18.otr_adc
DAT_ADC_1[0] => adc_sample:inst18.adc_data[0]
DAT_ADC_1[1] => adc_sample:inst18.adc_data[1]
DAT_ADC_1[2] => adc_sample:inst18.adc_data[2]
DAT_ADC_1[3] => adc_sample:inst18.adc_data[3]
DAT_ADC_1[4] => adc_sample:inst18.adc_data[4]
DAT_ADC_1[5] => adc_sample:inst18.adc_data[5]
DAT_ADC_1[6] => adc_sample:inst18.adc_data[6]
DAT_ADC_1[7] => adc_sample:inst18.adc_data[7]
DAT_ADC_1[8] => adc_sample:inst18.adc_data[8]
DAT_ADC_1[9] => adc_sample:inst18.adc_data[9]


|adcdac_test|PLL:inst20
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|adcdac_test|PLL:inst20|altpll:altpll_component
inclk[0] => PLL_altpll2:auto_generated.inclk[0]
inclk[1] => PLL_altpll2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adcdac_test|PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|adcdac_test|DAC_interface:inst7
CLKIN => DAT2DAC[0]~reg0.CLK
CLKIN => DAT2DAC[1]~reg0.CLK
CLKIN => DAT2DAC[2]~reg0.CLK
CLKIN => DAT2DAC[3]~reg0.CLK
CLKIN => DAT2DAC[4]~reg0.CLK
CLKIN => DAT2DAC[5]~reg0.CLK
CLKIN => DAT2DAC[6]~reg0.CLK
CLKIN => DAT2DAC[7]~reg0.CLK
CLKIN => DAT2DAC[8]~reg0.CLK
CLKIN => DAT2DAC[9]~reg0.CLK
CLKIN => DAT2DAC[10]~reg0.CLK
CLKIN => DAT2DAC[11]~reg0.CLK
CLKIN => datin_R1[0].CLK
CLKIN => datin_R1[1].CLK
CLKIN => datin_R1[2].CLK
CLKIN => datin_R1[3].CLK
CLKIN => datin_R1[4].CLK
CLKIN => datin_R1[5].CLK
CLKIN => datin_R1[6].CLK
CLKIN => datin_R1[7].CLK
CLKIN => datin_R1[8].CLK
CLKIN => datin_R1[9].CLK
CLKIN => datin_R1[10].CLK
CLKIN => datin_R1[11].CLK
DATIN[0] => ~NO_FANOUT~
DATIN[1] => ~NO_FANOUT~
DATIN[2] => ~NO_FANOUT~
DATIN[3] => ~NO_FANOUT~
DATIN[4] => datin_R1[0].DATAIN
DATIN[5] => datin_R1[1].DATAIN
DATIN[6] => datin_R1[2].DATAIN
DATIN[7] => datin_R1[3].DATAIN
DATIN[8] => datin_R1[4].DATAIN
DATIN[9] => datin_R1[5].DATAIN
DATIN[10] => datin_R1[6].DATAIN
DATIN[11] => datin_R1[7].DATAIN
DATIN[12] => datin_R1[8].DATAIN
DATIN[13] => datin_R1[9].DATAIN
DATIN[14] => datin_R1[10].DATAIN
DATIN[15] => datin_R1[11].DATAIN
DAT2DAC[0] <= DAT2DAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[1] <= DAT2DAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[2] <= DAT2DAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[3] <= DAT2DAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[4] <= DAT2DAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[5] <= DAT2DAC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[6] <= DAT2DAC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[7] <= DAT2DAC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[8] <= DAT2DAC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[9] <= DAT2DAC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[10] <= DAT2DAC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[11] <= DAT2DAC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst12
clk => clk.IN1
reset => reset.IN1
clk_enable => clk_enable.IN1
Inc[0] => Inc[0].IN1
Inc[1] => Inc[1].IN1
Inc[2] => Inc[2].IN1
Inc[3] => Inc[3].IN1
Inc[4] => Inc[4].IN1
Inc[5] => Inc[5].IN1
Inc[6] => Inc[6].IN1
Inc[7] => Inc[7].IN1
Inc[8] => Inc[8].IN1
Inc[9] => Inc[9].IN1
Inc[10] => Inc[10].IN1
Inc[11] => Inc[11].IN1
Inc[12] => Inc[12].IN1
Inc[13] => Inc[13].IN1
Inc[14] => Inc[14].IN1
Inc[15] => Inc[15].IN1
Inc[16] => Inc[16].IN1
Inc[17] => Inc[17].IN1
Inc[18] => Inc[18].IN1
Inc[19] => Inc[19].IN1
Inc[20] => Inc[20].IN1
Inc[21] => Inc[21].IN1
Inc[22] => Inc[22].IN1
Inc[23] => Inc[23].IN1
Inc[24] => Inc[24].IN1
Inc[25] => Inc[25].IN1
Inc[26] => Inc[26].IN1
Inc[27] => Inc[27].IN1
Inc[28] => Inc[28].IN1
Inc[29] => Inc[29].IN1
Inc[30] => Inc[30].IN1
Inc[31] => Inc[31].IN1
ValidIn => ValidIn.IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
Sin[0] <= NCO1:u_NCO1.sine
Sin[1] <= NCO1:u_NCO1.sine
Sin[2] <= NCO1:u_NCO1.sine
Sin[3] <= NCO1:u_NCO1.sine
Sin[4] <= NCO1:u_NCO1.sine
Sin[5] <= NCO1:u_NCO1.sine
Sin[6] <= NCO1:u_NCO1.sine
Sin[7] <= NCO1:u_NCO1.sine
Sin[8] <= NCO1:u_NCO1.sine
Sin[9] <= NCO1:u_NCO1.sine
Sin[10] <= NCO1:u_NCO1.sine
Sin[11] <= NCO1:u_NCO1.sine
Sin[12] <= NCO1:u_NCO1.sine
Sin[13] <= NCO1:u_NCO1.sine
Sin[14] <= NCO1:u_NCO1.sine
Sin[15] <= NCO1:u_NCO1.sine
ValidOut <= NCO1:u_NCO1.validOut


|adcdac_test|NCO:inst12|NCO1:u_NCO1
clk => clk.IN2
reset => reset.IN2
enb => enb.IN2
inc[0] => validPInc[0].DATAA
inc[1] => validPInc[1].DATAA
inc[2] => validPInc[2].DATAA
inc[3] => validPInc[3].DATAA
inc[4] => validPInc[4].DATAA
inc[5] => validPInc[5].DATAA
inc[6] => validPInc[6].DATAA
inc[7] => validPInc[7].DATAA
inc[8] => validPInc[8].DATAA
inc[9] => validPInc[9].DATAA
inc[10] => validPInc[10].DATAA
inc[11] => validPInc[11].DATAA
inc[12] => validPInc[12].DATAA
inc[13] => validPInc[13].DATAA
inc[14] => validPInc[14].DATAA
inc[15] => validPInc[15].DATAA
inc[16] => validPInc[16].DATAA
inc[17] => validPInc[17].DATAA
inc[18] => validPInc[18].DATAA
inc[19] => validPInc[19].DATAA
inc[20] => validPInc[20].DATAA
inc[21] => validPInc[21].DATAA
inc[22] => validPInc[22].DATAA
inc[23] => validPInc[23].DATAA
inc[24] => validPInc[24].DATAA
inc[25] => validPInc[25].DATAA
inc[26] => validPInc[26].DATAA
inc[27] => validPInc[27].DATAA
inc[28] => validPInc[28].DATAA
inc[29] => validPInc[29].DATAA
inc[30] => validPInc[30].DATAA
inc[31] => ~NO_FANOUT~
validIn => validIn.IN1
sine[0] <= sine_1[0].DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine_1[1].DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine_1[2].DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine_1[3].DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine_1[4].DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine_1[5].DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine_1[6].DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine_1[7].DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine_1[8].DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine_1[9].DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine_1[10].DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine_1[11].DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine_1[12].DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine_1[13].DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine_1[14].DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine_1[15].DB_MAX_OUTPUT_PORT_TYPE
validOut <= validOut_1.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst12|NCO1:u_NCO1|DitherGen:u_dither_inst
clk => pn_reg[0].CLK
clk => pn_reg[1].CLK
clk => pn_reg[2].CLK
clk => pn_reg[3].CLK
clk => pn_reg[4].CLK
clk => pn_reg[5].CLK
clk => pn_reg[6].CLK
clk => pn_reg[7].CLK
clk => pn_reg[8].CLK
clk => pn_reg[9].CLK
clk => pn_reg[10].CLK
clk => pn_reg[11].CLK
clk => pn_reg[12].CLK
clk => pn_reg[13].CLK
clk => pn_reg[14].CLK
clk => pn_reg[15].CLK
clk => pn_reg[16].CLK
clk => pn_reg[17].CLK
clk => pn_reg[18].CLK
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
enb => always0.IN0
validIn => always0.IN1
dither[0] <= pn_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dither[1] <= pn_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dither[2] <= pn_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dither[3] <= pn_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst12|NCO1:u_NCO1|WaveformGen:u_Wave_inst
clk => clk.IN1
reset => reset.IN1
enb => enb.IN1
phaseIdx[0] => phaseIdxReg.DATAB
phaseIdx[1] => phaseIdxReg.DATAB
phaseIdx[2] => phaseIdxReg.DATAB
phaseIdx[3] => phaseIdxReg.DATAB
phaseIdx[4] => phaseIdxReg.DATAB
phaseIdx[5] => phaseIdxReg.DATAB
phaseIdx[6] => phaseIdxReg.DATAB
phaseIdx[7] => phaseIdxReg.DATAB
phaseIdx[8] => phaseIdxReg.DATAB
phaseIdx[9] => phaseIdxReg.DATAB
phaseIdx[10] => phaseIdxReg.DATAB
phaseIdx[11] => phaseIdxReg.DATAB
sine[0] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst12|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst
clk => lutoutput_1[0].CLK
clk => lutoutput_1[1].CLK
clk => lutoutput_1[2].CLK
clk => lutoutput_1[3].CLK
clk => lutoutput_1[4].CLK
clk => lutoutput_1[5].CLK
clk => lutoutput_1[6].CLK
clk => lutoutput_1[7].CLK
clk => lutoutput_1[8].CLK
clk => lutoutput_1[9].CLK
clk => lutoutput_1[10].CLK
clk => lutoutput_1[11].CLK
clk => lutoutput_1[12].CLK
clk => lutoutput_1[13].CLK
clk => lutoutput_1[14].CLK
clk => lutoutput_1[15].CLK
clk => lutout_reg[0].CLK
clk => lutout_reg[1].CLK
clk => lutout_reg[2].CLK
clk => lutout_reg[3].CLK
clk => lutout_reg[4].CLK
clk => lutout_reg[5].CLK
clk => lutout_reg[6].CLK
clk => lutout_reg[7].CLK
clk => lutout_reg[8].CLK
clk => lutout_reg[9].CLK
clk => lutout_reg[10].CLK
clk => lutout_reg[11].CLK
clk => lutout_reg[12].CLK
clk => lutout_reg[13].CLK
clk => lutout_reg[14].CLK
clk => lutout_reg[15].CLK
clk => lutaddrInReg[0].CLK
clk => lutaddrInReg[1].CLK
clk => lutaddrInReg[2].CLK
clk => lutaddrInReg[3].CLK
clk => lutaddrInReg[4].CLK
clk => lutaddrInReg[5].CLK
clk => lutaddrInReg[6].CLK
clk => lutaddrInReg[7].CLK
clk => lutaddrInReg[8].CLK
clk => lutaddrInReg[9].CLK
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutout_reg[0].ENA
enb => lutout_reg[1].ENA
enb => lutout_reg[2].ENA
enb => lutout_reg[3].ENA
enb => lutout_reg[4].ENA
enb => lutout_reg[5].ENA
enb => lutout_reg[6].ENA
enb => lutout_reg[7].ENA
enb => lutout_reg[8].ENA
enb => lutout_reg[9].ENA
enb => lutout_reg[10].ENA
enb => lutout_reg[11].ENA
enb => lutout_reg[12].ENA
enb => lutout_reg[13].ENA
enb => lutout_reg[14].ENA
enb => lutout_reg[15].ENA
lutaddr[0] => lutaddrInReg.DATAB
lutaddr[1] => lutaddrInReg.DATAB
lutaddr[2] => lutaddrInReg.DATAB
lutaddr[3] => lutaddrInReg.DATAB
lutaddr[4] => lutaddrInReg.DATAB
lutaddr[5] => lutaddrInReg.DATAB
lutaddr[6] => lutaddrInReg.DATAB
lutaddr[7] => lutaddrInReg.DATAB
lutaddr[8] => lutaddrInReg.DATAB
lutaddr[9] => lutaddrInReg.DATAB
lutoutput[0] <= lutoutput_1[0].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[1] <= lutoutput_1[1].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[2] <= lutoutput_1[2].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[3] <= lutoutput_1[3].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[4] <= lutoutput_1[4].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[5] <= lutoutput_1[5].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[6] <= lutoutput_1[6].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[7] <= lutoutput_1[7].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[8] <= lutoutput_1[8].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[9] <= lutoutput_1[9].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[10] <= lutoutput_1[10].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[11] <= lutoutput_1[11].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[12] <= lutoutput_1[12].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[13] <= lutoutput_1[13].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[14] <= lutoutput_1[14].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[15] <= lutoutput_1[15].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst12|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table
in1[0] => prelookup_idx_sat.DATAA
in1[0] => Equal0.IN9
in1[0] => Equal1.IN9
in1[1] => prelookup_idx_sat.DATAA
in1[1] => Equal0.IN8
in1[1] => Equal1.IN8
in1[2] => prelookup_idx_sat.DATAA
in1[2] => Equal0.IN7
in1[2] => Equal1.IN7
in1[3] => prelookup_idx_sat.DATAA
in1[3] => Equal0.IN6
in1[3] => Equal1.IN6
in1[4] => prelookup_idx_sat.DATAA
in1[4] => Equal0.IN5
in1[4] => Equal1.IN5
in1[5] => prelookup_idx_sat.DATAA
in1[5] => Equal0.IN4
in1[5] => Equal1.IN4
in1[6] => prelookup_idx_sat.DATAA
in1[6] => Equal0.IN3
in1[6] => Equal1.IN3
in1[7] => prelookup_idx_sat.DATAA
in1[7] => Equal0.IN2
in1[7] => Equal1.IN2
in1[8] => prelookup_idx_sat.DATAA
in1[8] => Equal0.IN1
in1[8] => Equal1.IN1
in1[9] => prelookup_idx_sat.DATAA
in1[9] => Equal0.IN0
in1[9] => Equal1.IN0
out[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= <GND>


|adcdac_test|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|adcdac_test|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[0][23] => mux_rsc:auto_generated.data[23]
data[0][24] => mux_rsc:auto_generated.data[24]
data[0][25] => mux_rsc:auto_generated.data[25]
data[0][26] => mux_rsc:auto_generated.data[26]
data[0][27] => mux_rsc:auto_generated.data[27]
data[0][28] => mux_rsc:auto_generated.data[28]
data[0][29] => mux_rsc:auto_generated.data[29]
data[0][30] => mux_rsc:auto_generated.data[30]
data[0][31] => mux_rsc:auto_generated.data[31]
data[1][0] => mux_rsc:auto_generated.data[32]
data[1][1] => mux_rsc:auto_generated.data[33]
data[1][2] => mux_rsc:auto_generated.data[34]
data[1][3] => mux_rsc:auto_generated.data[35]
data[1][4] => mux_rsc:auto_generated.data[36]
data[1][5] => mux_rsc:auto_generated.data[37]
data[1][6] => mux_rsc:auto_generated.data[38]
data[1][7] => mux_rsc:auto_generated.data[39]
data[1][8] => mux_rsc:auto_generated.data[40]
data[1][9] => mux_rsc:auto_generated.data[41]
data[1][10] => mux_rsc:auto_generated.data[42]
data[1][11] => mux_rsc:auto_generated.data[43]
data[1][12] => mux_rsc:auto_generated.data[44]
data[1][13] => mux_rsc:auto_generated.data[45]
data[1][14] => mux_rsc:auto_generated.data[46]
data[1][15] => mux_rsc:auto_generated.data[47]
data[1][16] => mux_rsc:auto_generated.data[48]
data[1][17] => mux_rsc:auto_generated.data[49]
data[1][18] => mux_rsc:auto_generated.data[50]
data[1][19] => mux_rsc:auto_generated.data[51]
data[1][20] => mux_rsc:auto_generated.data[52]
data[1][21] => mux_rsc:auto_generated.data[53]
data[1][22] => mux_rsc:auto_generated.data[54]
data[1][23] => mux_rsc:auto_generated.data[55]
data[1][24] => mux_rsc:auto_generated.data[56]
data[1][25] => mux_rsc:auto_generated.data[57]
data[1][26] => mux_rsc:auto_generated.data[58]
data[1][27] => mux_rsc:auto_generated.data[59]
data[1][28] => mux_rsc:auto_generated.data[60]
data[1][29] => mux_rsc:auto_generated.data[61]
data[1][30] => mux_rsc:auto_generated.data[62]
data[1][31] => mux_rsc:auto_generated.data[63]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]
result[23] <= mux_rsc:auto_generated.result[23]
result[24] <= mux_rsc:auto_generated.result[24]
result[25] <= mux_rsc:auto_generated.result[25]
result[26] <= mux_rsc:auto_generated.result[26]
result[27] <= mux_rsc:auto_generated.result[27]
result[28] <= mux_rsc:auto_generated.result[28]
result[29] <= mux_rsc:auto_generated.result[29]
result[30] <= mux_rsc:auto_generated.result[30]
result[31] <= mux_rsc:auto_generated.result[31]


|adcdac_test|BUSMUX:inst5|lpm_mux:$00000|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|adcdac_test|lpm_constant0:inst8
result[0] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[1] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[2] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[3] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[4] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[5] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[6] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[7] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[8] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[9] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[10] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[11] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[12] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[13] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[14] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[15] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[16] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[17] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[18] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[19] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[20] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[21] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[22] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[23] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[24] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[25] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[26] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[27] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[28] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[29] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[30] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[31] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result


|adcdac_test|lpm_constant0:inst8|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|adcdac_test|lpm_constant1:inst10
result[0] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[1] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[2] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[3] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[4] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[5] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[6] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[7] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[8] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[9] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[10] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[11] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[12] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[13] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[14] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[15] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[16] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[17] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[18] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[19] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[20] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[21] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[22] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[23] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[24] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[25] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[26] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[27] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[28] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[29] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[30] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[31] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result


|adcdac_test|lpm_constant1:inst10|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|adcdac_test|ramv:inst16
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|adcdac_test|ramv:inst16|altsyncram:altsyncram_component
wren_a => altsyncram_4ln1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ln1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ln1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ln1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ln1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ln1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ln1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ln1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ln1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ln1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ln1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ln1:auto_generated.address_a[2]
address_a[3] => altsyncram_4ln1:auto_generated.address_a[3]
address_a[4] => altsyncram_4ln1:auto_generated.address_a[4]
address_a[5] => altsyncram_4ln1:auto_generated.address_a[5]
address_a[6] => altsyncram_4ln1:auto_generated.address_a[6]
address_a[7] => altsyncram_4ln1:auto_generated.address_a[7]
address_a[8] => altsyncram_4ln1:auto_generated.address_a[8]
address_a[9] => altsyncram_4ln1:auto_generated.address_a[9]
address_b[0] => altsyncram_4ln1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ln1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ln1:auto_generated.address_b[2]
address_b[3] => altsyncram_4ln1:auto_generated.address_b[3]
address_b[4] => altsyncram_4ln1:auto_generated.address_b[4]
address_b[5] => altsyncram_4ln1:auto_generated.address_b[5]
address_b[6] => altsyncram_4ln1:auto_generated.address_b[6]
address_b[7] => altsyncram_4ln1:auto_generated.address_b[7]
address_b[8] => altsyncram_4ln1:auto_generated.address_b[8]
address_b[9] => altsyncram_4ln1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ln1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ln1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ln1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ln1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ln1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ln1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ln1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ln1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ln1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adcdac_test|ramv:inst16|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|adcdac_test|adc_sample:inst17
adc_clk => adc_buf_wr~reg0.CLK
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => state~4.DATAIN
rst => adc_buf_wr~reg0.ACLR
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => state~6.DATAIN
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => adc_buf_wr.OUTPUTSELECT
otr_adc => otr_out.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => adc_data_narrow[0].DATAIN
adc_data[3] => adc_data_narrow[1].DATAIN
adc_data[4] => adc_data_narrow[2].DATAIN
adc_data[5] => adc_data_narrow[3].DATAIN
adc_data[6] => adc_data_narrow[4].DATAIN
adc_data[7] => adc_data_narrow[5].DATAIN
adc_data[8] => adc_data_narrow[6].DATAIN
adc_data[9] => adc_data_narrow[7].DATAIN
adc_buf_wr <= adc_buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
otr_out <= otr_adc.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Cnt_sin2cos:inst3
clk => HDL_Counter1_out[0].CLK
clk => HDL_Counter1_out[1].CLK
clk => HDL_Counter1_out[2].CLK
clk => HDL_Counter1_out[3].CLK
clk => HDL_Counter1_out[4].CLK
clk => HDL_Counter1_out[5].CLK
clk => HDL_Counter1_out[6].CLK
clk => HDL_Counter1_out[7].CLK
clk => HDL_Counter1_out[8].CLK
clk => HDL_Counter1_out[9].CLK
clk => HDL_Counter1_out[10].CLK
clk => HDL_Counter1_out[11].CLK
clk => HDL_Counter1_out[12].CLK
clk => HDL_Counter1_out[13].CLK
clk => HDL_Counter1_out[14].CLK
clk => HDL_Counter1_out[15].CLK
clk => HDL_Counter1_ctrl_delay_out.CLK
clk => HDL_Counter_out[0].CLK
clk => HDL_Counter_out[1].CLK
clk => HDL_Counter_out[2].CLK
clk => HDL_Counter_out[3].CLK
clk => HDL_Counter_out[4].CLK
clk => HDL_Counter_out[5].CLK
clk => HDL_Counter_out[6].CLK
clk => HDL_Counter_out[7].CLK
clk => HDL_Counter_out[8].CLK
clk => HDL_Counter_out[9].CLK
clk => HDL_Counter_out[10].CLK
clk => HDL_Counter_out[11].CLK
clk => HDL_Counter_out[12].CLK
clk => HDL_Counter_out[13].CLK
clk => HDL_Counter_out[14].CLK
clk => HDL_Counter_out[15].CLK
clk => HDL_Counter_ctrl_delay_out.CLK
reset => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => ce_out.DATAIN
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[0] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[1] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[2] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[3] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[4] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[5] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[6] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[7] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[8] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[9] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[10] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[11] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[12] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[13] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[14] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[15] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[0] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[1] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[2] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[3] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[4] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[5] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[6] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[7] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[8] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[9] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[10] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[11] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[12] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[13] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[14] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[15] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|adc_sample:inst18
adc_clk => adc_buf_wr~reg0.CLK
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => state~4.DATAIN
rst => adc_buf_wr~reg0.ACLR
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => state~6.DATAIN
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => adc_buf_wr.OUTPUTSELECT
otr_adc => otr_out.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => adc_data_narrow[0].DATAIN
adc_data[3] => adc_data_narrow[1].DATAIN
adc_data[4] => adc_data_narrow[2].DATAIN
adc_data[5] => adc_data_narrow[3].DATAIN
adc_data[6] => adc_data_narrow[4].DATAIN
adc_data[7] => adc_data_narrow[5].DATAIN
adc_data[8] => adc_data_narrow[6].DATAIN
adc_data[9] => adc_data_narrow[7].DATAIN
adc_buf_wr <= adc_buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
otr_out <= otr_adc.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|ramv:inst19
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|adcdac_test|ramv:inst19|altsyncram:altsyncram_component
wren_a => altsyncram_4ln1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ln1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ln1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ln1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ln1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ln1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ln1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ln1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ln1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4ln1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ln1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ln1:auto_generated.address_a[2]
address_a[3] => altsyncram_4ln1:auto_generated.address_a[3]
address_a[4] => altsyncram_4ln1:auto_generated.address_a[4]
address_a[5] => altsyncram_4ln1:auto_generated.address_a[5]
address_a[6] => altsyncram_4ln1:auto_generated.address_a[6]
address_a[7] => altsyncram_4ln1:auto_generated.address_a[7]
address_a[8] => altsyncram_4ln1:auto_generated.address_a[8]
address_a[9] => altsyncram_4ln1:auto_generated.address_a[9]
address_b[0] => altsyncram_4ln1:auto_generated.address_b[0]
address_b[1] => altsyncram_4ln1:auto_generated.address_b[1]
address_b[2] => altsyncram_4ln1:auto_generated.address_b[2]
address_b[3] => altsyncram_4ln1:auto_generated.address_b[3]
address_b[4] => altsyncram_4ln1:auto_generated.address_b[4]
address_b[5] => altsyncram_4ln1:auto_generated.address_b[5]
address_b[6] => altsyncram_4ln1:auto_generated.address_b[6]
address_b[7] => altsyncram_4ln1:auto_generated.address_b[7]
address_b[8] => altsyncram_4ln1:auto_generated.address_b[8]
address_b[9] => altsyncram_4ln1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ln1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4ln1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ln1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ln1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ln1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ln1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ln1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ln1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ln1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adcdac_test|ramv:inst19|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


