Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/ISE/P3_EX1/TB_ex1_isim_beh.exe -prj /home/ise/Documents/ISE/P3_EX1/TB_ex1_beh.prj work.TB_ex1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/ISE/P3_EX1/EX_1.vhd" into library work
Parsing VHDL file "/home/ise/Documents/ISE/P3_EX1/TB_ex1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95320 KB
Fuse CPU Usage: 850 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture funciones_boleanas of entity EX_1 [ex_1_default]
Compiling architecture behavior of entity tb_ex1
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Documents/ISE/P3_EX1/TB_ex1_isim_beh.exe
Fuse Memory Usage: 103952 KB
Fuse CPU Usage: 860 ms
GCC CPU Usage: 100 ms
