0.7
2020.2
May 22 2024
19:03:11
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1730645581,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd,1730652216,vhdl,,,,adc_control_top,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.srcs/sources_1/imports/Transfer/adc_control.vhd,1730651298,vhdl,,,,adc_control,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd,1730553313,vhdl,,,,pulse_gen_width_modulator_inverted,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlVpi/ADCControlVpi.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd,1730553313,vhdl,,,,pulse_train_gen,,,,,,,,
