make: Entering directory `/home/s322461/project/cva6_assignments/pd/synth'
grep "CVA6_REPO_DIR\}\|HPDCACHE_TARGET_CFG\}\|-F" ../../core/Flist.cva6|grep -v "instr_tracer" > Flist.cva6_synth
cat $( grep "Flist" Flist.cva6_synth | cut -d " " -f 2 | envsubst ) | grep -v "//" | sed -e '/^+incdir/! s#^#${HPDCACHE_DIR}/rtl/#' | awk '//; /HPDCACHE_TARGET_CFG\}/{while(getline<"/dev/stdin"){print}}' Flist.cva6_synth > tmp 
grep -v "Flist" tmp > Flist.cva6_synth && rm tmp
10
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
source -echo -verbose scripts/dc_setup.tcl
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
# Variables common to all reference methodology scripts
set PERIOD                        [getenv PERIOD];
10
set DESIGN_NAME                   [getenv DESIGN_NAME]  ;#  The name of the top-level design
cva6
set TARGET                        [getenv TARGET];
cv64a6_imafdc_sv39
set TECH                          [getenv TECH_NAME];
yourTechnoName
set techno                        [getenv TECH_NAME];
yourTechnoName
set FOUNDRY_PATH                  [getenv FOUNDRY_PATH];
/your/techno/basepath/
set TARGET_LIBRARY_FILES          [getenv TARGET_LIBRARY_FILES];
yourLib1.db yourLib2.db
set INPUT_DELAY                   [getenv INPUT_DELAY];
0.46
set OUTPUT_DELAY                  [getenv OUTPUT_DELAY];
0.11
set HPDCACHE_TARGET_CFG           [getenv HPDCACHE_TARGET_CFG];
../../core/include/cva6_hpdcache_default_config_pkg.sv
set HPDCACHE_DIR                  [getenv HPDCACHE_DIR];
../../core/cache_subsystem/hpdcache
set ADDITIONAL_LINK_LIB_FILES     "                                  ";#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
                                  
# Remove messages
suppress_message LINK-17
suppress_message MWLIBP-300
suppress_message MWLIBP-301
suppress_message MWLIBP-319
suppress_message MWLIBP-319
suppress_message MWLIBP-324
suppress_message MWLIBP-311
suppress_message MWLIBP-032
suppress_message UCN-1
suppress_message UID-282
set ADDITIONAL_SEARCH_PATH " ${FOUNDRY_PATH}/synopsys ${FOUNDRY_PATH} ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include";
 /your/techno/basepath//synopsys /your/techno/basepath/ ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  /your/techno/basepath//synopsys /your/techno/basepath/ ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
if {$synopsys_program_name == "dc_shell"}  {
  set_app_var target_library ${TARGET_LIBRARY_FILES}
  set_app_var synthetic_library dw_foundation.sldb
  set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
}
* yourLib1.db yourLib2.db                                    dw_foundation.sldb
source -echo -verbose scripts/dc_setup_filenames.tcl
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/s322461/project/cva6_assignments/pd/synth/scripts/dc_setup_filenames.tcl

#################################################################################
# Design Compiler Reference Methodology Filenames Setup
# Script: dc_setup_filenames.tcl
# Version: J-2014.09-SP2 (January 12, 2015)
# Copyright (C) 2010-2015 Synopsys, Inc. All rights reserved.
#################################################################################
set INPUTS_DIR ${DESIGN_NAME}_${TARGET}/inputs/
cva6_cv64a6_imafdc_sv39/inputs/
set REPORTS_DIR ${DESIGN_NAME}_${TARGET}/reports/${PERIOD}/
cva6_cv64a6_imafdc_sv39/reports/10/
set OUTPUTS_DIR ${DESIGN_NAME}_${TARGET}/outputs/${PERIOD}/
cva6_cv64a6_imafdc_sv39/outputs/10/
file mkdir ${INPUTS_DIR}
file mkdir ${REPORTS_DIR}
file mkdir ${OUTPUTS_DIR}
###############
# Input Files #
###############
set DCRM_SDC_INPUT_FILE                                 ${INPUTS_DIR}/${DESIGN_NAME}.sdc
cva6_cv64a6_imafdc_sv39/inputs//cva6.sdc
set DCRM_CONSTRAINTS_INPUT_FILE                         ${INPUTS_DIR}/${DESIGN_NAME}.constraints.tcl
cva6_cv64a6_imafdc_sv39/inputs//cva6.constraints.tcl
###########
# Reports #
###########
set DCRM_CHECK_LIBRARY_REPORT                           ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_check_library.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_check_library.rpt
set DCRM_CONSISTENCY_CHECK_ENV_FILE                     ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.compile_ultra.env
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName.compile_ultra.env
set DCRM_CHECK_DESIGN_REPORT                            ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.check_design.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName.check_design.rpt
set DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.analyze_datapath_extraction.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName.analyze_datapath_extraction.rpt
set DCRM_FINAL_QOR_REPORT                               ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_qor.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_qor.rpt
set DCRM_FINAL_TIMING_REPORT                            ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_timing.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_timing.rpt
set DCRM_FINAL_AREA_REPORT                              ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_area.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_area.rpt
set DCRM_FINAL_POWER_REPORT                             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_power.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_power.rpt
set DCRM_FINAL_CLOCK_GATING_REPORT                      ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_clock_gating.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_clock_gating.rpt
set DCRM_FINAL_SELF_GATING_REPORT                       ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_self_gating.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_self_gating.rpt
set DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT                 ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_threshold.voltage.group.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_threshold.voltage.group.rpt
set DCRM_INSTANTIATE_CLOCK_GATES_REPORT                 ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_instatiate_clock_gates.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_instatiate_clock_gates.rpt
set DCRM_FINAL_POWER_REPORT                             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_power.rpt
cva6_cv64a6_imafdc_sv39/reports/10//cva6_yourTechnoName_synth_power.rpt
################
# Output Files #
################
set DCRM_AUTOREAD_RTL_SCRIPT                            ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.autoread_rtl.tcl
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName.autoread_rtl.tcl
set DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE              ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.elab.ddc
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName.elab.ddc
set DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE                  ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.compile_ultra.ddc
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName.compile_ultra.ddc
set DCRM_FINAL_DDC_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.ddc
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.ddc
set DCRM_FINAL_VERILOG_OUTPUT_FILE                      ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.v
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.v
set DCRM_FINAL_SDC_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.sdc
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.sdc
set DCRM_FINAL_SPEF_OUTPUT_FILE                         ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.spef
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.spef
set DCRM_FINAL_FSDB_OUTPUT_FILE                         ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.fsdb
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.fsdb
set DCRM_FINAL_VCD_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.vcd
cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.vcd
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/s322461/project/cva6_assignments/pd/synth/scripts/dc_setup_filenames.tcl

# The following setting removes new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
if {$synopsys_program_name == "dc_shell"}  {

  #################################################################################
  # Design Compiler Setup Variables
  #################################################################################

  # Use the set_host_options command to enable multicore optimization to improve runtime.
  # This feature has special usage and license requirements.  Refer to the
  # "Support for Multicore Technology" section in the Design Compiler User Guide
  # for multicore usage guidelines.
  # Note: This is a DC Ultra feature and is not supported in DC Expert.

  set_host_options -max_cores 16

  # Change alib_library_analysis_path to point to a central cache of analyzed libraries
  # to save runtime and disk space.  The following setting only reflects the
  # default value and should be changed to a central location for best results.

  set_app_var alib_library_analysis_path .

  # Add any additional Design Compiler variables needed here
  define_name_rules verilog \
    -target_bus_naming_style "%s\[%d\]" \
    -allowed "a-z0-9_" \
    -first_restricted "0-9_" \
    -replacement_char "_" \
    -equal_ports_nets -inout_ports_equal_nets \
    -collapse_name_space -case_insensitive -special verilog \
    -add_dummy_nets \
    -dummy_net_prefix "synp_unconn_%d"

  # Eliminate tri-state nets and assign primitives in the output netlist"
  set_app_var verilogout_no_tri true

  # Preserve FF with not load used as spare"
  set_app_var hdlin_preserve_sequential ff+loop_variables

  ###  Power optim
  set_app_var power_remove_redundant_clock_gates true
  set_app_var power_cg_reconfig_stages true
  set_app_var compile_clock_gating_through_hierarchy  true
  set_app_var power_cg_designware true
  set_app_var power_cg_derive_related_clock true
  set_app_var do_operand_isolation true
  set_app_var power_low_power_placement true
  set_app_var power_opto_extra_high_dynamic_power_effort true

  ### Module name naming style
  set_app_var template_parameter_style "%s"
  set_app_var template_naming_style "%s"

}
Warning: You requested 16 cores. However, the host po.polito.it only has 8 available cores. The tool will ignore the request and use -max_cores 8. (UIO-230)
Warning: You requested 16 cores. However, load on host po.polito.it is 3.76. Tool will ignore the request and use 5 cores. (UIO-231)
Information: Variable 'power_cg_designware' is obsolete and is being ignored. (INFO-100)
Clock gating insertion with compile_ultra -gate_clock automatically inserts clock gates in DesignWare modules
%s
%s
set clk_name main_clk
main_clk
set clk_port clk_i
clk_i
set clk_ports_list [list $clk_port]
clk_i
set clk_period $PERIOD
10
set input_delay $INPUT_DELAY
0.46
set output_delay $OUTPUT_DELAY
0.11
set_app_var search_path "../../vendor/pulp-platform/common_cells/include/ $search_path"
../../vendor/pulp-platform/common_cells/include/ .  /your/techno/basepath//synopsys /your/techno/basepath/ ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
sh rm -rf work
sh mkdir work
define_design_lib ariane_lib -path work
1
set CVA6_REPO_DIR "../../"
../../
set TARGET_CFG $TARGET
cv64a6_imafdc_sv39
analyze -vcs "-sverilog -f Flist.cva6_synth" -library ariane_lib

 WARNING: ../..//vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
../..//vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
../..//vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
+incdir+../..//vendor/pulp-platform/common_cells/include/
+incdir+../..//vendor/pulp-platform/common_cells/src/
+incdir+../..//vendor/pulp-platform/axi/include/
+incdir+../..//common/local/util/
../..//vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_top.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
../..//core/include/config_pkg.sv
../..//core/include/cv64a6_imafdc_sv39_config_pkg.sv
../..//core/include/riscv_pkg.sv
../..//core/include/ariane_pkg.sv
../..//vendor/pulp-platform/axi/src/axi_pkg.sv
../..//core/include/wt_cache_pkg.sv
../..//core/include/std_cache_pkg.sv
../..//core/include/acc_pkg.sv
../..//core/include/cvxif_pkg.sv
../..//core/cvxif_example/include/cvxif_instr_pkg.sv
../..//core/cvxif_fu.sv
../..//core/cvxif_example/cvxif_example_coprocessor.sv
../..//core/cvxif_example/instr_decoder.sv
../..//vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
../..//vendor/pulp-platform/common_cells/src/fifo_v3.sv
../..//vendor/pulp-platform/common_cells/src/lfsr.sv
../..//vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
../..//vendor/pulp-platform/common_cells/src/stream_arbiter.sv
../..//vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
../..//vendor/pulp-platform/common_cells/src/stream_mux.sv
../..//vendor/pulp-platform/common_cells/src/stream_demux.sv
../..//vendor/pulp-platform/common_cells/src/lzc.sv
../..//vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
../..//vendor/pulp-platform/common_cells/src/shift_reg.sv
../..//vendor/pulp-platform/common_cells/src/unread.sv
../..//vendor/pulp-platform/common_cells/src/popcount.sv
../..//vendor/pulp-platform/common_cells/src/exp_backoff.sv
../..//vendor/pulp-platform/common_cells/src/counter.sv
../..//vendor/pulp-platform/common_cells/src/delta_counter.sv
../..//OUR_CODE/cva6.sv
../..//core/alu.sv
../..//core/fpu_wrap.sv
../..//OUR_CODE/control_reg.sv
../..//OUR_CODE/generic_MISR.sv
../..//OUR_CODE/wrapper_MISR.sv
../..//core/branch_unit.sv
../..//core/compressed_decoder.sv
../..//core/controller.sv
../..//core/csr_buffer.sv
../..//core/csr_regfile.sv
../..//core/decoder.sv
../..//core/ex_stage.sv
../..//core/instr_realign.sv
../..//core/id_stage.sv
../..//core/issue_read_operands.sv
../..//core/issue_stage.sv
../..//core/load_unit.sv
../..//core/load_store_unit.sv
../..//core/lsu_bypass.sv
../..//core/mult.sv
../..//core/multiplier.sv
../..//core/serdiv.sv
../..//core/perf_counters.sv
../..//core/ariane_regfile_ff.sv
../..//core/ariane_regfile_fpga.sv
../..//core/scoreboard.sv
../..//core/store_buffer.sv
../..//core/amo_buffer.sv
../..//core/store_unit.sv
../..//core/commit_stage.sv
../..//core/axi_shim.sv
../..//core/cva6_accel_first_pass_decoder_stub.sv
../..//core/acc_dispatcher.sv
../..//core/frontend/btb.sv
../..//core/frontend/bht.sv
../..//core/frontend/ras.sv
../..//core/frontend/instr_scan.sv
../..//core/frontend/instr_queue.sv
../..//core/frontend/frontend.sv
../..//core/cache_subsystem/wt_dcache_ctrl.sv
../..//core/cache_subsystem/wt_dcache_mem.sv
../..//core/cache_subsystem/wt_dcache_missunit.sv
../..//core/cache_subsystem/wt_dcache_wbuffer.sv
../..//core/cache_subsystem/wt_dcache.sv
../..//core/cache_subsystem/cva6_icache.sv
../..//core/cache_subsystem/wt_cache_subsystem.sv
../..//core/cache_subsystem/wt_axi_adapter.sv
../..//core/cache_subsystem/tag_cmp.sv
../..//core/cache_subsystem/axi_adapter.sv
../..//core/cache_subsystem/miss_handler.sv
../..//core/cache_subsystem/cache_ctrl.sv
../..//core/cache_subsystem/cva6_icache_axi_wrapper.sv
../..//core/cache_subsystem/std_cache_subsystem.sv
../..//core/cache_subsystem/std_nbdcache.sv
../../core/include/cva6_hpdcache_default_config_pkg.sv
+incdir+include
+incdir+../../core/cache_subsystem/hpdcache/rtl/include
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_snooper.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr_to_cache_set.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv
../..//core/cache_subsystem/cva6_hpdcache_subsystem.sv
../..//core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
../..//core/cache_subsystem/cva6_hpdcache_if_adapter.sv
../..//core/pmp/src/pmp.sv
../..//core/pmp/src/pmp_entry.sv
../..//common/local/util/tc_sram_wrapper.sv
../..//vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
../..//common/local/util/sram.sv
../..//core/mmu_sv39/mmu.sv
../..//core/mmu_sv39/ptw.sv
../..//core/mmu_sv39/tlb.sv
../..//core/mmu_sv32/cva6_mmu_sv32.sv
../..//core/mmu_sv32/cva6_ptw_sv32.sv
../..//core/mmu_sv32/cva6_tlb_sv32.sv
../..//core/mmu_sv32/cva6_shared_tlb_sv32.sv
  has more than one '/', replace it with single '/'
Running PRESTO HDLC
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
Warning:  ../../vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:39: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
Warning:  ../../vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:42: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:358: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_top.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Compiling source file ../../core/include/config_pkg.sv
Warning:  ../../core/include/config_pkg.sv:21: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/include/cv64a6_imafdc_sv39_config_pkg.sv
Compiling source file ../../core/include/riscv_pkg.sv
Compiling source file ../../core/include/ariane_pkg.sv
Warning:  ../../core/include/riscv_pkg.sv:357: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:358: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:359: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:360: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:361: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:362: signed to unsigned conversion occurs. (VER-318)
Compiling source file ../../vendor/pulp-platform/axi/src/axi_pkg.sv
Compiling source file ../../core/include/wt_cache_pkg.sv
Warning:  ../../vendor/pulp-platform/axi/src/axi_pkg.sv:92: signed to unsigned assignment occurs. (VER-318)
Compiling source file ../../core/include/std_cache_pkg.sv
Compiling source file ../../core/include/acc_pkg.sv
Compiling source file ../../core/include/cvxif_pkg.sv
Compiling source file ../../core/cvxif_example/include/cvxif_instr_pkg.sv
Warning:  ../../core/cvxif_example/include/cvxif_instr_pkg.sv:19: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../../core/cvxif_fu.sv
Compiling source file ../../core/cvxif_example/cvxif_example_coprocessor.sv
Compiling source file ../../core/cvxif_example/instr_decoder.sv
Warning:  ../../core/cvxif_example/instr_decoder.sv:46: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/fifo_v3.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lfsr.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_arbiter.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_mux.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_demux.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lzc.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/shift_reg.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/unread.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/popcount.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/exp_backoff.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/counter.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/delta_counter.sv
Compiling source file ../../OUR_CODE/cva6.sv
Compiling source file ../../core/alu.sv
Compiling source file ../../core/fpu_wrap.sv
Compiling source file ../../OUR_CODE/control_reg.sv
Compiling source file ../../OUR_CODE/generic_MISR.sv
Compiling source file ../../OUR_CODE/wrapper_MISR.sv
Compiling source file ../../core/branch_unit.sv
Compiling source file ../../core/compressed_decoder.sv
Compiling source file ../../core/controller.sv
Compiling source file ../../core/csr_buffer.sv
Compiling source file ../../core/csr_regfile.sv
Compiling source file ../../core/decoder.sv
Compiling source file ../../core/ex_stage.sv
Compiling source file ../../core/instr_realign.sv
Compiling source file ../../core/id_stage.sv
Warning:  ../../core/instr_realign.sv:109: The 'unlabeled $error' construct is not supported.  It will be ignored. (VER-104)
Compiling source file ../../core/issue_read_operands.sv
Compiling source file ../../core/issue_stage.sv
Compiling source file ../../core/load_unit.sv
Compiling source file ../../core/load_store_unit.sv
Compiling source file ../../core/lsu_bypass.sv
Compiling source file ../../core/mult.sv
Compiling source file ../../core/multiplier.sv
Compiling source file ../../core/serdiv.sv
Compiling source file ../../core/perf_counters.sv
Compiling source file ../../core/ariane_regfile_ff.sv
Compiling source file ../../core/ariane_regfile_fpga.sv
Compiling source file ../../core/scoreboard.sv
Compiling source file ../../core/store_buffer.sv
Compiling source file ../../core/amo_buffer.sv
Compiling source file ../../core/store_unit.sv
Compiling source file ../../core/commit_stage.sv
Compiling source file ../../core/axi_shim.sv
Compiling source file ../../core/cva6_accel_first_pass_decoder_stub.sv
Compiling source file ../../core/acc_dispatcher.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Warning:  ../../core/acc_dispatcher.sv:362: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../core/acc_dispatcher.sv:407: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../core/frontend/btb.sv
Compiling source file ../../core/frontend/bht.sv
Compiling source file ../../core/frontend/ras.sv
Compiling source file ../../core/frontend/instr_scan.sv
Compiling source file ../../core/frontend/instr_queue.sv
Compiling source file ../../core/frontend/frontend.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_ctrl.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_mem.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_missunit.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_wbuffer.sv
Compiling source file ../../core/cache_subsystem/wt_dcache.sv
Compiling source file ../../core/cache_subsystem/cva6_icache.sv
Compiling source file ../../core/cache_subsystem/wt_cache_subsystem.sv
Compiling source file ../../core/cache_subsystem/wt_axi_adapter.sv
Compiling source file ../../core/cache_subsystem/tag_cmp.sv
Compiling source file ../../core/cache_subsystem/axi_adapter.sv
Warning:  ../../core/cache_subsystem/axi_adapter.sv:199: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../core/cache_subsystem/axi_adapter.sv:230: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../core/cache_subsystem/miss_handler.sv
Warning:  ../../core/cache_subsystem/miss_handler.sv:70: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../../core/cache_subsystem/cache_ctrl.sv
Compiling source file ../../core/cache_subsystem/cva6_icache_axi_wrapper.sv
Compiling source file ../../core/cache_subsystem/std_cache_subsystem.sv
Compiling source file ../../core/cache_subsystem/std_nbdcache.sv
Compiling source file ../../core/include/cva6_hpdcache_default_config_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv:61: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv:88: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_snooper.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv:72: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv:134: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr_to_cache_set.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv:138: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv:147: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_subsystem.sv
Opening include file ../../vendor/pulp-platform/axi/include/axi/typedef.svh
Opening include file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_if_adapter.sv
Compiling source file ../../core/pmp/src/pmp.sv
Compiling source file ../../core/pmp/src/pmp_entry.sv
Compiling source file ../../common/local/util/tc_sram_wrapper.sv
Compiling source file ../../vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
Compiling source file ../../common/local/util/sram.sv
Compiling source file ../../core/mmu_sv39/mmu.sv
Compiling source file ../../core/mmu_sv39/ptw.sv
Compiling source file ../../core/mmu_sv39/tlb.sv
Compiling source file ../../core/mmu_sv32/cva6_mmu_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_ptw_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_tlb_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_shared_tlb_sv32.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_NAME} -library ariane_lib
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
Running PRESTO HDLC
Warning:  ../../OUR_CODE/cva6.sv:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:153: signed to unsigned conversion occurs. (VER-318)
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
Warning:  ../../OUR_CODE/cva6.sv:1437: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:1425: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1424 in file
	'../../OUR_CODE/cva6.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================
Presto compilation completed successfully. (cva6)
Elaborated 1 design.
Current design is now 'cva6'.
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
Information: Building the design 'wrapper_MISR' instantiated from design 'cva6' with
	the parameters "NBIT_DATA=32'h00000040,NBIT_ADDR=32'h00000040,NBIT_REGS=32'h00000040,START_ADDR=33554432". (HDL-193)

Statistics for case statements in always block at line 73 in file
	'../../OUR_CODE/wrapper_MISR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wrapper_MISR_00000040_00000040_00000040_33554432)
Information: Building the design 'wrapper_MISR' instantiated from design 'cva6' with
	the parameters "NBIT_DATA=32'h00000040,NBIT_ADDR=32'h00000040,NBIT_REGS=32'h00000040,START_ADDR=32'h02000018". (HDL-193)

Statistics for case statements in always block at line 73 in file
	'../../OUR_CODE/wrapper_MISR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wrapper_MISR_00000040_00000040_00000040_02000018)
Information: Building the design 'frontend' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/frontend/frontend.sv:145: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:465: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:184: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:246: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:191: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:260: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 179 in file
	'../../core/frontend/frontend.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           192            |    user/user     |
===============================================

Inferred memory devices in process
	in routine frontend__864949 line 373 in file
		'../../core/frontend/frontend.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|       bht_q_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  npc_rst_load_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       npc_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   speculative_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   icache_data_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  icache_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  icache_vaddr_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| icache_ex_valid_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       btb_q_reg       | Flip-flop |  65   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (frontend__864949)
Information: Building the design 'id_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine id_stage__864949 line 133 in file
		'../../core/id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     issue_q_reg     | Flip-flop |  634  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (id_stage__864949)
Information: Building the design 'issue_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,IsRVFI=1'h1,NR_ENTRIES=8". (HDL-193)
Presto compilation completed successfully. (issue_stage_1_8_864949)
Information: Building the design 'ex_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine ex_stage_16_864949 line 390 in file
		'../../core/ex_stage.sv'.
=================================================================================================
|             Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================================
| current_instruction_is_sfence_vma_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================================

Inferred memory devices in process
	in routine ex_stage_16_864949 line 403 in file
		'../../core/ex_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| vaddr_to_be_flushed_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| asid_to_be_flushed_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (ex_stage_16_864949)
Information: Building the design 'commit_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/commit_stage.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/commit_stage.sv:81: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../../core/commit_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Statistics for case statements in always block at line 93 in file
	'../../core/commit_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |    auto/auto     |
===============================================
Presto compilation completed successfully. (commit_stage__864949)
Information: Building the design 'csr_regfile' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AsidWidth=16,MHPMCounterNum=32'h00000006". (HDL-193)
Warning:  ../../core/csr_regfile.sv:169: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:560: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:803: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:1035: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:1593: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 188 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    user/user     |
===============================================
Warning:  ../../core/csr_regfile.sv:1202: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 543 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           629            |    user/user     |
|           1150           |    user/user     |
===============================================

Statistics for case statements in always block at line 1278 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1286           |    user/user     |
===============================================

Statistics for case statements in always block at line 1437 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1443           |    user/user     |
===============================================

Inferred memory devices in process
	in routine csr_regfile_16_00000006_864949 line 1492 in file
		'../../core/csr_regfile.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|           i_reg4           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       priv_lvl_q_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|         fcsr_q_reg         | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|         fcsr_q_reg         | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      dscratch1_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         dcsr_q_reg         | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|         dcsr_q_reg         | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|         dpc_q_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dscratch0_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mstatus_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mtvec_rst_load_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|        mtvec_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mip_q_reg          | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mip_q_reg          | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mie_q_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mepc_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        mcause_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mcounteren_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mscratch_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        mtval_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        dcache_q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|        dcache_q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|        icache_q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|        icache_q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mcountinhibit_q_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       acc_cons_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         satp_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       medeleg_q_reg        | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
|       medeleg_q_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mideleg_q_reg        | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mideleg_q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         sepc_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        scause_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        stvec_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      scounteren_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       sscratch_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        stval_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        cycle_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       instret_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| en_ld_st_translation_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         wfi_q_reg          | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pmpcfg_q_reg        | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|       pmpaddr_q_reg        | Flip-flop |  864  |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Statistics for MUX_OPs
=========================================================================
|          block name/line            | Inputs | Outputs | # sel inputs |
=========================================================================
| csr_regfile_16_00000006_864949/532  |   16   |    2    |      4       |
| csr_regfile_16_00000006_864949/532  |   16   |   54    |      4       |
| csr_regfile_16_00000006_864949/533  |   16   |   53    |      4       |
| csr_regfile_16_00000006_864949/1012 |   16   |    2    |      4       |
| csr_regfile_16_00000006_864949/1077 |   64   |    2    |      6       |
| csr_regfile_16_00000006_864949/1352 |   64   |    2    |      6       |
=========================================================================
Presto compilation completed successfully. (csr_regfile_16_00000006_864949)
Information: Building the design 'perf_counters' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=4". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'../../core/perf_counters.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 126 in file
	'../../core/perf_counters.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    user/user     |
|           175            |    user/user     |
===============================================

Inferred memory devices in process
	in routine perf_counters_4_864949 line 209 in file
		'../../core/perf_counters.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    mhpmevent_q_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
| generic_counter_q_reg | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (perf_counters_4_864949)
Information: Building the design 'controller' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine controller__864949 line 184 in file
		'../../core/controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| flush_dcache_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fence_active_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (controller__864949)
Information: Building the design 'wt_cache_subsystem' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=4,noc_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",noc_resp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)
Presto compilation completed successfully. (wt_cache_subsystem_4_106242)
Information: Building the design 'control_reg' instantiated from design 'wrapper_MISR_00000040_00000040_00000040_33554432' with
	the parameters "NBIT=32'h00000040". (HDL-193)

Inferred memory devices in process
	in routine control_reg_00000040 line 10 in file
		'../../OUR_CODE/control_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_reg_00000040)
Information: Building the design 'generic_MISR' instantiated from design 'wrapper_MISR_00000040_00000040_00000040_33554432' with
	the parameters "N=32'h00000040". (HDL-193)
Warning:  ../../OUR_CODE/generic_MISR.sv:18: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine generic_MISR_00000040 line 29 in file
		'../../OUR_CODE/generic_MISR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_i_reg       | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q_i_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (generic_MISR_00000040)
Information: Building the design 'instr_realign' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/instr_realign.sv:42: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine instr_realign__864949 line 343 in file
		'../../core/instr_realign.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  unaligned_instr_q_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     unaligned_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| unaligned_address_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (instr_realign__864949)
Information: Building the design 'ras' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine ras_00000002_864949 line 64 in file
		'../../core/frontend/ras.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stack_q_reg     | Flip-flop |  130  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ras_00000002_864949)
Information: Building the design 'btb' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NR_ENTRIES=32'h00000020". (HDL-193)
Warning:  ../../core/frontend/btb.sv:72: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:148: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:170: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:175: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:174: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine btb_00000020_864949 line 167 in file
		'../../core/frontend/btb.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|         j_reg2         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| gen_asic_btb.btb_q_reg | Flip-flop | 2080  |  Y  | N  | Y  | N  | N  | N  | N  |
|         i_reg3         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| btb_00000020_864949/149 |   16   |   130   |      4       |
=============================================================
Presto compilation completed successfully. (btb_00000020_864949)
Information: Building the design 'bht' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NR_ENTRIES=32'h00000080". (HDL-193)
Warning:  ../../core/frontend/bht.sv:125: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:100: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:108: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:107: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine bht_00000080_864949 line 97 in file
		'../../core/frontend/bht.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      bht_q_reg      | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
|       i_reg3        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
|    block name/line     | Inputs | Outputs | # sel inputs |
============================================================
| bht_00000080_864949/69 |   64   |    4    |      6       |
| bht_00000080_864949/75 |   64   |    4    |      6       |
============================================================
Presto compilation completed successfully. (bht_00000080_864949)
Information: Building the design 'instr_scan' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Presto compilation completed successfully. (instr_scan__864949)
Information: Building the design 'instr_queue' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/frontend/instr_queue.sv:129: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:182: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:353: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:378: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine instr_queue__864949 line 407 in file
		'../../core/frontend/instr_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| reset_address_q_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    idx_ds_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    idx_ds_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    idx_is_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pc_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| instr_queue__864949/192 |   4    |   32    |      2       |
| instr_queue__864949/193 |   4    |    3    |      2       |
=============================================================
Presto compilation completed successfully. (instr_queue__864949)
Information: Building the design 'compressed_decoder' instantiated from design 'id_stage__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/compressed_decoder.sv:314: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/compressed_decoder.sv:920: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 34 in file
	'../../core/compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    user/user     |
|            45            |    user/user     |
|           145            |    user/user     |
|           322            |    user/user     |
|           412            |    user/user     |
|           447            |    user/user     |
|           575            |    user/user     |
|           737            |    user/user     |
===============================================
Presto compilation completed successfully. (compressed_decoder__864949)
Information: Building the design 'decoder' instantiated from design 'id_stage__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/decoder.sv:365: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:433: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:451: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:480: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:498: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:511: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:914: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:1060: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:975: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/decoder.sv:985: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/decoder.sv:1012: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 102 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
|           134            |    user/user     |
|           139            |    auto/auto     |
|           267            |    auto/auto     |
|           542            |    user/user     |
|           572            |    user/user     |
|           608            |    user/user     |
|           640            |    user/user     |
|           657            |    user/user     |
|           685            |    user/user     |
|           710            |    user/user     |
|           748            |    user/user     |
|           764            |    user/user     |
|           797            |    user/user     |
|           814            |    user/user     |
|           840            |    user/user     |
|           866            |    user/user     |
|           897            |    user/user     |
|           908            |    user/user     |
|           919            |    user/user     |
|           923            |    user/user     |
|           930            |    user/user     |
|           951            |    user/user     |
|           998            |    user/user     |
|           1054           |    user/user     |
|           1065           |    user/user     |
|           1069           |    user/user     |
|           1076           |    user/user     |
|           1101           |    user/user     |
|           1120           |    user/user     |
|           1153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1231 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1256           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1304 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1326           |    auto/auto     |
===============================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| decoder__864949/1400 |   64   |    1    |      6       |
==========================================================
Presto compilation completed successfully. (decoder__864949)
Information: Building the design 'scoreboard' instantiated from design 'issue_stage_1_8_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,IsRVFI=1'h1,rs3_len_t="array(0%63%0%logic)%Qdr&Q=i",NR_ENTRIES=32'h00000008". (HDL-193)
Warning:  ../../core/scoreboard.sv:232: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:198: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:226: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:250: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 131 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Statistics for case statements in always block at line 318 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           586            |    user/user     |
===============================================

Statistics for case statements in always block at line 321 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |    user/user     |
===============================================

Statistics for case statements in always block at line 324 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           621            |    user/user     |
===============================================

Inferred memory devices in process
	in routine scoreboard_1_00000008_285242 line 422 in file
		'../../core/scoreboard.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| issue_pointer_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mem_q_reg       | Flip-flop | 5072  |  Y  | N  | Y  | N  | N  | N  | N  |
|   issue_cnt_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_pointer_q_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================================
|         block name/line          | Inputs | Outputs | # sel inputs |
======================================================================
| scoreboard_1_00000008_285242/113 |   8    |   629   |      3       |
| scoreboard_1_00000008_285242/113 |   8    |   629   |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
======================================================================
Presto compilation completed successfully. (scoreboard_1_00000008_285242)
Information: Building the design 'issue_read_operands' instantiated from design 'issue_stage_1_8_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,rs3_len_t="array(0%63%0%logic)%Qdr&Q=i"". (HDL-193)
Warning:  ../../core/issue_read_operands.sv:448: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/issue_read_operands.sv:499: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 143 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 162 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           586            |    user/user     |
|           604            |    user/user     |
|           621            |    user/user     |
===============================================
Warning:  ../../core/issue_read_operands.sv:239: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 285 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           308            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 355 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           363            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 382 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 285 in file
		'../../core/issue_read_operands.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| branch_valid_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   lsu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   fpu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fpu_fmt_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    fpu_rm_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   csr_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 355 in file
		'../../core/issue_read_operands.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| cvxif_off_instr_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cvxif_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 557 in file
		'../../core/issue_read_operands.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   branch_predict_o_reg    | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operand_a_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operand_b_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         imm_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         fu_q_reg          | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operator_q_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      trans_id_q_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         pc_o_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_instr_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| issue_read_operands__285242/177 |   32   |    8    |      5       |
| issue_read_operands__285242/194 |   32   |    8    |      5       |
| issue_read_operands__285242/210 |   32   |    4    |      5       |
| issue_read_operands__285242/394 |   32   |    8    |      5       |
=====================================================================
Presto compilation completed successfully. (issue_read_operands__285242)
Information: Building the design 'alu' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/alu.sv:274: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/alu.sv:276: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/alu.sv:277: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 65 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    user/user     |
===============================================

Statistics for case statements in always block at line 75 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    user/user     |
|            89            |    user/user     |
===============================================

Statistics for case statements in always block at line 112 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           115            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 245 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           248            |    user/user     |
|           257            |    user/user     |
|           279            |    user/user     |
|           286            |    user/user     |
|           331            |    user/user     |
===============================================
Presto compilation completed successfully. (alu__864949)
Information: Building the design 'branch_unit' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Statistics for case statements in always block at line 39 in file
	'../../core/branch_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================
Presto compilation completed successfully. (branch_unit__864949)
Information: Building the design 'csr_buffer' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine csr_buffer__864949 line 68 in file
		'../../core/csr_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    csr_reg_q_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (csr_buffer__864949)
Information: Building the design 'mult' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine mult__864949 line 142 in file
		'../../core/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    word_op_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mult__864949)
Information: Building the design 'fpu_wrap' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/fpu_wrap.sv:461: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 126 in file
	'../../core/fpu_wrap.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    user/user     |
|           172            |    user/user     |
|           217            |    user/user     |
|           236            |    user/user     |
|           254            |    user/user     |
|           262            |    user/user     |
|           403            |    user/user     |
|           412            |    user/user     |
===============================================

Statistics for case statements in always block at line 429 in file
	'../../core/fpu_wrap.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           438            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpu_wrap__864949 line 472 in file
		'../../core/fpu_wrap.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|  fpu_gen.fpu_tag_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       state_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_a_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_b_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_c_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fpu_gen.fpu_op_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_srcfmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_dstfmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fpu_gen.fpu_ifmt_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fpu_gen.fpu_rm_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_vec_op_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (fpu_wrap__864949)
Information: Building the design 'load_store_unit' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=32'h00000010". (HDL-193)

Statistics for case statements in always block at line 348 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           357            |    user/user     |
===============================================

Statistics for case statements in always block at line 384 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           983            |    auto/auto     |
|           911            |    auto/auto     |
|           916            |    auto/auto     |
|           926            |    auto/auto     |
|           938            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 395 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           402            |    auto/auto     |
===============================================
Presto compilation completed successfully. (load_store_unit_00000010_864949)
Information: Building the design 'cvxif_fu' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine cvxif_fu__864949 line 100 in file
		'../../core/cvxif_fu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| illegal_instr_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    illegal_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  illegal_id_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cvxif_fu__864949)
Information: Building the design 'cva6_icache' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdTxId=0". (HDL-193)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:414: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:446: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:357: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../core/cache_subsystem/cva6_icache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cva6_icache_0_864949 line 491 in file
		'../../core/cache_subsystem/cva6_icache.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      inv_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cl_tag_q_reg     | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     vaddr_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cmp_en_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cache_en_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     flush_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cl_offset_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  repl_way_oh_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| cva6_icache_0_864949/431 |   4    |   32    |      2       |
| cva6_icache_0_864949/432 |   4    |   64    |      2       |
==============================================================
Presto compilation completed successfully. (cva6_icache_0_864949)
Information: Building the design 'wt_dcache' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdAmoTxId=1". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache.sv:172: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (wt_dcache_1_864949)
Information: Building the design 'wt_axi_adapter' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,axi_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",axi_rsp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:246: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:437: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 133 in file
	'../../core/cache_subsystem/wt_axi_adapter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           191            |    user/user     |
|           200            |    user/user     |
|           222            |    user/user     |
|           232            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_axi_adapter__106242 line 588 in file
		'../../core/cache_subsystem/wt_axi_adapter.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|      amo_gen_r_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     icache_first_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     dcache_first_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   icache_rd_shift_q_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| icache_rd_shift_user_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rd_shift_q_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| dcache_rd_shift_user_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   icache_rtrn_vld_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_vld_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   icache_rtrn_tid_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_tid_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_type_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   dcache_rtrn_inv_q_reg    | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       amo_off_q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully. (wt_axi_adapter__106242)
Information: Building the design 'unread'. (HDL-193)
Presto compilation completed successfully. (unread)
Information: Building the design 'lzc' instantiated from design 'instr_queue__864949' with
	the parameters "WIDTH=32'h00000002,MODE=0". (HDL-193)
Presto compilation completed successfully. (lzc_00000002_0)
Information: Building the design 'popcount' instantiated from design 'instr_queue__864949' with
	the parameters "INPUT_WIDTH=32'h00000002". (HDL-193)
Presto compilation completed successfully. (popcount_00000002)
Information: Building the design 'fifo_v3' instantiated from design 'instr_queue__864949' with
	the parameters "DEPTH=32'h00000004,dtype="struct(0%instr_queue__864949:_Pr0oqZ9lId%(instr%sywREG%array(0%31%0%logic))(cf%sywREG%enum(24%array(0%2%0%logic)%5%ariane_pkg:_Pr0D6dTHHd%cons(0%NoCF%000%cons(0%Branch%001%cons(0%Jump%010%cons(0%JumpR%011%cons(0%Return%100%null)))))))(ex%sywREG%enum(24%array(0%1%0%logic)%3%ariane_pkg:_Pr0D6DuqId%cons(0%FE_NONE%00%cons(0%FE_INSTR_ACCESS_FAULT%01%cons(0%FE_INSTR_PAGE_FAULT%10%null)))))(ex_vaddr%sywREG%array(0%63%0%logic)))%r5co6L&"". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000004_546242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000004_546242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  404  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| fifo_v3_00000004_546242/80 |   4    |   101   |      2       |
================================================================
Presto compilation completed successfully. (fifo_v3_00000004_546242)
Information: Building the design 'fifo_v3' instantiated from design 'instr_queue__864949' with
	the parameters "DEPTH=32'h00000004,DATA_WIDTH=64". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_64_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_64_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
|    block name/line     | Inputs | Outputs | # sel inputs |
============================================================
| fifo_v3_64_00000004/80 |   4    |   64    |      2       |
============================================================
Presto compilation completed successfully. (fifo_v3_64_00000004)
Information: Building the design 'rr_arb_tree' instantiated from design 'scoreboard_1_00000008_285242' with
	the parameters "NumIn=32'h00000009,DataType="enum(24%array(0%3%0%logic)%11%ariane_pkg:_Pr0Db6lOHd%cons(0%NONE%0000%cons(0%LOAD%0001%cons(0%STORE%0010%cons(0%ALU%0011%cons(0%CTRL_FLOW%0100%cons(0%MULT%0101%cons(0%CSR%0110%cons(0%FPU%0111%cons(0%FPU_VEC%1000%cons(0%CVXIF%1001%cons(0%ACCEL%1010%null))))))))))))%tNIpG*a",ExtPrio=1'h1,AxiVldRdy=1'h1". (HDL-193)
Presto compilation completed successfully. (rr_arb_tree_00000009_1_1_427242)
Information: Building the design 'rr_arb_tree' instantiated from design 'scoreboard_1_00000008_285242' with
	the parameters "NumIn=32'h0000000d,DataWidth=64,ExtPrio=1'h1,AxiVldRdy=1'h1". (HDL-193)
Presto compilation completed successfully. (rr_arb_tree_0000000d_64_1_1)
Information: Building the design 'ariane_regfile' instantiated from design 'issue_read_operands__285242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DATA_WIDTH=64,NR_READ_PORTS=32'h00000002,ZERO_REG_ZERO=1". (HDL-193)
Warning:  ../../core/ariane_regfile_ff.sv:79: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ariane_regfile_64_00000002_1_864949 line 62 in file
		'../../core/ariane_regfile_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================================
|            block name/line             | Inputs | Outputs | # sel inputs |
============================================================================
| ariane_regfile_64_00000002_1_864949/80 |   32   |   64    |      5       |
| ariane_regfile_64_00000002_1_864949/80 |   32   |   64    |      5       |
============================================================================
Presto compilation completed successfully. (ariane_regfile_64_00000002_1_864949)
Information: Building the design 'ariane_regfile' instantiated from design 'issue_read_operands__285242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DATA_WIDTH=32'h00000040,NR_READ_PORTS=3,ZERO_REG_ZERO=0". (HDL-193)
Warning:  ../../core/ariane_regfile_ff.sv:79: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ariane_regfile_00000040_3_0_864949 line 62 in file
		'../../core/ariane_regfile_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|           block name/line             | Inputs | Outputs | # sel inputs |
===========================================================================
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
===========================================================================
Presto compilation completed successfully. (ariane_regfile_00000040_3_0_864949)
Information: Building the design 'popcount' instantiated from design 'alu__864949' with
	the parameters "INPUT_WIDTH=64". (HDL-193)
Presto compilation completed successfully. (popcount)
Information: Building the design 'lzc' instantiated from design 'alu__864949' with
	the parameters "WIDTH=64,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'lzc' instantiated from design 'alu__864949' with
	the parameters "WIDTH=32,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'multiplier' instantiated from design 'mult__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/multiplier.sv:107: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'../../core/multiplier.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine multiplier__864949 line 128 in file
		'../../core/multiplier.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clmulr_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clmul_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine multiplier__864949 line 141 in file
		'../../core/multiplier.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mult_result_q_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   trans_id_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   operator_q_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   operator_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (multiplier__864949)
Information: Building the design 'serdiv' instantiated from design 'mult__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,WIDTH=64". (HDL-193)
Warning:  ../../core/serdiv.sv:141: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/serdiv.sv:148: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 157 in file
	'../../core/serdiv.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           167            |    user/user     |
===============================================

Inferred memory devices in process
	in routine serdiv_64_864949 line 239 in file
		'../../core/serdiv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| div_res_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     op_a_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     op_b_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      res_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_q_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rem_sel_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   comp_inv_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    res_inv_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   op_b_zero_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| op_b_neg_one_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (serdiv_64_864949)
Information: Building the design 'fpnew_top' instantiated from design 'fpu_wrap__864949' with
	the parameters "Features=43'h00000020383,Implementation=682'h0000000080000000c00000004000000040000000400000008000000080000000800000008000000080000000400000004000000040000000400000004000000080000000800000008000000080000000955aa955aab,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 78 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_top.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           369            |    user/user     |
===============================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| fpnew_top_00000020383_781242/78 |   4    |    1    |      2       |
=====================================================================
Presto compilation completed successfully. (fpnew_top_00000020383_781242)
Information: Building the design 'mmu' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,INSTR_TLB_ENTRIES=32'h00000010,DATA_TLB_ENTRIES=32'h00000010,ASID_WIDTH=32'h00000010". (HDL-193)

Inferred memory devices in process
	in routine mmu_00000010_00000010_00000010_864949 line 498 in file
		'../../core/mmu_sv39/mmu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dtlb_is_1G_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   lsu_vaddr_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    lsu_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| misaligned_ex_q_reg | Flip-flop |  129  |  Y  | N  | Y  | N  | N  | N  | N  |
|   dtlb_pte_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dtlb_hit_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| lsu_is_store_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  dtlb_is_2M_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mmu_00000010_00000010_00000010_864949)
Information: Building the design 'store_unit' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Statistics for case statements in always block at line 71 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 187 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           893            |    auto/auto     |
|           983            |    auto/auto     |
|           195            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine store_unit__864949 line 282 in file
		'../../core/store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    amo_op_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     st_be_q_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    st_data_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| st_data_size_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   trans_id_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (store_unit__864949)
Information: Building the design 'load_unit' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/load_unit.sv:271: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:282: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:239: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:318: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:352: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 197 in file
	'../../core/load_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           983            |    auto/auto     |
|           216            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 484 in file
	'../../core/load_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           485            |    user/user     |
|           495            |    user/user     |
===============================================

Inferred memory devices in process
	in routine load_unit__864949 line 144 in file
		'../../core/load_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ldbuf_q_reg     | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
| ldbuf_flushed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ldbuf_valid_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| ldbuf_last_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine load_unit__864949 line 431 in file
		'../../core/load_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| load_unit__864949/481 |   8    |    1    |      3       |
===========================================================
Presto compilation completed successfully. (load_unit__864949)
Information: Building the design 'shift_reg' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "dtype="array(0%196%0%logic)%v0#3Fj&",Depth=1". (HDL-193)

Inferred memory devices in process
	in routine shift_reg line 31 in file
		'../../vendor/pulp-platform/common_cells/src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       d_o_reg       | Flip-flop |  197  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg)
Information: Building the design 'shift_reg' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "dtype="array(0%196%0%logic)%v0#3Fj&",Depth=0". (HDL-193)
Presto compilation completed successfully. (shift_reg)
Information: Building the design 'lsu_bypass' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine lsu_bypass__864949 line 108 in file
		'../../core/lsu_bypass.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mem_q_reg      | Flip-flop |  306  |  Y  | N  | Y  | N  | N  | N  | N  |
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lsu_bypass__864949)
Information: Building the design 'lzc' instantiated from design 'cva6_icache_0_864949' with
	the parameters "WIDTH=32'h00000004". (HDL-193)
Presto compilation completed successfully. (lzc_00000004)
Information: Building the design 'lfsr' instantiated from design 'cva6_icache_0_864949' with
	the parameters "LfsrWidth=8,OutWidth=2". (HDL-193)

Inferred memory devices in process
	in routine lfsr line 239 in file
		'../../vendor/pulp-platform/common_cells/src/lfsr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lfsr_q_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr)
Information: Building the design 'sram' instantiated from design 'cva6_icache_0_864949' with
	the parameters "DATA_WIDTH=32'h0000002d,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_0000002d_256)
Information: Building the design 'sram' instantiated from design 'cva6_icache_0_864949' with
	the parameters "USER_WIDTH=32'h00000080,DATA_WIDTH=32'h00000080,USER_EN=0,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_00000080_00000080_0_256)
Information: Building the design 'wt_dcache_missunit' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AmoTxId=2'h1,NumPorts=32'h00000004". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_missunit.sv:223: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_missunit.sv:161: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 304 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    user/user     |
===============================================

Statistics for case statements in always block at line 337 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           347            |    user/user     |
===============================================

Statistics for case statements in always block at line 427 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           448            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_missunit_1_00000004_864949 line 584 in file
		'../../core/cache_subsystem/wt_dcache_missunit.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   stores_inflight_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        state_q_reg        | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|         cnt_q_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       enable_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      flush_ack_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mshr_vld_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mshr_vld_q1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        mshr_q_reg         | Flip-flop |  75   |  Y  | N  | Y  | N  | N  | N  | N  |
| mshr_rdrd_collision_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   miss_req_masked_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       amo_req_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
==============================================================================
|             block name/line              | Inputs | Outputs | # sel inputs |
==============================================================================
| wt_dcache_missunit_1_00000004_864949/165 |   4    |    3    |      2       |
| wt_dcache_missunit_1_00000004_864949/190 |   4    |    8    |      2       |
| wt_dcache_missunit_1_00000004_864949/209 |   4    |    3    |      2       |
| wt_dcache_missunit_1_00000004_864949/210 |   4    |   56    |      2       |
| wt_dcache_missunit_1_00000004_864949/212 |   4    |    2    |      2       |
| wt_dcache_missunit_1_00000004_864949/236 |   4    |   52    |      2       |
| wt_dcache_missunit_1_00000004_864949/298 |   4    |   128   |      2       |
==============================================================================
Presto compilation completed successfully. (wt_dcache_missunit_1_00000004_864949)
Information: Building the design 'wt_dcache_ctrl' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdTxId=2'h1". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_ctrl.sv:242: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 121 in file
	'../../core/cache_subsystem/wt_dcache_ctrl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_ctrl_1_864949 line 253 in file
		'../../core/cache_subsystem/wt_dcache_ctrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_ack_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_tag_q_reg  | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_idx_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_off_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   vld_data_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_size_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rd_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wt_dcache_ctrl_1_864949)
Information: Building the design 'wt_dcache_wbuffer' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_wbuffer.sv:342: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_wbuffer.sv:462: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 205 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           320            |    user/user     |
===============================================

Statistics for case statements in always block at line 211 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           295            |    user/user     |
===============================================

Statistics for case statements in always block at line 226 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_wbuffer__864949 line 539 in file
		'../../core/cache_subsystem/wt_dcache_wbuffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_cl_idx_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbuffer_q_reg    | Flip-flop | 1712  |  Y  | N  | Y  | N  | N  | N  | N  |
|    tx_stat_q_reg    | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ni_pending_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   check_ptr_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  check_ptr_q1_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   check_en_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   check_en_q1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rd_tag_q_reg     | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|   rd_hit_oh_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   wr_cl_vld_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/187 |   8    |    8    |      3       |
| wt_dcache_wbuffer__864949/261 |   8    |    9    |      3       |
| wt_dcache_wbuffer__864949/264 |   8    |   24    |      3       |
| wt_dcache_wbuffer__864949/322 |   4    |    3    |      2       |
| wt_dcache_wbuffer__864949/325 |   4    |    8    |      2       |
| wt_dcache_wbuffer__864949/326 |   8    |    9    |      3       |
| wt_dcache_wbuffer__864949/329 |   8    |   128   |      3       |
| wt_dcache_wbuffer__864949/454 |   8    |    8    |      3       |
| wt_dcache_wbuffer__864949/472 |   4    |    8    |      2       |
===================================================================
Presto compilation completed successfully. (wt_dcache_wbuffer__864949)
Information: Building the design 'wt_dcache_mem' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=32'h00000004". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:139: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:140: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:233: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:241: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:288: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:298: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:319: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:191: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine wt_dcache_mem_00000004_864949 line 343 in file
		'../../core/cache_subsystem/wt_dcache_mem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cmp_en_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bank_idx_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bank_off_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    vld_sel_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=======================================================================
|         block name/line           | Inputs | Outputs | # sel inputs |
=======================================================================
| wt_dcache_mem_00000004_864949/152 |   4    |    8    |      2       |
| wt_dcache_mem_00000004_864949/153 |   4    |   44    |      2       |
| wt_dcache_mem_00000004_864949/154 |   4    |    4    |      2       |
| wt_dcache_mem_00000004_864949/201 |   4    |    4    |      2       |
| wt_dcache_mem_00000004_864949/261 |   8    |   128   |      3       |
| wt_dcache_mem_00000004_864949/263 |   8    |    8    |      3       |
| wt_dcache_mem_00000004_864949/279 |   8    |   128   |      3       |
=======================================================================
Presto compilation completed successfully. (wt_dcache_mem_00000004_864949)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "NumIn=2,DataWidth=1,AxiVldRdy=1'h1,LockIn=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_2_1_1_1)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "dtype="struct(0%wt_cache_pkg:_Pr0GT_MxRa%(way%sywREG%array(0%1%0%logic))(paddr%sywREG%array(0%55%0%logic))(nc%sywREG%logic)(tid%sywREG%array(0%1%0%logic)))%0asLKpd",DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_563242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_563242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  122  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3_00000002_563242)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "dtype="struct(0%wt_cache_pkg:_Pr0GGyt7Ra%(rtype%sywREG%enum(24%array(0%1%0%logic)%4%wt_cache_pkg:_Pr0mT7JpRa%cons(0%DCACHE_STORE_REQ%00%cons(0%DCACHE_LOAD_REQ%01%cons(0%DCACHE_ATOMIC_REQ%10%cons(0%DCACHE_INT_REQ%11%null))))))(size%sywREG%array(0%2%0%logic))(way%sywREG%array(0%2%0%logic))(paddr%sywREG%array(0%55%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(nc%sywREG%logic)(tid%sywREG%array(0%1%0%logic))(amo_op%sywREG%enum(24%array(0%3%0%logic)%14%ariane_pkg:_Pr0DOpYkOd%cons(0%AMO_NONE%0000%cons(0%AMO_LR%0001%cons(0%AMO_SC%0010%cons(0%AMO_SWAP%0011%cons(0%AMO_ADD%0100%cons(0%AMO_AND%0101%cons(0%AMO_OR%0110%cons(0%AMO_XOR%0111%cons(0%AMO_MAX%1000%cons(0%AMO_MAXU%1001%cons(0%AMO_MIN%1010%cons(0%AMO_MINU%1011%cons(0%AMO_CAS1%1100%cons(0%AMO_CAS2%1101%null)))))))))))))))))%9#9wZRi",DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_295242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_295242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  398  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3_00000002_295242)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "DATA_WIDTH=32'h00000002,DEPTH=32'h00000004". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| fifo_v3_00000002_00000004/80 |   4    |    2    |      2       |
==================================================================
Presto compilation completed successfully. (fifo_v3_00000002_00000004)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "DATA_WIDTH=32'h00000005,DEPTH=32'h00000004,FALL_THROUGH=1'h1". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_1_00000005_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_1_00000005_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|        block name/line         | Inputs | Outputs | # sel inputs |
====================================================================
| fifo_v3_1_00000005_00000004/80 |   4    |    5    |      2       |
====================================================================
Presto compilation completed successfully. (fifo_v3_1_00000005_00000004)
Information: Building the design 'axi_shim' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AxiNumWords=32'h00000002,axi_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",axi_rsp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'../../core/axi_shim.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/auto     |
|           144            |    auto/auto     |
|           155            |    auto/auto     |
|           182            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine axi_shim_00000002_106242 line 286 in file
		'../../core/axi_shim.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wr_cnt_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wr_state_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (axi_shim_00000002_106242)
Information: Building the design 'popcount' instantiated from design 'popcount_1' with
	the parameters "INPUT_WIDTH=32'h00000020". (HDL-193)
Presto compilation completed successfully. (popcount_00000020)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h0,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000003000000010000000100000001@parray[31:0][0:4],FmtUnitTypes=10'h155@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h1,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000002000000020000000200000002@parray[31:0][0:4],FmtUnitTypes=10'h2aa@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h2,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000100000001000000010000000100000001@parray[31:0][0:4],FmtUnitTypes=10'h155@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h3,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000002000000020000000200000002@parray[31:0][0:4],FmtUnitTypes=10'h2aa@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "NumIn=32'h00000004,DataType="struct(0%fpnew_top_00000020383_781242:_Pr0oolM1Si%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(tag%sywREG%array(0%2%0%logic)))%ZJaU2Bd",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000004_1_895242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000004_1_895242)
Information: Building the design 'tlb' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,TLB_ENTRIES=32'h00000010,ASID_WIDTH=32'h00000010". (HDL-193)
Warning:  ../../core/mmu_sv39/tlb.sv:193: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:221: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:218: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine tlb_00000010_00000010_864949 line 236 in file
		'../../core/mmu_sv39/tlb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   plru_tree_q_reg   | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   plru_tree_q_reg   | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     tags_q_reg      | Flip-flop |  736  |  Y  | N  | Y  | N  | N  | N  | N  |
|    content_q_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (tlb_00000010_00000010_864949)
Information: Building the design 'ptw' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=32'h00000010". (HDL-193)

Statistics for case statements in always block at line 186 in file
	'../../core/mmu_sv39/ptw.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           210            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ptw_00000010_864949 line 382 in file
		'../../core/mmu_sv39/ptw.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   data_rvalid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_q_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_instr_ptw_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ptw_lvl_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tag_valid_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tlb_update_asid_q_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      vaddr_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptw_pptr_q_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
| global_mapping_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   data_rdata_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (ptw_00000010_864949)
Information: Building the design 'pmp' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,PLEN=56,PMP_LEN=54,NR_ENTRIES=32'h00000008". (HDL-193)
Warning:  ../../core/pmp/src/pmp.sv:35: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/pmp/src/pmp.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/pmp/src/pmp.sv:68: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (pmp_56_54_00000008_864949)
Information: Building the design 'store_buffer' instantiated from design 'store_unit__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine store_buffer__864949 line 235 in file
		'../../core/store_buffer.sv'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  speculative_status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     speculative_queue_q_reg     | Flip-flop |  524  |  Y  | N  | Y  | N  | N  | N  | N  |
| speculative_read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| speculative_write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine store_buffer__864949 line 250 in file
		'../../core/store_buffer.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|  commit_status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     commit_queue_q_reg     | Flip-flop |  524  |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| store_buffer__864949/142 |   4    |   12    |      2       |
| store_buffer__864949/144 |   4    |   44    |      2       |
| store_buffer__864949/147 |   4    |   64    |      2       |
| store_buffer__864949/148 |   4    |    8    |      2       |
| store_buffer__864949/149 |   4    |    2    |      2       |
| store_buffer__864949/151 |   4    |   56    |      2       |
| store_buffer__864949/170 |   4    |    1    |      2       |
| store_buffer__864949/185 |   4    |   131   |      2       |
==============================================================
Presto compilation completed successfully. (store_buffer__864949)
Information: Building the design 'amo_buffer' instantiated from design 'store_unit__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Presto compilation completed successfully. (amo_buffer__864949)
Information: Building the design 'lzc' instantiated from design 'load_unit__864949' with
	the parameters "WIDTH=32'h00000002,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000002_0)
Information: Building the design 'tc_sram_wrapper' instantiated from design 'sram_0000002d_256' with
	the parameters "NumWords=256,DataWidth=64,ByteWidth=32'h00000008,NumPorts=32'h00000001,Latency=32'h00000001,SimInit="none",PrintSimCfg=1'h0". (HDL-193)
Warning:  ../../common/local/util/tc_sram_wrapper.sv:19: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (tc_sram_wrapper_256_64_00000008_00000001_00000001_none_0)
Information: Building the design 'lzc' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully. (lzc_00000008)
Information: Building the design 'lfsr' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "LfsrWidth=8,OutWidth=3". (HDL-193)

Inferred memory devices in process
	in routine lfsr line 239 in file
		'../../vendor/pulp-platform/common_cells/src/lfsr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lfsr_q_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr)
Information: Building the design 'exp_backoff' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "Seed=3,MaxExp=16". (HDL-193)

Inferred memory devices in process
	in routine exp_backoff line 68 in file
		'../../vendor/pulp-platform/common_cells/src/exp_backoff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     lfsr_q_reg      | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|     lfsr_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mask_q_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (exp_backoff)
Information: Building the design 'fifo_v3' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=2,DEPTH=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_0_2_4 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_0_2_4 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| fifo_v3_0_2_4/80 |   4    |    2    |      2       |
======================================================
Presto compilation completed successfully. (fifo_v3_0_2_4)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=4,LockIn=1'h1,DataWidth=1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_4_1_1)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=32'h00000008,LockIn=1'h1,DataType="struct(0%wt_cache_pkg:_Pr0GpOjpRa%(wtag%sywREG%array(0%52%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(dirty%sywREG%array(0%7%0%logic))(valid%sywREG%array(0%7%0%logic))(txblock%sywREG%array(0%7%0%logic))(checked%sywREG%logic)(hit_oh%sywREG%array(0%7%0%logic)))%t#LAESa"". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000008_1_913242)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=32'h00000008,DataType="struct(0%wt_cache_pkg:_Pr0GpOjpRa%(wtag%sywREG%array(0%52%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(dirty%sywREG%array(0%7%0%logic))(valid%sywREG%array(0%7%0%logic))(txblock%sywREG%array(0%7%0%logic))(checked%sywREG%logic)(hit_oh%sywREG%array(0%7%0%logic)))%t#LAESa"". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000008_913242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000008_913242)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_mem_00000004_864949' with
	the parameters "NumIn=32'h00000004,DataWidth=1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000004_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000004_1)
Information: Building the design 'sram' instantiated from design 'wt_dcache_mem_00000004_864949' with
	the parameters "USER_WIDTH=32'h00000200,DATA_WIDTH=32'h00000200,USER_EN=0,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_00000200_00000200_0_256)
Information: Building the design 'popcount' instantiated from design 'popcount_00000020' with
	the parameters "INPUT_WIDTH=32'h00000010". (HDL-193)
Presto compilation completed successfully. (popcount_00000010)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "OpGroup=2'h0,FpFormat=3'h0,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "OpGroup=2'h0,FpFormat=3'h1,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%BcWna0a",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_443242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_443242)
Information: Building the design 'fpnew_opgroup_multifmt_slice' instantiated from design 'fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "OpGroup=2'h1,Width=32'h00000040,FpFmtConfig=5'h18,IntFmtConfig=4'h3,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:332: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:374: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Statistics for MUX_OPs
==========================================================================================================
|                           block name/line                            | Inputs | Outputs | # sel inputs |
==========================================================================================================
| fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242/429 |   4    |   64    |      2       |
==========================================================================================================
Presto compilation completed successfully. (fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%5sLTz$d",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_756242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_756242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "OpGroup=2'h2,FpFormat=3'h0,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "OpGroup=2'h2,FpFormat=3'h1,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%f0DNVv&",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_663242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_663242)
Information: Building the design 'fpnew_opgroup_multifmt_slice' instantiated from design 'fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "OpGroup=2'h3,Width=32'h00000040,FpFmtConfig=5'h18,IntFmtConfig=4'h3,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:332: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:350: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:374: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:394: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 402 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
============================================================================================
|          Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================
| target_regs.byp_pipe_valid_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
============================================================================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 406 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
| target_regs.byp_pipe_target_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
=============================================================================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 407 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| target_regs.byp_pipe_aux_q_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
==========================================================================================================
|                           block name/line                            | Inputs | Outputs | # sel inputs |
==========================================================================================================
| fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242/429 |   4    |   64    |      2       |
==========================================================================================================
Presto compilation completed successfully. (fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%fU7J9I&",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_944242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_944242)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000004_1_895242' with
	the parameters "WIDTH=32'h00000004,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000004_0)
Information: Building the design 'pmp_entry' instantiated from design 'pmp_56_54_00000008_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,PLEN=32'h00000038,PMP_LEN=32'h00000036". (HDL-193)
Warning:  ../../core/pmp/src/pmp_entry.sv:116: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 46 in file
	'../../core/pmp/src/pmp_entry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================
Presto compilation completed successfully. (pmp_entry_00000038_00000036_864949)
Information: Building the design 'fifo_v3' instantiated from design 'amo_buffer__864949' with
	the parameters "DEPTH=1,dtype="struct(0%amo_buffer__864949:_Pr0gZIHsL_%(op%sywREG%enum(24%array(0%3%0%logic)%14%ariane_pkg:_Pr0DOpYkOd%cons(0%AMO_NONE%0000%cons(0%AMO_LR%0001%cons(0%AMO_SC%0010%cons(0%AMO_SWAP%0011%cons(0%AMO_ADD%0100%cons(0%AMO_AND%0101%cons(0%AMO_OR%0110%cons(0%AMO_XOR%0111%cons(0%AMO_MAX%1000%cons(0%AMO_MAXU%1001%cons(0%AMO_MIN%1010%cons(0%AMO_MINU%1011%cons(0%AMO_CAS1%1100%cons(0%AMO_CAS2%1101%null))))))))))))))))(paddr%sywREG%array(0%55%0%logic))(data%sywREG%array(0%63%0%logic))(size%sywREG%array(0%1%0%logic)))%s8#Bs3i"". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  126  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000008_1_913242' with
	the parameters "WIDTH=32'h00000008,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000008_0)
Information: Building the design 'popcount' instantiated from design 'popcount_00000010' with
	the parameters "INPUT_WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully. (popcount_00000008)
Information: Building the design 'fpnew_fma' instantiated from design 'fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242' with
	the parameters "FpFormat=3'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:128: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:443: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:661: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:424: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:425: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:426: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:473: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:474: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:475: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:591: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 136 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 140 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 141 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 142 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 143 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 144 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 145 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 146 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 147 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 451 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 455 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_eff_sub_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_prod_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 457 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_diff_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 458 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_tent_exp_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 459 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_add_shamt_q_reg | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 460 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_sticky_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 461 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_sum_q_reg  | Flip-flop |  76   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 462 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_final_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 463 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 464 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| mid_pipe_res_is_spec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 465 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_spec_res_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 466 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_spec_stat_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 467 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 468 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 469 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_fma_0_00000002_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_fma' instantiated from design 'fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242' with
	the parameters "FpFormat=3'h1,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:128: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:443: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:661: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:424: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:425: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:426: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:473: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:474: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:475: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:591: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 136 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 140 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 141 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 142 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 143 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 144 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 145 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 146 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 147 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 451 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 455 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_eff_sub_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_prod_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 457 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_diff_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 458 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_tent_exp_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 459 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_add_shamt_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 460 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_sticky_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 461 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_sum_q_reg  | Flip-flop |  163  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 462 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_final_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 463 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 464 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| mid_pipe_res_is_spec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 465 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_spec_res_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 466 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_spec_stat_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 467 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 468 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 469 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 669 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 673 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_result_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 674 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_status_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 675 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 676 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 677 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_fma_1_00000003_3__logic_Z_1yB__465242)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000005_1_443242' with
	the parameters "WIDTH=32'h00000005,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000005_0)
Information: Building the design 'fpnew_divsqrt_multi' instantiated from design 'fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242' with
	the parameters "FpFmtConfig=5'h18,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="array(0%4%0%logic)%kwshKW&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv:111: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv:337: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 146 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |    user/user     |
===============================================

Statistics for case statements in always block at line 196 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 119 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 123 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 124 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 186 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   unit_done_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 256 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 265 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| result_is_fp8_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 266 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_tag_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 267 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_mask_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 268 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_aux_q_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 302 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  held_result_q_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 303 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  held_status_q_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 345 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 349 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_result_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 350 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_status_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 351 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 352 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 353 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_divsqrt_multi_18_00000002_3_417242)
Information: Building the design 'fpnew_noncomp' instantiated from design 'fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242' with
	the parameters "FpFormat=3'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:113: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:381: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 184 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    user/user     |
===============================================

Statistics for case statements in always block at line 220 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    user/user     |
===============================================

Statistics for case statements in always block at line 255 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    user/user     |
===============================================

Statistics for case statements in always block at line 320 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           321            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 121 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 130 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 131 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 132 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_noncomp' instantiated from design 'fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242' with
	the parameters "FpFormat=3'h1,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:113: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:381: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 184 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    user/user     |
===============================================

Statistics for case statements in always block at line 220 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    user/user     |
===============================================

Statistics for case statements in always block at line 255 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    user/user     |
===============================================

Statistics for case statements in always block at line 320 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           321            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 121 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 130 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 131 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 132 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_cast_multi' instantiated from design 'fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242' with
	the parameters "FpFmtConfig=5'h18,IntFmtConfig=4'h3,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="array(0%4%0%logic)%kwshKW&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:143: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:764: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:215: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:218: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:261: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:263: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:286: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:346: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:348: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:397: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:399: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:441: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:463: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 427 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 151 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 155 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 156 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 157 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 158 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 159 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 160 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_src_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 161 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 162 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_int_fmt_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 163 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 164 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 165 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 374 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 378 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_input_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 379 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_input_exp_q_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 380 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_input_mant_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 381 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_dest_exp_q_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 382 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_src_is_int_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 383 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_dst_is_int_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 384 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_info_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 385 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_mant_zero_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 386 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 387 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 388 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_src_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 389 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 390 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_int_fmt_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 391 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 392 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 393 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================================
|              block name/line                | Inputs | Outputs | # sel inputs |
=================================================================================
| fpnew_cast_multi_18_3_00000002_3_417242/245 |   4    |   64    |      2       |
| fpnew_cast_multi_18_3_00000002_3_417242/544 |   4    |   128   |      2       |
| fpnew_cast_multi_18_3_00000002_3_417242/612 |   4    |    1    |      2       |
=================================================================================
Presto compilation completed successfully. (fpnew_cast_multi_18_3_00000002_3_417242)
Information: Building the design 'lzc' instantiated from design 'pmp_entry_00000038_00000036_864949' with
	the parameters "WIDTH=32'h00000038,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000038_0)
Information: Building the design 'popcount' instantiated from design 'popcount_00000008' with
	the parameters "INPUT_WIDTH=32'h00000004". (HDL-193)
Presto compilation completed successfully. (popcount_00000004)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h0,NumOperands=3". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_3)
Information: Building the design 'lzc' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "WIDTH=32'h00000033,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc_00000033_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "AbsWidth=32'h0000001f". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_0000001f)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h1,NumOperands=3". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_3)
Information: Building the design 'lzc' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "WIDTH=32'h0000006d,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc_0000006d_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "AbsWidth=32'h0000003f". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_0000003f)
Information: Building the design 'div_sqrt_top_mvp'. (HDL-193)
Presto compilation completed successfully. (div_sqrt_top_mvp)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h0,NumOperands=2". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_2)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h1,NumOperands=2". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_2)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "FpFormat=3'h0,NumOperands=1". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_1)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "FpFormat=3'h1,NumOperands=1". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "AbsWidth=32'h00000040". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_00000040)
Information: Building the design 'preprocess_mvp'. (HDL-193)

Statistics for case statements in always block at line 88 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 166 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine preprocess_mvp line 219 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     SNaN_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Zero_a_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Zero_b_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Inf_a_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Inf_b_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    NaN_a_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    NaN_b_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 250 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| Special_case_dly_SBO_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 287 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Sign_z_DP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 310 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      RM_DP_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 339 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Mant_a_norm_DP_reg  | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 354 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Exp_a_norm_DP_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 380 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Mant_b_norm_DP_reg  | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 395 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Exp_b_norm_DP_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (preprocess_mvp)
Information: Building the design 'nrbd_nrsc_mvp'. (HDL-193)
Presto compilation completed successfully. (nrbd_nrsc_mvp)
Information: Building the design 'norm_div_sqrt_mvp'. (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:95: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:98: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:100: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:106: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:236: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:298: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:341: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 403 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           406            |    auto/auto     |
===============================================
Presto compilation completed successfully. (norm_div_sqrt_mvp)
Information: Building the design 'lzc' instantiated from design 'preprocess_mvp' with
	the parameters "WIDTH=53,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'control_mvp'. (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2342: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:232: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:444: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1023: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1393: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1982: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2375: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2382: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2396: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2425: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2432: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2446: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 176 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
|           289            |    auto/auto     |
|           326            |    auto/auto     |
|           403            |    auto/auto     |
|           424            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 848 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           850            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1020 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1714           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3033 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3035           |    auto/auto     |
|           3038           |    auto/auto     |
|           3076           |    auto/auto     |
|           3154           |    auto/auto     |
|           3177           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3363 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3365           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control_mvp line 123 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Format_sel_S_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 151 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Precision_ctl_S_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 505 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Div_start_dly_S_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 523 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Div_enable_SO_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 539 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| Sqrt_start_dly_S_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine control_mvp line 556 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Sqrt_enable_SO_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 581 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Crtl_cnt_S_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 603 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Done_SO_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 633 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Ready_SO_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 2408 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| Partial_remainder_DP_reg | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine control_mvp line 2456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Quotient_DP_reg   | Flip-flop |  57   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 3399 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| Exp_result_prenorm_DP_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (control_mvp)
Information: Building the design 'iteration_div_sqrt_mvp' instantiated from design 'control_mvp' with
	the parameters "58". (HDL-193)
Presto compilation completed successfully. (iteration_div_sqrt_mvp)
1
uniquify
Information: Uniquified 6 instances of design 'control_reg_00000040'. (OPT-1056)
Information: Uniquified 2 instances of design 'generic_MISR_00000040'. (OPT-1056)
Information: Uniquified 2 instances of design 'instr_scan__864949'. (OPT-1056)
Information: Uniquified 33 instances of design 'popcount_00000002'. (OPT-1056)
Information: Uniquified 2 instances of design 'fifo_v3_00000004_546242'. (OPT-1056)
Information: Uniquified 64 instances of design 'rr_arb_tree_00000009_1_1_427242'. (OPT-1056)
Information: Uniquified 3 instances of design 'rr_arb_tree_0000000d_64_1_1'. (OPT-1056)
Information: Uniquified 4 instances of design 'lzc_1'. (OPT-1056)
Information: Uniquified 3 instances of design 'lzc_00000004'. (OPT-1056)
Information: Uniquified 12 instances of design 'sram_0000002d_256'. (OPT-1056)
Information: Uniquified 4 instances of design 'sram_00000080_00000080_0_256'. (OPT-1056)
Information: Uniquified 2 instances of design 'wt_dcache_ctrl_1_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'fifo_v3_00000002_00000004'. (OPT-1056)
Information: Uniquified 2 instances of design 'popcount_00000020'. (OPT-1056)
Information: Uniquified 2 instances of design 'tlb_00000010_00000010_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'pmp_56_54_00000008_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'lzc_00000002_0_1'. (OPT-1056)
Information: Uniquified 6 instances of design 'lzc_00000008'. (OPT-1056)
Information: Uniquified 2 instances of design 'sram_00000200_00000200_0_256'. (OPT-1056)
Information: Uniquified 4 instances of design 'popcount_00000010'. (OPT-1056)
Information: Uniquified 6 instances of design 'lzc_00000004_0'. (OPT-1056)
Information: Uniquified 24 instances of design 'pmp_entry_00000038_00000036_864949'. (OPT-1056)
Information: Uniquified 4 instances of design 'lzc_00000008_0'. (OPT-1056)
Information: Uniquified 8 instances of design 'popcount_00000008'. (OPT-1056)
Information: Uniquified 8 instances of design 'lzc_00000005_0'. (OPT-1056)
Information: Uniquified 24 instances of design 'lzc_00000038_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'popcount_00000004'. (OPT-1056)
Information: Uniquified 2 instances of design 'lzc_3'. (OPT-1056)
Information: Uniquified 3 instances of design 'iteration_div_sqrt_mvp_1'. (OPT-1056)
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
1
link
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)

  Linking design 'cva6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (362 designs)             /home/s322461/project/cva6_assignments/pd/synth/cva6.db, etc
  dw_foundation.sldb (library) /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb

1
create_clock [get_ports $clk_port] -name $clk_name -period $clk_period
1
#set_dont_touch to keep sram as black boxes
set_dont_touch gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[*].i_tag_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[*].i_data_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[*].data_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[*].tag_sram
1
write -hierarchy -format ddc -output ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName.elab.ddc'.
1
change_name -rule verilog -hier
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#constraint the timing to and from the sram black boxes
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
# Check the current design for consistency
check_design -summary > ${DCRM_CHECK_DESIGN_REPORT}
compile_ultra -no_boundary_optimization
Information: Auto ungrouping of the design is disabled because the '-no_boundary_optimization' is used. (OPT-1316)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: Can't read link_library file 'yourLib1.db'. (UID-3)
Warning: Can't read link_library file 'yourLib2.db'. (UID-3)
Warning: Use of power_opto_extra_high_dynamic_power_effort is not recommended. This variable is obsolete and has no impact on optimization. It will be removed in a future release. (PWR-890)
Warning: Low power placement will not be performed because DCG has not been enabled.  (PWR-891)
Warning: Low power placement will not be performed because dynamic power optimization has not been enabled. (PWR-892)
Information: Performing power optimization. (PWR-850)
Error: Could not read the following target libraries:
yourLib1.db yourLib2.db 
 (UIO-3)
Error: Could not read the following target libraries:
yourLib1.db yourLib2.db 
 (UIO-3)
Error: No target library found. (OPT-1312)
0
change_names -rules verilog -hierarchy
1
write -format verilog -hierarchy -output ${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Writing verilog file '/home/s322461/project/cva6_assignments/pd/synth/cva6_cv64a6_imafdc_sv39/outputs/10/cva6_yourTechnoName_synth.v'.
Warning: Module wrapper_MISR_00000040_00000040_00000040_33554432 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wrapper_MISR_00000040_00000040_00000040_02000018 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module instr_realign__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ras_00000002_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bht_00000080_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_scan__864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000004_546242_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_64_00000004 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000004_546242_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_queue__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_scan__864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module frontend__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module compressed_decoder__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name instruction_o[272] to instruction_o_272 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[271] to instruction_o_271 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[270] to instruction_o_270 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[269] to instruction_o_269 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[268] to instruction_o_268 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[267] to instruction_o_267 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[266] to instruction_o_266 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[265] to instruction_o_265 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[264] to instruction_o_264 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[263] to instruction_o_263 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[262] to instruction_o_262 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[261] to instruction_o_261 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[260] to instruction_o_260 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[259] to instruction_o_259 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[258] to instruction_o_258 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[257] to instruction_o_257 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[256] to instruction_o_256 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[255] to instruction_o_255 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[254] to instruction_o_254 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[253] to instruction_o_253 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[252] to instruction_o_252 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[251] to instruction_o_251 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[250] to instruction_o_250 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[249] to instruction_o_249 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[248] to instruction_o_248 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[247] to instruction_o_247 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[246] to instruction_o_246 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[245] to instruction_o_245 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[244] to instruction_o_244 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[243] to instruction_o_243 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[242] to instruction_o_242 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[241] to instruction_o_241 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[240] to instruction_o_240 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[239] to instruction_o_239 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[238] to instruction_o_238 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[237] to instruction_o_237 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[236] to instruction_o_236 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[235] to instruction_o_235 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[234] to instruction_o_234 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[233] to instruction_o_233 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[232] to instruction_o_232 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[231] to instruction_o_231 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[230] to instruction_o_230 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[229] to instruction_o_229 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[228] to instruction_o_228 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[227] to instruction_o_227 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[226] to instruction_o_226 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[225] to instruction_o_225 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[224] to instruction_o_224 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[223] to instruction_o_223 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[222] to instruction_o_222 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[221] to instruction_o_221 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[220] to instruction_o_220 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[219] to instruction_o_219 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[218] to instruction_o_218 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[217] to instruction_o_217 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[216] to instruction_o_216 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[215] to instruction_o_215 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[214] to instruction_o_214 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[213] to instruction_o_213 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[212] to instruction_o_212 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[211] to instruction_o_211 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[210] to instruction_o_210 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[209] to instruction_o_209 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[208] to instruction_o_208 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[207] to instruction_o_207 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[206] to instruction_o_206 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[205] to instruction_o_205 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[204] to instruction_o_204 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[203] to instruction_o_203 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[202] to instruction_o_202 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[201] to instruction_o_201 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[200] to instruction_o_200 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[199] to instruction_o_199 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[198] to instruction_o_198 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[197] to instruction_o_197 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[196] to instruction_o_196 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[195] to instruction_o_195 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[194] to instruction_o_194 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[193] to instruction_o_193 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[192] to instruction_o_192 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[191] to instruction_o_191 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[190] to instruction_o_190 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[189] to instruction_o_189 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[188] to instruction_o_188 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[187] to instruction_o_187 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[186] to instruction_o_186 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[185] to instruction_o_185 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[184] to instruction_o_184 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[183] to instruction_o_183 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[182] to instruction_o_182 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[181] to instruction_o_181 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[180] to instruction_o_180 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[179] to instruction_o_179 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[178] to instruction_o_178 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[177] to instruction_o_177 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[176] to instruction_o_176 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[175] to instruction_o_175 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[174] to instruction_o_174 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[173] to instruction_o_173 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[172] to instruction_o_172 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[171] to instruction_o_171 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[170] to instruction_o_170 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[169] to instruction_o_169 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[168] to instruction_o_168 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[167] to instruction_o_167 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[166] to instruction_o_166 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[165] to instruction_o_165 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[164] to instruction_o_164 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[163] to instruction_o_163 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[162] to instruction_o_162 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[161] to instruction_o_161 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[160] to instruction_o_160 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[159] to instruction_o_159 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[158] to instruction_o_158 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[157] to instruction_o_157 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[156] to instruction_o_156 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[155] to instruction_o_155 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[154] to instruction_o_154 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[153] to instruction_o_153 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[152] to instruction_o_152 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[151] to instruction_o_151 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[150] to instruction_o_150 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[149] to instruction_o_149 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[148] to instruction_o_148 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[147] to instruction_o_147 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[146] to instruction_o_146 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[145] to instruction_o_145 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[144] to instruction_o_144 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[143] to instruction_o_143 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[142] to instruction_o_142 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[141] to instruction_o_141 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[140] to instruction_o_140 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[139] to instruction_o_139 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[138] to instruction_o_138 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[137] to instruction_o_137 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[136] to instruction_o_136 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[135] to instruction_o_135 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[134] to instruction_o_134 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[133] to instruction_o_133 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[132] to instruction_o_132 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[131] to instruction_o_131 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[130] to instruction_o_130 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[129] to instruction_o_129 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[128] to instruction_o_128 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[127] to instruction_o_127 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[126] to instruction_o_126 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[125] to instruction_o_125 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[124] to instruction_o_124 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[123] to instruction_o_123 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[122] to instruction_o_122 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[121] to instruction_o_121 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[120] to instruction_o_120 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[119] to instruction_o_119 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[118] to instruction_o_118 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[117] to instruction_o_117 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[116] to instruction_o_116 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[115] to instruction_o_115 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[114] to instruction_o_114 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[113] to instruction_o_113 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[112] to instruction_o_112 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[111] to instruction_o_111 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[110] to instruction_o_110 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[109] to instruction_o_109 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[108] to instruction_o_108 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[107] to instruction_o_107 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[106] to instruction_o_106 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[105] to instruction_o_105 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[104] to instruction_o_104 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[103] to instruction_o_103 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[102] to instruction_o_102 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[101] to instruction_o_101 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[100] to instruction_o_100 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[99] to instruction_o_99 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[98] to instruction_o_98 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[97] to instruction_o_97 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[96] to instruction_o_96 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[95] to instruction_o_95 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[94] to instruction_o_94 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[93] to instruction_o_93 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[92] to instruction_o_92 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[91] to instruction_o_91 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[90] to instruction_o_90 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[89] to instruction_o_89 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[88] to instruction_o_88 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[87] to instruction_o_87 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[86] to instruction_o_86 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[85] to instruction_o_85 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[84] to instruction_o_84 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[83] to instruction_o_83 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[82] to instruction_o_82 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[81] to instruction_o_81 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[80] to instruction_o_80 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[79] to instruction_o_79 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[78] to instruction_o_78 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[77] to instruction_o_77 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[76] to instruction_o_76 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[75] to instruction_o_75 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[74] to instruction_o_74 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[73] to instruction_o_73 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[72] to instruction_o_72 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[71] to instruction_o_71 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[70] to instruction_o_70 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[69] to instruction_o_69 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[68] to instruction_o_68 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[67] to instruction_o_67 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[66] to instruction_o_66 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[65] to instruction_o_65 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[64] to instruction_o_64 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[63] to instruction_o_63 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[62] to instruction_o_62 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[61] to instruction_o_61 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[60] to instruction_o_60 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[59] to instruction_o_59 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[58] to instruction_o_58 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[57] to instruction_o_57 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[56] to instruction_o_56 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[55] to instruction_o_55 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[54] to instruction_o_54 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[53] to instruction_o_53 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[52] to instruction_o_52 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[51] to instruction_o_51 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[50] to instruction_o_50 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[49] to instruction_o_49 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[48] to instruction_o_48 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[47] to instruction_o_47 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[46] to instruction_o_46 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[45] to instruction_o_45 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[44] to instruction_o_44 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[43] to instruction_o_43 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[42] to instruction_o_42 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[41] to instruction_o_41 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[40] to instruction_o_40 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[39] to instruction_o_39 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[38] to instruction_o_38 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[37] to instruction_o_37 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[36] to instruction_o_36 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[35] to instruction_o_35 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[34] to instruction_o_34 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[33] to instruction_o_33 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[32] to instruction_o_32 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[31] to instruction_o_31 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[30] to instruction_o_30 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[29] to instruction_o_29 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[28] to instruction_o_28 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[27] to instruction_o_27 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[26] to instruction_o_26 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[25] to instruction_o_25 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[24] to instruction_o_24 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[23] to instruction_o_23 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[22] to instruction_o_22 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[21] to instruction_o_21 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[20] to instruction_o_20 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[19] to instruction_o_19 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[18] to instruction_o_18 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[17] to instruction_o_17 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[16] to instruction_o_16 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[15] to instruction_o_15 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[14] to instruction_o_14 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[13] to instruction_o_13 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[12] to instruction_o_12 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[11] to instruction_o_11 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[10] to instruction_o_10 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[9] to instruction_o_9 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[8] to instruction_o_8 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[7] to instruction_o_7 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[6] to instruction_o_6 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[5] to instruction_o_5 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[4] to instruction_o_4 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[3] to instruction_o_3 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[2] to instruction_o_2 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[1] to instruction_o_1 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module decoder__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module id_stage__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_63 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_24 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_25 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_26 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_27 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_28 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_29 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_31 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_32 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_33 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_34 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_35 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_36 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_37 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_38 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_39 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_40 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_41 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_42 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_43 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_44 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_45 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_46 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_47 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_48 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_49 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_50 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_51 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_52 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_53 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_54 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_55 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_56 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_57 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_58 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_59 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_60 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_61 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_62 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module scoreboard_1_00000008_285242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ariane_regfile_64_00000002_1_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ariane_regfile_00000040_3_0_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module issue_read_operands__285242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module alu__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module branch_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module csr_buffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module multiplier__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module serdiv_64_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mult__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000033_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_0000001f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_fma_0_00000002_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_0000006d_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_0000003f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_fma_1_00000003_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_443242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_3_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_3_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module preprocess_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module control_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module norm_div_sqrt_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_divsqrt_multi_18_00000002_3_417242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_756242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_663242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_00000040 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_cast_multi_18_3_00000002_3_417242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_944242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000004_1_895242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_top_00000020383_781242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name fpu_exception_o[64] to fpu_exception_o_64 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[63] to fpu_exception_o_63 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[62] to fpu_exception_o_62 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[61] to fpu_exception_o_61 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[60] to fpu_exception_o_60 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[59] to fpu_exception_o_59 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[58] to fpu_exception_o_58 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[57] to fpu_exception_o_57 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[56] to fpu_exception_o_56 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[55] to fpu_exception_o_55 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[54] to fpu_exception_o_54 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[53] to fpu_exception_o_53 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[52] to fpu_exception_o_52 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[51] to fpu_exception_o_51 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[50] to fpu_exception_o_50 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[49] to fpu_exception_o_49 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[48] to fpu_exception_o_48 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[47] to fpu_exception_o_47 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[46] to fpu_exception_o_46 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[45] to fpu_exception_o_45 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[44] to fpu_exception_o_44 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[43] to fpu_exception_o_43 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[42] to fpu_exception_o_42 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[41] to fpu_exception_o_41 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[40] to fpu_exception_o_40 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[39] to fpu_exception_o_39 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[38] to fpu_exception_o_38 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[37] to fpu_exception_o_37 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[36] to fpu_exception_o_36 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[35] to fpu_exception_o_35 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[34] to fpu_exception_o_34 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[33] to fpu_exception_o_33 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[32] to fpu_exception_o_32 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[31] to fpu_exception_o_31 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[30] to fpu_exception_o_30 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[29] to fpu_exception_o_29 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[28] to fpu_exception_o_28 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[27] to fpu_exception_o_27 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[26] to fpu_exception_o_26 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[25] to fpu_exception_o_25 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[24] to fpu_exception_o_24 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[23] to fpu_exception_o_23 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[22] to fpu_exception_o_22 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[21] to fpu_exception_o_21 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[20] to fpu_exception_o_20 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[19] to fpu_exception_o_19 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[18] to fpu_exception_o_18 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[17] to fpu_exception_o_17 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[16] to fpu_exception_o_16 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[15] to fpu_exception_o_15 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[14] to fpu_exception_o_14 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[13] to fpu_exception_o_13 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[12] to fpu_exception_o_12 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[11] to fpu_exception_o_11 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[10] to fpu_exception_o_10 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[9] to fpu_exception_o_9 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[8] to fpu_exception_o_8 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[7] to fpu_exception_o_7 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[6] to fpu_exception_o_6 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[5] to fpu_exception_o_5 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[4] to fpu_exception_o_4 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[3] to fpu_exception_o_3 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[2] to fpu_exception_o_2 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[1] to fpu_exception_o_1 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module fpu_wrap__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module tlb_00000010_00000010_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module ptw_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module tlb_00000010_00000010_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mmu_00000010_00000010_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module store_buffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module store_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module load_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lsu_bypass__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module load_store_unit_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cvxif_fu__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ex_stage_16_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module commit_stage__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module csr_regfile_16_00000006_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module perf_counters_4_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module controller__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cva6_icache_0_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module exp_backoff_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_missunit_1_00000004_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_ctrl_1_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_0_2_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_4_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000008_1_913242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000008_913242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_wbuffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_mem_00000004_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_ctrl_1_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_2_1_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_563242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_295242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_1_00000005_00000004 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module axi_shim_00000002_106242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_axi_adapter__106242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cva6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write -format verilog -hierarchy -output ${DESIGN_NAME}_synth.v
Writing verilog file '/home/s322461/project/cva6_assignments/pd/synth/cva6_synth.v'.
Warning: Module wrapper_MISR_00000040_00000040_00000040_33554432 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wrapper_MISR_00000040_00000040_00000040_02000018 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module instr_realign__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ras_00000002_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bht_00000080_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_scan__864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000004_546242_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_64_00000004 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000004_546242_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_queue__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module instr_scan__864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module frontend__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module compressed_decoder__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name instruction_o[272] to instruction_o_272 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[271] to instruction_o_271 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[270] to instruction_o_270 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[269] to instruction_o_269 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[268] to instruction_o_268 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[267] to instruction_o_267 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[266] to instruction_o_266 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[265] to instruction_o_265 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[264] to instruction_o_264 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[263] to instruction_o_263 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[262] to instruction_o_262 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[261] to instruction_o_261 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[260] to instruction_o_260 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[259] to instruction_o_259 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[258] to instruction_o_258 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[257] to instruction_o_257 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[256] to instruction_o_256 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[255] to instruction_o_255 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[254] to instruction_o_254 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[253] to instruction_o_253 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[252] to instruction_o_252 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[251] to instruction_o_251 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[250] to instruction_o_250 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[249] to instruction_o_249 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[248] to instruction_o_248 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[247] to instruction_o_247 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[246] to instruction_o_246 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[245] to instruction_o_245 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[244] to instruction_o_244 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[243] to instruction_o_243 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[242] to instruction_o_242 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[241] to instruction_o_241 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[240] to instruction_o_240 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[239] to instruction_o_239 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[238] to instruction_o_238 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[237] to instruction_o_237 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[236] to instruction_o_236 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[235] to instruction_o_235 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[234] to instruction_o_234 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[233] to instruction_o_233 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[232] to instruction_o_232 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[231] to instruction_o_231 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[230] to instruction_o_230 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[229] to instruction_o_229 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[228] to instruction_o_228 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[227] to instruction_o_227 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[226] to instruction_o_226 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[225] to instruction_o_225 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[224] to instruction_o_224 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[223] to instruction_o_223 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[222] to instruction_o_222 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[221] to instruction_o_221 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[220] to instruction_o_220 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[219] to instruction_o_219 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[218] to instruction_o_218 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[217] to instruction_o_217 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[216] to instruction_o_216 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[215] to instruction_o_215 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[214] to instruction_o_214 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[213] to instruction_o_213 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[212] to instruction_o_212 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[211] to instruction_o_211 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[210] to instruction_o_210 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[209] to instruction_o_209 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[208] to instruction_o_208 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[207] to instruction_o_207 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[206] to instruction_o_206 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[205] to instruction_o_205 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[204] to instruction_o_204 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[203] to instruction_o_203 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[202] to instruction_o_202 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[201] to instruction_o_201 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[200] to instruction_o_200 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[199] to instruction_o_199 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[198] to instruction_o_198 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[197] to instruction_o_197 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[196] to instruction_o_196 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[195] to instruction_o_195 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[194] to instruction_o_194 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[193] to instruction_o_193 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[192] to instruction_o_192 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[191] to instruction_o_191 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[190] to instruction_o_190 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[189] to instruction_o_189 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[188] to instruction_o_188 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[187] to instruction_o_187 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[186] to instruction_o_186 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[185] to instruction_o_185 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[184] to instruction_o_184 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[183] to instruction_o_183 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[182] to instruction_o_182 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[181] to instruction_o_181 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[180] to instruction_o_180 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[179] to instruction_o_179 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[178] to instruction_o_178 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[177] to instruction_o_177 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[176] to instruction_o_176 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[175] to instruction_o_175 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[174] to instruction_o_174 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[173] to instruction_o_173 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[172] to instruction_o_172 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[171] to instruction_o_171 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[170] to instruction_o_170 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[169] to instruction_o_169 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[168] to instruction_o_168 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[167] to instruction_o_167 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[166] to instruction_o_166 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[165] to instruction_o_165 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[164] to instruction_o_164 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[163] to instruction_o_163 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[162] to instruction_o_162 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[161] to instruction_o_161 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[160] to instruction_o_160 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[159] to instruction_o_159 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[158] to instruction_o_158 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[157] to instruction_o_157 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[156] to instruction_o_156 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[155] to instruction_o_155 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[154] to instruction_o_154 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[153] to instruction_o_153 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[152] to instruction_o_152 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[151] to instruction_o_151 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[150] to instruction_o_150 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[149] to instruction_o_149 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[148] to instruction_o_148 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[147] to instruction_o_147 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[146] to instruction_o_146 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[145] to instruction_o_145 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[144] to instruction_o_144 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[143] to instruction_o_143 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[142] to instruction_o_142 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[141] to instruction_o_141 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[140] to instruction_o_140 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[139] to instruction_o_139 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[138] to instruction_o_138 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[137] to instruction_o_137 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[136] to instruction_o_136 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[135] to instruction_o_135 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[134] to instruction_o_134 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[133] to instruction_o_133 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[132] to instruction_o_132 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[131] to instruction_o_131 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[130] to instruction_o_130 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[129] to instruction_o_129 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[128] to instruction_o_128 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[127] to instruction_o_127 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[126] to instruction_o_126 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[125] to instruction_o_125 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[124] to instruction_o_124 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[123] to instruction_o_123 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[122] to instruction_o_122 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[121] to instruction_o_121 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[120] to instruction_o_120 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[119] to instruction_o_119 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[118] to instruction_o_118 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[117] to instruction_o_117 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[116] to instruction_o_116 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[115] to instruction_o_115 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[114] to instruction_o_114 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[113] to instruction_o_113 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[112] to instruction_o_112 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[111] to instruction_o_111 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[110] to instruction_o_110 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[109] to instruction_o_109 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[108] to instruction_o_108 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[107] to instruction_o_107 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[106] to instruction_o_106 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[105] to instruction_o_105 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[104] to instruction_o_104 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[103] to instruction_o_103 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[102] to instruction_o_102 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[101] to instruction_o_101 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[100] to instruction_o_100 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[99] to instruction_o_99 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[98] to instruction_o_98 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[97] to instruction_o_97 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[96] to instruction_o_96 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[95] to instruction_o_95 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[94] to instruction_o_94 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[93] to instruction_o_93 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[92] to instruction_o_92 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[91] to instruction_o_91 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[90] to instruction_o_90 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[89] to instruction_o_89 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[88] to instruction_o_88 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[87] to instruction_o_87 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[86] to instruction_o_86 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[85] to instruction_o_85 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[84] to instruction_o_84 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[83] to instruction_o_83 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[82] to instruction_o_82 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[81] to instruction_o_81 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[80] to instruction_o_80 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[79] to instruction_o_79 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[78] to instruction_o_78 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[77] to instruction_o_77 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[76] to instruction_o_76 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[75] to instruction_o_75 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[74] to instruction_o_74 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[73] to instruction_o_73 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[72] to instruction_o_72 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[71] to instruction_o_71 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[70] to instruction_o_70 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[69] to instruction_o_69 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[68] to instruction_o_68 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[67] to instruction_o_67 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[66] to instruction_o_66 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[65] to instruction_o_65 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[64] to instruction_o_64 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[63] to instruction_o_63 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[62] to instruction_o_62 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[61] to instruction_o_61 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[60] to instruction_o_60 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[59] to instruction_o_59 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[58] to instruction_o_58 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[57] to instruction_o_57 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[56] to instruction_o_56 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[55] to instruction_o_55 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[54] to instruction_o_54 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[53] to instruction_o_53 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[52] to instruction_o_52 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[51] to instruction_o_51 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[50] to instruction_o_50 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[49] to instruction_o_49 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[48] to instruction_o_48 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[47] to instruction_o_47 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[46] to instruction_o_46 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[45] to instruction_o_45 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[44] to instruction_o_44 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[43] to instruction_o_43 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[42] to instruction_o_42 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[41] to instruction_o_41 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[40] to instruction_o_40 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[39] to instruction_o_39 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[38] to instruction_o_38 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[37] to instruction_o_37 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[36] to instruction_o_36 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[35] to instruction_o_35 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[34] to instruction_o_34 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[33] to instruction_o_33 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[32] to instruction_o_32 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[31] to instruction_o_31 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[30] to instruction_o_30 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[29] to instruction_o_29 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[28] to instruction_o_28 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[27] to instruction_o_27 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[26] to instruction_o_26 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[25] to instruction_o_25 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[24] to instruction_o_24 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[23] to instruction_o_23 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[22] to instruction_o_22 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[21] to instruction_o_21 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[20] to instruction_o_20 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[19] to instruction_o_19 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[18] to instruction_o_18 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[17] to instruction_o_17 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[16] to instruction_o_16 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[15] to instruction_o_15 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[14] to instruction_o_14 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[13] to instruction_o_13 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[12] to instruction_o_12 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[11] to instruction_o_11 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[10] to instruction_o_10 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[9] to instruction_o_9 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[8] to instruction_o_8 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[7] to instruction_o_7 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[6] to instruction_o_6 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[5] to instruction_o_5 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[4] to instruction_o_4 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[3] to instruction_o_3 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[2] to instruction_o_2 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name instruction_o[1] to instruction_o_1 in module decoder__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module decoder__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module id_stage__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_63 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_24 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_25 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_26 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_27 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_28 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_29 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_31 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_32 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_33 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_34 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_35 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_36 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_37 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_38 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_39 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_40 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_41 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_42 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_43 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_44 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_45 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_46 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_47 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_48 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_49 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_50 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_51 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_52 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_53 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_54 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_55 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_56 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_57 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_58 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_59 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_60 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_61 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000009_1_1_427242_62 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_0000000d_64_1_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module scoreboard_1_00000008_285242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ariane_regfile_64_00000002_1_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ariane_regfile_00000040_3_0_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module issue_read_operands__285242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module alu__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module branch_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module csr_buffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module multiplier__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module serdiv_64_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mult__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000033_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_0000001f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_fma_0_00000002_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_0000006d_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_0000003f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_fma_1_00000003_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_443242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_3_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_3_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module preprocess_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iteration_div_sqrt_mvp_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module control_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module norm_div_sqrt_mvp contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_divsqrt_multi_18_00000002_3_417242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_756242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_663242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_rounding_00000040 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_1_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_cast_multi_18_3_00000002_3_417242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000005_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000005_1_944242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000004_1_895242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fpnew_top_00000020383_781242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name fpu_exception_o[64] to fpu_exception_o_64 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[63] to fpu_exception_o_63 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[62] to fpu_exception_o_62 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[61] to fpu_exception_o_61 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[60] to fpu_exception_o_60 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[59] to fpu_exception_o_59 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[58] to fpu_exception_o_58 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[57] to fpu_exception_o_57 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[56] to fpu_exception_o_56 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[55] to fpu_exception_o_55 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[54] to fpu_exception_o_54 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[53] to fpu_exception_o_53 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[52] to fpu_exception_o_52 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[51] to fpu_exception_o_51 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[50] to fpu_exception_o_50 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[49] to fpu_exception_o_49 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[48] to fpu_exception_o_48 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[47] to fpu_exception_o_47 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[46] to fpu_exception_o_46 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[45] to fpu_exception_o_45 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[44] to fpu_exception_o_44 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[43] to fpu_exception_o_43 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[42] to fpu_exception_o_42 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[41] to fpu_exception_o_41 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[40] to fpu_exception_o_40 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[39] to fpu_exception_o_39 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[38] to fpu_exception_o_38 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[37] to fpu_exception_o_37 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[36] to fpu_exception_o_36 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[35] to fpu_exception_o_35 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[34] to fpu_exception_o_34 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[33] to fpu_exception_o_33 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[32] to fpu_exception_o_32 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[31] to fpu_exception_o_31 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[30] to fpu_exception_o_30 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[29] to fpu_exception_o_29 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[28] to fpu_exception_o_28 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[27] to fpu_exception_o_27 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[26] to fpu_exception_o_26 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[25] to fpu_exception_o_25 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[24] to fpu_exception_o_24 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[23] to fpu_exception_o_23 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[22] to fpu_exception_o_22 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[21] to fpu_exception_o_21 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[20] to fpu_exception_o_20 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[19] to fpu_exception_o_19 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[18] to fpu_exception_o_18 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[17] to fpu_exception_o_17 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[16] to fpu_exception_o_16 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[15] to fpu_exception_o_15 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[14] to fpu_exception_o_14 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[13] to fpu_exception_o_13 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[12] to fpu_exception_o_12 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[11] to fpu_exception_o_11 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[10] to fpu_exception_o_10 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[9] to fpu_exception_o_9 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[8] to fpu_exception_o_8 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[7] to fpu_exception_o_7 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[6] to fpu_exception_o_6 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[5] to fpu_exception_o_5 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[4] to fpu_exception_o_4 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[3] to fpu_exception_o_3 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[2] to fpu_exception_o_2 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name fpu_exception_o[1] to fpu_exception_o_1 in module fpu_wrap__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module fpu_wrap__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module tlb_00000010_00000010_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module ptw_00000010_864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module ptw_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module tlb_00000010_00000010_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000038_0_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_entry_00000038_00000036_864949_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pmp_56_54_00000008_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mmu_00000010_00000010_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module store_buffer__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module store_buffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module store_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name req_port_o[78] to req_port_o_78 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[77] to req_port_o_77 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[76] to req_port_o_76 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[75] to req_port_o_75 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[74] to req_port_o_74 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[73] to req_port_o_73 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[72] to req_port_o_72 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[71] to req_port_o_71 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[70] to req_port_o_70 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[69] to req_port_o_69 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[68] to req_port_o_68 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[67] to req_port_o_67 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[66] to req_port_o_66 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[65] to req_port_o_65 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[64] to req_port_o_64 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[63] to req_port_o_63 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[62] to req_port_o_62 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[61] to req_port_o_61 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[60] to req_port_o_60 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[59] to req_port_o_59 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[58] to req_port_o_58 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[57] to req_port_o_57 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[56] to req_port_o_56 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[55] to req_port_o_55 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[54] to req_port_o_54 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[53] to req_port_o_53 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[52] to req_port_o_52 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[51] to req_port_o_51 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[50] to req_port_o_50 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[49] to req_port_o_49 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[48] to req_port_o_48 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[47] to req_port_o_47 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[46] to req_port_o_46 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[45] to req_port_o_45 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[44] to req_port_o_44 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[43] to req_port_o_43 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[42] to req_port_o_42 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[41] to req_port_o_41 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[40] to req_port_o_40 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[39] to req_port_o_39 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[38] to req_port_o_38 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[37] to req_port_o_37 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[36] to req_port_o_36 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[35] to req_port_o_35 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[34] to req_port_o_34 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[33] to req_port_o_33 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[32] to req_port_o_32 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[31] to req_port_o_31 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[30] to req_port_o_30 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[29] to req_port_o_29 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[28] to req_port_o_28 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[27] to req_port_o_27 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[26] to req_port_o_26 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[25] to req_port_o_25 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[24] to req_port_o_24 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[23] to req_port_o_23 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[22] to req_port_o_22 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[21] to req_port_o_21 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[20] to req_port_o_20 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[19] to req_port_o_19 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[18] to req_port_o_18 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[17] to req_port_o_17 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[16] to req_port_o_16 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name req_port_o[15] to req_port_o_15 in module load_unit__864949.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module load_unit__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lsu_bypass__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module load_store_unit_00000010_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cvxif_fu__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ex_stage_16_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module commit_stage__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module csr_regfile_16_00000006_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module perf_counters_4_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module controller__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cva6_icache_0_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module exp_backoff_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_missunit_1_00000004_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_ctrl_1_864949_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_0_2_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_4_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000008_1_913242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000008_913242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_wbuffer__864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000004_0_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module lzc_00000008_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_mem_00000004_864949 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_dcache_ctrl_1_864949_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rr_arb_tree_2_1_1_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_563242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_295242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_1_00000005_00000004 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module axi_shim_00000002_106242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fifo_v3_00000002_00000004_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module wt_axi_adapter__106242 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cva6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write -format ddc     -hierarchy -output ${DCRM_FINAL_DDC_OUTPUT_FILE}
Writing ddc file 'cva6_cv64a6_imafdc_sv39/outputs/10//cva6_yourTechnoName_synth.ddc'.
1
report_timing -nworst 10  >  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_area -hier -nosplit > ${DCRM_FINAL_AREA_REPORT}
write_parasitics -output ${DCRM_FINAL_SPEF_OUTPUT_FILE}
Information: Writing parasitics to file '/home/s322461/project/cva6_assignments/pd/synth/cva6_cv64a6_imafdc_sv39/outputs/10/cva6_yourTechnoName_synth.spef'. (WP-3)
1
write_sdc ${DCRM_FINAL_SDC_OUTPUT_FILE}
1
write_sdf ${DESIGN_NAME}_synth.v.sdf
Warning: Using 'user-specified' sdf time scale of '1.000000 ns'. (WT-9)
Information: Writing timing information to file '/home/s322461/project/cva6_assignments/pd/synth/cva6_synth.v.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
exit

Memory usage for this session 1302 Mbytes.
Memory usage for this session including child processes 1302 Mbytes.
CPU usage for this session 207 seconds ( 0.06 hours ).
Elapsed time for this session 214 seconds ( 0.06 hours ).

Thank you...
python scripts/gate_analysis.py 'cva6_cv64a6_imafdc_sv39/reports/10/cva6_yourTechnoName_synth_area.rpt' 650
['scripts/gate_analysis.py', 'cva6_cv64a6_imafdc_sv39/reports/10/cva6_yourTechnoName_synth_area.rpt', '650']
cva6_cv64a6_imafdc_sv39/reports/10/cva6_yourTechnoName_synth_area.rpt
cva6                                               0 kg
commit_stage_i                                     0 kg
controller_i                                       0 kg
csr_regfile_i                                      0 kg
ex_stage_i                                         0 kg
ex_stage_i/alu_i                                   0 kg
ex_stage_i/alu_i/add_107                           0 kg
ex_stage_i/alu_i/add_304                           0 kg
ex_stage_i/alu_i/gen_bitmanip_genblk1_i_clz_32b    0 kg
ex_stage_i/alu_i/gen_bitmanip_i_clz_64b            0 kg
ex_stage_i/alu_i/gen_bitmanip_i_cpop_count         0 kg
ex_stage_i/alu_i/lt_193                            0 kg
ex_stage_i/alu_i/sll_274                           0 kg
ex_stage_i/alu_i/sll_276                           0 kg
ex_stage_i/alu_i/sll_277                           0 kg
ex_stage_i/alu_i/sll_289                           0 kg
ex_stage_i/alu_i/sll_317                           0 kg
ex_stage_i/alu_i/sll_320                           0 kg
ex_stage_i/alu_i/sra_162                           0 kg
ex_stage_i/alu_i/sra_164                           0 kg
ex_stage_i/alu_i/srl_276                           0 kg
ex_stage_i/alu_i/srl_277                           0 kg
ex_stage_i/alu_i/srl_317                           0 kg
ex_stage_i/alu_i/srl_320                           0 kg
ex_stage_i/alu_i/sub_276                           0 kg
ex_stage_i/alu_i/sub_317                           0 kg
ex_stage_i/alu_i/sub_320                           0 kg
ex_stage_i/branch_unit_i                           0 kg
ex_stage_i/branch_unit_i/add_54                    0 kg
ex_stage_i/branch_unit_i/add_56                    0 kg
ex_stage_i/branch_unit_i/ne_76                     0 kg
ex_stage_i/csr_buffer_i                            0 kg
ex_stage_i/fpu_gen_fpu_i                           0 kg
ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk      0 kg
ex_stage_i/fpu_gen_fpu_i/input_translation_lte_inside_148 0 kg
ex_stage_i/gen_cvxif_cvxif_fu_i                    0 kg
ex_stage_i/i_mult                                  0 kg
ex_stage_i/i_mult/i_div                            0 kg
ex_stage_i/i_mult/i_multiplier                     0 kg
ex_stage_i/lsu_i                                   0 kg
ex_stage_i/lsu_i/add_107                           0 kg
ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu           0 kg
ex_stage_i/lsu_i/i_load_unit                       0 kg
ex_stage_i/lsu_i/i_pipe_reg_load                   0 kg
ex_stage_i/lsu_i/i_pipe_reg_store                  0 kg
ex_stage_i/lsu_i/i_store_unit                      0 kg
ex_stage_i/lsu_i/lsu_bypass_i                      0 kg
gen_cache_wt_i_cache_subsystem                     0 kg
gen_cache_wt_i_cache_subsystem/i_adapter           0 kg
gen_cache_wt_i_cache_subsystem/i_cva6_icache       0 kg
gen_cache_wt_i_cache_subsystem/i_wt_dcache         0 kg
gen_perf_counter_perf_counters_i                   0 kg
i_frontend                                         0 kg
id_stage_i                                         0 kg
issue_stage_i                                      0 kg
issue_stage_i/i_issue_read_operands                0 kg
issue_stage_i/i_issue_read_operands/eq_403         0 kg
issue_stage_i/i_issue_read_operands/eq_403/*cell*4045 0 kg
issue_stage_i/i_issue_read_operands/eq_403_2       0 kg
issue_stage_i/i_issue_read_operands/eq_403_2/*cell*4048 0 kg
issue_stage_i/i_issue_read_operands/eq_403_2_i2    0 kg
issue_stage_i/i_issue_read_operands/eq_403_2_i2/*cell*4054 0 kg
issue_stage_i/i_issue_read_operands/eq_403_i2      0 kg
issue_stage_i/i_issue_read_operands/eq_403_i2/*cell*4051 0 kg
issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_2_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_2_inside_604_c276_rn/*cell*3981 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_3_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_3_inside_604_c276_rn/*cell*3989 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_5_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_5_inside_604_c276_rn/*cell*3997 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_7_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_7_inside_604_c276_rn/*cell*4005 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_gte_inside_604_c276_rn/*cell*3973 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_2_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_2_inside_604_c276_rn/*cell*3985 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_3_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_3_inside_604_c276_rn/*cell*3993 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_5_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_5_inside_604_c276_rn/*cell*4001 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_7_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_7_inside_604_c276_rn/*cell*4009 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_inside_604_c276_rn 0 kg
issue_stage_i/i_issue_read_operands/forwarding_operand_select___pmt208_lte_inside_604_c276_rn/*cell*3977 0 kg
issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_2_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_2_inside_633_c394_rn/*cell*4021 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_7_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_7_inside_633_c394_rn/*cell*4029 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_8_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_8_inside_633_c394_rn/*cell*4037 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_gte_inside_633_c394_rn/*cell*4013 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_2_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_2_inside_633_c394_rn/*cell*4025 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_7_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_7_inside_633_c394_rn/*cell*4033 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_8_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_8_inside_633_c394_rn/*cell*4041 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_inside_633_c394_rn 0 kg
issue_stage_i/i_issue_read_operands/issue_scoreboard___pmt210_lte_inside_633_c394_rn/*cell*4017 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_8_inside_586_c177_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_8_inside_586_c177_rn/*cell*3861 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_8_inside_586_c184_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_8_inside_586_c184_rn/*cell*3877 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_inside_586_c177_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_inside_586_c177_rn/*cell*3853 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_inside_586_c184_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_gte_inside_586_c184_rn/*cell*3869 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_8_inside_586_c177_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_8_inside_586_c177_rn/*cell*3865 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_8_inside_586_c184_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_8_inside_586_c184_rn/*cell*3881 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_inside_586_c177_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_inside_586_c177_rn/*cell*3857 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_inside_586_c184_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt207_lte_inside_586_c184_rn/*cell*3873 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_2_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_2_inside_604_c194_rn/*cell*3893 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_2_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_2_inside_604_c199_rn/*cell*3933 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_3_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_3_inside_604_c194_rn/*cell*3901 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_3_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_3_inside_604_c199_rn/*cell*3941 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_5_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_5_inside_604_c194_rn/*cell*3909 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_5_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_5_inside_604_c199_rn/*cell*3949 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_7_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_7_inside_604_c194_rn/*cell*3917 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_7_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_7_inside_604_c199_rn/*cell*3957 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_inside_604_c194_rn/*cell*3885 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_gte_inside_604_c199_rn/*cell*3925 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_2_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_2_inside_604_c194_rn/*cell*3897 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_2_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_2_inside_604_c199_rn/*cell*3937 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_3_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_3_inside_604_c194_rn/*cell*3905 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_3_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_3_inside_604_c199_rn/*cell*3945 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_5_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_5_inside_604_c194_rn/*cell*3913 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_5_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_5_inside_604_c199_rn/*cell*3953 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_7_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_7_inside_604_c194_rn/*cell*3921 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_7_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_7_inside_604_c199_rn/*cell*3961 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_inside_604_c194_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_inside_604_c194_rn/*cell*3889 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_inside_604_c199_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt208_lte_inside_604_c199_rn/*cell*3929 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt209_gte_3_inside_621_c210_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt209_gte_3_inside_621_c210_rn/*cell*3969 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt209_lte_inside_621_c210_rn 0 kg
issue_stage_i/i_issue_read_operands/operands_available___pmt209_lte_inside_621_c210_rn/*cell*3965 0 kg
issue_stage_i/i_issue_read_operands/u__pmt207_gte_inside_586_c545_rn 0 kg
issue_stage_i/i_issue_read_operands/u__pmt207_gte_inside_586_c545_rn/*cell*4057 0 kg
issue_stage_i/i_scoreboard                         0 kg
misr1                                              0 kg
misr2                                              0 kg
u__pmt210_gte_2_inside_633_c1441_i2_rn             0 kg
u__pmt210_gte_2_inside_633_c1441_rn                0 kg
u__pmt210_gte_7_inside_633_c1441_i2_rn             0 kg
u__pmt210_gte_7_inside_633_c1441_rn                0 kg
u__pmt210_gte_8_inside_633_c1441_i2_rn             0 kg
u__pmt210_gte_8_inside_633_c1441_rn                0 kg
u__pmt210_gte_inside_633_c1441_i2_rn               0 kg
u__pmt210_gte_inside_633_c1441_rn                  0 kg
u__pmt210_lte_2_inside_633_c1441_i2_rn             0 kg
u__pmt210_lte_2_inside_633_c1441_rn                0 kg
u__pmt210_lte_7_inside_633_c1441_i2_rn             0 kg
u__pmt210_lte_7_inside_633_c1441_rn                0 kg
u__pmt210_lte_8_inside_633_c1441_i2_rn             0 kg
u__pmt210_lte_8_inside_633_c1441_rn                0 kg
u__pmt210_lte_inside_633_c1441_i2_rn               0 kg
u__pmt210_lte_inside_633_c1441_rn                  0 kg
mv cva6_synth.v cva6_cv64a6_imafdc_sv39_synth.v
mv cva6_synth.v.sdf cva6_cv64a6_imafdc_sv39_synth.v.sdf
sed -n -e '/module tc_sram_wrapper_256_64_00000008_00000001_00000001_none_0/,/endmodule/!p' cva6_cv64a6_imafdc_sv39_synth.v > cva6_cv64a6_imafdc_sv39_synth_modified.v
sed -i 's/cva6_ /cva6 /g' cva6_cv64a6_imafdc_sv39_synth_modified.v
make: Leaving directory `/home/s322461/project/cva6_assignments/pd/synth'
