Analysis & Synthesis report for PianoTile
Sun Dec 27 17:05:14 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 27 17:05:14 2020       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; PianoTile                                   ;
; Top-level Entity Name           ; PianoTile                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 246                                         ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; PianoTile          ; PianoTile          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; Dot.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/16.1/PianoTile/Dot.v                                     ;         ;
; PianoTile.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v                               ;         ;
; SevenDP.v                        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/16.1/PianoTile/SevenDP.v                                 ;         ;
; dat.txt                          ; yes             ; Auto-Found File              ; C:/intelFPGA_lite/16.1/PianoTile/dat.txt                                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc      ;         ;
; db/lpm_divide_mbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_mbm.tdf                     ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_slh.tdf                ;         ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_uve.tdf                      ;         ;
; db/lpm_divide_m3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_m3m.tdf                     ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_plh.tdf                ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_ove.tdf                      ;         ;
; db/lpm_divide_jbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_jbm.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 744       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1435      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 46        ;
;     -- 5 input functions                    ; 9         ;
;     -- 4 input functions                    ; 162       ;
;     -- <=3 input functions                  ; 1218      ;
;                                             ;           ;
; Dedicated logic registers                   ; 246       ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 252       ;
; Total fan-out                               ; 5030      ;
; Average fan-out                             ; 2.82      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |PianoTile                             ; 1435 (171)          ; 246 (183)                 ; 0                 ; 0          ; 50   ; 0            ; |PianoTile                                                                                                 ; PianoTile           ; work         ;
;    |Dot:DotDP|                         ; 68 (68)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|Dot:DotDP                                                                                       ; Dot                 ; work         ;
;    |SevenDP:SevenDP0|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|SevenDP:SevenDP0                                                                                ; SevenDP             ; work         ;
;    |SevenDP:SevenDP1|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|SevenDP:SevenDP1                                                                                ; SevenDP             ; work         ;
;    |SevenDP:SevenDP2|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|SevenDP:SevenDP2                                                                                ; SevenDP             ; work         ;
;    |lpm_divide:Div0|                   ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_mbm:auto_generated|  ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div0|lpm_divide_mbm:auto_generated                                                   ; lpm_divide_mbm      ; work         ;
;          |sign_div_unsign_slh:divider| ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;             |alt_u_div_uve:divider|    ; 326 (326)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider ; alt_u_div_uve       ; work         ;
;    |lpm_divide:Div1|                   ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_jbm:auto_generated|  ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                   ; lpm_divide_jbm      ; work         ;
;          |sign_div_unsign_plh:divider| ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_ove:divider|    ; 225 (225)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
;    |lpm_divide:Mod0|                   ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_m3m:auto_generated|  ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                   ; lpm_divide_m3m      ; work         ;
;          |sign_div_unsign_plh:divider| ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_ove:divider|    ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
;    |lpm_divide:Mod1|                   ; 214 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_m3m:auto_generated|  ; 214 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod1|lpm_divide_m3m:auto_generated                                                   ; lpm_divide_m3m      ; work         ;
;          |sign_div_unsign_plh:divider| ; 214 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_ove:divider|    ; 214 (214)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
;    |lpm_divide:Mod2|                   ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_m3m:auto_generated|  ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod2|lpm_divide_m3m:auto_generated                                                   ; lpm_divide_m3m      ; work         ;
;          |sign_div_unsign_plh:divider| ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod2|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_ove:divider|    ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianoTile|lpm_divide:Mod2|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-----------------------------------------+------------------------------------------+
; Register name                           ; Reason for Removal                       ;
+-----------------------------------------+------------------------------------------+
; Dot:DotDP|dot_col_buff[7][15]           ; Merged with data_now[1][2]               ;
; Dot:DotDP|dot_col_buff[6][15]           ; Merged with data_now[1][2]               ;
; Dot:DotDP|dot_col_buff[4][15]           ; Merged with data_now[1][1]               ;
; Dot:DotDP|dot_col_buff[3][15]           ; Merged with data_now[1][1]               ;
; Dot:DotDP|dot_col_buff[1][15]           ; Merged with data_now[1][0]               ;
; Dot:DotDP|dot_col_buff[0][15]           ; Merged with data_now[1][0]               ;
; Dot:DotDP|dot_col_buff[7][14]           ; Merged with data_now[2][2]               ;
; Dot:DotDP|dot_col_buff[6][14]           ; Merged with data_now[2][2]               ;
; Dot:DotDP|dot_col_buff[4][14]           ; Merged with data_now[2][1]               ;
; Dot:DotDP|dot_col_buff[3][14]           ; Merged with data_now[2][1]               ;
; Dot:DotDP|dot_col_buff[1][14]           ; Merged with data_now[2][0]               ;
; Dot:DotDP|dot_col_buff[0][14]           ; Merged with data_now[2][0]               ;
; Dot:DotDP|dot_col_buff[7][13]           ; Merged with data_now[3][2]               ;
; Dot:DotDP|dot_col_buff[6][13]           ; Merged with data_now[3][2]               ;
; Dot:DotDP|dot_col_buff[4][13]           ; Merged with data_now[3][1]               ;
; Dot:DotDP|dot_col_buff[3][13]           ; Merged with data_now[3][1]               ;
; Dot:DotDP|dot_col_buff[1][13]           ; Merged with data_now[3][0]               ;
; Dot:DotDP|dot_col_buff[0][13]           ; Merged with data_now[3][0]               ;
; Dot:DotDP|dot_col_buff[7][12]           ; Merged with data_now[4][2]               ;
; Dot:DotDP|dot_col_buff[6][12]           ; Merged with data_now[4][2]               ;
; Dot:DotDP|dot_col_buff[4][12]           ; Merged with data_now[4][1]               ;
; Dot:DotDP|dot_col_buff[3][12]           ; Merged with data_now[4][1]               ;
; Dot:DotDP|dot_col_buff[1][12]           ; Merged with data_now[4][0]               ;
; Dot:DotDP|dot_col_buff[0][12]           ; Merged with data_now[4][0]               ;
; Dot:DotDP|dot_col_buff[7][11]           ; Merged with data_now[5][2]               ;
; Dot:DotDP|dot_col_buff[6][11]           ; Merged with data_now[5][2]               ;
; Dot:DotDP|dot_col_buff[4][11]           ; Merged with data_now[5][1]               ;
; Dot:DotDP|dot_col_buff[3][11]           ; Merged with data_now[5][1]               ;
; Dot:DotDP|dot_col_buff[1][11]           ; Merged with data_now[5][0]               ;
; Dot:DotDP|dot_col_buff[0][11]           ; Merged with data_now[5][0]               ;
; Dot:DotDP|dot_col_buff[7][10]           ; Merged with data_now[6][2]               ;
; Dot:DotDP|dot_col_buff[6][10]           ; Merged with data_now[6][2]               ;
; Dot:DotDP|dot_col_buff[4][10]           ; Merged with data_now[6][1]               ;
; Dot:DotDP|dot_col_buff[3][10]           ; Merged with data_now[6][1]               ;
; Dot:DotDP|dot_col_buff[1][10]           ; Merged with data_now[6][0]               ;
; Dot:DotDP|dot_col_buff[0][10]           ; Merged with data_now[6][0]               ;
; Dot:DotDP|dot_col_buff[7][9]            ; Merged with data_now[7][2]               ;
; Dot:DotDP|dot_col_buff[6][9]            ; Merged with data_now[7][2]               ;
; Dot:DotDP|dot_col_buff[4][9]            ; Merged with data_now[7][1]               ;
; Dot:DotDP|dot_col_buff[3][9]            ; Merged with data_now[7][1]               ;
; Dot:DotDP|dot_col_buff[1][9]            ; Merged with data_now[7][0]               ;
; Dot:DotDP|dot_col_buff[0][9]            ; Merged with data_now[7][0]               ;
; Dot:DotDP|dot_col_buff[7][8]            ; Merged with data_now[8][2]               ;
; Dot:DotDP|dot_col_buff[6][8]            ; Merged with data_now[8][2]               ;
; Dot:DotDP|dot_col_buff[4][8]            ; Merged with data_now[8][1]               ;
; Dot:DotDP|dot_col_buff[3][8]            ; Merged with data_now[8][1]               ;
; Dot:DotDP|dot_col_buff[1][8]            ; Merged with data_now[8][0]               ;
; Dot:DotDP|dot_col_buff[0][8]            ; Merged with data_now[8][0]               ;
; Dot:DotDP|dot_col_buff[7][7]            ; Merged with data_now[9][2]               ;
; Dot:DotDP|dot_col_buff[6][7]            ; Merged with data_now[9][2]               ;
; Dot:DotDP|dot_col_buff[4][7]            ; Merged with data_now[9][1]               ;
; Dot:DotDP|dot_col_buff[3][7]            ; Merged with data_now[9][1]               ;
; Dot:DotDP|dot_col_buff[1][7]            ; Merged with data_now[9][0]               ;
; Dot:DotDP|dot_col_buff[0][7]            ; Merged with data_now[9][0]               ;
; Dot:DotDP|dot_col_buff[7][6]            ; Merged with data_now[10][2]              ;
; Dot:DotDP|dot_col_buff[6][6]            ; Merged with data_now[10][2]              ;
; Dot:DotDP|dot_col_buff[4][6]            ; Merged with data_now[10][1]              ;
; Dot:DotDP|dot_col_buff[3][6]            ; Merged with data_now[10][1]              ;
; Dot:DotDP|dot_col_buff[1][6]            ; Merged with data_now[10][0]              ;
; Dot:DotDP|dot_col_buff[0][6]            ; Merged with data_now[10][0]              ;
; Dot:DotDP|dot_col_buff[7][5]            ; Merged with data_now[11][2]              ;
; Dot:DotDP|dot_col_buff[6][5]            ; Merged with data_now[11][2]              ;
; Dot:DotDP|dot_col_buff[4][5]            ; Merged with data_now[11][1]              ;
; Dot:DotDP|dot_col_buff[3][5]            ; Merged with data_now[11][1]              ;
; Dot:DotDP|dot_col_buff[1][5]            ; Merged with data_now[11][0]              ;
; Dot:DotDP|dot_col_buff[0][5]            ; Merged with data_now[11][0]              ;
; Dot:DotDP|dot_col_buff[7][4]            ; Merged with data_now[12][2]              ;
; Dot:DotDP|dot_col_buff[6][4]            ; Merged with data_now[12][2]              ;
; Dot:DotDP|dot_col_buff[4][4]            ; Merged with data_now[12][1]              ;
; Dot:DotDP|dot_col_buff[3][4]            ; Merged with data_now[12][1]              ;
; Dot:DotDP|dot_col_buff[1][4]            ; Merged with data_now[12][0]              ;
; Dot:DotDP|dot_col_buff[0][4]            ; Merged with data_now[12][0]              ;
; Dot:DotDP|dot_col_buff[7][3]            ; Merged with data_now[13][2]              ;
; Dot:DotDP|dot_col_buff[6][3]            ; Merged with data_now[13][2]              ;
; Dot:DotDP|dot_col_buff[4][3]            ; Merged with data_now[13][1]              ;
; Dot:DotDP|dot_col_buff[3][3]            ; Merged with data_now[13][1]              ;
; Dot:DotDP|dot_col_buff[1][3]            ; Merged with data_now[13][0]              ;
; Dot:DotDP|dot_col_buff[0][3]            ; Merged with data_now[13][0]              ;
; Dot:DotDP|dot_col_buff[7][2]            ; Merged with data_now[14][2]              ;
; Dot:DotDP|dot_col_buff[6][2]            ; Merged with data_now[14][2]              ;
; Dot:DotDP|dot_col_buff[4][2]            ; Merged with data_now[14][1]              ;
; Dot:DotDP|dot_col_buff[3][2]            ; Merged with data_now[14][1]              ;
; Dot:DotDP|dot_col_buff[1][2]            ; Merged with data_now[14][0]              ;
; Dot:DotDP|dot_col_buff[0][2]            ; Merged with data_now[14][0]              ;
; Dot:DotDP|dot_col_buff[7][1]            ; Merged with data_now[15][2]              ;
; Dot:DotDP|dot_col_buff[6][1]            ; Merged with data_now[15][2]              ;
; Dot:DotDP|dot_col_buff[4][1]            ; Merged with data_now[15][1]              ;
; Dot:DotDP|dot_col_buff[3][1]            ; Merged with data_now[15][1]              ;
; Dot:DotDP|dot_col_buff[1][1]            ; Merged with data_now[15][0]              ;
; Dot:DotDP|dot_col_buff[0][1]            ; Merged with data_now[15][0]              ;
; Dot:DotDP|dot_col_buff[3][0]            ; Merged with Dot:DotDP|dot_col_buff[4][0] ;
; Dot:DotDP|dot_col_buff[6][0]            ; Merged with Dot:DotDP|dot_col_buff[7][0] ;
; Dot:DotDP|dot_col_buff[1][0]            ; Merged with Dot:DotDP|dot_col_buff[0][0] ;
; data_in~0                               ; Stuck at GND due to stuck port clock     ;
; data_in~1                               ; Stuck at GND due to stuck port clock     ;
; data_in~2                               ; Stuck at GND due to stuck port clock     ;
; data_in~3                               ; Stuck at GND due to stuck port clock     ;
; data_in~4                               ; Stuck at GND due to stuck port clock     ;
; data_in~5                               ; Stuck at GND due to stuck port clock     ;
; data_in~6                               ; Stuck at GND due to stuck port clock     ;
; data_in~7                               ; Stuck at GND due to stuck port clock     ;
; data_in~8                               ; Stuck at GND due to stuck port clock     ;
; data_in~9                               ; Stuck at GND due to stuck port clock     ;
; data_in~10                              ; Stuck at GND due to stuck port clock     ;
; data_in~11                              ; Stuck at GND due to stuck port clock     ;
; data_in~12                              ; Stuck at GND due to stuck port clock     ;
; data_in~13                              ; Stuck at GND due to stuck port clock     ;
; data_in~14                              ; Stuck at GND due to stuck port clock     ;
; data_in~15                              ; Stuck at GND due to stuck port clock     ;
; data_in~16                              ; Stuck at GND due to stuck port clock     ;
; data_in~17                              ; Stuck at GND due to stuck port clock     ;
; data_in~18                              ; Stuck at GND due to stuck port clock     ;
; data_in~19                              ; Stuck at GND due to stuck port clock     ;
; data_in~20                              ; Stuck at GND due to stuck port clock     ;
; data_in~21                              ; Stuck at GND due to stuck port clock     ;
; data_in~22                              ; Stuck at GND due to stuck port clock     ;
; data_in~23                              ; Stuck at GND due to stuck port clock     ;
; data_in~24                              ; Stuck at GND due to stuck port clock     ;
; data_in~25                              ; Stuck at GND due to stuck port clock     ;
; data_in~26                              ; Stuck at GND due to stuck port clock     ;
; data_in~27                              ; Stuck at GND due to stuck port clock     ;
; data_in~28                              ; Stuck at GND due to stuck port clock     ;
; data_in~29                              ; Stuck at GND due to stuck port clock     ;
; data_in~30                              ; Stuck at GND due to stuck port clock     ;
; data_in~31                              ; Stuck at GND due to stuck port clock     ;
; data_in~32                              ; Stuck at GND due to stuck port clock     ;
; data_in~33                              ; Stuck at GND due to stuck port clock     ;
; data_in~34                              ; Stuck at GND due to stuck port clock     ;
; data_in~35                              ; Stuck at GND due to stuck port clock     ;
; data_in~36                              ; Stuck at GND due to stuck port clock     ;
; data_in~37                              ; Stuck at GND due to stuck port clock     ;
; data_in~38                              ; Stuck at GND due to stuck port clock     ;
; data_in~39                              ; Stuck at GND due to stuck port clock     ;
; data_in~40                              ; Stuck at GND due to stuck port clock     ;
; data_in~41                              ; Stuck at GND due to stuck port clock     ;
; data_in~42                              ; Stuck at GND due to stuck port clock     ;
; data_in~43                              ; Stuck at GND due to stuck port clock     ;
; data_in~44                              ; Stuck at GND due to stuck port clock     ;
; data_in~45                              ; Stuck at GND due to stuck port clock     ;
; data_in~46                              ; Stuck at GND due to stuck port clock     ;
; data_in~47                              ; Stuck at GND due to stuck port clock     ;
; data_in~48                              ; Stuck at GND due to stuck port clock     ;
; data_in~49                              ; Stuck at GND due to stuck port clock     ;
; data_in~50                              ; Stuck at GND due to stuck port clock     ;
; data_in~51                              ; Stuck at GND due to stuck port clock     ;
; data_in~52                              ; Stuck at GND due to stuck port clock     ;
; data_in~53                              ; Stuck at GND due to stuck port clock     ;
; data_in~54                              ; Stuck at GND due to stuck port clock     ;
; data_in~55                              ; Stuck at GND due to stuck port clock     ;
; data_in~56                              ; Stuck at GND due to stuck port clock     ;
; data_in~57                              ; Stuck at GND due to stuck port clock     ;
; data_in~58                              ; Stuck at GND due to stuck port clock     ;
; data_in~59                              ; Stuck at GND due to stuck port clock     ;
; data_in~60                              ; Stuck at GND due to stuck port clock     ;
; data_in~61                              ; Stuck at GND due to stuck port clock     ;
; data_in~62                              ; Stuck at GND due to stuck port clock     ;
; data_in~63                              ; Stuck at GND due to stuck port clock     ;
; data_in~64                              ; Stuck at GND due to stuck port clock     ;
; data_in~65                              ; Stuck at GND due to stuck port clock     ;
; data_in~66                              ; Stuck at GND due to stuck port clock     ;
; data_in~67                              ; Stuck at GND due to stuck port clock     ;
; data_in~68                              ; Stuck at GND due to stuck port clock     ;
; data_in~69                              ; Stuck at GND due to stuck port clock     ;
; data_in~70                              ; Stuck at GND due to stuck port clock     ;
; data_in~71                              ; Stuck at GND due to stuck port clock     ;
; data_in~72                              ; Stuck at GND due to stuck port clock     ;
; data_in~73                              ; Stuck at GND due to stuck port clock     ;
; data_in~74                              ; Stuck at GND due to stuck port clock     ;
; data_in~75                              ; Stuck at GND due to stuck port clock     ;
; data_in~76                              ; Stuck at GND due to stuck port clock     ;
; data_in~77                              ; Stuck at GND due to stuck port clock     ;
; data_in~78                              ; Stuck at GND due to stuck port clock     ;
; data_in~79                              ; Stuck at GND due to stuck port clock     ;
; data_in~80                              ; Stuck at GND due to stuck port clock     ;
; data_in~81                              ; Stuck at GND due to stuck port clock     ;
; data_in~82                              ; Stuck at GND due to stuck port clock     ;
; data_in~83                              ; Stuck at GND due to stuck port clock     ;
; data_in~84                              ; Stuck at GND due to stuck port clock     ;
; data_in~85                              ; Stuck at GND due to stuck port clock     ;
; data_in~86                              ; Stuck at GND due to stuck port clock     ;
; data_in~87                              ; Stuck at GND due to stuck port clock     ;
; data_in~88                              ; Stuck at GND due to stuck port clock     ;
; data_in~89                              ; Stuck at GND due to stuck port clock     ;
; data_in~90                              ; Stuck at GND due to stuck port clock     ;
; data_in~91                              ; Stuck at GND due to stuck port clock     ;
; data_in~92                              ; Stuck at GND due to stuck port clock     ;
; data_in~93                              ; Stuck at GND due to stuck port clock     ;
; data_in~94                              ; Stuck at GND due to stuck port clock     ;
; data_in~95                              ; Stuck at GND due to stuck port clock     ;
; data_in~96                              ; Stuck at GND due to stuck port clock     ;
; data_in~97                              ; Stuck at GND due to stuck port clock     ;
; data_in~98                              ; Stuck at GND due to stuck port clock     ;
; data_in~99                              ; Stuck at GND due to stuck port clock     ;
; data_in~100                             ; Stuck at GND due to stuck port clock     ;
; data_in~101                             ; Stuck at GND due to stuck port clock     ;
; data_in~102                             ; Stuck at GND due to stuck port clock     ;
; data_in~103                             ; Stuck at GND due to stuck port clock     ;
; data_in~104                             ; Stuck at GND due to stuck port clock     ;
; data_in~105                             ; Stuck at GND due to stuck port clock     ;
; data_in~106                             ; Stuck at GND due to stuck port clock     ;
; data_in~107                             ; Stuck at GND due to stuck port clock     ;
; data_in~108                             ; Stuck at GND due to stuck port clock     ;
; data_in~109                             ; Stuck at GND due to stuck port clock     ;
; data_in~110                             ; Stuck at GND due to stuck port clock     ;
; data_in~111                             ; Stuck at GND due to stuck port clock     ;
; data_in~112                             ; Stuck at GND due to stuck port clock     ;
; data_in~113                             ; Stuck at GND due to stuck port clock     ;
; data_in~114                             ; Stuck at GND due to stuck port clock     ;
; data_in~115                             ; Stuck at GND due to stuck port clock     ;
; data_in~116                             ; Stuck at GND due to stuck port clock     ;
; data_in~117                             ; Stuck at GND due to stuck port clock     ;
; data_in~118                             ; Stuck at GND due to stuck port clock     ;
; data_in~119                             ; Stuck at GND due to stuck port clock     ;
; data_in~120                             ; Stuck at GND due to stuck port clock     ;
; data_in~121                             ; Stuck at GND due to stuck port clock     ;
; data_in~122                             ; Stuck at GND due to stuck port clock     ;
; data_in~123                             ; Stuck at GND due to stuck port clock     ;
; data_in~124                             ; Stuck at GND due to stuck port clock     ;
; data_in~125                             ; Stuck at GND due to stuck port clock     ;
; data_in~126                             ; Stuck at GND due to stuck port clock     ;
; data_in~127                             ; Stuck at GND due to stuck port clock     ;
; data_in~128                             ; Stuck at GND due to stuck port clock     ;
; data_in~129                             ; Stuck at GND due to stuck port clock     ;
; data_in~130                             ; Stuck at GND due to stuck port clock     ;
; data_in~131                             ; Stuck at GND due to stuck port clock     ;
; data_in~132                             ; Stuck at GND due to stuck port clock     ;
; data_in~133                             ; Stuck at GND due to stuck port clock     ;
; data_in~134                             ; Stuck at GND due to stuck port clock     ;
; data_in~135                             ; Stuck at GND due to stuck port clock     ;
; data_in~136                             ; Stuck at GND due to stuck port clock     ;
; data_in~137                             ; Stuck at GND due to stuck port clock     ;
; data_in~138                             ; Stuck at GND due to stuck port clock     ;
; data_in~139                             ; Stuck at GND due to stuck port clock     ;
; data_in~140                             ; Stuck at GND due to stuck port clock     ;
; data_in~141                             ; Stuck at GND due to stuck port clock     ;
; data_in~142                             ; Stuck at GND due to stuck port clock     ;
; data_in~143                             ; Stuck at GND due to stuck port clock     ;
; data_in~144                             ; Stuck at GND due to stuck port clock     ;
; data_in~145                             ; Stuck at GND due to stuck port clock     ;
; data_in~146                             ; Stuck at GND due to stuck port clock     ;
; data_in~147                             ; Stuck at GND due to stuck port clock     ;
; data_in~148                             ; Stuck at GND due to stuck port clock     ;
; data_in~149                             ; Stuck at GND due to stuck port clock     ;
; data_in~150                             ; Stuck at GND due to stuck port clock     ;
; data_in~151                             ; Stuck at GND due to stuck port clock     ;
; data_in~152                             ; Stuck at GND due to stuck port clock     ;
; data_in~153                             ; Stuck at GND due to stuck port clock     ;
; data_in~154                             ; Stuck at GND due to stuck port clock     ;
; data_in~155                             ; Stuck at GND due to stuck port clock     ;
; data_in~156                             ; Stuck at GND due to stuck port clock     ;
; data_in~157                             ; Stuck at GND due to stuck port clock     ;
; data_in~158                             ; Stuck at GND due to stuck port clock     ;
; data_in~159                             ; Stuck at GND due to stuck port clock     ;
; data_in~160                             ; Stuck at GND due to stuck port clock     ;
; data_in~161                             ; Stuck at GND due to stuck port clock     ;
; data_in~162                             ; Stuck at GND due to stuck port clock     ;
; data_in~163                             ; Stuck at GND due to stuck port clock     ;
; data_in~164                             ; Stuck at GND due to stuck port clock     ;
; data_in~165                             ; Stuck at GND due to stuck port clock     ;
; data_in~166                             ; Stuck at GND due to stuck port clock     ;
; data_in~167                             ; Stuck at GND due to stuck port clock     ;
; data_in~168                             ; Stuck at GND due to stuck port clock     ;
; data_in~169                             ; Stuck at GND due to stuck port clock     ;
; data_in~170                             ; Stuck at GND due to stuck port clock     ;
; data_in~171                             ; Stuck at GND due to stuck port clock     ;
; data_in~172                             ; Stuck at GND due to stuck port clock     ;
; data_in~173                             ; Stuck at GND due to stuck port clock     ;
; data_in~174                             ; Stuck at GND due to stuck port clock     ;
; data_in~175                             ; Stuck at GND due to stuck port clock     ;
; data_in~176                             ; Stuck at GND due to stuck port clock     ;
; data_in~177                             ; Stuck at GND due to stuck port clock     ;
; data_in~178                             ; Stuck at GND due to stuck port clock     ;
; data_in~179                             ; Stuck at GND due to stuck port clock     ;
; data_in~180                             ; Stuck at GND due to stuck port clock     ;
; data_in~181                             ; Stuck at GND due to stuck port clock     ;
; data_in~182                             ; Stuck at GND due to stuck port clock     ;
; data_in~183                             ; Stuck at GND due to stuck port clock     ;
; data_in~184                             ; Stuck at GND due to stuck port clock     ;
; data_in~185                             ; Stuck at GND due to stuck port clock     ;
; data_in~186                             ; Stuck at GND due to stuck port clock     ;
; data_in~187                             ; Stuck at GND due to stuck port clock     ;
; data_in~188                             ; Stuck at GND due to stuck port clock     ;
; data_in~189                             ; Stuck at GND due to stuck port clock     ;
; data_in~190                             ; Stuck at GND due to stuck port clock     ;
; data_in~191                             ; Stuck at GND due to stuck port clock     ;
; data_in~192                             ; Stuck at GND due to stuck port clock     ;
; data_in~193                             ; Stuck at GND due to stuck port clock     ;
; data_in~194                             ; Stuck at GND due to stuck port clock     ;
; data_in~195                             ; Stuck at GND due to stuck port clock     ;
; data_in~196                             ; Stuck at GND due to stuck port clock     ;
; data_in~197                             ; Stuck at GND due to stuck port clock     ;
; data_in~198                             ; Stuck at GND due to stuck port clock     ;
; data_in~199                             ; Stuck at GND due to stuck port clock     ;
; data_in~200                             ; Stuck at GND due to stuck port clock     ;
; data_in~201                             ; Stuck at GND due to stuck port clock     ;
; data_in~202                             ; Stuck at GND due to stuck port clock     ;
; data_in~203                             ; Stuck at GND due to stuck port clock     ;
; data_in~204                             ; Stuck at GND due to stuck port clock     ;
; data_in~205                             ; Stuck at GND due to stuck port clock     ;
; data_in~206                             ; Stuck at GND due to stuck port clock     ;
; data_in~207                             ; Stuck at GND due to stuck port clock     ;
; data_in~208                             ; Stuck at GND due to stuck port clock     ;
; data_in~209                             ; Stuck at GND due to stuck port clock     ;
; data_in~210                             ; Stuck at GND due to stuck port clock     ;
; data_in~211                             ; Stuck at GND due to stuck port clock     ;
; data_in~212                             ; Stuck at GND due to stuck port clock     ;
; data_in~213                             ; Stuck at GND due to stuck port clock     ;
; data_in~214                             ; Stuck at GND due to stuck port clock     ;
; data_in~215                             ; Stuck at GND due to stuck port clock     ;
; data_in~216                             ; Stuck at GND due to stuck port clock     ;
; data_in~217                             ; Stuck at GND due to stuck port clock     ;
; data_in~218                             ; Stuck at GND due to stuck port clock     ;
; data_in~219                             ; Stuck at GND due to stuck port clock     ;
; data_in~220                             ; Stuck at GND due to stuck port clock     ;
; data_in~221                             ; Stuck at GND due to stuck port clock     ;
; data_in~222                             ; Stuck at GND due to stuck port clock     ;
; data_in~223                             ; Stuck at GND due to stuck port clock     ;
; data_in~224                             ; Stuck at GND due to stuck port clock     ;
; data_in~225                             ; Stuck at GND due to stuck port clock     ;
; data_in~226                             ; Stuck at GND due to stuck port clock     ;
; data_in~227                             ; Stuck at GND due to stuck port clock     ;
; data_in~228                             ; Stuck at GND due to stuck port clock     ;
; data_in~229                             ; Stuck at GND due to stuck port clock     ;
; data_in~230                             ; Stuck at GND due to stuck port clock     ;
; data_in~231                             ; Stuck at GND due to stuck port clock     ;
; data_in~232                             ; Stuck at GND due to stuck port clock     ;
; data_in~233                             ; Stuck at GND due to stuck port clock     ;
; data_in~234                             ; Stuck at GND due to stuck port clock     ;
; data_in~235                             ; Stuck at GND due to stuck port clock     ;
; data_in~236                             ; Stuck at GND due to stuck port clock     ;
; data_in~237                             ; Stuck at GND due to stuck port clock     ;
; data_in~238                             ; Stuck at GND due to stuck port clock     ;
; data_in~239                             ; Stuck at GND due to stuck port clock     ;
; data_in~240                             ; Stuck at GND due to stuck port clock     ;
; data_in~241                             ; Stuck at GND due to stuck port clock     ;
; data_in~242                             ; Stuck at GND due to stuck port clock     ;
; data_in~243                             ; Stuck at GND due to stuck port clock     ;
; data_in~244                             ; Stuck at GND due to stuck port clock     ;
; data_in~245                             ; Stuck at GND due to stuck port clock     ;
; data_in~246                             ; Stuck at GND due to stuck port clock     ;
; data_in~247                             ; Stuck at GND due to stuck port clock     ;
; data_in~248                             ; Stuck at GND due to stuck port clock     ;
; data_in~249                             ; Stuck at GND due to stuck port clock     ;
; data_in~250                             ; Stuck at GND due to stuck port clock     ;
; data_in~251                             ; Stuck at GND due to stuck port clock     ;
; data_in~252                             ; Stuck at GND due to stuck port clock     ;
; data_in~253                             ; Stuck at GND due to stuck port clock     ;
; data_in~254                             ; Stuck at GND due to stuck port clock     ;
; data_in~255                             ; Stuck at GND due to stuck port clock     ;
; data_in~256                             ; Stuck at GND due to stuck port clock     ;
; data_in~257                             ; Stuck at GND due to stuck port clock     ;
; data_in~258                             ; Stuck at GND due to stuck port clock     ;
; data_in~259                             ; Stuck at GND due to stuck port clock     ;
; data_in~260                             ; Stuck at GND due to stuck port clock     ;
; data_in~261                             ; Stuck at GND due to stuck port clock     ;
; data_in~262                             ; Stuck at GND due to stuck port clock     ;
; data_in~263                             ; Stuck at GND due to stuck port clock     ;
; data_in~264                             ; Stuck at GND due to stuck port clock     ;
; data_in~265                             ; Stuck at GND due to stuck port clock     ;
; data_in~266                             ; Stuck at GND due to stuck port clock     ;
; data_in~267                             ; Stuck at GND due to stuck port clock     ;
; data_in~268                             ; Stuck at GND due to stuck port clock     ;
; data_in~269                             ; Stuck at GND due to stuck port clock     ;
; data_in~270                             ; Stuck at GND due to stuck port clock     ;
; data_in~271                             ; Stuck at GND due to stuck port clock     ;
; data_in~272                             ; Stuck at GND due to stuck port clock     ;
; data_in~273                             ; Stuck at GND due to stuck port clock     ;
; data_in~274                             ; Stuck at GND due to stuck port clock     ;
; data_in~275                             ; Stuck at GND due to stuck port clock     ;
; data_in~276                             ; Stuck at GND due to stuck port clock     ;
; data_in~277                             ; Stuck at GND due to stuck port clock     ;
; data_in~278                             ; Stuck at GND due to stuck port clock     ;
; data_in~279                             ; Stuck at GND due to stuck port clock     ;
; data_in~280                             ; Stuck at GND due to stuck port clock     ;
; data_in~281                             ; Stuck at GND due to stuck port clock     ;
; data_in~282                             ; Stuck at GND due to stuck port clock     ;
; data_in~283                             ; Stuck at GND due to stuck port clock     ;
; data_in~284                             ; Stuck at GND due to stuck port clock     ;
; data_in~285                             ; Stuck at GND due to stuck port clock     ;
; data_in~286                             ; Stuck at GND due to stuck port clock     ;
; data_in~287                             ; Stuck at GND due to stuck port clock     ;
; data_in~288                             ; Stuck at GND due to stuck port clock     ;
; data_in~289                             ; Stuck at GND due to stuck port clock     ;
; data_in~290                             ; Stuck at GND due to stuck port clock     ;
; data_in~291                             ; Stuck at GND due to stuck port clock     ;
; data_in~292                             ; Stuck at GND due to stuck port clock     ;
; data_in~293                             ; Stuck at GND due to stuck port clock     ;
; data_in~294                             ; Stuck at GND due to stuck port clock     ;
; data_in~295                             ; Stuck at GND due to stuck port clock     ;
; data_in~296                             ; Stuck at GND due to stuck port clock     ;
; data_in~297                             ; Stuck at GND due to stuck port clock     ;
; data_in~298                             ; Stuck at GND due to stuck port clock     ;
; data_in~299                             ; Stuck at GND due to stuck port clock     ;
; count_in[7..15]                         ; Lost fanout                              ;
; Total Number of Removed Registers = 402 ;                                          ;
+-----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 246   ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 246   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PianoTile|Dot:DotDP|dot_col[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 246                         ;
;     CLR               ; 75                          ;
;     CLR SCLR          ; 144                         ;
;     ENA CLR           ; 27                          ;
; arriav_lcell_comb     ; 1438                        ;
;     arith             ; 829                         ;
;         0 data inputs ; 184                         ;
;         1 data inputs ; 225                         ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 287                         ;
;         4 data inputs ; 119                         ;
;     normal            ; 557                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 246                         ;
;         3 data inputs ; 209                         ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 46                          ;
;     shared            ; 52                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 41                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 24.04                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 27 17:05:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PianoTile -c PianoTile
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dot.v
    Info (12023): Found entity 1: Dot File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check.v
    Info (12023): Found entity 1: check File: C:/intelFPGA_lite/16.1/PianoTile/check.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pianotile.v
    Info (12023): Found entity 1: PianoTile File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sevendp.v
    Info (12023): Found entity 1: SevenDP File: C:/intelFPGA_lite/16.1/PianoTile/SevenDP.v Line: 1
Info (12127): Elaborating entity "PianoTile" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PianoTile.v(146): object "brick" assigned a value but never read File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 146
Warning (10230): Verilog HDL assignment warning at PianoTile.v(123): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 123
Warning (10230): Verilog HDL assignment warning at PianoTile.v(135): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
Warning (10230): Verilog HDL assignment warning at PianoTile.v(136): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 136
Warning (10230): Verilog HDL assignment warning at PianoTile.v(137): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 137
Warning (10030): Net "data_in.data_a" at PianoTile.v(8) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 8
Warning (10030): Net "data_in.waddr_a" at PianoTile.v(8) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 8
Warning (10030): Net "data_in.we_a" at PianoTile.v(8) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 8
Info (12128): Elaborating entity "SevenDP" for hierarchy "SevenDP:SevenDP2" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 128
Info (12128): Elaborating entity "Dot" for hierarchy "Dot:DotDP" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 143
Warning (10230): Verilog HDL assignment warning at Dot.v(46): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 46
Info (10041): Inferred latch for "dot_col_buff[5][0]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][1]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][2]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][3]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][4]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][5]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][6]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][7]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][8]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][9]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][10]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][11]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][12]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][13]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][14]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[5][15]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][0]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][1]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][2]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][3]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][4]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][5]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][6]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][7]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][8]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][9]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][10]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][11]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][12]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][13]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][14]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (10041): Inferred latch for "dot_col_buff[2][15]" at Dot.v(61) File: C:/intelFPGA_lite/16.1/PianoTile/Dot.v Line: 61
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "data_in" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 8
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File "C:/intelFPGA_lite/16.1/PianoTile/db/PianoTile.ram0_PianoTile_ec5f944e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 137
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_mbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_uve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_m3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_ove.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 136
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 136
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_jbm.tdf Line: 25
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "tmp_data[1]" is converted into an equivalent circuit using register "tmp_data[1]~_emulated" and latch "tmp_data[1]~1" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 65
    Warning (13310): Register "tmp_data[0]" is converted into an equivalent circuit using register "tmp_data[0]~_emulated" and latch "tmp_data[0]~5" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 65
    Warning (13310): Register "tmp_data[2]" is converted into an equivalent circuit using register "tmp_data[2]~_emulated" and latch "tmp_data[2]~9" File: C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v Line: 65
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1533 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 1483 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Sun Dec 27 17:05:14 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg.


