// Seed: 2732794125
module module_0 (
    output uwire id_0
);
  wire  id_2;
  logic id_3;
  ;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6
);
  assign id_0 = id_1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd52,
    parameter id_6 = 32'd57,
    parameter id_9 = 32'd3
) (
    output supply0 id_0,
    output wand id_1,
    input tri id_2,
    input uwire id_3,
    output uwire _id_4,
    input tri1 id_5,
    input supply0 _id_6,
    output supply0 id_7,
    output tri id_8,
    input supply0 _id_9[1 'h0 : id_6],
    output wire id_10,
    input wire id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (id_10);
  logic id_14;
  ;
  assign id_14 = id_2;
  wire id_15[id_9 : id_4];
endmodule
