\begin{figure*}
\centering
\small

\begin{boxedminipage}[c]{.95\textwidth}

\textbf{Processor/Memory Interface}

\inference
[Insert]
{}
{\iorn{$M_c$}{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}{\dt, \ch,
    \s, \dst, \wt, \dwt, \inp[i \coloneqq \{q\} \uplus \inp(i)],
    \outp}{i}{q}}
\vspace{.1in}
\inference
[Remove]
{\outp(i) = \mathit{rs} \uplus \{r\}}
{\ioln{$M_c$}{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp[i \coloneqq \mathit{rs}]}{i}{r}}
\vspace{.1in}
\inference[SpecLoad]
{\inp(c) = \{(\spc\ld, t, a)\} \uplus \rs & \s(c,a) \geq S}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}
{
\dt, \ch, \s, \dst, \wt, \dwt, \inp[c \coloneqq \rs],\\
\outp[c \coloneqq \outp(c) \uplus \{(\spc\ld, t, \dt(c, a))\}]
}}
\vspace{.1in}
\inference[Load]
{\inp(c) = \{(\ld, a)\} \uplus \rs & \s(c,a) \geq S}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}
{\dt, \ch, \s, \dst, \wt, \dwt, \inp[c \coloneqq \rs], \\
\outp[c \coloneqq \outp(c) \uplus \{(\ld, \dt(c, a))\}]}}
\vspace{.1in}
\inference[Store]
{\inp(c) = \{(\st, a, v)\} \uplus \rs & \s(c,a) \geq M}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}
{\dt[(c, a) \coloneqq v], \ch, \s, \dst, \wt, \dwt, \inp[c \coloneqq \rs],
  \\
\outp[c \coloneqq \outp(c) \uplus \{(\st)\}]}}

\textbf{Child Upgrade}

\inference[ChildSendReq]
{\parent(c,p) & \s(c,a) < x & \wt(c,a) = \epsilon}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \\ \dwt, \inp, \outp}
{\dt, \ch[ (c, p, \req) \coloneqq (a, \s(c, a), x) \uplus \ch(c,p,\req)], \s, \dst,\\
\wt[(c,a)\coloneqq x], \dwt, \inp, \outp}}
\vspace{.1in}
\inference[ParentRecvReq]
{\parent(c,p) & \ch(c, p, \req) = \{(a, y, x)\} \uplus \rs & \s(p, a) \geq x
\\ \compat(p, c, x, a) & \dwt(p,c,a) = \epsilon & \dst(p,c,a) \le y}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst,\\ \wt, \dwt, \inp, \outp}
{\dt, \ch[(c,p,\req) \coloneqq \rs][(p, c) \coloneqq (\resp, (a, \dst(p,c,a), x,\\ \;\;\;\;
\ite{\dst(p,c,a) = I}{\dt(p,a)}{\_})) \coloncolon \ch(p,c)], \\ \s, \dst[(p,c, a)\coloneqq x],
\wt, \dwt, \inp, \outp}}
\vspace{.1in}
\inference[ChildRecvRsp]
{\parent(c,p) & \ch(p, c) = \rs \coloncolon (\resp, (a, y, x, v))}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \\ \dwt, \inp, \outp}
{\dt[(c,a) \coloneqq \ite{y = I}{v}{\dt(c,a)}], \ch[(p,c) \coloneqq \rs], \s[(c,a) \coloneqq x], \dst,\\
\wt[(c,a)\coloneqq \ite{\wt(c,a) \le x}{\epsilon}{\wt(c,a)}], \dwt, \inp, \outp}}

\textbf{Parent Downgrade}

\inference[ParentSendReq]
{\parent(c,p) & \dst(p,c,a) > x & \dwt(p,c,a) = \epsilon}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \\ \dwt, \inp, \outp}
{\dt, \ch[(p, c)\coloneqq (\req, (a, \dst(p, c, a), x)) \coloncolon \ch(p,c)], \s, \dst,\\
\wt, \dwt[(p, c,a)\coloneqq x], \inp, \outp}}
\vspace{.1in}
\inference[ChildRecvReq]
{\parent(c,p) & \ch(p, c) = \rs \coloncolon (\req, (a, y, x)) & (\forall i. \; \parent(i, c) \Rightarrow \dst(c, i, a) \le x)
& \s(c,a) > x}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst,\\ \wt, \dwt, \inp, \outp}
{\dt, \ch[(p,c) \coloneqq \rs][(c, p,\resp) \coloneqq (a, \s(c,a), x,\\ \;\;\;\;
\ite{\dst(c,a) = M}{\dt(c,a)}{\_}) \uplus \ch(c,p,\resp)], \\ \s[(c,a)\coloneqq x], \dst,
\wt, \dwt, \inp, \outp}}
\vspace{.1in}
\inference[ParentRecvRsp]
{\parent(c,p) & \ch(c,p,\resp) = \{(a, y, x, v)\} \uplus \rs & \dst(p,c,a) = y}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \\ \dwt, \inp, \outp}
{\dt[(p,a) \coloneqq \ite{y = M}{v}{\dt(p,a)}], \ch[(c,p,\resp) \coloneqq \rs], \s, \dst[(p,c,a) \coloneqq x],\\
\wt, \dwt[(p,c,a)\coloneqq \ite{\dwt(p,c,a) \ge x}{\epsilon}{\dwt(p,c,a)}], \inp, \outp}}

\textbf{Voluntary downgrade for replacement}

\inference[VolResp]
{\parent(c,p) & (\forall i. \; \parent(i, c) \Rightarrow \dst(c, i, a) \le x)
& \s(c,a) > x}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst,\\ \wt, \dwt, \inp, \outp}
{\dt, \ch[(c, p,\resp) \coloneqq (a, \s(c,a), x,\\ \;\;\;\;
\ite{\s(c,a) = M}{\dt(c,a)}{\_}) \uplus \ch(c,p,\resp)], \\ \s[(c,a)\coloneqq x], \dst,
\wt, \dwt, \inp, \outp}}

\textbf{Dropping request because of voluntary downgrade}

\inference[DropReq]
{\parent(c,p) & \ch(p, c) = \rs \coloncolon (\req, (a, y, x)) & 
 \s(c,a) \le x}
{\ioxe{$M_c$}
{\dt, \ch, \s, \dst, \wt, \dwt, \inp, \outp}
{\dt, \ch[(p,c) \coloneqq \rs], \s, \dst,
\wt, \dwt, \inp, \outp}}
\end{boxedminipage}

\caption{LTS for cache-coherent shared-memory system}
\label{cache}
\end{figure*}
