/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [6:0] _02_;
  reg [18:0] _03_;
  wire [11:0] _04_;
  reg [12:0] _05_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  reg [23:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  reg [27:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_19z[6] & celloutsig_0_5z[1]);
  assign celloutsig_0_31z = ~(celloutsig_0_14z[1] & celloutsig_0_30z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[0] | _00_) & celloutsig_0_7z);
  assign celloutsig_0_0z = in_data[24] ^ in_data[80];
  assign celloutsig_1_19z = celloutsig_1_6z[1] ^ celloutsig_1_16z[0];
  assign celloutsig_0_32z = celloutsig_0_26z + { celloutsig_0_1z[5:4], celloutsig_0_9z };
  assign celloutsig_1_5z = { in_data[165:163], celloutsig_1_4z } + { in_data[172:170], celloutsig_1_4z };
  assign celloutsig_0_10z = { _01_[6], _00_, _01_[4:0] } + { _01_[2:0], _02_[3], celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[83:63] + { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 19'h00000;
    else _03_ <= { celloutsig_0_36z[4:3], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z };
  reg [11:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 12'h000;
    else _16_ <= in_data[91:80];
  assign { _04_[11:9], _01_[6], _00_, _01_[4:0], _02_[3], _04_[0] } = _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 13'h0000;
    else _05_ <= { celloutsig_0_12z[12:9], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[181:167] === in_data[178:164];
  assign celloutsig_1_9z = { celloutsig_1_7z[16:9], celloutsig_1_4z } === celloutsig_1_7z[18:10];
  assign celloutsig_1_18z = ! { celloutsig_1_10z[9:1], celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_30z = ! in_data[79:68];
  assign celloutsig_1_15z = celloutsig_1_13z[6] & ~(celloutsig_1_0z);
  assign celloutsig_0_62z = { celloutsig_0_26z[4], celloutsig_0_37z, celloutsig_0_33z } * { celloutsig_0_18z[1:0], celloutsig_0_45z };
  assign celloutsig_1_3z = { in_data[96], celloutsig_1_1z } * { celloutsig_1_1z[0], celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[142:140] * celloutsig_1_1z[5:3];
  assign celloutsig_0_12z = { celloutsig_0_1z[8:1], celloutsig_0_10z } * { celloutsig_0_2z[10:8], _04_[11:9], _01_[6], _00_, _01_[4:0], _02_[3], _04_[0] };
  assign celloutsig_0_26z = celloutsig_0_23z[14:10] * celloutsig_0_5z[5:1];
  assign celloutsig_0_43z = in_data[7] ? { celloutsig_0_5z[7:1], celloutsig_0_37z } : celloutsig_0_21z[11:4];
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_5z[7:5] : _01_[4:2];
  assign celloutsig_0_15z = in_data[74] ? celloutsig_0_4z[9:2] : { celloutsig_0_14z[6:2], celloutsig_0_9z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:0] != { _04_[9], _01_[6], _00_, _01_[4:0], _02_[3] };
  assign celloutsig_0_24z = _05_[7:3] != in_data[68:64];
  assign celloutsig_0_3z = - celloutsig_0_1z[5:0];
  assign celloutsig_0_61z = - celloutsig_0_60z[9:3];
  assign celloutsig_0_21z = - { celloutsig_0_12z[1:0], celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[191:189] !== celloutsig_1_1z[2:0];
  assign celloutsig_1_4z = | celloutsig_1_3z;
  assign celloutsig_0_4z = { celloutsig_0_3z[5], celloutsig_0_1z } >> in_data[50:41];
  assign celloutsig_0_14z = { _04_[9], _01_[6], _00_, _01_[4:2], celloutsig_0_11z } >> { celloutsig_0_12z[5:0], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[33:21] >> { celloutsig_0_1z[3:0], celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_14z[5], celloutsig_0_26z } <<< { celloutsig_0_34z[8:4], celloutsig_0_31z };
  assign celloutsig_1_10z = { in_data[122:112], celloutsig_1_5z, celloutsig_1_9z } <<< celloutsig_1_7z[16:1];
  assign celloutsig_1_16z = celloutsig_1_10z[5:1] <<< { celloutsig_1_7z[21:20], celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[23:16], celloutsig_0_0z } <<< { in_data[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_12z[9:7] <<< { in_data[93:92], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_2z[8:2], celloutsig_0_0z } <<< { celloutsig_0_10z[4:3], celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_19z[7:2], celloutsig_0_4z } <<< { in_data[26:23], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_16z[9:1], celloutsig_0_28z } ^ { _04_[10:9], celloutsig_0_32z, celloutsig_0_17z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:3], celloutsig_0_3z } ^ in_data[84:77];
  assign celloutsig_0_60z = celloutsig_0_2z[12:3] ^ { celloutsig_0_12z[1], celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[130:123] ^ in_data[138:131];
  assign celloutsig_1_13z = celloutsig_1_1z[7:1] ^ { celloutsig_1_3z[8:3], celloutsig_1_4z };
  assign celloutsig_0_18z = celloutsig_0_16z[9:7] ^ celloutsig_0_14z[6:4];
  assign celloutsig_0_19z = { in_data[25:21], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z } ^ { celloutsig_0_10z[2:0], celloutsig_0_12z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 28'h0000000;
    else if (clkin_data[160]) celloutsig_1_7z = { celloutsig_1_1z[4:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 24'h000000;
    else if (!clkin_data[128]) celloutsig_0_29z = { in_data[32:18], celloutsig_0_1z };
  assign celloutsig_0_33z = ~((celloutsig_0_15z[7] & celloutsig_0_29z[22]) | (celloutsig_0_2z[4] & celloutsig_0_15z[5]));
  assign celloutsig_0_37z = ~((celloutsig_0_36z[0] & celloutsig_0_20z[2]) | (celloutsig_0_29z[1] & celloutsig_0_26z[3]));
  assign celloutsig_0_45z = ~((celloutsig_0_43z[2] & celloutsig_0_7z) | (celloutsig_0_36z[1] & _03_[2]));
  assign _01_[5] = _00_;
  assign { _02_[6:4], _02_[2:0] } = { _01_[2:0], celloutsig_0_9z };
  assign _04_[8:1] = { _01_[6], _00_, _01_[4:0], _02_[3] };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
