Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug 18 04:03:18 2022
| Host         : SP-AS515-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EnclosureNanoProcessor_timing_summary_routed.rpt -pb EnclosureNanoProcessor_timing_summary_routed.pb -rpx EnclosureNanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : EnclosureNanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 130 register/latch pins with no clock driven by root clock pin: NanoProcessor_0/Slow_Clk_0/Clk_out_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Slow_Clk0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 442 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.408        0.000                      0                  218        0.104        0.000                      0                  218        4.500        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.408        0.000                      0                  218        0.104        0.000                      0                  218        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.188%)  route 3.273ns (79.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.043     9.189    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.445    14.786    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    NanoProcessor_0/Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.188%)  route 3.273ns (79.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.043     9.189    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.445    14.786    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    NanoProcessor_0/Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.188%)  route 3.273ns (79.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.043     9.189    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.445    14.786    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    NanoProcessor_0/Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.828ns (20.188%)  route 3.273ns (79.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.043     9.189    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.445    14.786    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    NanoProcessor_0/Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.056%)  route 3.104ns (78.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.020    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436    14.777    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    NanoProcessor_0/Slow_Clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.056%)  route 3.104ns (78.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.020    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436    14.777    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    NanoProcessor_0/Slow_Clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.056%)  route 3.104ns (78.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.566     5.087    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.981     6.524    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.648 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.462     7.110    NanoProcessor_0/Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  NanoProcessor_0/Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.788     8.022    NanoProcessor_0/Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.146 r  NanoProcessor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.020    NanoProcessor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436    14.777    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    NanoProcessor_0/Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.616%)  route 3.188ns (79.384%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.563     5.084    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Slow_Clk0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Slow_Clk0/count_reg[6]/Q
                         net (fo=2, routed)           0.823     6.364    Slow_Clk0/count[6]
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  Slow_Clk0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.585     7.073    Slow_Clk0/count[31]_i_7__0_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.197 f  Slow_Clk0/count[31]_i_3__0/O
                         net (fo=3, routed)           0.972     8.168    Slow_Clk0/count[31]_i_3__0_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.292 r  Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.808     9.101    Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.438    14.779    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[29]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    Slow_Clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.616%)  route 3.188ns (79.384%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.563     5.084    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Slow_Clk0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Slow_Clk0/count_reg[6]/Q
                         net (fo=2, routed)           0.823     6.364    Slow_Clk0/count[6]
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  Slow_Clk0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.585     7.073    Slow_Clk0/count[31]_i_7__0_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.197 f  Slow_Clk0/count[31]_i_3__0/O
                         net (fo=3, routed)           0.972     8.168    Slow_Clk0/count[31]_i_3__0_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.292 r  Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.808     9.101    Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.438    14.779    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[30]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    Slow_Clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Slow_Clk0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.616%)  route 3.188ns (79.384%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.563     5.084    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  Slow_Clk0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Slow_Clk0/count_reg[6]/Q
                         net (fo=2, routed)           0.823     6.364    Slow_Clk0/count[6]
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  Slow_Clk0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.585     7.073    Slow_Clk0/count[31]_i_7__0_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.197 f  Slow_Clk0/count[31]_i_3__0/O
                         net (fo=3, routed)           0.972     8.168    Slow_Clk0/count[31]_i_3__0_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.292 r  Slow_Clk0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.808     9.101    Slow_Clk0/count[31]_i_1__0_n_0
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.438    14.779    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  Slow_Clk0/count_reg[31]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    Slow_Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.447    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  NanoProcessor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    NanoProcessor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  NanoProcessor_0/Slow_Clk_0/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.923    NanoProcessor_0/Slow_Clk_0/data0[29]
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.830     1.958    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    NanoProcessor_0/Slow_Clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.447    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  NanoProcessor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    NanoProcessor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  NanoProcessor_0/Slow_Clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.934    NanoProcessor_0/Slow_Clk_0/data0[31]
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.830     1.958    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    NanoProcessor_0/Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.447    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  NanoProcessor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    NanoProcessor_0/Slow_Clk_0/count[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  NanoProcessor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    NanoProcessor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  NanoProcessor_0/Slow_Clk_0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.959    NanoProcessor_0/Slow_Clk_0/data0[30]
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.830     1.958    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    NanoProcessor_0/Slow_Clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Slow_Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Slow_Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.771    Slow_Clk0/count[0]
    SLICE_X44Y11         LUT1 (Prop_lut1_I0_O)        0.042     1.813 r  Slow_Clk0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    Slow_Clk0/count_0[0]
    SLICE_X44Y11         FDRE                                         r  Slow_Clk0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     1.959    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  Slow_Clk0/count_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clk0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.559     1.442    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  Slow_Clk0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clk0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.703    Slow_Clk0/count[24]
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Slow_Clk0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.811    Slow_Clk0/count0_carry__4_n_4
    SLICE_X45Y16         FDRE                                         r  Slow_Clk0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.827     1.954    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  Slow_Clk0/count_reg[24]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.562     1.445    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y11         FDRE                                         r  Slow_Clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clk0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    Slow_Clk0/count[4]
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  Slow_Clk0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    Slow_Clk0/count0_carry_n_4
    SLICE_X45Y11         FDRE                                         r  Slow_Clk0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     1.959    Slow_Clk0/Clk_IBUF_BUFG
    SLICE_X45Y11         FDRE                                         r  Slow_Clk0/count_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y11         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clk0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.563     1.446    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  NanoProcessor_0/Slow_Clk_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    NanoProcessor_0/Slow_Clk_0/count[12]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  NanoProcessor_0/Slow_Clk_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    NanoProcessor_0/Slow_Clk_0/data0[12]
    SLICE_X37Y45         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     1.959    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    NanoProcessor_0/Slow_Clk_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.563     1.446    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  NanoProcessor_0/Slow_Clk_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    NanoProcessor_0/Slow_Clk_0/count[16]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  NanoProcessor_0/Slow_Clk_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    NanoProcessor_0/Slow_Clk_0/data0[16]
    SLICE_X37Y46         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     1.959    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    NanoProcessor_0/Slow_Clk_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.447    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  NanoProcessor_0/Slow_Clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    NanoProcessor_0/Slow_Clk_0/count[20]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  NanoProcessor_0/Slow_Clk_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.816    NanoProcessor_0/Slow_Clk_0/data0[20]
    SLICE_X37Y47         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.833     1.960    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[20]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    NanoProcessor_0/Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 NanoProcessor_0/Slow_Clk_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoProcessor_0/Slow_Clk_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.447    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  NanoProcessor_0/Slow_Clk_0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    NanoProcessor_0/Slow_Clk_0/count[24]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  NanoProcessor_0/Slow_Clk_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.816    NanoProcessor_0/Slow_Clk_0/data0[24]
    SLICE_X37Y48         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.833     1.960    NanoProcessor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  NanoProcessor_0/Slow_Clk_0/count_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    NanoProcessor_0/Slow_Clk_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y10   NanoProcessor_0/RAM_0/R0/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y7    NanoProcessor_0/RAM_0/R0/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y6    NanoProcessor_0/RAM_0/R0/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y6    NanoProcessor_0/RAM_0/R0/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y6    NanoProcessor_0/RAM_0/R0/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y6    NanoProcessor_0/RAM_0/R0/Q_reg[7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X50Y9    NanoProcessor_0/RAM_0/R0/Q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y7    NanoProcessor_0/RAM_0/R0/Q_reg[9]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X45Y6    NanoProcessor_0/RAM_0/R1/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y10   NanoProcessor_0/RAM_0/R0/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    NanoProcessor_0/RAM_0/R1/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    NanoProcessor_0/RAM_0/R1/Q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    NanoProcessor_0/RAM_0/R1/Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    NanoProcessor_0/RAM_0/R1/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    NanoProcessor_0/RAM_0/R12/Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    NanoProcessor_0/RAM_0/R13/Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    NanoProcessor_0/RAM_0/R13/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    NanoProcessor_0/RAM_0/R3/Q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    NanoProcessor_0/RAM_0/R3/Q_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    NanoProcessor_0/RAM_0/R0/Q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y3    NanoProcessor_0/RAM_0/R12/Q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    NanoProcessor_0/RAM_0/R13/Q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    NanoProcessor_0/RAM_0/R13/Q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    NanoProcessor_0/RAM_0/R13/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    NanoProcessor_0/RAM_0/R13/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    NanoProcessor_0/RAM_0/R13/Q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    NanoProcessor_0/RAM_0/R14/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    NanoProcessor_0/RAM_0/R7/Q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    NanoProcessor_0/RAM_0/R7/Q_reg[9]/C



