[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32279       tick       4813064       1979543       1921458       4813064 
      2  32279       tick       6745274       2875590       2849942       6745274 
      3  32279       tick       6748596       2878456       2859360       6748596 
      4  32279       tick       6749443       2876155       2852432       6749443 
      5  32279       tick       6749964       2879266       2856312       6749964 
      6  32279       tick       6769808       2880687       2861943       6769808 
      7  32279       tick       6762846       2882424       2865395       6762846 
      8  32279       tick       6744628       2877165       2858965       6744628 
      9  32279       tick       6746817       2878907       2859265       6746817 
     10  32279       tick       6746123       2877373       2857658       6746123 
     11  32279       tick       6758630       2879034       2857579       6758630 
     12  32279       tick       6725465       2870348       2839494       6725465 
     13  32279       tick       6739164       2871859       2846359       6739164 
     14  32279       tick       6725530       2871580       2846161       6725530 
     15  32279       tick       6490594       2773745       2738536       6490594 
     16  32279       tick       6688033       2856381       2832202       6688033 
     17  32279       tick       6910095       2951432       2916854       6910095 
     18  32279       tick       6712212       2867157       2840326       6712212 
     19  32279       exit       1691666        721094        715176       1691666 
