ieee clock synchron dual slave clock slave kyeong soo kim member ieee abstract letter chin chen propos ieee clock synchron method base dual slave clock claim multipl unknown paramet clock offset clock skew master slave delay estim time transfer equat usual comment investig chin dual clock scheme detail model master dual slave clock formul multi paramet estim invalid affirm imposs distinguish delay clock offset slave dual slave clock term clock synchron clock offset clock skew path delay dual slave clock method propos overcom thelimit convent ieee clock synchron approach caus clock synchron error asymmet ric link exchang time messag author claim multipl unknown paramet clock synchron clock offset clock skew master slave delay estim simultan equat usual dual slave clock claim contrari well fact clock offset delay differenti messag dissemin investig issu formul multi paramet estim model master clock dual slave clock generat common signal term ideal global refer time simplic consid continu clock model ignor clock jitter model case master clock dual slave clock frequenc master clock common clock drive dual slave clock phase differ master clock dual slave clock clock clock fig respect ideal refer clock model describ slave clock term master clock kim depart electr electron engin jiaotong liverpool univers suzhou jiangsu provinc china mail slave clock clock fig illustr ratio phase differ ideal refer clock dual slave clock simultan note slave normal clock skew unknown paramet master clock true valu unknown control ratio set frequenc ratio slave clock dual clock generat describ clock time fig illustr consid equat describ relationship time slave clock sync messag receiv master slave delay common offset slave clock random jitter slave clock period nois compon repres clock jitter general express time instant time relationship master slave clock chin chen argu singl signal drive clock fig offset respect master clock case general condit slave clock common offset respect master clock discuss number paramet left hand side reduc hand side unknown slave paramet estim equat valid valu slave verifi chin formul multi paramet estim invalid note case slave clock reset time time slave clock meet condit ignor random nois compon simplic case equat rewritten origin equat manipul separ delay clock offset vice versa invalid maximum likelihood estim note practic applic clock synchroniza tion wireless sensor network wsns best equat estim clock skew clock offset assum neglig suggest refer chin chen ieee clock synchron dual slave clock slave ieee commun lett jun chaudhari serpedin clock synchron wireless sensor network ieee signal process mag general offset slave clock master clock 