$date
	Sat Oct 14 14:30:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_switch $end
$var wire 1 ! GND $end
$var wire 1 " PWR $end
$var wire 1 # in $end
$var wire 1 $ out $end
$upscope $end
$scope module not_tb $end
$var wire 1 % out $end
$var reg 1 & in1 $end
$var reg 1 ' in2 $end
$var integer 32 ( t_value [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 (
0'
0&
z%
x$
z#
1"
0!
$end
#1
b10 (
1'
#2
b11 (
0'
z%
1&
#3
b100 (
1'
