# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/seg_decoder.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/top.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/six_seg_display.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/led_blinker.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/display_mux.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/clock_core.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/mode_switcher.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/bcd_counter.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/clk_divider.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/csrc/main.cpp /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/build/auto_bind.cpp /home/craics/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/craics/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/build/top"
T      3350    71939  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop.cpp"
T      2964    71884  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop.h"
T      2517    72043  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop.mk"
T       306    57673  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    51580  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop__Syms.cpp"
T       921    52113  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop__Syms.h"
T      1921    71963  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root.h"
T      1297    72040  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    72001  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15375    72041  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6941    72039  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    71984  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1335    72044  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop__ver.d"
T         0        0  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop__verFiles.dat"
T      1642    72042  1754204021   249100184  1754204021   249100184 "./build/obj_dir/Vtop_classes.mk"
S       910    72074  1754193023   957055916  1754193023   957055916 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/bcd_counter.v"
S       441    72073  1754193442   647553676  1754193442   647553676 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/clk_divider.v"
S      1525    71980  1754195381   430758333  1754195381   430758333 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/clock_core.v"
S       501    72154  1754202761   804734884  1754202761   804734884 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/display_mux.v"
S       501    72077  1754193023   957055916  1754193023   957055916 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/led_blinker.v"
S       412    72150  1754202740   619676728  1754202740   619676728 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/mode_switcher.v"
S       545    72076  1754193023   957055916  1754193023   957055916 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/seg_decoder.v"
S       784    72080  1754194493   513069818  1754194493   513069818 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/six_seg_display.v"
S      2677    72075  1754202798   703253706  1754202798   703253706 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clock/vsrc/top.v"
S  20938328    79058  1745896707   477974460  1745896707   477974460 "/usr/local/bin/verilator_bin"
S      3275    79136  1745896707   807974467  1745896707   807974467 "/usr/local/share/verilator/include/verilated_std.sv"
