
================================================================================
Timing constraint: Autotimespec constraint for clock net CLK_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.124ns.
--------------------------------------------------------------------------------
Slack:                  -0.225 (requirement - (data path - clock path skew + uncertainty))
  Source:               RegWrite (FF)
  Destination:          RegWrite (FF)
  Requirement:          1.899
  Data Path Delay:      2.124 (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 1.899ns
  Clock Uncertainty:    0.000

  Maximum Data Path: RegWrite to RegWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.XQ      Tcko                  0.592   RegWrite_OBUF
                                                       RegWrite
    SLICE_X64Y22.F4      net (fanout=2)        0.640   RegWrite_OBUF
    SLICE_X64Y22.CLK     Tfck                  0.892   RegWrite_OBUF
                                                       RegWrite_mux000023
                                                       RegWrite
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.127 (requirement - (data path - clock path skew + uncertainty))
  Source:               Branch (FF)
  Destination:          Branch (FF)
  Requirement:          1.899
  Data Path Delay:      2.026 (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 1.899ns
  Clock Uncertainty:    0.000

  Maximum Data Path: Branch to Branch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y23.XQ      Tcko                  0.591   Branch_OBUF
                                                       Branch
    SLICE_X65Y23.F3      net (fanout=2)        0.598   Branch_OBUF
    SLICE_X65Y23.CLK     Tfck                  0.837   Branch_OBUF
                                                       Branch_mux0000
                                                       Branch
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.097 (requirement - (data path - clock path skew + uncertainty))
  Source:               MemRead (FF)
  Destination:          MemRead (FF)
  Requirement:          1.899
  Data Path Delay:      1.996 (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 1.899ns
  Clock Uncertainty:    0.000

  Maximum Data Path: MemRead to MemRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y18.XQ      Tcko                  0.592   MemtoReg_OBUF
                                                       MemRead
    SLICE_X64Y18.F1      net (fanout=3)        0.512   MemtoReg_OBUF
    SLICE_X64Y18.CLK     Tfck                  0.892   MemtoReg_OBUF
                                                       MemRead_mux0000
                                                       MemRead
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               ALUSrc (FF)
  Destination:          ALUSrc (FF)
  Requirement:          1.899
  Data Path Delay:      1.900 (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 1.899ns
  Clock Uncertainty:    0.000

  Maximum Data Path: ALUSrc to ALUSrc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y19.XQ      Tcko                  0.592   ALUSrc_OBUF
                                                       ALUSrc
    SLICE_X64Y19.F4      net (fanout=2)        0.416   ALUSrc_OBUF
    SLICE_X64Y19.CLK     Tfck                  0.892   ALUSrc_OBUF
                                                       ALUSrc_mux00001
                                                       ALUSrc
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               MemWrite (FF)
  Destination:          MemWrite (FF)
  Requirement:          1.899
  Data Path Delay:      1.900 (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 1.899ns
  Clock Uncertainty:    0.000

  Maximum Data Path: MemWrite to MemWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y23.XQ      Tcko                  0.592   MemWrite_OBUF
                                                       MemWrite
    SLICE_X64Y23.F4      net (fanout=2)        0.416   MemWrite_OBUF
    SLICE_X64Y23.CLK     Tfck                  0.892   MemWrite_OBUF
                                                       MemWrite_mux0000
                                                       MemWrite
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


1 constraint not met.



