// Seed: 1533769461
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1
);
  type_3(
      id_0, id_0
  );
  assign id_1 = id_0;
endmodule
