
103C8T6_Reciever_Ver_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fc0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080030cc  080030cc  000040cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031b8  080031b8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080031b8  080031b8  000041b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031c0  080031c0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031c0  080031c0  000041c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031c4  080031c4  000041c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080031c8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08003224  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003224  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000080c8  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000161e  00000000  00000000  0000d14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0000e770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000653  00000000  00000000  0000efb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017069  00000000  00000000  0000f603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000956c  00000000  00000000  0002666c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083dd0  00000000  00000000  0002fbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b39a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002648  00000000  00000000  000b39ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000b6034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080030b4 	.word	0x080030b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080030b4 	.word	0x080030b4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <UART1_Print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* USER CODE BEGIN 0 */

static void UART1_Print(const char *s) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000164:	6878      	ldr	r0, [r7, #4]
 8000166:	f7ff fff1 	bl	800014c <strlen>
 800016a:	4603      	mov	r3, r0
 800016c:	b29a      	uxth	r2, r3
 800016e:	f04f 33ff 	mov.w	r3, #4294967295
 8000172:	6879      	ldr	r1, [r7, #4]
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <UART1_Print+0x28>)
 8000176:	f002 f918 	bl	80023aa <HAL_UART_Transmit>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	200000d0 	.word	0x200000d0

08000188 <nrf_read_reg>:

/* ============================================
 SPI helpers
 ============================================ */
static uint8_t nrf_read_reg(uint8_t reg) {
 8000188:	b580      	push	{r7, lr}
 800018a:	b084      	sub	sp, #16
 800018c:	af00      	add	r7, sp, #0
 800018e:	4603      	mov	r3, r0
 8000190:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = CMD_R_REGISTER | (reg & 0x1F);
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	f003 031f 	and.w	r3, r3, #31
 8000198:	b2db      	uxtb	r3, r3
 800019a:	73fb      	strb	r3, [r7, #15]
	uint8_t val = 0xFF;
 800019c:	23ff      	movs	r3, #255	@ 0xff
 800019e:	73bb      	strb	r3, [r7, #14]

	CSN_LOW();
 80001a0:	2200      	movs	r2, #0
 80001a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001a6:	480f      	ldr	r0, [pc, #60]	@ (80001e4 <nrf_read_reg+0x5c>)
 80001a8:	f000 fef2 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80001ac:	f107 010f 	add.w	r1, r7, #15
 80001b0:	f04f 33ff 	mov.w	r3, #4294967295
 80001b4:	2201      	movs	r2, #1
 80001b6:	480c      	ldr	r0, [pc, #48]	@ (80001e8 <nrf_read_reg+0x60>)
 80001b8:	f001 fb96 	bl	80018e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &val, 1, HAL_MAX_DELAY);
 80001bc:	f107 010e 	add.w	r1, r7, #14
 80001c0:	f04f 33ff 	mov.w	r3, #4294967295
 80001c4:	2201      	movs	r2, #1
 80001c6:	4808      	ldr	r0, [pc, #32]	@ (80001e8 <nrf_read_reg+0x60>)
 80001c8:	f001 fcd2 	bl	8001b70 <HAL_SPI_Receive>
	CSN_HIGH();
 80001cc:	2201      	movs	r2, #1
 80001ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001d2:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <nrf_read_reg+0x5c>)
 80001d4:	f000 fedc 	bl	8000f90 <HAL_GPIO_WritePin>

	return val;
 80001d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80001da:	4618      	mov	r0, r3
 80001dc:	3710      	adds	r7, #16
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010c00 	.word	0x40010c00
 80001e8:	20000078 	.word	0x20000078

080001ec <nrf_write_reg>:

static void nrf_write_reg(uint8_t reg, uint8_t val) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b084      	sub	sp, #16
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	460a      	mov	r2, r1
 80001f6:	71fb      	strb	r3, [r7, #7]
 80001f8:	4613      	mov	r3, r2
 80001fa:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { CMD_W_REGISTER | (reg & 0x1F), val };
 80001fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000200:	f003 031f 	and.w	r3, r3, #31
 8000204:	b25b      	sxtb	r3, r3
 8000206:	f043 0320 	orr.w	r3, r3, #32
 800020a:	b25b      	sxtb	r3, r3
 800020c:	b2db      	uxtb	r3, r3
 800020e:	733b      	strb	r3, [r7, #12]
 8000210:	79bb      	ldrb	r3, [r7, #6]
 8000212:	737b      	strb	r3, [r7, #13]

	CSN_LOW();
 8000214:	2200      	movs	r2, #0
 8000216:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800021a:	480a      	ldr	r0, [pc, #40]	@ (8000244 <nrf_write_reg+0x58>)
 800021c:	f000 feb8 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8000220:	f107 010c 	add.w	r1, r7, #12
 8000224:	f04f 33ff 	mov.w	r3, #4294967295
 8000228:	2202      	movs	r2, #2
 800022a:	4807      	ldr	r0, [pc, #28]	@ (8000248 <nrf_write_reg+0x5c>)
 800022c:	f001 fb5c 	bl	80018e8 <HAL_SPI_Transmit>
	CSN_HIGH();
 8000230:	2201      	movs	r2, #1
 8000232:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000236:	4803      	ldr	r0, [pc, #12]	@ (8000244 <nrf_write_reg+0x58>)
 8000238:	f000 feaa 	bl	8000f90 <HAL_GPIO_WritePin>
}
 800023c:	bf00      	nop
 800023e:	3710      	adds	r7, #16
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40010c00 	.word	0x40010c00
 8000248:	20000078 	.word	0x20000078

0800024c <nrf_write_addr>:

static void nrf_write_addr(uint8_t reg, const uint8_t *addr) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	4603      	mov	r3, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = CMD_W_REGISTER | (reg & 0x1F);
 8000258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025c:	f003 031f 	and.w	r3, r3, #31
 8000260:	b25b      	sxtb	r3, r3
 8000262:	f043 0320 	orr.w	r3, r3, #32
 8000266:	b25b      	sxtb	r3, r3
 8000268:	b2db      	uxtb	r3, r3
 800026a:	73fb      	strb	r3, [r7, #15]

	CSN_LOW();
 800026c:	2200      	movs	r2, #0
 800026e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000272:	480e      	ldr	r0, [pc, #56]	@ (80002ac <nrf_write_addr+0x60>)
 8000274:	f000 fe8c 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000278:	f107 010f 	add.w	r1, r7, #15
 800027c:	f04f 33ff 	mov.w	r3, #4294967295
 8000280:	2201      	movs	r2, #1
 8000282:	480b      	ldr	r0, [pc, #44]	@ (80002b0 <nrf_write_addr+0x64>)
 8000284:	f001 fb30 	bl	80018e8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) addr, 5, HAL_MAX_DELAY);
 8000288:	f04f 33ff 	mov.w	r3, #4294967295
 800028c:	2205      	movs	r2, #5
 800028e:	6839      	ldr	r1, [r7, #0]
 8000290:	4807      	ldr	r0, [pc, #28]	@ (80002b0 <nrf_write_addr+0x64>)
 8000292:	f001 fb29 	bl	80018e8 <HAL_SPI_Transmit>
	CSN_HIGH();
 8000296:	2201      	movs	r2, #1
 8000298:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800029c:	4803      	ldr	r0, [pc, #12]	@ (80002ac <nrf_write_addr+0x60>)
 800029e:	f000 fe77 	bl	8000f90 <HAL_GPIO_WritePin>
}
 80002a2:	bf00      	nop
 80002a4:	3710      	adds	r7, #16
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40010c00 	.word	0x40010c00
 80002b0:	20000078 	.word	0x20000078

080002b4 <nrf_activate>:

/* ============================================
 ENABLE DYNAMIC PAYLOAD (required for DPL)
 ============================================ */
static void nrf_activate(void) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = { 0x50, 0x73 };
 80002ba:	f247 3350 	movw	r3, #29520	@ 0x7350
 80002be:	80bb      	strh	r3, [r7, #4]

	CSN_LOW();
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002c6:	480a      	ldr	r0, [pc, #40]	@ (80002f0 <nrf_activate+0x3c>)
 80002c8:	f000 fe62 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, cmd, 2, HAL_MAX_DELAY);
 80002cc:	1d39      	adds	r1, r7, #4
 80002ce:	f04f 33ff 	mov.w	r3, #4294967295
 80002d2:	2202      	movs	r2, #2
 80002d4:	4807      	ldr	r0, [pc, #28]	@ (80002f4 <nrf_activate+0x40>)
 80002d6:	f001 fb07 	bl	80018e8 <HAL_SPI_Transmit>
	CSN_HIGH();
 80002da:	2201      	movs	r2, #1
 80002dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002e0:	4803      	ldr	r0, [pc, #12]	@ (80002f0 <nrf_activate+0x3c>)
 80002e2:	f000 fe55 	bl	8000f90 <HAL_GPIO_WritePin>
}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40010c00 	.word	0x40010c00
 80002f4:	20000078 	.word	0x20000078

080002f8 <nrf_init_rx>:

/* ============================================
 Initialize nRF24 in RX mode
 ============================================ */
static void nrf_init_rx(void) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
	CE_LOW();
 80002fe:	2200      	movs	r2, #0
 8000300:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000304:	482a      	ldr	r0, [pc, #168]	@ (80003b0 <nrf_init_rx+0xb8>)
 8000306:	f000 fe43 	bl	8000f90 <HAL_GPIO_WritePin>
	CSN_HIGH();
 800030a:	2201      	movs	r2, #1
 800030c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000310:	4827      	ldr	r0, [pc, #156]	@ (80003b0 <nrf_init_rx+0xb8>)
 8000312:	f000 fe3d 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000316:	2005      	movs	r0, #5
 8000318:	f000 fbae 	bl	8000a78 <HAL_Delay>

	uint8_t addr[5] = { 'R', 'X', 'A', 'A', 'A' };
 800031c:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <nrf_init_rx+0xbc>)
 800031e:	463b      	mov	r3, r7
 8000320:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000324:	6018      	str	r0, [r3, #0]
 8000326:	3304      	adds	r3, #4
 8000328:	7019      	strb	r1, [r3, #0]

	/* Set addresses */
	nrf_write_addr(REG_RX_ADDR_P0, addr);
 800032a:	463b      	mov	r3, r7
 800032c:	4619      	mov	r1, r3
 800032e:	200a      	movs	r0, #10
 8000330:	f7ff ff8c 	bl	800024c <nrf_write_addr>
	nrf_write_addr(REG_TX_ADDR, addr);
 8000334:	463b      	mov	r3, r7
 8000336:	4619      	mov	r1, r3
 8000338:	2010      	movs	r0, #16
 800033a:	f7ff ff87 	bl	800024c <nrf_write_addr>

	/* RF settings */
	nrf_write_reg(REG_RF_CH, 40);      // same as TX
 800033e:	2128      	movs	r1, #40	@ 0x28
 8000340:	2005      	movs	r0, #5
 8000342:	f7ff ff53 	bl	80001ec <nrf_write_reg>
	nrf_write_reg(REG_RF_SETUP, 0x06); // 1 Mbps, 0 dBm
 8000346:	2106      	movs	r1, #6
 8000348:	2006      	movs	r0, #6
 800034a:	f7ff ff4f 	bl	80001ec <nrf_write_reg>

	/* Enable auto-ack + pipe 0 */
	nrf_write_reg(REG_EN_AA, 0x01);
 800034e:	2101      	movs	r1, #1
 8000350:	2001      	movs	r0, #1
 8000352:	f7ff ff4b 	bl	80001ec <nrf_write_reg>
	nrf_write_reg(REG_EN_RXADDR, 0x01);
 8000356:	2101      	movs	r1, #1
 8000358:	2002      	movs	r0, #2
 800035a:	f7ff ff47 	bl	80001ec <nrf_write_reg>

	/* Set address width = 5 bytes */
	nrf_write_reg(REG_SETUP_AW, 0x03);
 800035e:	2103      	movs	r1, #3
 8000360:	2003      	movs	r0, #3
 8000362:	f7ff ff43 	bl	80001ec <nrf_write_reg>

	/* --- Enable Dynamic Payload --- */
	nrf_activate();                         // required for clones
 8000366:	f7ff ffa5 	bl	80002b4 <nrf_activate>
	nrf_write_reg(REG_FEATURE, 0x04);       // EN_DPL
 800036a:	2104      	movs	r1, #4
 800036c:	201d      	movs	r0, #29
 800036e:	f7ff ff3d 	bl	80001ec <nrf_write_reg>
	nrf_write_reg(REG_DYNPD, 0x01);         // dynamic payload pipe 0
 8000372:	2101      	movs	r1, #1
 8000374:	201c      	movs	r0, #28
 8000376:	f7ff ff39 	bl	80001ec <nrf_write_reg>

	/* CONFIG -> RX mode */
	nrf_write_reg(REG_CONFIG, 0x0F);        // PWR_UP + PRIM_RX + CRC
 800037a:	210f      	movs	r1, #15
 800037c:	2000      	movs	r0, #0
 800037e:	f7ff ff35 	bl	80001ec <nrf_write_reg>
	HAL_Delay(5);
 8000382:	2005      	movs	r0, #5
 8000384:	f000 fb78 	bl	8000a78 <HAL_Delay>

	/* Clear interrupts */
	nrf_write_reg(REG_STATUS, 0x70);
 8000388:	2170      	movs	r1, #112	@ 0x70
 800038a:	2007      	movs	r0, #7
 800038c:	f7ff ff2e 	bl	80001ec <nrf_write_reg>

	CE_HIGH();
 8000390:	2201      	movs	r2, #1
 8000392:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000396:	4806      	ldr	r0, [pc, #24]	@ (80003b0 <nrf_init_rx+0xb8>)
 8000398:	f000 fdfa 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800039c:	2005      	movs	r0, #5
 800039e:	f000 fb6b 	bl	8000a78 <HAL_Delay>

	UART1_Print("NRF24 RX READY (DPL ENABLED)\r\n");
 80003a2:	4805      	ldr	r0, [pc, #20]	@ (80003b8 <nrf_init_rx+0xc0>)
 80003a4:	f7ff feda 	bl	800015c <UART1_Print>
}
 80003a8:	bf00      	nop
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	40010c00 	.word	0x40010c00
 80003b4:	080030ec 	.word	0x080030ec
 80003b8:	080030cc 	.word	0x080030cc

080003bc <nrf_read_payload>:

/* ============================================
 Read RX Payload (dynamic)
 ============================================ */
static uint8_t nrf_read_payload(uint8_t *data) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	uint8_t cmd = CMD_R_RX_PAYLOAD;
 80003c4:	2361      	movs	r3, #97	@ 0x61
 80003c6:	73fb      	strb	r3, [r7, #15]

	CSN_LOW();
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003ce:	4810      	ldr	r0, [pc, #64]	@ (8000410 <nrf_read_payload+0x54>)
 80003d0:	f000 fdde 	bl	8000f90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80003d4:	f107 010f 	add.w	r1, r7, #15
 80003d8:	f04f 33ff 	mov.w	r3, #4294967295
 80003dc:	2201      	movs	r2, #1
 80003de:	480d      	ldr	r0, [pc, #52]	@ (8000414 <nrf_read_payload+0x58>)
 80003e0:	f001 fa82 	bl	80018e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, 32, HAL_MAX_DELAY);
 80003e4:	f04f 33ff 	mov.w	r3, #4294967295
 80003e8:	2220      	movs	r2, #32
 80003ea:	6879      	ldr	r1, [r7, #4]
 80003ec:	4809      	ldr	r0, [pc, #36]	@ (8000414 <nrf_read_payload+0x58>)
 80003ee:	f001 fbbf 	bl	8001b70 <HAL_SPI_Receive>
	CSN_HIGH();
 80003f2:	2201      	movs	r2, #1
 80003f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003f8:	4805      	ldr	r0, [pc, #20]	@ (8000410 <nrf_read_payload+0x54>)
 80003fa:	f000 fdc9 	bl	8000f90 <HAL_GPIO_WritePin>

	nrf_write_reg(REG_STATUS, 0x40); // Clear RX_DR
 80003fe:	2140      	movs	r1, #64	@ 0x40
 8000400:	2007      	movs	r0, #7
 8000402:	f7ff fef3 	bl	80001ec <nrf_write_reg>

	return 1;
 8000406:	2301      	movs	r3, #1
}
 8000408:	4618      	mov	r0, r3
 800040a:	3710      	adds	r7, #16
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40010c00 	.word	0x40010c00
 8000414:	20000078 	.word	0x20000078

08000418 <nrf_dump>:

/* ============================================
 Debug dump registers
 ============================================ */
static void nrf_dump(void) {
 8000418:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800041c:	b095      	sub	sp, #84	@ 0x54
 800041e:	af04      	add	r7, sp, #16
	char msg[64];

	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
			nrf_read_reg(REG_CONFIG), nrf_read_reg(REG_RF_CH),
 8000420:	2000      	movs	r0, #0
 8000422:	f7ff feb1 	bl	8000188 <nrf_read_reg>
 8000426:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 8000428:	4698      	mov	r8, r3
			nrf_read_reg(REG_CONFIG), nrf_read_reg(REG_RF_CH),
 800042a:	2005      	movs	r0, #5
 800042c:	f7ff feac 	bl	8000188 <nrf_read_reg>
 8000430:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 8000432:	4699      	mov	r9, r3
			nrf_read_reg(REG_RF_SETUP), nrf_read_reg(REG_STATUS),
 8000434:	2006      	movs	r0, #6
 8000436:	f7ff fea7 	bl	8000188 <nrf_read_reg>
 800043a:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 800043c:	461c      	mov	r4, r3
			nrf_read_reg(REG_RF_SETUP), nrf_read_reg(REG_STATUS),
 800043e:	2007      	movs	r0, #7
 8000440:	f7ff fea2 	bl	8000188 <nrf_read_reg>
 8000444:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 8000446:	461d      	mov	r5, r3
			nrf_read_reg(REG_FEATURE), nrf_read_reg(REG_DYNPD));
 8000448:	201d      	movs	r0, #29
 800044a:	f7ff fe9d 	bl	8000188 <nrf_read_reg>
 800044e:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 8000450:	461e      	mov	r6, r3
			nrf_read_reg(REG_FEATURE), nrf_read_reg(REG_DYNPD));
 8000452:	201c      	movs	r0, #28
 8000454:	f7ff fe98 	bl	8000188 <nrf_read_reg>
 8000458:	4603      	mov	r3, r0
	sprintf(msg, "CFG=%02X CH=%02X RF=%02X STAT=%02X FEAT=%02X DYN=%02X\r\n",
 800045a:	4638      	mov	r0, r7
 800045c:	9303      	str	r3, [sp, #12]
 800045e:	9602      	str	r6, [sp, #8]
 8000460:	9501      	str	r5, [sp, #4]
 8000462:	9400      	str	r4, [sp, #0]
 8000464:	464b      	mov	r3, r9
 8000466:	4642      	mov	r2, r8
 8000468:	4905      	ldr	r1, [pc, #20]	@ (8000480 <nrf_dump+0x68>)
 800046a:	f002 f973 	bl	8002754 <siprintf>
	UART1_Print(msg);
 800046e:	463b      	mov	r3, r7
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff fe73 	bl	800015c <UART1_Print>
}
 8000476:	bf00      	nop
 8000478:	3744      	adds	r7, #68	@ 0x44
 800047a:	46bd      	mov	sp, r7
 800047c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000480:	080030f4 	.word	0x080030f4

08000484 <nrf_loop>:

/* ============================================
 Poll for received data
 ============================================ */
static void nrf_loop(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b08a      	sub	sp, #40	@ 0x28
 8000488:	af00      	add	r7, sp, #0
	if (nrf_read_reg(REG_STATUS) & 0x40)   // RX_DR flag
 800048a:	2007      	movs	r0, #7
 800048c:	f7ff fe7c 	bl	8000188 <nrf_read_reg>
 8000490:	4603      	mov	r3, r0
 8000492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000496:	2b00      	cmp	r3, #0
 8000498:	d013      	beq.n	80004c2 <nrf_loop+0x3e>
			{
		uint8_t buf[33] = { 0 };
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2221      	movs	r2, #33	@ 0x21
 800049e:	2100      	movs	r1, #0
 80004a0:	4618      	mov	r0, r3
 80004a2:	f002 f979 	bl	8002798 <memset>
		nrf_read_payload(buf);
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ff87 	bl	80003bc <nrf_read_payload>

		UART1_Print("RX: ");
 80004ae:	4807      	ldr	r0, [pc, #28]	@ (80004cc <nrf_loop+0x48>)
 80004b0:	f7ff fe54 	bl	800015c <UART1_Print>
		UART1_Print((char*) buf);
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff fe50 	bl	800015c <UART1_Print>
		UART1_Print("\r\n");
 80004bc:	4804      	ldr	r0, [pc, #16]	@ (80004d0 <nrf_loop+0x4c>)
 80004be:	f7ff fe4d 	bl	800015c <UART1_Print>
	}
}
 80004c2:	bf00      	nop
 80004c4:	3728      	adds	r7, #40	@ 0x28
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	0800312c 	.word	0x0800312c
 80004d0:	08003134 	.word	0x08003134

080004d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004d8:	f000 fa6c 	bl	80009b4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004dc:	f000 f816 	bl	800050c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004e0:	f000 f8b4 	bl	800064c <MX_GPIO_Init>
	MX_SPI1_Init();
 80004e4:	f000 f852 	bl	800058c <MX_SPI1_Init>
	MX_USART1_UART_Init();
 80004e8:	f000 f886 	bl	80005f8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	UART1_Print("\r\n=== NRF RECEIVER START ===\r\n");
 80004ec:	4806      	ldr	r0, [pc, #24]	@ (8000508 <main+0x34>)
 80004ee:	f7ff fe35 	bl	800015c <UART1_Print>

	nrf_init_rx();
 80004f2:	f7ff ff01 	bl	80002f8 <nrf_init_rx>
	nrf_dump();
 80004f6:	f7ff ff8f 	bl	8000418 <nrf_dump>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		nrf_loop();
 80004fa:	f7ff ffc3 	bl	8000484 <nrf_loop>
		HAL_Delay(2);
 80004fe:	2002      	movs	r0, #2
 8000500:	f000 faba 	bl	8000a78 <HAL_Delay>
		nrf_loop();
 8000504:	bf00      	nop
 8000506:	e7f8      	b.n	80004fa <main+0x26>
 8000508:	08003138 	.word	0x08003138

0800050c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b090      	sub	sp, #64	@ 0x40
 8000510:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000512:	f107 0318 	add.w	r3, r7, #24
 8000516:	2228      	movs	r2, #40	@ 0x28
 8000518:	2100      	movs	r1, #0
 800051a:	4618      	mov	r0, r3
 800051c:	f002 f93c 	bl	8002798 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800052e:	2302      	movs	r3, #2
 8000530:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000532:	2301      	movs	r3, #1
 8000534:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000536:	2310      	movs	r3, #16
 8000538:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800053a:	2302      	movs	r3, #2
 800053c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800053e:	2300      	movs	r3, #0
 8000540:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000542:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000546:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000548:	f107 0318 	add.w	r3, r7, #24
 800054c:	4618      	mov	r0, r3
 800054e:	f000 fd37 	bl	8000fc0 <HAL_RCC_OscConfig>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0x50>
		Error_Handler();
 8000558:	f000 f8d0 	bl	80006fc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800055c:	230f      	movs	r3, #15
 800055e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000560:	2302      	movs	r3, #2
 8000562:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800056c:	2300      	movs	r3, #0
 800056e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	2101      	movs	r1, #1
 8000574:	4618      	mov	r0, r3
 8000576:	f000 ffa5 	bl	80014c4 <HAL_RCC_ClockConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x78>
		Error_Handler();
 8000580:	f000 f8bc 	bl	80006fc <Error_Handler>
	}
}
 8000584:	bf00      	nop
 8000586:	3740      	adds	r7, #64	@ 0x40
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000590:	4b17      	ldr	r3, [pc, #92]	@ (80005f0 <MX_SPI1_Init+0x64>)
 8000592:	4a18      	ldr	r2, [pc, #96]	@ (80005f4 <MX_SPI1_Init+0x68>)
 8000594:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000596:	4b16      	ldr	r3, [pc, #88]	@ (80005f0 <MX_SPI1_Init+0x64>)
 8000598:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800059c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800059e:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005a4:	4b12      	ldr	r3, [pc, #72]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005aa:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005b0:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005bc:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005be:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005c4:	4b0a      	ldr	r3, [pc, #40]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ca:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005d0:	4b07      	ldr	r3, [pc, #28]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 80005d6:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005d8:	220a      	movs	r2, #10
 80005da:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <MX_SPI1_Init+0x64>)
 80005de:	f001 f8ff 	bl	80017e0 <HAL_SPI_Init>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <MX_SPI1_Init+0x60>
		Error_Handler();
 80005e8:	f000 f888 	bl	80006fc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000078 	.word	0x20000078
 80005f4:	40013000 	.word	0x40013000

080005f8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <MX_USART1_UART_Init+0x50>)
 8000600:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000602:	4b10      	ldr	r3, [pc, #64]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 8000604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000608:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000610:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000616:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800061c:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 800061e:	220c      	movs	r2, #12
 8000620:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000622:	4b08      	ldr	r3, [pc, #32]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000628:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 800062a:	2200      	movs	r2, #0
 800062c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800062e:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_USART1_UART_Init+0x4c>)
 8000630:	f001 fe6b 	bl	800230a <HAL_UART_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800063a:	f000 f85f 	bl	80006fc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200000d0 	.word	0x200000d0
 8000648:	40013800 	.word	0x40013800

0800064c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b24      	ldr	r3, [pc, #144]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4a23      	ldr	r2, [pc, #140]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 8000666:	f043 0310 	orr.w	r3, r3, #16
 800066a:	6193      	str	r3, [r2, #24]
 800066c:	4b21      	ldr	r3, [pc, #132]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f003 0310 	and.w	r3, r3, #16
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a1d      	ldr	r2, [pc, #116]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0320 	and.w	r3, r3, #32
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000690:	4b18      	ldr	r3, [pc, #96]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a17      	ldr	r2, [pc, #92]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 8000696:	f043 0304 	orr.w	r3, r3, #4
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0304 	and.w	r3, r3, #4
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006a8:	4b12      	ldr	r3, [pc, #72]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	4a11      	ldr	r2, [pc, #68]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 80006ae:	f043 0308 	orr.w	r3, r3, #8
 80006b2:	6193      	str	r3, [r2, #24]
 80006b4:	4b0f      	ldr	r3, [pc, #60]	@ (80006f4 <MX_GPIO_Init+0xa8>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f003 0308 	and.w	r3, r3, #8
 80006bc:	603b      	str	r3, [r7, #0]
 80006be:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_13, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80006c6:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <MX_GPIO_Init+0xac>)
 80006c8:	f000 fc62 	bl	8000f90 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 80006cc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80006d0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d2:	2301      	movs	r3, #1
 80006d4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006da:	2302      	movs	r3, #2
 80006dc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006de:	f107 0310 	add.w	r3, r7, #16
 80006e2:	4619      	mov	r1, r3
 80006e4:	4804      	ldr	r0, [pc, #16]	@ (80006f8 <MX_GPIO_Init+0xac>)
 80006e6:	f000 facf 	bl	8000c88 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80006ea:	bf00      	nop
 80006ec:	3720      	adds	r7, #32
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40010c00 	.word	0x40010c00

080006fc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000700:	b672      	cpsid	i
}
 8000702:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <Error_Handler+0x8>

08000708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800070e:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <HAL_MspInit+0x5c>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	4a14      	ldr	r2, [pc, #80]	@ (8000764 <HAL_MspInit+0x5c>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	6193      	str	r3, [r2, #24]
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <HAL_MspInit+0x5c>)
 800071c:	699b      	ldr	r3, [r3, #24]
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_MspInit+0x5c>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	4a0e      	ldr	r2, [pc, #56]	@ (8000764 <HAL_MspInit+0x5c>)
 800072c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000730:	61d3      	str	r3, [r2, #28]
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <HAL_MspInit+0x5c>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800073e:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <HAL_MspInit+0x60>)
 8000740:	685b      	ldr	r3, [r3, #4]
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	4a04      	ldr	r2, [pc, #16]	@ (8000768 <HAL_MspInit+0x60>)
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800075a:	bf00      	nop
 800075c:	3714      	adds	r7, #20
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	40021000 	.word	0x40021000
 8000768:	40010000 	.word	0x40010000

0800076c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	f107 0310 	add.w	r3, r7, #16
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a1b      	ldr	r2, [pc, #108]	@ (80007f4 <HAL_SPI_MspInit+0x88>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d12f      	bne.n	80007ec <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800078c:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	4a19      	ldr	r2, [pc, #100]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 8000792:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000796:	6193      	str	r3, [r2, #24]
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a4:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a13      	ldr	r2, [pc, #76]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <HAL_SPI_MspInit+0x8c>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f003 0304 	and.w	r3, r3, #4
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007bc:	23a0      	movs	r3, #160	@ 0xa0
 80007be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c4:	2303      	movs	r3, #3
 80007c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c8:	f107 0310 	add.w	r3, r7, #16
 80007cc:	4619      	mov	r1, r3
 80007ce:	480b      	ldr	r0, [pc, #44]	@ (80007fc <HAL_SPI_MspInit+0x90>)
 80007d0:	f000 fa5a 	bl	8000c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007d4:	2340      	movs	r3, #64	@ 0x40
 80007d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	4619      	mov	r1, r3
 80007e6:	4805      	ldr	r0, [pc, #20]	@ (80007fc <HAL_SPI_MspInit+0x90>)
 80007e8:	f000 fa4e 	bl	8000c88 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80007ec:	bf00      	nop
 80007ee:	3720      	adds	r7, #32
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40013000 	.word	0x40013000
 80007f8:	40021000 	.word	0x40021000
 80007fc:	40010800 	.word	0x40010800

08000800 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0310 	add.w	r3, r7, #16
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a1c      	ldr	r2, [pc, #112]	@ (800088c <HAL_UART_MspInit+0x8c>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d131      	bne.n	8000884 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000820:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <HAL_UART_MspInit+0x90>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a1a      	ldr	r2, [pc, #104]	@ (8000890 <HAL_UART_MspInit+0x90>)
 8000826:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b18      	ldr	r3, [pc, #96]	@ (8000890 <HAL_UART_MspInit+0x90>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000838:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <HAL_UART_MspInit+0x90>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <HAL_UART_MspInit+0x90>)
 800083e:	f043 0304 	orr.w	r3, r3, #4
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <HAL_UART_MspInit+0x90>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f003 0304 	and.w	r3, r3, #4
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000850:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000854:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000856:	2302      	movs	r3, #2
 8000858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800085a:	2303      	movs	r3, #3
 800085c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085e:	f107 0310 	add.w	r3, r7, #16
 8000862:	4619      	mov	r1, r3
 8000864:	480b      	ldr	r0, [pc, #44]	@ (8000894 <HAL_UART_MspInit+0x94>)
 8000866:	f000 fa0f 	bl	8000c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800086a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	4619      	mov	r1, r3
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <HAL_UART_MspInit+0x94>)
 8000880:	f000 fa02 	bl	8000c88 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000884:	bf00      	nop
 8000886:	3720      	adds	r7, #32
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40013800 	.word	0x40013800
 8000890:	40021000 	.word	0x40021000
 8000894:	40010800 	.word	0x40010800

08000898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <NMI_Handler+0x4>

080008a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <HardFault_Handler+0x4>

080008a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <MemManage_Handler+0x4>

080008b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <UsageFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr

080008cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr

080008d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e8:	f000 f8aa 	bl	8000a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ec:	bf00      	nop
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f8:	4a14      	ldr	r2, [pc, #80]	@ (800094c <_sbrk+0x5c>)
 80008fa:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <_sbrk+0x60>)
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <_sbrk+0x64>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d102      	bne.n	8000912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <_sbrk+0x64>)
 800090e:	4a12      	ldr	r2, [pc, #72]	@ (8000958 <_sbrk+0x68>)
 8000910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <_sbrk+0x64>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4413      	add	r3, r2
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	429a      	cmp	r2, r3
 800091e:	d207      	bcs.n	8000930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000920:	f001 ff42 	bl	80027a8 <__errno>
 8000924:	4603      	mov	r3, r0
 8000926:	220c      	movs	r2, #12
 8000928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
 800092e:	e009      	b.n	8000944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <_sbrk+0x64>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000936:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <_sbrk+0x64>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4413      	add	r3, r2
 800093e:	4a05      	ldr	r2, [pc, #20]	@ (8000954 <_sbrk+0x64>)
 8000940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000942:	68fb      	ldr	r3, [r7, #12]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3718      	adds	r7, #24
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20005000 	.word	0x20005000
 8000950:	00000400 	.word	0x00000400
 8000954:	20000118 	.word	0x20000118
 8000958:	20000268 	.word	0x20000268

0800095c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000968:	f7ff fff8 	bl	800095c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800096c:	480b      	ldr	r0, [pc, #44]	@ (800099c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800096e:	490c      	ldr	r1, [pc, #48]	@ (80009a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000970:	4a0c      	ldr	r2, [pc, #48]	@ (80009a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000974:	e002      	b.n	800097c <LoopCopyDataInit>

08000976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097a:	3304      	adds	r3, #4

0800097c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800097c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000980:	d3f9      	bcc.n	8000976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000982:	4a09      	ldr	r2, [pc, #36]	@ (80009a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000984:	4c09      	ldr	r4, [pc, #36]	@ (80009ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000988:	e001      	b.n	800098e <LoopFillZerobss>

0800098a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800098c:	3204      	adds	r2, #4

0800098e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000990:	d3fb      	bcc.n	800098a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000992:	f001 ff0f 	bl	80027b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000996:	f7ff fd9d 	bl	80004d4 <main>
  bx lr
 800099a:	4770      	bx	lr
  ldr r0, =_sdata
 800099c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009a4:	080031c8 	.word	0x080031c8
  ldr r2, =_sbss
 80009a8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009ac:	20000268 	.word	0x20000268

080009b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009b0:	e7fe      	b.n	80009b0 <ADC1_2_IRQHandler>
	...

080009b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <HAL_Init+0x28>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <HAL_Init+0x28>)
 80009be:	f043 0310 	orr.w	r3, r3, #16
 80009c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c4:	2003      	movs	r0, #3
 80009c6:	f000 f92b 	bl	8000c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ca:	200f      	movs	r0, #15
 80009cc:	f000 f808 	bl	80009e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d0:	f7ff fe9a 	bl	8000708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40022000 	.word	0x40022000

080009e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009e8:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <HAL_InitTick+0x54>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <HAL_InitTick+0x58>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	4619      	mov	r1, r3
 80009f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fe:	4618      	mov	r0, r3
 8000a00:	f000 f935 	bl	8000c6e <HAL_SYSTICK_Config>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e00e      	b.n	8000a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b0f      	cmp	r3, #15
 8000a12:	d80a      	bhi.n	8000a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a14:	2200      	movs	r2, #0
 8000a16:	6879      	ldr	r1, [r7, #4]
 8000a18:	f04f 30ff 	mov.w	r0, #4294967295
 8000a1c:	f000 f90b 	bl	8000c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a20:	4a06      	ldr	r2, [pc, #24]	@ (8000a3c <HAL_InitTick+0x5c>)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a26:	2300      	movs	r3, #0
 8000a28:	e000      	b.n	8000a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000000 	.word	0x20000000
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	20000004 	.word	0x20000004

08000a40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <HAL_IncTick+0x1c>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4b05      	ldr	r3, [pc, #20]	@ (8000a60 <HAL_IncTick+0x20>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4413      	add	r3, r2
 8000a50:	4a03      	ldr	r2, [pc, #12]	@ (8000a60 <HAL_IncTick+0x20>)
 8000a52:	6013      	str	r3, [r2, #0]
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr
 8000a5c:	20000008 	.word	0x20000008
 8000a60:	2000011c 	.word	0x2000011c

08000a64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return uwTick;
 8000a68:	4b02      	ldr	r3, [pc, #8]	@ (8000a74 <HAL_GetTick+0x10>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	2000011c 	.word	0x2000011c

08000a78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a80:	f7ff fff0 	bl	8000a64 <HAL_GetTick>
 8000a84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a90:	d005      	beq.n	8000a9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a92:	4b0a      	ldr	r3, [pc, #40]	@ (8000abc <HAL_Delay+0x44>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	461a      	mov	r2, r3
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a9e:	bf00      	nop
 8000aa0:	f7ff ffe0 	bl	8000a64 <HAL_GetTick>
 8000aa4:	4602      	mov	r2, r0
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	1ad3      	subs	r3, r2, r3
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d8f7      	bhi.n	8000aa0 <HAL_Delay+0x28>
  {
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	bf00      	nop
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000008 	.word	0x20000008

08000ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ad6:	68ba      	ldr	r2, [r7, #8]
 8000ad8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000adc:	4013      	ands	r3, r2
 8000ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ae8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000af2:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <__NVIC_SetPriorityGrouping+0x44>)
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	60d3      	str	r3, [r2, #12]
}
 8000af8:	bf00      	nop
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bc80      	pop	{r7}
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b0c:	4b04      	ldr	r3, [pc, #16]	@ (8000b20 <__NVIC_GetPriorityGrouping+0x18>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	f003 0307 	and.w	r3, r3, #7
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	6039      	str	r1, [r7, #0]
 8000b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	db0a      	blt.n	8000b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	b2da      	uxtb	r2, r3
 8000b3c:	490c      	ldr	r1, [pc, #48]	@ (8000b70 <__NVIC_SetPriority+0x4c>)
 8000b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b42:	0112      	lsls	r2, r2, #4
 8000b44:	b2d2      	uxtb	r2, r2
 8000b46:	440b      	add	r3, r1
 8000b48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b4c:	e00a      	b.n	8000b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	4908      	ldr	r1, [pc, #32]	@ (8000b74 <__NVIC_SetPriority+0x50>)
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	f003 030f 	and.w	r3, r3, #15
 8000b5a:	3b04      	subs	r3, #4
 8000b5c:	0112      	lsls	r2, r2, #4
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	440b      	add	r3, r1
 8000b62:	761a      	strb	r2, [r3, #24]
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	e000e100 	.word	0xe000e100
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b089      	sub	sp, #36	@ 0x24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f003 0307 	and.w	r3, r3, #7
 8000b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	f1c3 0307 	rsb	r3, r3, #7
 8000b92:	2b04      	cmp	r3, #4
 8000b94:	bf28      	it	cs
 8000b96:	2304      	movcs	r3, #4
 8000b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	2b06      	cmp	r3, #6
 8000ba0:	d902      	bls.n	8000ba8 <NVIC_EncodePriority+0x30>
 8000ba2:	69fb      	ldr	r3, [r7, #28]
 8000ba4:	3b03      	subs	r3, #3
 8000ba6:	e000      	b.n	8000baa <NVIC_EncodePriority+0x32>
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bac:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb6:	43da      	mvns	r2, r3
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	401a      	ands	r2, r3
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bca:	43d9      	mvns	r1, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	4313      	orrs	r3, r2
         );
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3724      	adds	r7, #36	@ 0x24
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bec:	d301      	bcc.n	8000bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e00f      	b.n	8000c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <SysTick_Config+0x40>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bfa:	210f      	movs	r1, #15
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	f7ff ff90 	bl	8000b24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c04:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <SysTick_Config+0x40>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0a:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <SysTick_Config+0x40>)
 8000c0c:	2207      	movs	r2, #7
 8000c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	e000e010 	.word	0xe000e010

08000c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff ff49 	bl	8000ac0 <__NVIC_SetPriorityGrouping>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b086      	sub	sp, #24
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	60b9      	str	r1, [r7, #8]
 8000c40:	607a      	str	r2, [r7, #4]
 8000c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c48:	f7ff ff5e 	bl	8000b08 <__NVIC_GetPriorityGrouping>
 8000c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	68b9      	ldr	r1, [r7, #8]
 8000c52:	6978      	ldr	r0, [r7, #20]
 8000c54:	f7ff ff90 	bl	8000b78 <NVIC_EncodePriority>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c5e:	4611      	mov	r1, r2
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff ff5f 	bl	8000b24 <__NVIC_SetPriority>
}
 8000c66:	bf00      	nop
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ffb0 	bl	8000bdc <SysTick_Config>
 8000c7c:	4603      	mov	r3, r0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b08b      	sub	sp, #44	@ 0x2c
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c92:	2300      	movs	r3, #0
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c96:	2300      	movs	r3, #0
 8000c98:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c9a:	e169      	b.n	8000f70 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	69fa      	ldr	r2, [r7, #28]
 8000cac:	4013      	ands	r3, r2
 8000cae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cb0:	69ba      	ldr	r2, [r7, #24]
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	f040 8158 	bne.w	8000f6a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	4a9a      	ldr	r2, [pc, #616]	@ (8000f28 <HAL_GPIO_Init+0x2a0>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d05e      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
 8000cc4:	4a98      	ldr	r2, [pc, #608]	@ (8000f28 <HAL_GPIO_Init+0x2a0>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d875      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000cca:	4a98      	ldr	r2, [pc, #608]	@ (8000f2c <HAL_GPIO_Init+0x2a4>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d058      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
 8000cd0:	4a96      	ldr	r2, [pc, #600]	@ (8000f2c <HAL_GPIO_Init+0x2a4>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d86f      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000cd6:	4a96      	ldr	r2, [pc, #600]	@ (8000f30 <HAL_GPIO_Init+0x2a8>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d052      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
 8000cdc:	4a94      	ldr	r2, [pc, #592]	@ (8000f30 <HAL_GPIO_Init+0x2a8>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d869      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000ce2:	4a94      	ldr	r2, [pc, #592]	@ (8000f34 <HAL_GPIO_Init+0x2ac>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d04c      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
 8000ce8:	4a92      	ldr	r2, [pc, #584]	@ (8000f34 <HAL_GPIO_Init+0x2ac>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d863      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000cee:	4a92      	ldr	r2, [pc, #584]	@ (8000f38 <HAL_GPIO_Init+0x2b0>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d046      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
 8000cf4:	4a90      	ldr	r2, [pc, #576]	@ (8000f38 <HAL_GPIO_Init+0x2b0>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d85d      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000cfa:	2b12      	cmp	r3, #18
 8000cfc:	d82a      	bhi.n	8000d54 <HAL_GPIO_Init+0xcc>
 8000cfe:	2b12      	cmp	r3, #18
 8000d00:	d859      	bhi.n	8000db6 <HAL_GPIO_Init+0x12e>
 8000d02:	a201      	add	r2, pc, #4	@ (adr r2, 8000d08 <HAL_GPIO_Init+0x80>)
 8000d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d08:	08000d83 	.word	0x08000d83
 8000d0c:	08000d5d 	.word	0x08000d5d
 8000d10:	08000d6f 	.word	0x08000d6f
 8000d14:	08000db1 	.word	0x08000db1
 8000d18:	08000db7 	.word	0x08000db7
 8000d1c:	08000db7 	.word	0x08000db7
 8000d20:	08000db7 	.word	0x08000db7
 8000d24:	08000db7 	.word	0x08000db7
 8000d28:	08000db7 	.word	0x08000db7
 8000d2c:	08000db7 	.word	0x08000db7
 8000d30:	08000db7 	.word	0x08000db7
 8000d34:	08000db7 	.word	0x08000db7
 8000d38:	08000db7 	.word	0x08000db7
 8000d3c:	08000db7 	.word	0x08000db7
 8000d40:	08000db7 	.word	0x08000db7
 8000d44:	08000db7 	.word	0x08000db7
 8000d48:	08000db7 	.word	0x08000db7
 8000d4c:	08000d65 	.word	0x08000d65
 8000d50:	08000d79 	.word	0x08000d79
 8000d54:	4a79      	ldr	r2, [pc, #484]	@ (8000f3c <HAL_GPIO_Init+0x2b4>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d013      	beq.n	8000d82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d5a:	e02c      	b.n	8000db6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	623b      	str	r3, [r7, #32]
          break;
 8000d62:	e029      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	3304      	adds	r3, #4
 8000d6a:	623b      	str	r3, [r7, #32]
          break;
 8000d6c:	e024      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	3308      	adds	r3, #8
 8000d74:	623b      	str	r3, [r7, #32]
          break;
 8000d76:	e01f      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	623b      	str	r3, [r7, #32]
          break;
 8000d80:	e01a      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d102      	bne.n	8000d90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	623b      	str	r3, [r7, #32]
          break;
 8000d8e:	e013      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d105      	bne.n	8000da4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d98:	2308      	movs	r3, #8
 8000d9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	611a      	str	r2, [r3, #16]
          break;
 8000da2:	e009      	b.n	8000db8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000da4:	2308      	movs	r3, #8
 8000da6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	69fa      	ldr	r2, [r7, #28]
 8000dac:	615a      	str	r2, [r3, #20]
          break;
 8000dae:	e003      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000db0:	2300      	movs	r3, #0
 8000db2:	623b      	str	r3, [r7, #32]
          break;
 8000db4:	e000      	b.n	8000db8 <HAL_GPIO_Init+0x130>
          break;
 8000db6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	2bff      	cmp	r3, #255	@ 0xff
 8000dbc:	d801      	bhi.n	8000dc2 <HAL_GPIO_Init+0x13a>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	e001      	b.n	8000dc6 <HAL_GPIO_Init+0x13e>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3304      	adds	r3, #4
 8000dc6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	2bff      	cmp	r3, #255	@ 0xff
 8000dcc:	d802      	bhi.n	8000dd4 <HAL_GPIO_Init+0x14c>
 8000dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	e002      	b.n	8000dda <HAL_GPIO_Init+0x152>
 8000dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dd6:	3b08      	subs	r3, #8
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	210f      	movs	r1, #15
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	43db      	mvns	r3, r3
 8000dea:	401a      	ands	r2, r3
 8000dec:	6a39      	ldr	r1, [r7, #32]
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	fa01 f303 	lsl.w	r3, r1, r3
 8000df4:	431a      	orrs	r2, r3
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 80b1 	beq.w	8000f6a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e08:	4b4d      	ldr	r3, [pc, #308]	@ (8000f40 <HAL_GPIO_Init+0x2b8>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a4c      	ldr	r2, [pc, #304]	@ (8000f40 <HAL_GPIO_Init+0x2b8>)
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b4a      	ldr	r3, [pc, #296]	@ (8000f40 <HAL_GPIO_Init+0x2b8>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e20:	4a48      	ldr	r2, [pc, #288]	@ (8000f44 <HAL_GPIO_Init+0x2bc>)
 8000e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e24:	089b      	lsrs	r3, r3, #2
 8000e26:	3302      	adds	r3, #2
 8000e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e30:	f003 0303 	and.w	r3, r3, #3
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	220f      	movs	r2, #15
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	4013      	ands	r3, r2
 8000e42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4a40      	ldr	r2, [pc, #256]	@ (8000f48 <HAL_GPIO_Init+0x2c0>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d013      	beq.n	8000e74 <HAL_GPIO_Init+0x1ec>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8000f4c <HAL_GPIO_Init+0x2c4>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d00d      	beq.n	8000e70 <HAL_GPIO_Init+0x1e8>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a3e      	ldr	r2, [pc, #248]	@ (8000f50 <HAL_GPIO_Init+0x2c8>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d007      	beq.n	8000e6c <HAL_GPIO_Init+0x1e4>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8000f54 <HAL_GPIO_Init+0x2cc>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d101      	bne.n	8000e68 <HAL_GPIO_Init+0x1e0>
 8000e64:	2303      	movs	r3, #3
 8000e66:	e006      	b.n	8000e76 <HAL_GPIO_Init+0x1ee>
 8000e68:	2304      	movs	r3, #4
 8000e6a:	e004      	b.n	8000e76 <HAL_GPIO_Init+0x1ee>
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	e002      	b.n	8000e76 <HAL_GPIO_Init+0x1ee>
 8000e70:	2301      	movs	r3, #1
 8000e72:	e000      	b.n	8000e76 <HAL_GPIO_Init+0x1ee>
 8000e74:	2300      	movs	r3, #0
 8000e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e78:	f002 0203 	and.w	r2, r2, #3
 8000e7c:	0092      	lsls	r2, r2, #2
 8000e7e:	4093      	lsls	r3, r2
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e86:	492f      	ldr	r1, [pc, #188]	@ (8000f44 <HAL_GPIO_Init+0x2bc>)
 8000e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8a:	089b      	lsrs	r3, r3, #2
 8000e8c:	3302      	adds	r3, #2
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d006      	beq.n	8000eae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ea2:	689a      	ldr	r2, [r3, #8]
 8000ea4:	492c      	ldr	r1, [pc, #176]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	608b      	str	r3, [r1, #8]
 8000eac:	e006      	b.n	8000ebc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000eae:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	4928      	ldr	r1, [pc, #160]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000eb8:	4013      	ands	r3, r2
 8000eba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d006      	beq.n	8000ed6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ec8:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	4922      	ldr	r1, [pc, #136]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	60cb      	str	r3, [r1, #12]
 8000ed4:	e006      	b.n	8000ee4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ed6:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ed8:	68da      	ldr	r2, [r3, #12]
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	491e      	ldr	r1, [pc, #120]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d006      	beq.n	8000efe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ef0:	4b19      	ldr	r3, [pc, #100]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ef2:	685a      	ldr	r2, [r3, #4]
 8000ef4:	4918      	ldr	r1, [pc, #96]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	604b      	str	r3, [r1, #4]
 8000efc:	e006      	b.n	8000f0c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000efe:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	4914      	ldr	r1, [pc, #80]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000f08:	4013      	ands	r3, r2
 8000f0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d021      	beq.n	8000f5c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	490e      	ldr	r1, [pc, #56]	@ (8000f58 <HAL_GPIO_Init+0x2d0>)
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	600b      	str	r3, [r1, #0]
 8000f24:	e021      	b.n	8000f6a <HAL_GPIO_Init+0x2e2>
 8000f26:	bf00      	nop
 8000f28:	10320000 	.word	0x10320000
 8000f2c:	10310000 	.word	0x10310000
 8000f30:	10220000 	.word	0x10220000
 8000f34:	10210000 	.word	0x10210000
 8000f38:	10120000 	.word	0x10120000
 8000f3c:	10110000 	.word	0x10110000
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40010000 	.word	0x40010000
 8000f48:	40010800 	.word	0x40010800
 8000f4c:	40010c00 	.word	0x40010c00
 8000f50:	40011000 	.word	0x40011000
 8000f54:	40011400 	.word	0x40011400
 8000f58:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	43db      	mvns	r3, r3
 8000f64:	4909      	ldr	r1, [pc, #36]	@ (8000f8c <HAL_GPIO_Init+0x304>)
 8000f66:	4013      	ands	r3, r2
 8000f68:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f76:	fa22 f303 	lsr.w	r3, r2, r3
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f47f ae8e 	bne.w	8000c9c <HAL_GPIO_Init+0x14>
  }
}
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	372c      	adds	r7, #44	@ 0x2c
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr
 8000f8c:	40010400 	.word	0x40010400

08000f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fa0:	787b      	ldrb	r3, [r7, #1]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fa6:	887a      	ldrh	r2, [r7, #2]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fac:	e003      	b.n	8000fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fae:	887b      	ldrh	r3, [r7, #2]
 8000fb0:	041a      	lsls	r2, r3, #16
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	611a      	str	r2, [r3, #16]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e272      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f000 8087 	beq.w	80010ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fe0:	4b92      	ldr	r3, [pc, #584]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 030c 	and.w	r3, r3, #12
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d00c      	beq.n	8001006 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fec:	4b8f      	ldr	r3, [pc, #572]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 030c 	and.w	r3, r3, #12
 8000ff4:	2b08      	cmp	r3, #8
 8000ff6:	d112      	bne.n	800101e <HAL_RCC_OscConfig+0x5e>
 8000ff8:	4b8c      	ldr	r3, [pc, #560]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001004:	d10b      	bne.n	800101e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001006:	4b89      	ldr	r3, [pc, #548]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d06c      	beq.n	80010ec <HAL_RCC_OscConfig+0x12c>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d168      	bne.n	80010ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e24c      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001026:	d106      	bne.n	8001036 <HAL_RCC_OscConfig+0x76>
 8001028:	4b80      	ldr	r3, [pc, #512]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a7f      	ldr	r2, [pc, #508]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800102e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	e02e      	b.n	8001094 <HAL_RCC_OscConfig+0xd4>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d10c      	bne.n	8001058 <HAL_RCC_OscConfig+0x98>
 800103e:	4b7b      	ldr	r3, [pc, #492]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a7a      	ldr	r2, [pc, #488]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001044:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	4b78      	ldr	r3, [pc, #480]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a77      	ldr	r2, [pc, #476]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001054:	6013      	str	r3, [r2, #0]
 8001056:	e01d      	b.n	8001094 <HAL_RCC_OscConfig+0xd4>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001060:	d10c      	bne.n	800107c <HAL_RCC_OscConfig+0xbc>
 8001062:	4b72      	ldr	r3, [pc, #456]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a71      	ldr	r2, [pc, #452]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800106c:	6013      	str	r3, [r2, #0]
 800106e:	4b6f      	ldr	r3, [pc, #444]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a6e      	ldr	r2, [pc, #440]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001078:	6013      	str	r3, [r2, #0]
 800107a:	e00b      	b.n	8001094 <HAL_RCC_OscConfig+0xd4>
 800107c:	4b6b      	ldr	r3, [pc, #428]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a6a      	ldr	r2, [pc, #424]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	4b68      	ldr	r3, [pc, #416]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a67      	ldr	r2, [pc, #412]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 800108e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001092:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d013      	beq.n	80010c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109c:	f7ff fce2 	bl	8000a64 <HAL_GetTick>
 80010a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010a4:	f7ff fcde 	bl	8000a64 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b64      	cmp	r3, #100	@ 0x64
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e200      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b6:	4b5d      	ldr	r3, [pc, #372]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d0f0      	beq.n	80010a4 <HAL_RCC_OscConfig+0xe4>
 80010c2:	e014      	b.n	80010ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c4:	f7ff fcce 	bl	8000a64 <HAL_GetTick>
 80010c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ca:	e008      	b.n	80010de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010cc:	f7ff fcca 	bl	8000a64 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b64      	cmp	r3, #100	@ 0x64
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e1ec      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010de:	4b53      	ldr	r3, [pc, #332]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f0      	bne.n	80010cc <HAL_RCC_OscConfig+0x10c>
 80010ea:	e000      	b.n	80010ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d063      	beq.n	80011c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010fa:	4b4c      	ldr	r3, [pc, #304]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f003 030c 	and.w	r3, r3, #12
 8001102:	2b00      	cmp	r3, #0
 8001104:	d00b      	beq.n	800111e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001106:	4b49      	ldr	r3, [pc, #292]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 030c 	and.w	r3, r3, #12
 800110e:	2b08      	cmp	r3, #8
 8001110:	d11c      	bne.n	800114c <HAL_RCC_OscConfig+0x18c>
 8001112:	4b46      	ldr	r3, [pc, #280]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d116      	bne.n	800114c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800111e:	4b43      	ldr	r3, [pc, #268]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	2b00      	cmp	r3, #0
 8001128:	d005      	beq.n	8001136 <HAL_RCC_OscConfig+0x176>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d001      	beq.n	8001136 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e1c0      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001136:	4b3d      	ldr	r3, [pc, #244]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	4939      	ldr	r1, [pc, #228]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001146:	4313      	orrs	r3, r2
 8001148:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800114a:	e03a      	b.n	80011c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	691b      	ldr	r3, [r3, #16]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d020      	beq.n	8001196 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001154:	4b36      	ldr	r3, [pc, #216]	@ (8001230 <HAL_RCC_OscConfig+0x270>)
 8001156:	2201      	movs	r2, #1
 8001158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115a:	f7ff fc83 	bl	8000a64 <HAL_GetTick>
 800115e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff fc7f 	bl	8000a64 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e1a1      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001174:	4b2d      	ldr	r3, [pc, #180]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0f0      	beq.n	8001162 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001180:	4b2a      	ldr	r3, [pc, #168]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	00db      	lsls	r3, r3, #3
 800118e:	4927      	ldr	r1, [pc, #156]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 8001190:	4313      	orrs	r3, r2
 8001192:	600b      	str	r3, [r1, #0]
 8001194:	e015      	b.n	80011c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001196:	4b26      	ldr	r3, [pc, #152]	@ (8001230 <HAL_RCC_OscConfig+0x270>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119c:	f7ff fc62 	bl	8000a64 <HAL_GetTick>
 80011a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011a4:	f7ff fc5e 	bl	8000a64 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e180      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011b6:	4b1d      	ldr	r3, [pc, #116]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1f0      	bne.n	80011a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0308 	and.w	r3, r3, #8
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d03a      	beq.n	8001244 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d019      	beq.n	800120a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011d6:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <HAL_RCC_OscConfig+0x274>)
 80011d8:	2201      	movs	r2, #1
 80011da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011dc:	f7ff fc42 	bl	8000a64 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011e4:	f7ff fc3e 	bl	8000a64 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e160      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011f6:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_RCC_OscConfig+0x26c>)
 80011f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0f0      	beq.n	80011e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001202:	2001      	movs	r0, #1
 8001204:	f000 face 	bl	80017a4 <RCC_Delay>
 8001208:	e01c      	b.n	8001244 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800120a:	4b0a      	ldr	r3, [pc, #40]	@ (8001234 <HAL_RCC_OscConfig+0x274>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001210:	f7ff fc28 	bl	8000a64 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001216:	e00f      	b.n	8001238 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001218:	f7ff fc24 	bl	8000a64 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d908      	bls.n	8001238 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e146      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000
 8001230:	42420000 	.word	0x42420000
 8001234:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001238:	4b92      	ldr	r3, [pc, #584]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800123a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123c:	f003 0302 	and.w	r3, r3, #2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d1e9      	bne.n	8001218 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	f000 80a6 	beq.w	800139e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001256:	4b8b      	ldr	r3, [pc, #556]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10d      	bne.n	800127e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	4b88      	ldr	r3, [pc, #544]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	4a87      	ldr	r2, [pc, #540]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800126c:	61d3      	str	r3, [r2, #28]
 800126e:	4b85      	ldr	r3, [pc, #532]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800127a:	2301      	movs	r3, #1
 800127c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800127e:	4b82      	ldr	r3, [pc, #520]	@ (8001488 <HAL_RCC_OscConfig+0x4c8>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001286:	2b00      	cmp	r3, #0
 8001288:	d118      	bne.n	80012bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800128a:	4b7f      	ldr	r3, [pc, #508]	@ (8001488 <HAL_RCC_OscConfig+0x4c8>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a7e      	ldr	r2, [pc, #504]	@ (8001488 <HAL_RCC_OscConfig+0x4c8>)
 8001290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001296:	f7ff fbe5 	bl	8000a64 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800129e:	f7ff fbe1 	bl	8000a64 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b64      	cmp	r3, #100	@ 0x64
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e103      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b0:	4b75      	ldr	r3, [pc, #468]	@ (8001488 <HAL_RCC_OscConfig+0x4c8>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f0      	beq.n	800129e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d106      	bne.n	80012d2 <HAL_RCC_OscConfig+0x312>
 80012c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	4a6e      	ldr	r2, [pc, #440]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6213      	str	r3, [r2, #32]
 80012d0:	e02d      	b.n	800132e <HAL_RCC_OscConfig+0x36e>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10c      	bne.n	80012f4 <HAL_RCC_OscConfig+0x334>
 80012da:	4b6a      	ldr	r3, [pc, #424]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012dc:	6a1b      	ldr	r3, [r3, #32]
 80012de:	4a69      	ldr	r2, [pc, #420]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	6213      	str	r3, [r2, #32]
 80012e6:	4b67      	ldr	r3, [pc, #412]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012e8:	6a1b      	ldr	r3, [r3, #32]
 80012ea:	4a66      	ldr	r2, [pc, #408]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	f023 0304 	bic.w	r3, r3, #4
 80012f0:	6213      	str	r3, [r2, #32]
 80012f2:	e01c      	b.n	800132e <HAL_RCC_OscConfig+0x36e>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	2b05      	cmp	r3, #5
 80012fa:	d10c      	bne.n	8001316 <HAL_RCC_OscConfig+0x356>
 80012fc:	4b61      	ldr	r3, [pc, #388]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80012fe:	6a1b      	ldr	r3, [r3, #32]
 8001300:	4a60      	ldr	r2, [pc, #384]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001302:	f043 0304 	orr.w	r3, r3, #4
 8001306:	6213      	str	r3, [r2, #32]
 8001308:	4b5e      	ldr	r3, [pc, #376]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4a5d      	ldr	r2, [pc, #372]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	6213      	str	r3, [r2, #32]
 8001314:	e00b      	b.n	800132e <HAL_RCC_OscConfig+0x36e>
 8001316:	4b5b      	ldr	r3, [pc, #364]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001318:	6a1b      	ldr	r3, [r3, #32]
 800131a:	4a5a      	ldr	r2, [pc, #360]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	f023 0301 	bic.w	r3, r3, #1
 8001320:	6213      	str	r3, [r2, #32]
 8001322:	4b58      	ldr	r3, [pc, #352]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	4a57      	ldr	r2, [pc, #348]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001328:	f023 0304 	bic.w	r3, r3, #4
 800132c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d015      	beq.n	8001362 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001336:	f7ff fb95 	bl	8000a64 <HAL_GetTick>
 800133a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133c:	e00a      	b.n	8001354 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800133e:	f7ff fb91 	bl	8000a64 <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800134c:	4293      	cmp	r3, r2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e0b1      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001354:	4b4b      	ldr	r3, [pc, #300]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d0ee      	beq.n	800133e <HAL_RCC_OscConfig+0x37e>
 8001360:	e014      	b.n	800138c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001362:	f7ff fb7f 	bl	8000a64 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001368:	e00a      	b.n	8001380 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800136a:	f7ff fb7b 	bl	8000a64 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001378:	4293      	cmp	r3, r2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e09b      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001380:	4b40      	ldr	r3, [pc, #256]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001382:	6a1b      	ldr	r3, [r3, #32]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1ee      	bne.n	800136a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800138c:	7dfb      	ldrb	r3, [r7, #23]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d105      	bne.n	800139e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001392:	4b3c      	ldr	r3, [pc, #240]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	4a3b      	ldr	r2, [pc, #236]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001398:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800139c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8087 	beq.w	80014b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013a8:	4b36      	ldr	r3, [pc, #216]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 030c 	and.w	r3, r3, #12
 80013b0:	2b08      	cmp	r3, #8
 80013b2:	d061      	beq.n	8001478 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d146      	bne.n	800144a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013bc:	4b33      	ldr	r3, [pc, #204]	@ (800148c <HAL_RCC_OscConfig+0x4cc>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c2:	f7ff fb4f 	bl	8000a64 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013c8:	e008      	b.n	80013dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ca:	f7ff fb4b 	bl	8000a64 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e06d      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013dc:	4b29      	ldr	r3, [pc, #164]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1f0      	bne.n	80013ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013f0:	d108      	bne.n	8001404 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013f2:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	4921      	ldr	r1, [pc, #132]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001400:	4313      	orrs	r3, r2
 8001402:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001404:	4b1f      	ldr	r3, [pc, #124]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a19      	ldr	r1, [r3, #32]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001414:	430b      	orrs	r3, r1
 8001416:	491b      	ldr	r1, [pc, #108]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 8001418:	4313      	orrs	r3, r2
 800141a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800141c:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <HAL_RCC_OscConfig+0x4cc>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001422:	f7ff fb1f 	bl	8000a64 <HAL_GetTick>
 8001426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001428:	e008      	b.n	800143c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800142a:	f7ff fb1b 	bl	8000a64 <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e03d      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0f0      	beq.n	800142a <HAL_RCC_OscConfig+0x46a>
 8001448:	e035      	b.n	80014b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b10      	ldr	r3, [pc, #64]	@ (800148c <HAL_RCC_OscConfig+0x4cc>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001450:	f7ff fb08 	bl	8000a64 <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001458:	f7ff fb04 	bl	8000a64 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e026      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <HAL_RCC_OscConfig+0x4c4>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f0      	bne.n	8001458 <HAL_RCC_OscConfig+0x498>
 8001476:	e01e      	b.n	80014b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	69db      	ldr	r3, [r3, #28]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d107      	bne.n	8001490 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e019      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
 8001484:	40021000 	.word	0x40021000
 8001488:	40007000 	.word	0x40007000
 800148c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001490:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <HAL_RCC_OscConfig+0x500>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d106      	bne.n	80014b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d001      	beq.n	80014b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000

080014c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e0d0      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0307 	and.w	r3, r3, #7
 80014e0:	683a      	ldr	r2, [r7, #0]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d910      	bls.n	8001508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e6:	4b67      	ldr	r3, [pc, #412]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f023 0207 	bic.w	r2, r3, #7
 80014ee:	4965      	ldr	r1, [pc, #404]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f6:	4b63      	ldr	r3, [pc, #396]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	429a      	cmp	r2, r3
 8001502:	d001      	beq.n	8001508 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e0b8      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d020      	beq.n	8001556 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001520:	4b59      	ldr	r3, [pc, #356]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	4a58      	ldr	r2, [pc, #352]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001526:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800152a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001538:	4b53      	ldr	r3, [pc, #332]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	4a52      	ldr	r2, [pc, #328]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001542:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001544:	4b50      	ldr	r3, [pc, #320]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	494d      	ldr	r1, [pc, #308]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001552:	4313      	orrs	r3, r2
 8001554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d040      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d107      	bne.n	800157a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156a:	4b47      	ldr	r3, [pc, #284]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d115      	bne.n	80015a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e07f      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d107      	bne.n	8001592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001582:	4b41      	ldr	r3, [pc, #260]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d109      	bne.n	80015a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e073      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001592:	4b3d      	ldr	r3, [pc, #244]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d101      	bne.n	80015a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e06b      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015a2:	4b39      	ldr	r3, [pc, #228]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f023 0203 	bic.w	r2, r3, #3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	4936      	ldr	r1, [pc, #216]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 80015b0:	4313      	orrs	r3, r2
 80015b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015b4:	f7ff fa56 	bl	8000a64 <HAL_GetTick>
 80015b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ba:	e00a      	b.n	80015d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015bc:	f7ff fa52 	bl	8000a64 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e053      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f003 020c 	and.w	r2, r3, #12
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d1eb      	bne.n	80015bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015e4:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0307 	and.w	r3, r3, #7
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d210      	bcs.n	8001614 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f2:	4b24      	ldr	r3, [pc, #144]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f023 0207 	bic.w	r2, r3, #7
 80015fa:	4922      	ldr	r1, [pc, #136]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	4313      	orrs	r3, r2
 8001600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001602:	4b20      	ldr	r3, [pc, #128]	@ (8001684 <HAL_RCC_ClockConfig+0x1c0>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	683a      	ldr	r2, [r7, #0]
 800160c:	429a      	cmp	r2, r3
 800160e:	d001      	beq.n	8001614 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e032      	b.n	800167a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0304 	and.w	r3, r3, #4
 800161c:	2b00      	cmp	r3, #0
 800161e:	d008      	beq.n	8001632 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001620:	4b19      	ldr	r3, [pc, #100]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	4916      	ldr	r1, [pc, #88]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800162e:	4313      	orrs	r3, r2
 8001630:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	2b00      	cmp	r3, #0
 800163c:	d009      	beq.n	8001652 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	490e      	ldr	r1, [pc, #56]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800164e:	4313      	orrs	r3, r2
 8001650:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001652:	f000 f821 	bl	8001698 <HAL_RCC_GetSysClockFreq>
 8001656:	4602      	mov	r2, r0
 8001658:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <HAL_RCC_ClockConfig+0x1c4>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	091b      	lsrs	r3, r3, #4
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	490a      	ldr	r1, [pc, #40]	@ (800168c <HAL_RCC_ClockConfig+0x1c8>)
 8001664:	5ccb      	ldrb	r3, [r1, r3]
 8001666:	fa22 f303 	lsr.w	r3, r2, r3
 800166a:	4a09      	ldr	r2, [pc, #36]	@ (8001690 <HAL_RCC_ClockConfig+0x1cc>)
 800166c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <HAL_RCC_ClockConfig+0x1d0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff f9b4 	bl	80009e0 <HAL_InitTick>

  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40022000 	.word	0x40022000
 8001688:	40021000 	.word	0x40021000
 800168c:	08003158 	.word	0x08003158
 8001690:	20000000 	.word	0x20000000
 8001694:	20000004 	.word	0x20000004

08001698 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	2300      	movs	r3, #0
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	@ (800172c <HAL_RCC_GetSysClockFreq+0x94>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b04      	cmp	r3, #4
 80016c0:	d002      	beq.n	80016c8 <HAL_RCC_GetSysClockFreq+0x30>
 80016c2:	2b08      	cmp	r3, #8
 80016c4:	d003      	beq.n	80016ce <HAL_RCC_GetSysClockFreq+0x36>
 80016c6:	e027      	b.n	8001718 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016c8:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x98>)
 80016ca:	613b      	str	r3, [r7, #16]
      break;
 80016cc:	e027      	b.n	800171e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	0c9b      	lsrs	r3, r3, #18
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	4a17      	ldr	r2, [pc, #92]	@ (8001734 <HAL_RCC_GetSysClockFreq+0x9c>)
 80016d8:	5cd3      	ldrb	r3, [r2, r3]
 80016da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d010      	beq.n	8001708 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_RCC_GetSysClockFreq+0x94>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	0c5b      	lsrs	r3, r3, #17
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <HAL_RCC_GetSysClockFreq+0xa0>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x98>)
 80016fa:	fb03 f202 	mul.w	r2, r3, r2
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	fbb2 f3f3 	udiv	r3, r2, r3
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	e004      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a0c      	ldr	r2, [pc, #48]	@ (800173c <HAL_RCC_GetSysClockFreq+0xa4>)
 800170c:	fb02 f303 	mul.w	r3, r2, r3
 8001710:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	613b      	str	r3, [r7, #16]
      break;
 8001716:	e002      	b.n	800171e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001718:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x98>)
 800171a:	613b      	str	r3, [r7, #16]
      break;
 800171c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800171e:	693b      	ldr	r3, [r7, #16]
}
 8001720:	4618      	mov	r0, r3
 8001722:	371c      	adds	r7, #28
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40021000 	.word	0x40021000
 8001730:	007a1200 	.word	0x007a1200
 8001734:	08003170 	.word	0x08003170
 8001738:	08003180 	.word	0x08003180
 800173c:	003d0900 	.word	0x003d0900

08001740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001744:	4b02      	ldr	r3, [pc, #8]	@ (8001750 <HAL_RCC_GetHCLKFreq+0x10>)
 8001746:	681b      	ldr	r3, [r3, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	20000000 	.word	0x20000000

08001754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001758:	f7ff fff2 	bl	8001740 <HAL_RCC_GetHCLKFreq>
 800175c:	4602      	mov	r2, r0
 800175e:	4b05      	ldr	r3, [pc, #20]	@ (8001774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	0a1b      	lsrs	r3, r3, #8
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	4903      	ldr	r1, [pc, #12]	@ (8001778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800176a:	5ccb      	ldrb	r3, [r1, r3]
 800176c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001770:	4618      	mov	r0, r3
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40021000 	.word	0x40021000
 8001778:	08003168 	.word	0x08003168

0800177c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001780:	f7ff ffde 	bl	8001740 <HAL_RCC_GetHCLKFreq>
 8001784:	4602      	mov	r2, r0
 8001786:	4b05      	ldr	r3, [pc, #20]	@ (800179c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	0adb      	lsrs	r3, r3, #11
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	4903      	ldr	r1, [pc, #12]	@ (80017a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001792:	5ccb      	ldrb	r3, [r1, r3]
 8001794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001798:	4618      	mov	r0, r3
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40021000 	.word	0x40021000
 80017a0:	08003168 	.word	0x08003168

080017a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017ac:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <RCC_Delay+0x34>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a0a      	ldr	r2, [pc, #40]	@ (80017dc <RCC_Delay+0x38>)
 80017b2:	fba2 2303 	umull	r2, r3, r2, r3
 80017b6:	0a5b      	lsrs	r3, r3, #9
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	fb02 f303 	mul.w	r3, r2, r3
 80017be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017c0:	bf00      	nop
  }
  while (Delay --);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	1e5a      	subs	r2, r3, #1
 80017c6:	60fa      	str	r2, [r7, #12]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d1f9      	bne.n	80017c0 <RCC_Delay+0x1c>
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	20000000 	.word	0x20000000
 80017dc:	10624dd3 	.word	0x10624dd3

080017e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e076      	b.n	80018e0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d108      	bne.n	800180c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001802:	d009      	beq.n	8001818 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
 800180a:	e005      	b.n	8001818 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d106      	bne.n	8001838 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7fe ff9a 	bl	800076c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2202      	movs	r2, #2
 800183c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800184e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	431a      	orrs	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001888:	431a      	orrs	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001892:	431a      	orrs	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800189c:	ea42 0103 	orr.w	r1, r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	0c1a      	lsrs	r2, r3, #16
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f002 0204 	and.w	r2, r2, #4
 80018be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	69da      	ldr	r2, [r3, #28]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2201      	movs	r2, #1
 80018da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	4613      	mov	r3, r2
 80018f6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018f8:	f7ff f8b4 	bl	8000a64 <HAL_GetTick>
 80018fc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80018fe:	88fb      	ldrh	r3, [r7, #6]
 8001900:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b01      	cmp	r3, #1
 800190c:	d001      	beq.n	8001912 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800190e:	2302      	movs	r3, #2
 8001910:	e12a      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <HAL_SPI_Transmit+0x36>
 8001918:	88fb      	ldrh	r3, [r7, #6]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e122      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001928:	2b01      	cmp	r3, #1
 800192a:	d101      	bne.n	8001930 <HAL_SPI_Transmit+0x48>
 800192c:	2302      	movs	r3, #2
 800192e:	e11b      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2201      	movs	r2, #1
 8001934:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2203      	movs	r2, #3
 800193c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2200      	movs	r2, #0
 8001944:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	68ba      	ldr	r2, [r7, #8]
 800194a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	88fa      	ldrh	r2, [r7, #6]
 8001950:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	88fa      	ldrh	r2, [r7, #6]
 8001956:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2200      	movs	r2, #0
 8001962:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2200      	movs	r2, #0
 8001968:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2200      	movs	r2, #0
 800196e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800197e:	d10f      	bne.n	80019a0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800198e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800199e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019aa:	2b40      	cmp	r3, #64	@ 0x40
 80019ac:	d007      	beq.n	80019be <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019c6:	d152      	bne.n	8001a6e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d002      	beq.n	80019d6 <HAL_SPI_Transmit+0xee>
 80019d0:	8b7b      	ldrh	r3, [r7, #26]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d145      	bne.n	8001a62 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	881a      	ldrh	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	1c9a      	adds	r2, r3, #2
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	3b01      	subs	r3, #1
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80019fa:	e032      	b.n	8001a62 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d112      	bne.n	8001a30 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	1c9a      	adds	r2, r3, #2
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	3b01      	subs	r3, #1
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001a2e:	e018      	b.n	8001a62 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a30:	f7ff f818 	bl	8000a64 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d803      	bhi.n	8001a48 <HAL_SPI_Transmit+0x160>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a46:	d102      	bne.n	8001a4e <HAL_SPI_Transmit+0x166>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d109      	bne.n	8001a62 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e082      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1c7      	bne.n	80019fc <HAL_SPI_Transmit+0x114>
 8001a6c:	e053      	b.n	8001b16 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d002      	beq.n	8001a7c <HAL_SPI_Transmit+0x194>
 8001a76:	8b7b      	ldrh	r3, [r7, #26]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d147      	bne.n	8001b0c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	330c      	adds	r3, #12
 8001a86:	7812      	ldrb	r2, [r2, #0]
 8001a88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001aa2:	e033      	b.n	8001b0c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d113      	bne.n	8001ada <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	330c      	adds	r3, #12
 8001abc:	7812      	ldrb	r2, [r2, #0]
 8001abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001ad8:	e018      	b.n	8001b0c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ada:	f7fe ffc3 	bl	8000a64 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d803      	bhi.n	8001af2 <HAL_SPI_Transmit+0x20a>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af0:	d102      	bne.n	8001af8 <HAL_SPI_Transmit+0x210>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d109      	bne.n	8001b0c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e02d      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1c6      	bne.n	8001aa4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	6839      	ldr	r1, [r7, #0]
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	f000 fbc4 	bl	80022a8 <SPI_EndRxTxTransaction>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2220      	movs	r2, #32
 8001b2a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d10a      	bne.n	8001b4a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	617b      	str	r3, [r7, #20]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e000      	b.n	8001b68 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001b66:	2300      	movs	r3, #0
  }
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3720      	adds	r7, #32
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af02      	add	r7, sp, #8
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d001      	beq.n	8001b90 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	e104      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001b98:	d112      	bne.n	8001bc0 <HAL_SPI_Receive+0x50>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d10e      	bne.n	8001bc0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2204      	movs	r2, #4
 8001ba6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001baa:	88fa      	ldrh	r2, [r7, #6]
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	68b9      	ldr	r1, [r7, #8]
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f000 f8f3 	bl	8001da2 <HAL_SPI_TransmitReceive>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	e0ec      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001bc0:	f7fe ff50 	bl	8000a64 <HAL_GetTick>
 8001bc4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <HAL_SPI_Receive+0x62>
 8001bcc:	88fb      	ldrh	r3, [r7, #6]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e0e1      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_SPI_Receive+0x74>
 8001be0:	2302      	movs	r3, #2
 8001be2:	e0da      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2204      	movs	r2, #4
 8001bf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	88fa      	ldrh	r2, [r7, #6]
 8001c04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	88fa      	ldrh	r2, [r7, #6]
 8001c0a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c32:	d10f      	bne.n	8001c54 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c52:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c5e:	2b40      	cmp	r3, #64	@ 0x40
 8001c60:	d007      	beq.n	8001c72 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c70:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d170      	bne.n	8001d5c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001c7a:	e035      	b.n	8001ce8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d115      	bne.n	8001cb6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f103 020c 	add.w	r2, r3, #12
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c96:	7812      	ldrb	r2, [r2, #0]
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	3b01      	subs	r3, #1
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001cb4:	e018      	b.n	8001ce8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cb6:	f7fe fed5 	bl	8000a64 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d803      	bhi.n	8001cce <HAL_SPI_Receive+0x15e>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ccc:	d102      	bne.n	8001cd4 <HAL_SPI_Receive+0x164>
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e058      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1c4      	bne.n	8001c7c <HAL_SPI_Receive+0x10c>
 8001cf2:	e038      	b.n	8001d66 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d113      	bne.n	8001d2a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d0c:	b292      	uxth	r2, r2
 8001d0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d14:	1c9a      	adds	r2, r3, #2
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	3b01      	subs	r3, #1
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d28:	e018      	b.n	8001d5c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d2a:	f7fe fe9b 	bl	8000a64 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d803      	bhi.n	8001d42 <HAL_SPI_Receive+0x1d2>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d102      	bne.n	8001d48 <HAL_SPI_Receive+0x1d8>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d109      	bne.n	8001d5c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e01e      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1c6      	bne.n	8001cf4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	6839      	ldr	r1, [r7, #0]
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fa4a 	bl	8002204 <SPI_EndRxTransaction>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d002      	beq.n	8001d7c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2220      	movs	r2, #32
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001d98:	2300      	movs	r3, #0
  }
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b08a      	sub	sp, #40	@ 0x28
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
 8001dae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001db0:	2301      	movs	r3, #1
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001db4:	f7fe fe56 	bl	8000a64 <HAL_GetTick>
 8001db8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001dc0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001dc8:	887b      	ldrh	r3, [r7, #2]
 8001dca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001dcc:	7ffb      	ldrb	r3, [r7, #31]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d00c      	beq.n	8001dec <HAL_SPI_TransmitReceive+0x4a>
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001dd8:	d106      	bne.n	8001de8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <HAL_SPI_TransmitReceive+0x46>
 8001de2:	7ffb      	ldrb	r3, [r7, #31]
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d001      	beq.n	8001dec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001de8:	2302      	movs	r3, #2
 8001dea:	e17f      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <HAL_SPI_TransmitReceive+0x5c>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_SPI_TransmitReceive+0x5c>
 8001df8:	887b      	ldrh	r3, [r7, #2]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e174      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_SPI_TransmitReceive+0x6e>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e16d      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d003      	beq.n	8001e2c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2205      	movs	r2, #5
 8001e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	887a      	ldrh	r2, [r7, #2]
 8001e3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	887a      	ldrh	r2, [r7, #2]
 8001e42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	887a      	ldrh	r2, [r7, #2]
 8001e4e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	887a      	ldrh	r2, [r7, #2]
 8001e54:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e6c:	2b40      	cmp	r3, #64	@ 0x40
 8001e6e:	d007      	beq.n	8001e80 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e88:	d17e      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <HAL_SPI_TransmitReceive+0xf6>
 8001e92:	8afb      	ldrh	r3, [r7, #22]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d16c      	bne.n	8001f72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9c:	881a      	ldrh	r2, [r3, #0]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea8:	1c9a      	adds	r2, r3, #2
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ebc:	e059      	b.n	8001f72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d11b      	bne.n	8001f04 <HAL_SPI_TransmitReceive+0x162>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d016      	beq.n	8001f04 <HAL_SPI_TransmitReceive+0x162>
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d113      	bne.n	8001f04 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	881a      	ldrh	r2, [r3, #0]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eec:	1c9a      	adds	r2, r3, #2
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d119      	bne.n	8001f46 <HAL_SPI_TransmitReceive+0x1a4>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d014      	beq.n	8001f46 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f26:	b292      	uxth	r2, r2
 8001f28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2e:	1c9a      	adds	r2, r3, #2
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f42:	2301      	movs	r3, #1
 8001f44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001f46:	f7fe fd8d 	bl	8000a64 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	6a3b      	ldr	r3, [r7, #32]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d80d      	bhi.n	8001f72 <HAL_SPI_TransmitReceive+0x1d0>
 8001f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5c:	d009      	beq.n	8001f72 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e0bc      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1a0      	bne.n	8001ebe <HAL_SPI_TransmitReceive+0x11c>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d19b      	bne.n	8001ebe <HAL_SPI_TransmitReceive+0x11c>
 8001f86:	e082      	b.n	800208e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <HAL_SPI_TransmitReceive+0x1f4>
 8001f90:	8afb      	ldrh	r3, [r7, #22]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d171      	bne.n	800207a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	330c      	adds	r3, #12
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fbc:	e05d      	b.n	800207a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d11c      	bne.n	8002006 <HAL_SPI_TransmitReceive+0x264>
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d017      	beq.n	8002006 <HAL_SPI_TransmitReceive+0x264>
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d114      	bne.n	8002006 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	330c      	adds	r3, #12
 8001fe6:	7812      	ldrb	r2, [r2, #0]
 8001fe8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b01      	cmp	r3, #1
 8002012:	d119      	bne.n	8002048 <HAL_SPI_TransmitReceive+0x2a6>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002018:	b29b      	uxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d014      	beq.n	8002048 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800203a:	b29b      	uxth	r3, r3
 800203c:	3b01      	subs	r3, #1
 800203e:	b29a      	uxth	r2, r3
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002044:	2301      	movs	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002048:	f7fe fd0c 	bl	8000a64 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	6a3b      	ldr	r3, [r7, #32]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002054:	429a      	cmp	r2, r3
 8002056:	d803      	bhi.n	8002060 <HAL_SPI_TransmitReceive+0x2be>
 8002058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800205a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205e:	d102      	bne.n	8002066 <HAL_SPI_TransmitReceive+0x2c4>
 8002060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2201      	movs	r2, #1
 800206a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e038      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800207e:	b29b      	uxth	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d19c      	bne.n	8001fbe <HAL_SPI_TransmitReceive+0x21c>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002088:	b29b      	uxth	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d197      	bne.n	8001fbe <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800208e:	6a3a      	ldr	r2, [r7, #32]
 8002090:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 f908 	bl	80022a8 <SPI_EndRxTxTransaction>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d008      	beq.n	80020b0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2220      	movs	r2, #32
 80020a2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e01d      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10a      	bne.n	80020ce <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020b8:	2300      	movs	r3, #0
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80020ea:	2300      	movs	r3, #0
  }
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3728      	adds	r7, #40	@ 0x28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	4613      	mov	r3, r2
 8002102:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002104:	f7fe fcae 	bl	8000a64 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210c:	1a9b      	subs	r3, r3, r2
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	4413      	add	r3, r2
 8002112:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002114:	f7fe fca6 	bl	8000a64 <HAL_GetTick>
 8002118:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800211a:	4b39      	ldr	r3, [pc, #228]	@ (8002200 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	015b      	lsls	r3, r3, #5
 8002120:	0d1b      	lsrs	r3, r3, #20
 8002122:	69fa      	ldr	r2, [r7, #28]
 8002124:	fb02 f303 	mul.w	r3, r2, r3
 8002128:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800212a:	e054      	b.n	80021d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002132:	d050      	beq.n	80021d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002134:	f7fe fc96 	bl	8000a64 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	69fa      	ldr	r2, [r7, #28]
 8002140:	429a      	cmp	r2, r3
 8002142:	d902      	bls.n	800214a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d13d      	bne.n	80021c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002158:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002162:	d111      	bne.n	8002188 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800216c:	d004      	beq.n	8002178 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002176:	d107      	bne.n	8002188 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002186:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002190:	d10f      	bne.n	80021b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e017      	b.n	80021f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d101      	bne.n	80021d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	4013      	ands	r3, r2
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	bf0c      	ite	eq
 80021e6:	2301      	moveq	r3, #1
 80021e8:	2300      	movne	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d19b      	bne.n	800212c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3720      	adds	r7, #32
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000000 	.word	0x20000000

08002204 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af02      	add	r7, sp, #8
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002218:	d111      	bne.n	800223e <SPI_EndRxTransaction+0x3a>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002222:	d004      	beq.n	800222e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800222c:	d107      	bne.n	800223e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800223c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002246:	d117      	bne.n	8002278 <SPI_EndRxTransaction+0x74>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002250:	d112      	bne.n	8002278 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2200      	movs	r2, #0
 800225a:	2101      	movs	r1, #1
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f7ff ff49 	bl	80020f4 <SPI_WaitFlagStateUntilTimeout>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d01a      	beq.n	800229e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226c:	f043 0220 	orr.w	r2, r3, #32
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e013      	b.n	80022a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2200      	movs	r2, #0
 8002280:	2180      	movs	r1, #128	@ 0x80
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f7ff ff36 	bl	80020f4 <SPI_WaitFlagStateUntilTimeout>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d007      	beq.n	800229e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002292:	f043 0220 	orr.w	r2, r3, #32
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e000      	b.n	80022a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2201      	movs	r2, #1
 80022bc:	2102      	movs	r1, #2
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f7ff ff18 	bl	80020f4 <SPI_WaitFlagStateUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d007      	beq.n	80022da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ce:	f043 0220 	orr.w	r2, r3, #32
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e013      	b.n	8002302 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	9300      	str	r3, [sp, #0]
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2200      	movs	r2, #0
 80022e2:	2180      	movs	r1, #128	@ 0x80
 80022e4:	68f8      	ldr	r0, [r7, #12]
 80022e6:	f7ff ff05 	bl	80020f4 <SPI_WaitFlagStateUntilTimeout>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d007      	beq.n	8002300 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e000      	b.n	8002302 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d101      	bne.n	800231c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e042      	b.n	80023a2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d106      	bne.n	8002336 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe fa65 	bl	8000800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2224      	movs	r2, #36	@ 0x24
 800233a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800234c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f972 	bl	8002638 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002362:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002372:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002382:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2220      	movs	r2, #32
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2220      	movs	r2, #32
 8002396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b08a      	sub	sp, #40	@ 0x28
 80023ae:	af02      	add	r7, sp, #8
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	603b      	str	r3, [r7, #0]
 80023b6:	4613      	mov	r3, r2
 80023b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d175      	bne.n	80024b6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_UART_Transmit+0x2c>
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e06e      	b.n	80024b8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2221      	movs	r2, #33	@ 0x21
 80023e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023e8:	f7fe fb3c 	bl	8000a64 <HAL_GetTick>
 80023ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	88fa      	ldrh	r2, [r7, #6]
 80023f2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	88fa      	ldrh	r2, [r7, #6]
 80023f8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002402:	d108      	bne.n	8002416 <HAL_UART_Transmit+0x6c>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d104      	bne.n	8002416 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800240c:	2300      	movs	r3, #0
 800240e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	61bb      	str	r3, [r7, #24]
 8002414:	e003      	b.n	800241e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800241e:	e02e      	b.n	800247e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2200      	movs	r2, #0
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f848 	bl	80024c0 <UART_WaitOnFlagUntilTimeout>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2220      	movs	r2, #32
 800243a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e03a      	b.n	80024b8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002456:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	3302      	adds	r3, #2
 800245c:	61bb      	str	r3, [r7, #24]
 800245e:	e007      	b.n	8002470 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	781a      	ldrb	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3301      	adds	r3, #1
 800246e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002474:	b29b      	uxth	r3, r3
 8002476:	3b01      	subs	r3, #1
 8002478:	b29a      	uxth	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1cb      	bne.n	8002420 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	2200      	movs	r2, #0
 8002490:	2140      	movs	r1, #64	@ 0x40
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 f814 	bl	80024c0 <UART_WaitOnFlagUntilTimeout>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d005      	beq.n	80024aa <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2220      	movs	r2, #32
 80024a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e006      	b.n	80024b8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	e000      	b.n	80024b8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80024b6:	2302      	movs	r3, #2
  }
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3720      	adds	r7, #32
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	4613      	mov	r3, r2
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024d0:	e03b      	b.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d037      	beq.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024da:	f7fe fac3 	bl	8000a64 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	6a3a      	ldr	r2, [r7, #32]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d302      	bcc.n	80024f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e03a      	b.n	800256a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f003 0304 	and.w	r3, r3, #4
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d023      	beq.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b80      	cmp	r3, #128	@ 0x80
 8002506:	d020      	beq.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b40      	cmp	r3, #64	@ 0x40
 800250c:	d01d      	beq.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0308 	and.w	r3, r3, #8
 8002518:	2b08      	cmp	r3, #8
 800251a:	d116      	bne.n	800254a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f000 f81d 	bl	8002572 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2208      	movs	r2, #8
 800253c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e00f      	b.n	800256a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	4013      	ands	r3, r2
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	429a      	cmp	r2, r3
 8002558:	bf0c      	ite	eq
 800255a:	2301      	moveq	r3, #1
 800255c:	2300      	movne	r3, #0
 800255e:	b2db      	uxtb	r3, r3
 8002560:	461a      	mov	r2, r3
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	429a      	cmp	r2, r3
 8002566:	d0b4      	beq.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002572:	b480      	push	{r7}
 8002574:	b095      	sub	sp, #84	@ 0x54
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	330c      	adds	r3, #12
 8002580:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002584:	e853 3f00 	ldrex	r3, [r3]
 8002588:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800258a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800258c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002590:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	330c      	adds	r3, #12
 8002598:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800259a:	643a      	str	r2, [r7, #64]	@ 0x40
 800259c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800259e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025a2:	e841 2300 	strex	r3, r2, [r1]
 80025a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80025a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1e5      	bne.n	800257a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	3314      	adds	r3, #20
 80025b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	e853 3f00 	ldrex	r3, [r3]
 80025bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	f023 0301 	bic.w	r3, r3, #1
 80025c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	3314      	adds	r3, #20
 80025cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80025ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025d6:	e841 2300 	strex	r3, r2, [r1]
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1e5      	bne.n	80025ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d119      	bne.n	800261e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	330c      	adds	r3, #12
 80025f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	e853 3f00 	ldrex	r3, [r3]
 80025f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	f023 0310 	bic.w	r3, r3, #16
 8002600:	647b      	str	r3, [r7, #68]	@ 0x44
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	330c      	adds	r3, #12
 8002608:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800260a:	61ba      	str	r2, [r7, #24]
 800260c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260e:	6979      	ldr	r1, [r7, #20]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	e841 2300 	strex	r3, r2, [r1]
 8002616:	613b      	str	r3, [r7, #16]
   return(result);
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1e5      	bne.n	80025ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2220      	movs	r2, #32
 8002622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800262c:	bf00      	nop
 800262e:	3754      	adds	r7, #84	@ 0x54
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr
	...

08002638 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	4313      	orrs	r3, r2
 8002666:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002672:	f023 030c 	bic.w	r3, r3, #12
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6812      	ldr	r2, [r2, #0]
 800267a:	68b9      	ldr	r1, [r7, #8]
 800267c:	430b      	orrs	r3, r1
 800267e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699a      	ldr	r2, [r3, #24]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2c      	ldr	r2, [pc, #176]	@ (800274c <UART_SetConfig+0x114>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d103      	bne.n	80026a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80026a0:	f7ff f86c 	bl	800177c <HAL_RCC_GetPCLK2Freq>
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	e002      	b.n	80026ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80026a8:	f7ff f854 	bl	8001754 <HAL_RCC_GetPCLK1Freq>
 80026ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	4613      	mov	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	009a      	lsls	r2, r3, #2
 80026b8:	441a      	add	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c4:	4a22      	ldr	r2, [pc, #136]	@ (8002750 <UART_SetConfig+0x118>)
 80026c6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	0119      	lsls	r1, r3, #4
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4613      	mov	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	009a      	lsls	r2, r3, #2
 80026d8:	441a      	add	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80026e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002750 <UART_SetConfig+0x118>)
 80026e6:	fba3 0302 	umull	r0, r3, r3, r2
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	2064      	movs	r0, #100	@ 0x64
 80026ee:	fb00 f303 	mul.w	r3, r0, r3
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	3332      	adds	r3, #50	@ 0x32
 80026f8:	4a15      	ldr	r2, [pc, #84]	@ (8002750 <UART_SetConfig+0x118>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	095b      	lsrs	r3, r3, #5
 8002700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002704:	4419      	add	r1, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	009a      	lsls	r2, r3, #2
 8002710:	441a      	add	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	fbb2 f2f3 	udiv	r2, r2, r3
 800271c:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <UART_SetConfig+0x118>)
 800271e:	fba3 0302 	umull	r0, r3, r3, r2
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	2064      	movs	r0, #100	@ 0x64
 8002726:	fb00 f303 	mul.w	r3, r0, r3
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	3332      	adds	r3, #50	@ 0x32
 8002730:	4a07      	ldr	r2, [pc, #28]	@ (8002750 <UART_SetConfig+0x118>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	f003 020f 	and.w	r2, r3, #15
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	440a      	add	r2, r1
 8002742:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002744:	bf00      	nop
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40013800 	.word	0x40013800
 8002750:	51eb851f 	.word	0x51eb851f

08002754 <siprintf>:
 8002754:	b40e      	push	{r1, r2, r3}
 8002756:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800275a:	b510      	push	{r4, lr}
 800275c:	2400      	movs	r4, #0
 800275e:	b09d      	sub	sp, #116	@ 0x74
 8002760:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002762:	9002      	str	r0, [sp, #8]
 8002764:	9006      	str	r0, [sp, #24]
 8002766:	9107      	str	r1, [sp, #28]
 8002768:	9104      	str	r1, [sp, #16]
 800276a:	4809      	ldr	r0, [pc, #36]	@ (8002790 <siprintf+0x3c>)
 800276c:	4909      	ldr	r1, [pc, #36]	@ (8002794 <siprintf+0x40>)
 800276e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002772:	9105      	str	r1, [sp, #20]
 8002774:	6800      	ldr	r0, [r0, #0]
 8002776:	a902      	add	r1, sp, #8
 8002778:	9301      	str	r3, [sp, #4]
 800277a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800277c:	f000 f992 	bl	8002aa4 <_svfiprintf_r>
 8002780:	9b02      	ldr	r3, [sp, #8]
 8002782:	701c      	strb	r4, [r3, #0]
 8002784:	b01d      	add	sp, #116	@ 0x74
 8002786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800278a:	b003      	add	sp, #12
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	2000000c 	.word	0x2000000c
 8002794:	ffff0208 	.word	0xffff0208

08002798 <memset>:
 8002798:	4603      	mov	r3, r0
 800279a:	4402      	add	r2, r0
 800279c:	4293      	cmp	r3, r2
 800279e:	d100      	bne.n	80027a2 <memset+0xa>
 80027a0:	4770      	bx	lr
 80027a2:	f803 1b01 	strb.w	r1, [r3], #1
 80027a6:	e7f9      	b.n	800279c <memset+0x4>

080027a8 <__errno>:
 80027a8:	4b01      	ldr	r3, [pc, #4]	@ (80027b0 <__errno+0x8>)
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	2000000c 	.word	0x2000000c

080027b4 <__libc_init_array>:
 80027b4:	b570      	push	{r4, r5, r6, lr}
 80027b6:	2600      	movs	r6, #0
 80027b8:	4d0c      	ldr	r5, [pc, #48]	@ (80027ec <__libc_init_array+0x38>)
 80027ba:	4c0d      	ldr	r4, [pc, #52]	@ (80027f0 <__libc_init_array+0x3c>)
 80027bc:	1b64      	subs	r4, r4, r5
 80027be:	10a4      	asrs	r4, r4, #2
 80027c0:	42a6      	cmp	r6, r4
 80027c2:	d109      	bne.n	80027d8 <__libc_init_array+0x24>
 80027c4:	f000 fc76 	bl	80030b4 <_init>
 80027c8:	2600      	movs	r6, #0
 80027ca:	4d0a      	ldr	r5, [pc, #40]	@ (80027f4 <__libc_init_array+0x40>)
 80027cc:	4c0a      	ldr	r4, [pc, #40]	@ (80027f8 <__libc_init_array+0x44>)
 80027ce:	1b64      	subs	r4, r4, r5
 80027d0:	10a4      	asrs	r4, r4, #2
 80027d2:	42a6      	cmp	r6, r4
 80027d4:	d105      	bne.n	80027e2 <__libc_init_array+0x2e>
 80027d6:	bd70      	pop	{r4, r5, r6, pc}
 80027d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027dc:	4798      	blx	r3
 80027de:	3601      	adds	r6, #1
 80027e0:	e7ee      	b.n	80027c0 <__libc_init_array+0xc>
 80027e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e6:	4798      	blx	r3
 80027e8:	3601      	adds	r6, #1
 80027ea:	e7f2      	b.n	80027d2 <__libc_init_array+0x1e>
 80027ec:	080031c0 	.word	0x080031c0
 80027f0:	080031c0 	.word	0x080031c0
 80027f4:	080031c0 	.word	0x080031c0
 80027f8:	080031c4 	.word	0x080031c4

080027fc <__retarget_lock_acquire_recursive>:
 80027fc:	4770      	bx	lr

080027fe <__retarget_lock_release_recursive>:
 80027fe:	4770      	bx	lr

08002800 <_free_r>:
 8002800:	b538      	push	{r3, r4, r5, lr}
 8002802:	4605      	mov	r5, r0
 8002804:	2900      	cmp	r1, #0
 8002806:	d040      	beq.n	800288a <_free_r+0x8a>
 8002808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800280c:	1f0c      	subs	r4, r1, #4
 800280e:	2b00      	cmp	r3, #0
 8002810:	bfb8      	it	lt
 8002812:	18e4      	addlt	r4, r4, r3
 8002814:	f000 f8de 	bl	80029d4 <__malloc_lock>
 8002818:	4a1c      	ldr	r2, [pc, #112]	@ (800288c <_free_r+0x8c>)
 800281a:	6813      	ldr	r3, [r2, #0]
 800281c:	b933      	cbnz	r3, 800282c <_free_r+0x2c>
 800281e:	6063      	str	r3, [r4, #4]
 8002820:	6014      	str	r4, [r2, #0]
 8002822:	4628      	mov	r0, r5
 8002824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002828:	f000 b8da 	b.w	80029e0 <__malloc_unlock>
 800282c:	42a3      	cmp	r3, r4
 800282e:	d908      	bls.n	8002842 <_free_r+0x42>
 8002830:	6820      	ldr	r0, [r4, #0]
 8002832:	1821      	adds	r1, r4, r0
 8002834:	428b      	cmp	r3, r1
 8002836:	bf01      	itttt	eq
 8002838:	6819      	ldreq	r1, [r3, #0]
 800283a:	685b      	ldreq	r3, [r3, #4]
 800283c:	1809      	addeq	r1, r1, r0
 800283e:	6021      	streq	r1, [r4, #0]
 8002840:	e7ed      	b.n	800281e <_free_r+0x1e>
 8002842:	461a      	mov	r2, r3
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	b10b      	cbz	r3, 800284c <_free_r+0x4c>
 8002848:	42a3      	cmp	r3, r4
 800284a:	d9fa      	bls.n	8002842 <_free_r+0x42>
 800284c:	6811      	ldr	r1, [r2, #0]
 800284e:	1850      	adds	r0, r2, r1
 8002850:	42a0      	cmp	r0, r4
 8002852:	d10b      	bne.n	800286c <_free_r+0x6c>
 8002854:	6820      	ldr	r0, [r4, #0]
 8002856:	4401      	add	r1, r0
 8002858:	1850      	adds	r0, r2, r1
 800285a:	4283      	cmp	r3, r0
 800285c:	6011      	str	r1, [r2, #0]
 800285e:	d1e0      	bne.n	8002822 <_free_r+0x22>
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4408      	add	r0, r1
 8002866:	6010      	str	r0, [r2, #0]
 8002868:	6053      	str	r3, [r2, #4]
 800286a:	e7da      	b.n	8002822 <_free_r+0x22>
 800286c:	d902      	bls.n	8002874 <_free_r+0x74>
 800286e:	230c      	movs	r3, #12
 8002870:	602b      	str	r3, [r5, #0]
 8002872:	e7d6      	b.n	8002822 <_free_r+0x22>
 8002874:	6820      	ldr	r0, [r4, #0]
 8002876:	1821      	adds	r1, r4, r0
 8002878:	428b      	cmp	r3, r1
 800287a:	bf01      	itttt	eq
 800287c:	6819      	ldreq	r1, [r3, #0]
 800287e:	685b      	ldreq	r3, [r3, #4]
 8002880:	1809      	addeq	r1, r1, r0
 8002882:	6021      	streq	r1, [r4, #0]
 8002884:	6063      	str	r3, [r4, #4]
 8002886:	6054      	str	r4, [r2, #4]
 8002888:	e7cb      	b.n	8002822 <_free_r+0x22>
 800288a:	bd38      	pop	{r3, r4, r5, pc}
 800288c:	20000264 	.word	0x20000264

08002890 <sbrk_aligned>:
 8002890:	b570      	push	{r4, r5, r6, lr}
 8002892:	4e0f      	ldr	r6, [pc, #60]	@ (80028d0 <sbrk_aligned+0x40>)
 8002894:	460c      	mov	r4, r1
 8002896:	6831      	ldr	r1, [r6, #0]
 8002898:	4605      	mov	r5, r0
 800289a:	b911      	cbnz	r1, 80028a2 <sbrk_aligned+0x12>
 800289c:	f000 fba8 	bl	8002ff0 <_sbrk_r>
 80028a0:	6030      	str	r0, [r6, #0]
 80028a2:	4621      	mov	r1, r4
 80028a4:	4628      	mov	r0, r5
 80028a6:	f000 fba3 	bl	8002ff0 <_sbrk_r>
 80028aa:	1c43      	adds	r3, r0, #1
 80028ac:	d103      	bne.n	80028b6 <sbrk_aligned+0x26>
 80028ae:	f04f 34ff 	mov.w	r4, #4294967295
 80028b2:	4620      	mov	r0, r4
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
 80028b6:	1cc4      	adds	r4, r0, #3
 80028b8:	f024 0403 	bic.w	r4, r4, #3
 80028bc:	42a0      	cmp	r0, r4
 80028be:	d0f8      	beq.n	80028b2 <sbrk_aligned+0x22>
 80028c0:	1a21      	subs	r1, r4, r0
 80028c2:	4628      	mov	r0, r5
 80028c4:	f000 fb94 	bl	8002ff0 <_sbrk_r>
 80028c8:	3001      	adds	r0, #1
 80028ca:	d1f2      	bne.n	80028b2 <sbrk_aligned+0x22>
 80028cc:	e7ef      	b.n	80028ae <sbrk_aligned+0x1e>
 80028ce:	bf00      	nop
 80028d0:	20000260 	.word	0x20000260

080028d4 <_malloc_r>:
 80028d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028d8:	1ccd      	adds	r5, r1, #3
 80028da:	f025 0503 	bic.w	r5, r5, #3
 80028de:	3508      	adds	r5, #8
 80028e0:	2d0c      	cmp	r5, #12
 80028e2:	bf38      	it	cc
 80028e4:	250c      	movcc	r5, #12
 80028e6:	2d00      	cmp	r5, #0
 80028e8:	4606      	mov	r6, r0
 80028ea:	db01      	blt.n	80028f0 <_malloc_r+0x1c>
 80028ec:	42a9      	cmp	r1, r5
 80028ee:	d904      	bls.n	80028fa <_malloc_r+0x26>
 80028f0:	230c      	movs	r3, #12
 80028f2:	6033      	str	r3, [r6, #0]
 80028f4:	2000      	movs	r0, #0
 80028f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80029d0 <_malloc_r+0xfc>
 80028fe:	f000 f869 	bl	80029d4 <__malloc_lock>
 8002902:	f8d8 3000 	ldr.w	r3, [r8]
 8002906:	461c      	mov	r4, r3
 8002908:	bb44      	cbnz	r4, 800295c <_malloc_r+0x88>
 800290a:	4629      	mov	r1, r5
 800290c:	4630      	mov	r0, r6
 800290e:	f7ff ffbf 	bl	8002890 <sbrk_aligned>
 8002912:	1c43      	adds	r3, r0, #1
 8002914:	4604      	mov	r4, r0
 8002916:	d158      	bne.n	80029ca <_malloc_r+0xf6>
 8002918:	f8d8 4000 	ldr.w	r4, [r8]
 800291c:	4627      	mov	r7, r4
 800291e:	2f00      	cmp	r7, #0
 8002920:	d143      	bne.n	80029aa <_malloc_r+0xd6>
 8002922:	2c00      	cmp	r4, #0
 8002924:	d04b      	beq.n	80029be <_malloc_r+0xea>
 8002926:	6823      	ldr	r3, [r4, #0]
 8002928:	4639      	mov	r1, r7
 800292a:	4630      	mov	r0, r6
 800292c:	eb04 0903 	add.w	r9, r4, r3
 8002930:	f000 fb5e 	bl	8002ff0 <_sbrk_r>
 8002934:	4581      	cmp	r9, r0
 8002936:	d142      	bne.n	80029be <_malloc_r+0xea>
 8002938:	6821      	ldr	r1, [r4, #0]
 800293a:	4630      	mov	r0, r6
 800293c:	1a6d      	subs	r5, r5, r1
 800293e:	4629      	mov	r1, r5
 8002940:	f7ff ffa6 	bl	8002890 <sbrk_aligned>
 8002944:	3001      	adds	r0, #1
 8002946:	d03a      	beq.n	80029be <_malloc_r+0xea>
 8002948:	6823      	ldr	r3, [r4, #0]
 800294a:	442b      	add	r3, r5
 800294c:	6023      	str	r3, [r4, #0]
 800294e:	f8d8 3000 	ldr.w	r3, [r8]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	bb62      	cbnz	r2, 80029b0 <_malloc_r+0xdc>
 8002956:	f8c8 7000 	str.w	r7, [r8]
 800295a:	e00f      	b.n	800297c <_malloc_r+0xa8>
 800295c:	6822      	ldr	r2, [r4, #0]
 800295e:	1b52      	subs	r2, r2, r5
 8002960:	d420      	bmi.n	80029a4 <_malloc_r+0xd0>
 8002962:	2a0b      	cmp	r2, #11
 8002964:	d917      	bls.n	8002996 <_malloc_r+0xc2>
 8002966:	1961      	adds	r1, r4, r5
 8002968:	42a3      	cmp	r3, r4
 800296a:	6025      	str	r5, [r4, #0]
 800296c:	bf18      	it	ne
 800296e:	6059      	strne	r1, [r3, #4]
 8002970:	6863      	ldr	r3, [r4, #4]
 8002972:	bf08      	it	eq
 8002974:	f8c8 1000 	streq.w	r1, [r8]
 8002978:	5162      	str	r2, [r4, r5]
 800297a:	604b      	str	r3, [r1, #4]
 800297c:	4630      	mov	r0, r6
 800297e:	f000 f82f 	bl	80029e0 <__malloc_unlock>
 8002982:	f104 000b 	add.w	r0, r4, #11
 8002986:	1d23      	adds	r3, r4, #4
 8002988:	f020 0007 	bic.w	r0, r0, #7
 800298c:	1ac2      	subs	r2, r0, r3
 800298e:	bf1c      	itt	ne
 8002990:	1a1b      	subne	r3, r3, r0
 8002992:	50a3      	strne	r3, [r4, r2]
 8002994:	e7af      	b.n	80028f6 <_malloc_r+0x22>
 8002996:	6862      	ldr	r2, [r4, #4]
 8002998:	42a3      	cmp	r3, r4
 800299a:	bf0c      	ite	eq
 800299c:	f8c8 2000 	streq.w	r2, [r8]
 80029a0:	605a      	strne	r2, [r3, #4]
 80029a2:	e7eb      	b.n	800297c <_malloc_r+0xa8>
 80029a4:	4623      	mov	r3, r4
 80029a6:	6864      	ldr	r4, [r4, #4]
 80029a8:	e7ae      	b.n	8002908 <_malloc_r+0x34>
 80029aa:	463c      	mov	r4, r7
 80029ac:	687f      	ldr	r7, [r7, #4]
 80029ae:	e7b6      	b.n	800291e <_malloc_r+0x4a>
 80029b0:	461a      	mov	r2, r3
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	42a3      	cmp	r3, r4
 80029b6:	d1fb      	bne.n	80029b0 <_malloc_r+0xdc>
 80029b8:	2300      	movs	r3, #0
 80029ba:	6053      	str	r3, [r2, #4]
 80029bc:	e7de      	b.n	800297c <_malloc_r+0xa8>
 80029be:	230c      	movs	r3, #12
 80029c0:	4630      	mov	r0, r6
 80029c2:	6033      	str	r3, [r6, #0]
 80029c4:	f000 f80c 	bl	80029e0 <__malloc_unlock>
 80029c8:	e794      	b.n	80028f4 <_malloc_r+0x20>
 80029ca:	6005      	str	r5, [r0, #0]
 80029cc:	e7d6      	b.n	800297c <_malloc_r+0xa8>
 80029ce:	bf00      	nop
 80029d0:	20000264 	.word	0x20000264

080029d4 <__malloc_lock>:
 80029d4:	4801      	ldr	r0, [pc, #4]	@ (80029dc <__malloc_lock+0x8>)
 80029d6:	f7ff bf11 	b.w	80027fc <__retarget_lock_acquire_recursive>
 80029da:	bf00      	nop
 80029dc:	2000025c 	.word	0x2000025c

080029e0 <__malloc_unlock>:
 80029e0:	4801      	ldr	r0, [pc, #4]	@ (80029e8 <__malloc_unlock+0x8>)
 80029e2:	f7ff bf0c 	b.w	80027fe <__retarget_lock_release_recursive>
 80029e6:	bf00      	nop
 80029e8:	2000025c 	.word	0x2000025c

080029ec <__ssputs_r>:
 80029ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029f0:	461f      	mov	r7, r3
 80029f2:	688e      	ldr	r6, [r1, #8]
 80029f4:	4682      	mov	sl, r0
 80029f6:	42be      	cmp	r6, r7
 80029f8:	460c      	mov	r4, r1
 80029fa:	4690      	mov	r8, r2
 80029fc:	680b      	ldr	r3, [r1, #0]
 80029fe:	d82d      	bhi.n	8002a5c <__ssputs_r+0x70>
 8002a00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002a04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002a08:	d026      	beq.n	8002a58 <__ssputs_r+0x6c>
 8002a0a:	6965      	ldr	r5, [r4, #20]
 8002a0c:	6909      	ldr	r1, [r1, #16]
 8002a0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a12:	eba3 0901 	sub.w	r9, r3, r1
 8002a16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a1a:	1c7b      	adds	r3, r7, #1
 8002a1c:	444b      	add	r3, r9
 8002a1e:	106d      	asrs	r5, r5, #1
 8002a20:	429d      	cmp	r5, r3
 8002a22:	bf38      	it	cc
 8002a24:	461d      	movcc	r5, r3
 8002a26:	0553      	lsls	r3, r2, #21
 8002a28:	d527      	bpl.n	8002a7a <__ssputs_r+0x8e>
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	f7ff ff52 	bl	80028d4 <_malloc_r>
 8002a30:	4606      	mov	r6, r0
 8002a32:	b360      	cbz	r0, 8002a8e <__ssputs_r+0xa2>
 8002a34:	464a      	mov	r2, r9
 8002a36:	6921      	ldr	r1, [r4, #16]
 8002a38:	f000 faf8 	bl	800302c <memcpy>
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a46:	81a3      	strh	r3, [r4, #12]
 8002a48:	6126      	str	r6, [r4, #16]
 8002a4a:	444e      	add	r6, r9
 8002a4c:	6026      	str	r6, [r4, #0]
 8002a4e:	463e      	mov	r6, r7
 8002a50:	6165      	str	r5, [r4, #20]
 8002a52:	eba5 0509 	sub.w	r5, r5, r9
 8002a56:	60a5      	str	r5, [r4, #8]
 8002a58:	42be      	cmp	r6, r7
 8002a5a:	d900      	bls.n	8002a5e <__ssputs_r+0x72>
 8002a5c:	463e      	mov	r6, r7
 8002a5e:	4632      	mov	r2, r6
 8002a60:	4641      	mov	r1, r8
 8002a62:	6820      	ldr	r0, [r4, #0]
 8002a64:	f000 faaa 	bl	8002fbc <memmove>
 8002a68:	2000      	movs	r0, #0
 8002a6a:	68a3      	ldr	r3, [r4, #8]
 8002a6c:	1b9b      	subs	r3, r3, r6
 8002a6e:	60a3      	str	r3, [r4, #8]
 8002a70:	6823      	ldr	r3, [r4, #0]
 8002a72:	4433      	add	r3, r6
 8002a74:	6023      	str	r3, [r4, #0]
 8002a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a7a:	462a      	mov	r2, r5
 8002a7c:	f000 fae4 	bl	8003048 <_realloc_r>
 8002a80:	4606      	mov	r6, r0
 8002a82:	2800      	cmp	r0, #0
 8002a84:	d1e0      	bne.n	8002a48 <__ssputs_r+0x5c>
 8002a86:	4650      	mov	r0, sl
 8002a88:	6921      	ldr	r1, [r4, #16]
 8002a8a:	f7ff feb9 	bl	8002800 <_free_r>
 8002a8e:	230c      	movs	r3, #12
 8002a90:	f8ca 3000 	str.w	r3, [sl]
 8002a94:	89a3      	ldrh	r3, [r4, #12]
 8002a96:	f04f 30ff 	mov.w	r0, #4294967295
 8002a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a9e:	81a3      	strh	r3, [r4, #12]
 8002aa0:	e7e9      	b.n	8002a76 <__ssputs_r+0x8a>
	...

08002aa4 <_svfiprintf_r>:
 8002aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aa8:	4698      	mov	r8, r3
 8002aaa:	898b      	ldrh	r3, [r1, #12]
 8002aac:	4607      	mov	r7, r0
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	460d      	mov	r5, r1
 8002ab2:	4614      	mov	r4, r2
 8002ab4:	b09d      	sub	sp, #116	@ 0x74
 8002ab6:	d510      	bpl.n	8002ada <_svfiprintf_r+0x36>
 8002ab8:	690b      	ldr	r3, [r1, #16]
 8002aba:	b973      	cbnz	r3, 8002ada <_svfiprintf_r+0x36>
 8002abc:	2140      	movs	r1, #64	@ 0x40
 8002abe:	f7ff ff09 	bl	80028d4 <_malloc_r>
 8002ac2:	6028      	str	r0, [r5, #0]
 8002ac4:	6128      	str	r0, [r5, #16]
 8002ac6:	b930      	cbnz	r0, 8002ad6 <_svfiprintf_r+0x32>
 8002ac8:	230c      	movs	r3, #12
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	b01d      	add	sp, #116	@ 0x74
 8002ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ad6:	2340      	movs	r3, #64	@ 0x40
 8002ad8:	616b      	str	r3, [r5, #20]
 8002ada:	2300      	movs	r3, #0
 8002adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ade:	2320      	movs	r3, #32
 8002ae0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ae4:	2330      	movs	r3, #48	@ 0x30
 8002ae6:	f04f 0901 	mov.w	r9, #1
 8002aea:	f8cd 800c 	str.w	r8, [sp, #12]
 8002aee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002c88 <_svfiprintf_r+0x1e4>
 8002af2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002af6:	4623      	mov	r3, r4
 8002af8:	469a      	mov	sl, r3
 8002afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002afe:	b10a      	cbz	r2, 8002b04 <_svfiprintf_r+0x60>
 8002b00:	2a25      	cmp	r2, #37	@ 0x25
 8002b02:	d1f9      	bne.n	8002af8 <_svfiprintf_r+0x54>
 8002b04:	ebba 0b04 	subs.w	fp, sl, r4
 8002b08:	d00b      	beq.n	8002b22 <_svfiprintf_r+0x7e>
 8002b0a:	465b      	mov	r3, fp
 8002b0c:	4622      	mov	r2, r4
 8002b0e:	4629      	mov	r1, r5
 8002b10:	4638      	mov	r0, r7
 8002b12:	f7ff ff6b 	bl	80029ec <__ssputs_r>
 8002b16:	3001      	adds	r0, #1
 8002b18:	f000 80a7 	beq.w	8002c6a <_svfiprintf_r+0x1c6>
 8002b1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002b1e:	445a      	add	r2, fp
 8002b20:	9209      	str	r2, [sp, #36]	@ 0x24
 8002b22:	f89a 3000 	ldrb.w	r3, [sl]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 809f 	beq.w	8002c6a <_svfiprintf_r+0x1c6>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b36:	f10a 0a01 	add.w	sl, sl, #1
 8002b3a:	9304      	str	r3, [sp, #16]
 8002b3c:	9307      	str	r3, [sp, #28]
 8002b3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002b42:	931a      	str	r3, [sp, #104]	@ 0x68
 8002b44:	4654      	mov	r4, sl
 8002b46:	2205      	movs	r2, #5
 8002b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b4c:	484e      	ldr	r0, [pc, #312]	@ (8002c88 <_svfiprintf_r+0x1e4>)
 8002b4e:	f000 fa5f 	bl	8003010 <memchr>
 8002b52:	9a04      	ldr	r2, [sp, #16]
 8002b54:	b9d8      	cbnz	r0, 8002b8e <_svfiprintf_r+0xea>
 8002b56:	06d0      	lsls	r0, r2, #27
 8002b58:	bf44      	itt	mi
 8002b5a:	2320      	movmi	r3, #32
 8002b5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002b60:	0711      	lsls	r1, r2, #28
 8002b62:	bf44      	itt	mi
 8002b64:	232b      	movmi	r3, #43	@ 0x2b
 8002b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8002b6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b70:	d015      	beq.n	8002b9e <_svfiprintf_r+0xfa>
 8002b72:	4654      	mov	r4, sl
 8002b74:	2000      	movs	r0, #0
 8002b76:	f04f 0c0a 	mov.w	ip, #10
 8002b7a:	9a07      	ldr	r2, [sp, #28]
 8002b7c:	4621      	mov	r1, r4
 8002b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b82:	3b30      	subs	r3, #48	@ 0x30
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	d94b      	bls.n	8002c20 <_svfiprintf_r+0x17c>
 8002b88:	b1b0      	cbz	r0, 8002bb8 <_svfiprintf_r+0x114>
 8002b8a:	9207      	str	r2, [sp, #28]
 8002b8c:	e014      	b.n	8002bb8 <_svfiprintf_r+0x114>
 8002b8e:	eba0 0308 	sub.w	r3, r0, r8
 8002b92:	fa09 f303 	lsl.w	r3, r9, r3
 8002b96:	4313      	orrs	r3, r2
 8002b98:	46a2      	mov	sl, r4
 8002b9a:	9304      	str	r3, [sp, #16]
 8002b9c:	e7d2      	b.n	8002b44 <_svfiprintf_r+0xa0>
 8002b9e:	9b03      	ldr	r3, [sp, #12]
 8002ba0:	1d19      	adds	r1, r3, #4
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	9103      	str	r1, [sp, #12]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	bfbb      	ittet	lt
 8002baa:	425b      	neglt	r3, r3
 8002bac:	f042 0202 	orrlt.w	r2, r2, #2
 8002bb0:	9307      	strge	r3, [sp, #28]
 8002bb2:	9307      	strlt	r3, [sp, #28]
 8002bb4:	bfb8      	it	lt
 8002bb6:	9204      	strlt	r2, [sp, #16]
 8002bb8:	7823      	ldrb	r3, [r4, #0]
 8002bba:	2b2e      	cmp	r3, #46	@ 0x2e
 8002bbc:	d10a      	bne.n	8002bd4 <_svfiprintf_r+0x130>
 8002bbe:	7863      	ldrb	r3, [r4, #1]
 8002bc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bc2:	d132      	bne.n	8002c2a <_svfiprintf_r+0x186>
 8002bc4:	9b03      	ldr	r3, [sp, #12]
 8002bc6:	3402      	adds	r4, #2
 8002bc8:	1d1a      	adds	r2, r3, #4
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	9203      	str	r2, [sp, #12]
 8002bce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002bd2:	9305      	str	r3, [sp, #20]
 8002bd4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002c8c <_svfiprintf_r+0x1e8>
 8002bd8:	2203      	movs	r2, #3
 8002bda:	4650      	mov	r0, sl
 8002bdc:	7821      	ldrb	r1, [r4, #0]
 8002bde:	f000 fa17 	bl	8003010 <memchr>
 8002be2:	b138      	cbz	r0, 8002bf4 <_svfiprintf_r+0x150>
 8002be4:	2240      	movs	r2, #64	@ 0x40
 8002be6:	9b04      	ldr	r3, [sp, #16]
 8002be8:	eba0 000a 	sub.w	r0, r0, sl
 8002bec:	4082      	lsls	r2, r0
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	3401      	adds	r4, #1
 8002bf2:	9304      	str	r3, [sp, #16]
 8002bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bf8:	2206      	movs	r2, #6
 8002bfa:	4825      	ldr	r0, [pc, #148]	@ (8002c90 <_svfiprintf_r+0x1ec>)
 8002bfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c00:	f000 fa06 	bl	8003010 <memchr>
 8002c04:	2800      	cmp	r0, #0
 8002c06:	d036      	beq.n	8002c76 <_svfiprintf_r+0x1d2>
 8002c08:	4b22      	ldr	r3, [pc, #136]	@ (8002c94 <_svfiprintf_r+0x1f0>)
 8002c0a:	bb1b      	cbnz	r3, 8002c54 <_svfiprintf_r+0x1b0>
 8002c0c:	9b03      	ldr	r3, [sp, #12]
 8002c0e:	3307      	adds	r3, #7
 8002c10:	f023 0307 	bic.w	r3, r3, #7
 8002c14:	3308      	adds	r3, #8
 8002c16:	9303      	str	r3, [sp, #12]
 8002c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c1a:	4433      	add	r3, r6
 8002c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c1e:	e76a      	b.n	8002af6 <_svfiprintf_r+0x52>
 8002c20:	460c      	mov	r4, r1
 8002c22:	2001      	movs	r0, #1
 8002c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c28:	e7a8      	b.n	8002b7c <_svfiprintf_r+0xd8>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	f04f 0c0a 	mov.w	ip, #10
 8002c30:	4619      	mov	r1, r3
 8002c32:	3401      	adds	r4, #1
 8002c34:	9305      	str	r3, [sp, #20]
 8002c36:	4620      	mov	r0, r4
 8002c38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c3c:	3a30      	subs	r2, #48	@ 0x30
 8002c3e:	2a09      	cmp	r2, #9
 8002c40:	d903      	bls.n	8002c4a <_svfiprintf_r+0x1a6>
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0c6      	beq.n	8002bd4 <_svfiprintf_r+0x130>
 8002c46:	9105      	str	r1, [sp, #20]
 8002c48:	e7c4      	b.n	8002bd4 <_svfiprintf_r+0x130>
 8002c4a:	4604      	mov	r4, r0
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c52:	e7f0      	b.n	8002c36 <_svfiprintf_r+0x192>
 8002c54:	ab03      	add	r3, sp, #12
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	462a      	mov	r2, r5
 8002c5a:	4638      	mov	r0, r7
 8002c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <_svfiprintf_r+0x1f4>)
 8002c5e:	a904      	add	r1, sp, #16
 8002c60:	f3af 8000 	nop.w
 8002c64:	1c42      	adds	r2, r0, #1
 8002c66:	4606      	mov	r6, r0
 8002c68:	d1d6      	bne.n	8002c18 <_svfiprintf_r+0x174>
 8002c6a:	89ab      	ldrh	r3, [r5, #12]
 8002c6c:	065b      	lsls	r3, r3, #25
 8002c6e:	f53f af2d 	bmi.w	8002acc <_svfiprintf_r+0x28>
 8002c72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002c74:	e72c      	b.n	8002ad0 <_svfiprintf_r+0x2c>
 8002c76:	ab03      	add	r3, sp, #12
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	462a      	mov	r2, r5
 8002c7c:	4638      	mov	r0, r7
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <_svfiprintf_r+0x1f4>)
 8002c80:	a904      	add	r1, sp, #16
 8002c82:	f000 f87d 	bl	8002d80 <_printf_i>
 8002c86:	e7ed      	b.n	8002c64 <_svfiprintf_r+0x1c0>
 8002c88:	08003182 	.word	0x08003182
 8002c8c:	08003188 	.word	0x08003188
 8002c90:	0800318c 	.word	0x0800318c
 8002c94:	00000000 	.word	0x00000000
 8002c98:	080029ed 	.word	0x080029ed

08002c9c <_printf_common>:
 8002c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ca0:	4616      	mov	r6, r2
 8002ca2:	4698      	mov	r8, r3
 8002ca4:	688a      	ldr	r2, [r1, #8]
 8002ca6:	690b      	ldr	r3, [r1, #16]
 8002ca8:	4607      	mov	r7, r0
 8002caa:	4293      	cmp	r3, r2
 8002cac:	bfb8      	it	lt
 8002cae:	4613      	movlt	r3, r2
 8002cb0:	6033      	str	r3, [r6, #0]
 8002cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002cb6:	460c      	mov	r4, r1
 8002cb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002cbc:	b10a      	cbz	r2, 8002cc2 <_printf_common+0x26>
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	6033      	str	r3, [r6, #0]
 8002cc2:	6823      	ldr	r3, [r4, #0]
 8002cc4:	0699      	lsls	r1, r3, #26
 8002cc6:	bf42      	ittt	mi
 8002cc8:	6833      	ldrmi	r3, [r6, #0]
 8002cca:	3302      	addmi	r3, #2
 8002ccc:	6033      	strmi	r3, [r6, #0]
 8002cce:	6825      	ldr	r5, [r4, #0]
 8002cd0:	f015 0506 	ands.w	r5, r5, #6
 8002cd4:	d106      	bne.n	8002ce4 <_printf_common+0x48>
 8002cd6:	f104 0a19 	add.w	sl, r4, #25
 8002cda:	68e3      	ldr	r3, [r4, #12]
 8002cdc:	6832      	ldr	r2, [r6, #0]
 8002cde:	1a9b      	subs	r3, r3, r2
 8002ce0:	42ab      	cmp	r3, r5
 8002ce2:	dc2b      	bgt.n	8002d3c <_printf_common+0xa0>
 8002ce4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ce8:	6822      	ldr	r2, [r4, #0]
 8002cea:	3b00      	subs	r3, #0
 8002cec:	bf18      	it	ne
 8002cee:	2301      	movne	r3, #1
 8002cf0:	0692      	lsls	r2, r2, #26
 8002cf2:	d430      	bmi.n	8002d56 <_printf_common+0xba>
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4638      	mov	r0, r7
 8002cf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002cfc:	47c8      	blx	r9
 8002cfe:	3001      	adds	r0, #1
 8002d00:	d023      	beq.n	8002d4a <_printf_common+0xae>
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	6922      	ldr	r2, [r4, #16]
 8002d06:	f003 0306 	and.w	r3, r3, #6
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	bf14      	ite	ne
 8002d0e:	2500      	movne	r5, #0
 8002d10:	6833      	ldreq	r3, [r6, #0]
 8002d12:	f04f 0600 	mov.w	r6, #0
 8002d16:	bf08      	it	eq
 8002d18:	68e5      	ldreq	r5, [r4, #12]
 8002d1a:	f104 041a 	add.w	r4, r4, #26
 8002d1e:	bf08      	it	eq
 8002d20:	1aed      	subeq	r5, r5, r3
 8002d22:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d26:	bf08      	it	eq
 8002d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	bfc4      	itt	gt
 8002d30:	1a9b      	subgt	r3, r3, r2
 8002d32:	18ed      	addgt	r5, r5, r3
 8002d34:	42b5      	cmp	r5, r6
 8002d36:	d11a      	bne.n	8002d6e <_printf_common+0xd2>
 8002d38:	2000      	movs	r0, #0
 8002d3a:	e008      	b.n	8002d4e <_printf_common+0xb2>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	4652      	mov	r2, sl
 8002d40:	4641      	mov	r1, r8
 8002d42:	4638      	mov	r0, r7
 8002d44:	47c8      	blx	r9
 8002d46:	3001      	adds	r0, #1
 8002d48:	d103      	bne.n	8002d52 <_printf_common+0xb6>
 8002d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d52:	3501      	adds	r5, #1
 8002d54:	e7c1      	b.n	8002cda <_printf_common+0x3e>
 8002d56:	2030      	movs	r0, #48	@ 0x30
 8002d58:	18e1      	adds	r1, r4, r3
 8002d5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d64:	4422      	add	r2, r4
 8002d66:	3302      	adds	r3, #2
 8002d68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d6c:	e7c2      	b.n	8002cf4 <_printf_common+0x58>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	4622      	mov	r2, r4
 8002d72:	4641      	mov	r1, r8
 8002d74:	4638      	mov	r0, r7
 8002d76:	47c8      	blx	r9
 8002d78:	3001      	adds	r0, #1
 8002d7a:	d0e6      	beq.n	8002d4a <_printf_common+0xae>
 8002d7c:	3601      	adds	r6, #1
 8002d7e:	e7d9      	b.n	8002d34 <_printf_common+0x98>

08002d80 <_printf_i>:
 8002d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d84:	7e0f      	ldrb	r7, [r1, #24]
 8002d86:	4691      	mov	r9, r2
 8002d88:	2f78      	cmp	r7, #120	@ 0x78
 8002d8a:	4680      	mov	r8, r0
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	469a      	mov	sl, r3
 8002d90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d96:	d807      	bhi.n	8002da8 <_printf_i+0x28>
 8002d98:	2f62      	cmp	r7, #98	@ 0x62
 8002d9a:	d80a      	bhi.n	8002db2 <_printf_i+0x32>
 8002d9c:	2f00      	cmp	r7, #0
 8002d9e:	f000 80d1 	beq.w	8002f44 <_printf_i+0x1c4>
 8002da2:	2f58      	cmp	r7, #88	@ 0x58
 8002da4:	f000 80b8 	beq.w	8002f18 <_printf_i+0x198>
 8002da8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002dac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002db0:	e03a      	b.n	8002e28 <_printf_i+0xa8>
 8002db2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002db6:	2b15      	cmp	r3, #21
 8002db8:	d8f6      	bhi.n	8002da8 <_printf_i+0x28>
 8002dba:	a101      	add	r1, pc, #4	@ (adr r1, 8002dc0 <_printf_i+0x40>)
 8002dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002dc0:	08002e19 	.word	0x08002e19
 8002dc4:	08002e2d 	.word	0x08002e2d
 8002dc8:	08002da9 	.word	0x08002da9
 8002dcc:	08002da9 	.word	0x08002da9
 8002dd0:	08002da9 	.word	0x08002da9
 8002dd4:	08002da9 	.word	0x08002da9
 8002dd8:	08002e2d 	.word	0x08002e2d
 8002ddc:	08002da9 	.word	0x08002da9
 8002de0:	08002da9 	.word	0x08002da9
 8002de4:	08002da9 	.word	0x08002da9
 8002de8:	08002da9 	.word	0x08002da9
 8002dec:	08002f2b 	.word	0x08002f2b
 8002df0:	08002e57 	.word	0x08002e57
 8002df4:	08002ee5 	.word	0x08002ee5
 8002df8:	08002da9 	.word	0x08002da9
 8002dfc:	08002da9 	.word	0x08002da9
 8002e00:	08002f4d 	.word	0x08002f4d
 8002e04:	08002da9 	.word	0x08002da9
 8002e08:	08002e57 	.word	0x08002e57
 8002e0c:	08002da9 	.word	0x08002da9
 8002e10:	08002da9 	.word	0x08002da9
 8002e14:	08002eed 	.word	0x08002eed
 8002e18:	6833      	ldr	r3, [r6, #0]
 8002e1a:	1d1a      	adds	r2, r3, #4
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6032      	str	r2, [r6, #0]
 8002e20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e09c      	b.n	8002f66 <_printf_i+0x1e6>
 8002e2c:	6833      	ldr	r3, [r6, #0]
 8002e2e:	6820      	ldr	r0, [r4, #0]
 8002e30:	1d19      	adds	r1, r3, #4
 8002e32:	6031      	str	r1, [r6, #0]
 8002e34:	0606      	lsls	r6, r0, #24
 8002e36:	d501      	bpl.n	8002e3c <_printf_i+0xbc>
 8002e38:	681d      	ldr	r5, [r3, #0]
 8002e3a:	e003      	b.n	8002e44 <_printf_i+0xc4>
 8002e3c:	0645      	lsls	r5, r0, #25
 8002e3e:	d5fb      	bpl.n	8002e38 <_printf_i+0xb8>
 8002e40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e44:	2d00      	cmp	r5, #0
 8002e46:	da03      	bge.n	8002e50 <_printf_i+0xd0>
 8002e48:	232d      	movs	r3, #45	@ 0x2d
 8002e4a:	426d      	negs	r5, r5
 8002e4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e50:	230a      	movs	r3, #10
 8002e52:	4858      	ldr	r0, [pc, #352]	@ (8002fb4 <_printf_i+0x234>)
 8002e54:	e011      	b.n	8002e7a <_printf_i+0xfa>
 8002e56:	6821      	ldr	r1, [r4, #0]
 8002e58:	6833      	ldr	r3, [r6, #0]
 8002e5a:	0608      	lsls	r0, r1, #24
 8002e5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e60:	d402      	bmi.n	8002e68 <_printf_i+0xe8>
 8002e62:	0649      	lsls	r1, r1, #25
 8002e64:	bf48      	it	mi
 8002e66:	b2ad      	uxthmi	r5, r5
 8002e68:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e6a:	6033      	str	r3, [r6, #0]
 8002e6c:	bf14      	ite	ne
 8002e6e:	230a      	movne	r3, #10
 8002e70:	2308      	moveq	r3, #8
 8002e72:	4850      	ldr	r0, [pc, #320]	@ (8002fb4 <_printf_i+0x234>)
 8002e74:	2100      	movs	r1, #0
 8002e76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e7a:	6866      	ldr	r6, [r4, #4]
 8002e7c:	2e00      	cmp	r6, #0
 8002e7e:	60a6      	str	r6, [r4, #8]
 8002e80:	db05      	blt.n	8002e8e <_printf_i+0x10e>
 8002e82:	6821      	ldr	r1, [r4, #0]
 8002e84:	432e      	orrs	r6, r5
 8002e86:	f021 0104 	bic.w	r1, r1, #4
 8002e8a:	6021      	str	r1, [r4, #0]
 8002e8c:	d04b      	beq.n	8002f26 <_printf_i+0x1a6>
 8002e8e:	4616      	mov	r6, r2
 8002e90:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e94:	fb03 5711 	mls	r7, r3, r1, r5
 8002e98:	5dc7      	ldrb	r7, [r0, r7]
 8002e9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e9e:	462f      	mov	r7, r5
 8002ea0:	42bb      	cmp	r3, r7
 8002ea2:	460d      	mov	r5, r1
 8002ea4:	d9f4      	bls.n	8002e90 <_printf_i+0x110>
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d10b      	bne.n	8002ec2 <_printf_i+0x142>
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	07df      	lsls	r7, r3, #31
 8002eae:	d508      	bpl.n	8002ec2 <_printf_i+0x142>
 8002eb0:	6923      	ldr	r3, [r4, #16]
 8002eb2:	6861      	ldr	r1, [r4, #4]
 8002eb4:	4299      	cmp	r1, r3
 8002eb6:	bfde      	ittt	le
 8002eb8:	2330      	movle	r3, #48	@ 0x30
 8002eba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002ebe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002ec2:	1b92      	subs	r2, r2, r6
 8002ec4:	6122      	str	r2, [r4, #16]
 8002ec6:	464b      	mov	r3, r9
 8002ec8:	4621      	mov	r1, r4
 8002eca:	4640      	mov	r0, r8
 8002ecc:	f8cd a000 	str.w	sl, [sp]
 8002ed0:	aa03      	add	r2, sp, #12
 8002ed2:	f7ff fee3 	bl	8002c9c <_printf_common>
 8002ed6:	3001      	adds	r0, #1
 8002ed8:	d14a      	bne.n	8002f70 <_printf_i+0x1f0>
 8002eda:	f04f 30ff 	mov.w	r0, #4294967295
 8002ede:	b004      	add	sp, #16
 8002ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	f043 0320 	orr.w	r3, r3, #32
 8002eea:	6023      	str	r3, [r4, #0]
 8002eec:	2778      	movs	r7, #120	@ 0x78
 8002eee:	4832      	ldr	r0, [pc, #200]	@ (8002fb8 <_printf_i+0x238>)
 8002ef0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	6831      	ldr	r1, [r6, #0]
 8002ef8:	061f      	lsls	r7, r3, #24
 8002efa:	f851 5b04 	ldr.w	r5, [r1], #4
 8002efe:	d402      	bmi.n	8002f06 <_printf_i+0x186>
 8002f00:	065f      	lsls	r7, r3, #25
 8002f02:	bf48      	it	mi
 8002f04:	b2ad      	uxthmi	r5, r5
 8002f06:	6031      	str	r1, [r6, #0]
 8002f08:	07d9      	lsls	r1, r3, #31
 8002f0a:	bf44      	itt	mi
 8002f0c:	f043 0320 	orrmi.w	r3, r3, #32
 8002f10:	6023      	strmi	r3, [r4, #0]
 8002f12:	b11d      	cbz	r5, 8002f1c <_printf_i+0x19c>
 8002f14:	2310      	movs	r3, #16
 8002f16:	e7ad      	b.n	8002e74 <_printf_i+0xf4>
 8002f18:	4826      	ldr	r0, [pc, #152]	@ (8002fb4 <_printf_i+0x234>)
 8002f1a:	e7e9      	b.n	8002ef0 <_printf_i+0x170>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	f023 0320 	bic.w	r3, r3, #32
 8002f22:	6023      	str	r3, [r4, #0]
 8002f24:	e7f6      	b.n	8002f14 <_printf_i+0x194>
 8002f26:	4616      	mov	r6, r2
 8002f28:	e7bd      	b.n	8002ea6 <_printf_i+0x126>
 8002f2a:	6833      	ldr	r3, [r6, #0]
 8002f2c:	6825      	ldr	r5, [r4, #0]
 8002f2e:	1d18      	adds	r0, r3, #4
 8002f30:	6961      	ldr	r1, [r4, #20]
 8002f32:	6030      	str	r0, [r6, #0]
 8002f34:	062e      	lsls	r6, r5, #24
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	d501      	bpl.n	8002f3e <_printf_i+0x1be>
 8002f3a:	6019      	str	r1, [r3, #0]
 8002f3c:	e002      	b.n	8002f44 <_printf_i+0x1c4>
 8002f3e:	0668      	lsls	r0, r5, #25
 8002f40:	d5fb      	bpl.n	8002f3a <_printf_i+0x1ba>
 8002f42:	8019      	strh	r1, [r3, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	4616      	mov	r6, r2
 8002f48:	6123      	str	r3, [r4, #16]
 8002f4a:	e7bc      	b.n	8002ec6 <_printf_i+0x146>
 8002f4c:	6833      	ldr	r3, [r6, #0]
 8002f4e:	2100      	movs	r1, #0
 8002f50:	1d1a      	adds	r2, r3, #4
 8002f52:	6032      	str	r2, [r6, #0]
 8002f54:	681e      	ldr	r6, [r3, #0]
 8002f56:	6862      	ldr	r2, [r4, #4]
 8002f58:	4630      	mov	r0, r6
 8002f5a:	f000 f859 	bl	8003010 <memchr>
 8002f5e:	b108      	cbz	r0, 8002f64 <_printf_i+0x1e4>
 8002f60:	1b80      	subs	r0, r0, r6
 8002f62:	6060      	str	r0, [r4, #4]
 8002f64:	6863      	ldr	r3, [r4, #4]
 8002f66:	6123      	str	r3, [r4, #16]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f6e:	e7aa      	b.n	8002ec6 <_printf_i+0x146>
 8002f70:	4632      	mov	r2, r6
 8002f72:	4649      	mov	r1, r9
 8002f74:	4640      	mov	r0, r8
 8002f76:	6923      	ldr	r3, [r4, #16]
 8002f78:	47d0      	blx	sl
 8002f7a:	3001      	adds	r0, #1
 8002f7c:	d0ad      	beq.n	8002eda <_printf_i+0x15a>
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	079b      	lsls	r3, r3, #30
 8002f82:	d413      	bmi.n	8002fac <_printf_i+0x22c>
 8002f84:	68e0      	ldr	r0, [r4, #12]
 8002f86:	9b03      	ldr	r3, [sp, #12]
 8002f88:	4298      	cmp	r0, r3
 8002f8a:	bfb8      	it	lt
 8002f8c:	4618      	movlt	r0, r3
 8002f8e:	e7a6      	b.n	8002ede <_printf_i+0x15e>
 8002f90:	2301      	movs	r3, #1
 8002f92:	4632      	mov	r2, r6
 8002f94:	4649      	mov	r1, r9
 8002f96:	4640      	mov	r0, r8
 8002f98:	47d0      	blx	sl
 8002f9a:	3001      	adds	r0, #1
 8002f9c:	d09d      	beq.n	8002eda <_printf_i+0x15a>
 8002f9e:	3501      	adds	r5, #1
 8002fa0:	68e3      	ldr	r3, [r4, #12]
 8002fa2:	9903      	ldr	r1, [sp, #12]
 8002fa4:	1a5b      	subs	r3, r3, r1
 8002fa6:	42ab      	cmp	r3, r5
 8002fa8:	dcf2      	bgt.n	8002f90 <_printf_i+0x210>
 8002faa:	e7eb      	b.n	8002f84 <_printf_i+0x204>
 8002fac:	2500      	movs	r5, #0
 8002fae:	f104 0619 	add.w	r6, r4, #25
 8002fb2:	e7f5      	b.n	8002fa0 <_printf_i+0x220>
 8002fb4:	08003193 	.word	0x08003193
 8002fb8:	080031a4 	.word	0x080031a4

08002fbc <memmove>:
 8002fbc:	4288      	cmp	r0, r1
 8002fbe:	b510      	push	{r4, lr}
 8002fc0:	eb01 0402 	add.w	r4, r1, r2
 8002fc4:	d902      	bls.n	8002fcc <memmove+0x10>
 8002fc6:	4284      	cmp	r4, r0
 8002fc8:	4623      	mov	r3, r4
 8002fca:	d807      	bhi.n	8002fdc <memmove+0x20>
 8002fcc:	1e43      	subs	r3, r0, #1
 8002fce:	42a1      	cmp	r1, r4
 8002fd0:	d008      	beq.n	8002fe4 <memmove+0x28>
 8002fd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002fda:	e7f8      	b.n	8002fce <memmove+0x12>
 8002fdc:	4601      	mov	r1, r0
 8002fde:	4402      	add	r2, r0
 8002fe0:	428a      	cmp	r2, r1
 8002fe2:	d100      	bne.n	8002fe6 <memmove+0x2a>
 8002fe4:	bd10      	pop	{r4, pc}
 8002fe6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002fea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002fee:	e7f7      	b.n	8002fe0 <memmove+0x24>

08002ff0 <_sbrk_r>:
 8002ff0:	b538      	push	{r3, r4, r5, lr}
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	4d05      	ldr	r5, [pc, #20]	@ (800300c <_sbrk_r+0x1c>)
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	4608      	mov	r0, r1
 8002ffa:	602b      	str	r3, [r5, #0]
 8002ffc:	f7fd fc78 	bl	80008f0 <_sbrk>
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d102      	bne.n	800300a <_sbrk_r+0x1a>
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	b103      	cbz	r3, 800300a <_sbrk_r+0x1a>
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	bd38      	pop	{r3, r4, r5, pc}
 800300c:	20000258 	.word	0x20000258

08003010 <memchr>:
 8003010:	4603      	mov	r3, r0
 8003012:	b510      	push	{r4, lr}
 8003014:	b2c9      	uxtb	r1, r1
 8003016:	4402      	add	r2, r0
 8003018:	4293      	cmp	r3, r2
 800301a:	4618      	mov	r0, r3
 800301c:	d101      	bne.n	8003022 <memchr+0x12>
 800301e:	2000      	movs	r0, #0
 8003020:	e003      	b.n	800302a <memchr+0x1a>
 8003022:	7804      	ldrb	r4, [r0, #0]
 8003024:	3301      	adds	r3, #1
 8003026:	428c      	cmp	r4, r1
 8003028:	d1f6      	bne.n	8003018 <memchr+0x8>
 800302a:	bd10      	pop	{r4, pc}

0800302c <memcpy>:
 800302c:	440a      	add	r2, r1
 800302e:	4291      	cmp	r1, r2
 8003030:	f100 33ff 	add.w	r3, r0, #4294967295
 8003034:	d100      	bne.n	8003038 <memcpy+0xc>
 8003036:	4770      	bx	lr
 8003038:	b510      	push	{r4, lr}
 800303a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800303e:	4291      	cmp	r1, r2
 8003040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003044:	d1f9      	bne.n	800303a <memcpy+0xe>
 8003046:	bd10      	pop	{r4, pc}

08003048 <_realloc_r>:
 8003048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800304c:	4607      	mov	r7, r0
 800304e:	4614      	mov	r4, r2
 8003050:	460d      	mov	r5, r1
 8003052:	b921      	cbnz	r1, 800305e <_realloc_r+0x16>
 8003054:	4611      	mov	r1, r2
 8003056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800305a:	f7ff bc3b 	b.w	80028d4 <_malloc_r>
 800305e:	b92a      	cbnz	r2, 800306c <_realloc_r+0x24>
 8003060:	f7ff fbce 	bl	8002800 <_free_r>
 8003064:	4625      	mov	r5, r4
 8003066:	4628      	mov	r0, r5
 8003068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800306c:	f000 f81a 	bl	80030a4 <_malloc_usable_size_r>
 8003070:	4284      	cmp	r4, r0
 8003072:	4606      	mov	r6, r0
 8003074:	d802      	bhi.n	800307c <_realloc_r+0x34>
 8003076:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800307a:	d8f4      	bhi.n	8003066 <_realloc_r+0x1e>
 800307c:	4621      	mov	r1, r4
 800307e:	4638      	mov	r0, r7
 8003080:	f7ff fc28 	bl	80028d4 <_malloc_r>
 8003084:	4680      	mov	r8, r0
 8003086:	b908      	cbnz	r0, 800308c <_realloc_r+0x44>
 8003088:	4645      	mov	r5, r8
 800308a:	e7ec      	b.n	8003066 <_realloc_r+0x1e>
 800308c:	42b4      	cmp	r4, r6
 800308e:	4622      	mov	r2, r4
 8003090:	4629      	mov	r1, r5
 8003092:	bf28      	it	cs
 8003094:	4632      	movcs	r2, r6
 8003096:	f7ff ffc9 	bl	800302c <memcpy>
 800309a:	4629      	mov	r1, r5
 800309c:	4638      	mov	r0, r7
 800309e:	f7ff fbaf 	bl	8002800 <_free_r>
 80030a2:	e7f1      	b.n	8003088 <_realloc_r+0x40>

080030a4 <_malloc_usable_size_r>:
 80030a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030a8:	1f18      	subs	r0, r3, #4
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	bfbc      	itt	lt
 80030ae:	580b      	ldrlt	r3, [r1, r0]
 80030b0:	18c0      	addlt	r0, r0, r3
 80030b2:	4770      	bx	lr

080030b4 <_init>:
 80030b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b6:	bf00      	nop
 80030b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ba:	bc08      	pop	{r3}
 80030bc:	469e      	mov	lr, r3
 80030be:	4770      	bx	lr

080030c0 <_fini>:
 80030c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c2:	bf00      	nop
 80030c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c6:	bc08      	pop	{r3}
 80030c8:	469e      	mov	lr, r3
 80030ca:	4770      	bx	lr
