module Extensor (sel, in1, in2, in3, out);

	input[16:0] in1;
	input[21:0] in2;
	input[17:0] in3;
	
	input[1:0] sel;
	
	out reg [31:0] out;
	
	always @ (*) begin
		case(sel)
			2'b00: begin
				out = in1;
				if(in1[16] == 1'b1) saida = saida + 32'b11111111111111100000000000000000;
			end
			2'b01: begin
				out = in2;
				if(in2[21] == 1'b1) saida = saida + 32'b11111111110000000000000000000000;
			end
			2'b10: begin
				out = in3;
				if(in1[17] == 1'b1) saida = saida + 32'b11111111111111000000000000000000;
			end
			default:begin
				out = 32'b1;
			end
		endcase
	end
endmodule

			
	
	