=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 112 --> 8 (28 --> 2, 84 --> 6 )
[LOG] Average clause size reduction: 18.6667 --> 1.33333 (14 --> 1, 21 --> 1.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 4, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 989 --> 31 (140 --> 2, 420 --> 14, 213 --> 8, 216 --> 7 )
[LOG] Average clause size reduction: 54.9444 --> 1.72222 (46.6667 --> 0.666667, 60 --> 2, 53.25 --> 2, 54 --> 1.75 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 102 8 2 1 90
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (3, 3, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 493 --> 17 (108 --> 3, 108 --> 4, 165 --> 7, 112 --> 3 )
[LOG] Average clause size reduction: 37.9231 --> 1.30769 (36 --> 1, 36 --> 1.33333, 41.25 --> 1.75, 37.3333 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (2, 4, 2, 10, 3, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2387 --> 55 (112 --> 1, 336 --> 6, 113 --> 1, 1026 --> 26, 220 --> 7, 580 --> 14 )
[LOG] Average clause size reduction: 88.4074 --> 2.03704 (56 --> 0.5, 84 --> 1.5, 56.5 --> 0.5, 102.6 --> 2.6, 73.3333 --> 2.33333, 96.6667 --> 2.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 166 12 2 1 151
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (3, 4, 3, 4, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1226 --> 23 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3 )
[LOG] Average clause size reduction: 61.3 --> 1.15 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 170 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 6, 10, 2, 3, 7, 2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4366 --> 68 (154 --> 1, 770 --> 12, 1395 --> 25, 151 --> 2, 314 --> 3, 948 --> 15, 154 --> 1, 480 --> 9 )
[LOG] Average clause size reduction: 121.278 --> 1.88889 (77 --> 0.5, 128.333 --> 2, 139.5 --> 2.5, 75.5 --> 1, 104.667 --> 1, 135.429 --> 2.14286, 77 --> 0.5, 120 --> 2.25 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 229 16 2 1 207
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 2, 2, 4, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1327 --> 13 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 4, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 69.8421 --> 0.684211 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 246 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 56 (6, 8, 5, 8, 4, 5, 6, 2, 6, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9075 --> 112 (980 --> 9, 1372 --> 21, 768 --> 11, 1316 --> 20, 597 --> 5, 800 --> 10, 1005 --> 10, 202 --> 1, 1015 --> 13, 1020 --> 12 )
[LOG] Average clause size reduction: 162.054 --> 2 (163.333 --> 1.5, 171.5 --> 2.625, 153.6 --> 2.2, 164.5 --> 2.5, 149.25 --> 1.25, 160 --> 2, 167.5 --> 1.66667, 101 --> 0.5, 169.167 --> 2.16667, 170 --> 2 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 295 20 2 1 267
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 133 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 38 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4260 --> 53 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 11, 604 --> 8, 441 --> 4, 474 --> 7 )
[LOG] Average clause size reduction: 112.105 --> 1.39474 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.2, 120.8 --> 1.6, 110.25 --> 1, 118.5 --> 1.75 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 238 20 2 1 212
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 225 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7277 --> 64 (476 --> 2, 714 --> 6, 956 --> 9, 960 --> 11, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 17, 496 --> 4 )
[LOG] Average clause size reduction: 173.262 --> 1.52381 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.8, 192 --> 2.2, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.42857, 165.333 --> 1.33333 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 56 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 7, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 8140 --> 90 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 9, 186 --> 1, 374 --> 4, 1128 --> 14, 1134 --> 15, 740 --> 7, 1086 --> 15, 192 --> 1 )
[LOG] Average clause size reduction: 145.357 --> 1.60714 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 1.8, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2, 162 --> 2.14286, 148 --> 1.4, 155.143 --> 2.14286, 96 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 296 24 2 1 263
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 263 AND gates.
[LOG] Size after ABC: 109 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 4, 4, 4, 6, 3, 3, 3, 4, 5, 3, 6, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11445 --> 86 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 7, 1420 --> 12, 570 --> 5, 572 --> 4, 574 --> 3, 864 --> 5, 1156 --> 10, 580 --> 4, 1455 --> 13, 876 --> 8 )
[LOG] Average clause size reduction: 211.944 --> 1.59259 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 1.75, 236.667 --> 2, 190 --> 1.66667, 190.667 --> 1.33333, 191.333 --> 1, 216 --> 1.25, 231.2 --> 2, 193.333 --> 1.33333, 242.5 --> 2.16667, 219 --> 2 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 404 28 2 1 371
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 207 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (2, 5, 4, 2, 7, 2, 5, 4, 4, 3, 3, 3, 7, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8775 --> 84 (214 --> 1, 856 --> 12, 630 --> 7, 216 --> 1, 1302 --> 15, 218 --> 1, 876 --> 8, 660 --> 5, 663 --> 4, 444 --> 2, 446 --> 3, 448 --> 4, 1350 --> 18, 452 --> 3 )
[LOG] Average clause size reduction: 162.5 --> 1.55556 (107 --> 0.5, 171.2 --> 2.4, 157.5 --> 1.75, 108 --> 0.5, 186 --> 2.14286, 109 --> 0.5, 175.2 --> 1.6, 165 --> 1.25, 165.75 --> 1, 148 --> 0.666667, 148.667 --> 1, 149.333 --> 1.33333, 192.857 --> 2.57143, 150.667 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 339 28 2 1 308
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 65 (3, 5, 3, 7, 5, 3, 5, 3, 3, 6, 4, 2, 5, 7, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 16068 --> 110 (644 --> 4, 1288 --> 8, 646 --> 4, 1944 --> 17, 1300 --> 12, 642 --> 3, 1308 --> 10, 656 --> 3, 658 --> 3, 1650 --> 13, 993 --> 8, 332 --> 1, 1332 --> 8, 2004 --> 14, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 247.2 --> 1.69231 (214.667 --> 1.33333, 257.6 --> 1.6, 215.333 --> 1.33333, 277.714 --> 2.42857, 260 --> 2.4, 214 --> 1, 261.6 --> 2, 218.667 --> 1, 219.333 --> 1, 275 --> 2.16667, 248.25 --> 2, 166 --> 0.5, 266.4 --> 1.6, 286.286 --> 2, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 463 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 60 (4, 3, 5, 2, 5, 3, 3, 5, 5, 6, 2, 5, 2, 5, 2, 3 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11101 --> 83 (738 --> 3, 492 --> 3, 988 --> 8, 248 --> 1, 996 --> 10, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 10, 1270 --> 11, 255 --> 1, 1024 --> 9, 257 --> 1, 1032 --> 7, 259 --> 1, 520 --> 2 )
[LOG] Average clause size reduction: 185.017 --> 1.38333 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.6, 124 --> 0.5, 199.2 --> 2, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2, 211.667 --> 1.83333, 127.5 --> 0.5, 204.8 --> 1.8, 128.5 --> 0.5, 206.4 --> 1.4, 129.5 --> 0.5, 173.333 --> 0.666667 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 349
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 329 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 59 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 5, 4, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15252 --> 83 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 1472 --> 10, 1476 --> 10, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 16, 1508 --> 8, 1134 --> 6, 379 --> 3, 380 --> 1 )
[LOG] Average clause size reduction: 258.508 --> 1.40678 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2, 295.2 --> 2, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 2.28571, 301.6 --> 1.6, 283.5 --> 1.5, 189.5 --> 1.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 523 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 69 (3, 5, 4, 3, 4, 4, 7, 2, 5, 4, 4, 2, 5, 7, 2, 2, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 14536 --> 100 (556 --> 2, 1112 --> 8, 837 --> 5, 560 --> 3, 843 --> 4, 846 --> 6, 1698 --> 15, 284 --> 1, 1140 --> 7, 858 --> 7, 861 --> 7, 288 --> 1, 1156 --> 10, 1740 --> 17, 291 --> 1, 292 --> 1, 586 --> 2, 588 --> 3 )
[LOG] Average clause size reduction: 210.667 --> 1.44928 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.25, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.5, 242.571 --> 2.14286, 142 --> 0.5, 228 --> 1.4, 214.5 --> 1.75, 215.25 --> 1.75, 144 --> 0.5, 231.2 --> 2, 248.571 --> 2.42857, 145.5 --> 0.5, 146 --> 0.5, 195.333 --> 0.666667, 196 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 436 36 2 1 395
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 166 new AND gates.
[LOG] Size before ABC: 454 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 3, 2, 2, 9, 3, 4, 2, 6, 6, 3, 6, 11, 8, 8, 4, 7, 6, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31608 --> 174 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 3280 --> 19, 822 --> 3, 1236 --> 5, 413 --> 1, 2070 --> 13, 2075 --> 9, 832 --> 5, 2085 --> 11, 4180 --> 29, 2933 --> 18, 2905 --> 20, 1263 --> 5, 2532 --> 16, 2115 --> 10, 424 --> 1 )
[LOG] Average clause size reduction: 329.25 --> 1.8125 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 364.444 --> 2.11111, 274 --> 1, 309 --> 1.25, 206.5 --> 0.5, 345 --> 2.16667, 345.833 --> 1.5, 277.333 --> 1.66667, 347.5 --> 1.83333, 380 --> 2.63636, 366.625 --> 2.25, 363.125 --> 2.5, 315.75 --> 1.25, 361.714 --> 2.28571, 352.5 --> 1.66667, 212 --> 0.5 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 582 40 2 1 531
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 314 AND gates.
[LOG] Size after ABC: 166 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 88 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 5, 5, 3, 2, 8, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21628 --> 136 (620 --> 2, 930 --> 7, 2177 --> 15, 1872 --> 15, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 8, 1276 --> 10, 640 --> 3, 963 --> 5, 1288 --> 10, 1292 --> 7, 1296 --> 9, 650 --> 2, 326 --> 1, 2289 --> 17, 656 --> 3 )
[LOG] Average clause size reduction: 245.773 --> 1.54545 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 1.875, 267.429 --> 2.14286, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.6, 255.2 --> 2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2, 258.4 --> 1.4, 259.2 --> 1.8, 216.667 --> 0.666667, 163 --> 0.5, 286.125 --> 2.125, 218.667 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 497 40 2 1 444
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.75 sec (Real time) / 1.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.63 sec (Real time) / 6.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.30 sec (Real time) / 4.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1136.18 sec (Real time) / 1128.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1862.92 sec (Real time) / 1853.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.52 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.06 sec (Real time) / 2.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9970.95 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1006.07 sec (Real time) / 1000.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9973.15 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/1 sec (0.29/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/1 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.39 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.25/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.39 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.2/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0.09/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 16.89 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.23/13 sec (7.97/8 sec, 1.76/1 sec, 2.56/2 sec, 0.62/1 sec, 0.35/0 sec, 0.32/0 sec, 0.31/0 sec, 0.3/0 sec, 0.3/1 sec, 0.3/0 sec, 0.29/0 sec, 0.29/0 sec, 0.29/0 sec, 0.29/0 sec, 0.28/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.94/5 sec (0.67/0.67 sec, 1.5/1.5 sec, 2.28/2.28 sec, 0.33/0.33 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.12/8 sec (7.12/7.12 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 16.89 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.09 sec (Real time) / 16.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.45 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.78/21 sec (6.22/6 sec, 9.64/10 sec, 1.99/2 sec, 0.59/0 sec, 0.37/0 sec, 0.3/0 sec, 0.31/1 sec, 0.31/0 sec, 0.3/0 sec, 0.3/1 sec, 0.29/0 sec, 0.29/0 sec, 0.29/1 sec, 0.29/0 sec, 0.29/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.15/14 sec (0.6/0.6 sec, 9.39/9.39 sec, 1.7/1.7 sec, 0.3/0.3 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 5.45/4 sec (5.45/5.45 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.45 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.66 sec (Real time) / 22.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 20.37 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.63/20 sec (5.92/6 sec, 8.05/8 sec, 1.71/1 sec, 0.58/1 sec, 0.41/1 sec, 0.31/0 sec, 0.31/0 sec, 0.3/1 sec, 0.3/0 sec, 0.28/0 sec, 0.3/1 sec, 0.29/0 sec, 0.29/0 sec, 0.29/1 sec, 0.29/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 10.2/11 sec (0.51/0.51 sec, 7.78/7.78 sec, 1.43/1.43 sec, 0.31/0.31 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.22/5 sec (5.22/5.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 20.37 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.57 sec (Real time) / 20.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 16.22 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.5/15 sec (3.04/3 sec, 6.83/7 sec, 1.62/2 sec, 0.76/1 sec, 0.35/0 sec, 0.32/0 sec, 0.31/1 sec, 0.3/0 sec, 0.3/0 sec, 0.3/0 sec, 0.24/0 sec, 0.29/0 sec, 0.28/1 sec, 0.28/0 sec, 0.28/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 8.93/9 sec (0.4/0.4 sec, 6.57/6.57 sec, 1.33/1.33 sec, 0.48/0.48 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.48/2 sec (2.48/2.48 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 16.22 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.41 sec (Real time) / 16.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 737.17 sec CPU time.
[LOG] Relation determinization time: 737 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 729.45/729 sec (25.29/25 sec, 633.53/634 sec, 45.07/45 sec, 8.15/8 sec, 4.05/4 sec, 1.44/1 sec, 1.15/1 sec, 1.09/1 sec, 1.08/1 sec, 1.1/1 sec, 1.07/1 sec, 1.09/1 sec, 1.09/1 sec, 1.07/2 sec, 1.08/1 sec, 1.04/1 sec, 1.06/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 691.99/694 sec (4.9/4.9 sec, 632.26/632.26 sec, 43.93/43.93 sec, 7.09/7.09 sec, 3/3 sec, 0.39/0.39 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 19.32/17 sec (19.32/19.32 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 737.17 sec CPU time.
[LOG] Overall execution time: 737 sec real time.
Synthesis time: 737.42 sec (Real time) / 736.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1023.54 sec CPU time.
[LOG] Relation determinization time: 1024 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1015.55/1017 sec (16.23/17 sec, 851.57/851 sec, 121.18/121 sec, 10.18/10 sec, 2.9/3 sec, 1.53/2 sec, 1.18/2 sec, 1.12/1 sec, 1.11/1 sec, 1.09/1 sec, 1.07/1 sec, 1.09/1 sec, 1.07/1 sec, 1.07/1 sec, 1.06/1 sec, 1.06/2 sec, 1.04/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 985.45/985 sec (3.42/3.42 sec, 850.33/850.33 sec, 120.02/120.02 sec, 9.05/9.05 sec, 1.73/1.73 sec, 0.47/0.47 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.86/13 sec (11.86/11.86 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1023.54 sec CPU time.
[LOG] Overall execution time: 1024 sec real time.
Synthesis time: 1023.79 sec (Real time) / 1022.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.32 sec (Real time) / 9996.55 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 6320.03 sec (Real time) / 6314.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.48 sec (Real time) / 9995.04 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 4694.09 sec (Real time) / 4683.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9995.85 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9994.88 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 2, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 153 --> 6 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2 )
[LOG] Average clause size reduction: 15.3 --> 0.6 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (5, 6, 6, 13, 2, 6, 11, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6131 --> 132 (548 --> 6, 685 --> 12, 695 --> 12, 1584 --> 42, 128 --> 1, 635 --> 18, 1320 --> 32, 536 --> 9 )
[LOG] Average clause size reduction: 113.537 --> 2.44444 (109.6 --> 1.2, 114.167 --> 2, 115.833 --> 2, 121.846 --> 3.23077, 64 --> 0.5, 105.833 --> 3, 120 --> 2.90909, 107.2 --> 1.8 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 255 8 0 1 242
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 225 new AND gates.
[LOG] Size before ABC: 486 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 88 (2, 15, 9, 6, 5, 6, 6, 16, 7, 16 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 17378 --> 299 (228 --> 1, 3192 --> 58, 1784 --> 25, 1115 --> 14, 872 --> 16, 1135 --> 15, 1135 --> 19, 3420 --> 75, 1242 --> 21, 3255 --> 55 )
[LOG] Average clause size reduction: 197.477 --> 3.39773 (114 --> 0.5, 212.8 --> 3.86667, 198.222 --> 2.77778, 185.833 --> 2.33333, 174.4 --> 3.2, 189.167 --> 2.5, 189.167 --> 3.16667, 213.75 --> 4.6875, 177.429 --> 3, 203.438 --> 3.4375 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 459 10 0 1 442
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 637 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 635 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 144 (16, 7, 12, 9, 7, 26, 18, 6, 17, 19, 4, 3 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42751 --> 644 (5070 --> 61, 2004 --> 30, 3762 --> 52, 2704 --> 37, 2004 --> 23, 8275 --> 135, 5406 --> 103, 1535 --> 24, 4832 --> 87, 5580 --> 77, 909 --> 10, 670 --> 5 )
[LOG] Average clause size reduction: 296.882 --> 4.47222 (316.875 --> 3.8125, 286.286 --> 4.28571, 313.5 --> 4.33333, 300.444 --> 4.11111, 286.286 --> 3.28571, 318.269 --> 5.19231, 300.333 --> 5.72222, 255.833 --> 4, 284.235 --> 5.11765, 293.684 --> 4.05263, 227.25 --> 2.5, 223.333 --> 1.66667 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 981 12 0 1 959
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 1236 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.31/0 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.08/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 169 (6, 22, 5, 16, 29, 7, 3, 9, 2, 2, 35, 18, 3, 12 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 72103 --> 832 (2375 --> 32, 9975 --> 126, 1868 --> 17, 7125 --> 79, 12824 --> 164, 2706 --> 27, 948 --> 6, 3616 --> 42, 444 --> 1, 459 --> 1, 16048 --> 203, 8041 --> 87, 878 --> 4, 4796 --> 43 )
[LOG] Average clause size reduction: 426.645 --> 4.92308 (395.833 --> 5.33333, 453.409 --> 5.72727, 373.6 --> 3.4, 445.312 --> 4.9375, 442.207 --> 5.65517, 386.571 --> 3.85714, 316 --> 2, 401.778 --> 4.66667, 222 --> 0.5, 229.5 --> 0.5, 458.514 --> 5.8, 446.722 --> 4.83333, 292.667 --> 1.33333, 399.667 --> 3.58333 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.40 sec (Real time) / 2.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.10 sec (Real time) / 9.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1261 14 0 1 1234
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1506 new AND gates.
[LOG] Size before ABC: 1810 AND gates.
[LOG] Size after ABC: 1505 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.61/0 sec (0/0 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.07/0 sec, 0.01/0 sec, 0.09/0 sec, 0.07/0 sec, 0.01/0 sec, 0.07/0 sec, 0.01/0 sec, 0.05/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 205 (5, 29, 2, 3, 10, 14, 12, 17, 4, 22, 17, 2, 18, 2, 17, 31 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.44/0 sec (0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.05/0.05 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 117125 --> 1265 (2512 --> 15, 17584 --> 186, 624 --> 1, 1258 --> 7, 5643 --> 51, 8099 --> 81, 6853 --> 93, 9904 --> 122, 1827 --> 14, 13062 --> 139, 9952 --> 133, 604 --> 1, 10659 --> 114, 624 --> 1, 9920 --> 108, 18000 --> 199 )
[LOG] Average clause size reduction: 571.341 --> 6.17073 (502.4 --> 3, 606.345 --> 6.41379, 312 --> 0.5, 419.333 --> 2.33333, 564.3 --> 5.1, 578.5 --> 5.78571, 571.083 --> 7.75, 582.588 --> 7.17647, 456.75 --> 3.5, 593.727 --> 6.31818, 585.412 --> 7.82353, 302 --> 0.5, 592.167 --> 6.33333, 312 --> 0.5, 583.529 --> 6.35294, 580.645 --> 6.41935 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.51 sec (Real time) / 15.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 57.62 sec (Real time) / 57.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2141 16 0 1 2110
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.2 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2227 new AND gates.
[LOG] Size before ABC: 2998 AND gates.
[LOG] Size after ABC: 2227 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.16/1 sec (0.19/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.05/0 sec, 0.07/0 sec, 0.03/1 sec, 0.07/0 sec, 0.08/0 sec, 0.1/0 sec, 0.06/0 sec, 0.07/0 sec, 0.03/0 sec, 0.04/0 sec, 0.07/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 309 (74, 16, 8, 6, 5, 28, 14, 16, 7, 15, 18, 20, 13, 14, 5, 10, 15, 25 )
[LOG] Total clause computation time: 0.12/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.85/1 sec (0.17/0.17 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 224722 --> 2304 (57232 --> 600, 11685 --> 113, 5495 --> 56, 3900 --> 41, 3080 --> 19, 20979 --> 213, 10127 --> 100, 11625 --> 143, 4620 --> 49, 10906 --> 126, 13243 --> 162, 14345 --> 172, 9048 --> 104, 9607 --> 114, 3116 --> 28, 6588 --> 60, 10262 --> 78, 18864 --> 126 )
[LOG] Average clause size reduction: 727.256 --> 7.45631 (773.405 --> 8.10811, 730.312 --> 7.0625, 686.875 --> 7, 650 --> 6.83333, 616 --> 3.8, 749.25 --> 7.60714, 723.357 --> 7.14286, 726.562 --> 8.9375, 660 --> 7, 727.067 --> 8.4, 735.722 --> 9, 717.25 --> 8.6, 696 --> 8, 686.214 --> 8.14286, 623.2 --> 5.6, 658.8 --> 6, 684.133 --> 5.2, 754.56 --> 5.04 )
[LOG] Overall execution time: 1.2 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.87 sec (Real time) / 16.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1875.35 sec (Real time) / 1875.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3022 18 0 1 2986
=====================  mult10.aag =====================
[LOG] Relation determinization time: 2.76 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3821 new AND gates.
[LOG] Size before ABC: 4488 AND gates.
[LOG] Size after ABC: 3820 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.72/3 sec (0.02/0 sec, 0.11/0 sec, 0.11/1 sec, 0.08/0 sec, 0.02/0 sec, 0.07/0 sec, 0.09/0 sec, 0.06/0 sec, 0.21/0 sec, 0.12/0 sec, 0.02/0 sec, 0.29/1 sec, 0.09/0 sec, 0.15/0 sec, 0.04/0 sec, 0.53/0 sec, 0.25/1 sec, 0.12/0 sec, 0.27/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 440 (5, 35, 35, 18, 8, 19, 21, 10, 23, 22, 5, 22, 12, 18, 6, 62, 34, 20, 52, 13 )
[LOG] Total clause computation time: 0.18/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.36/2 sec (0.01/0.01 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.51/0.51 sec, 0.22/0.22 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 406892 --> 3592 (3968 --> 30, 33728 --> 283, 33830 --> 256, 16830 --> 155, 6888 --> 36, 17676 --> 139, 19640 --> 174, 8775 --> 92, 21494 --> 243, 20370 --> 200, 3852 --> 19, 20874 --> 211, 10571 --> 89, 16796 --> 149, 4940 --> 41, 58255 --> 550, 31350 --> 301, 18753 --> 143, 47226 --> 413, 11076 --> 68 )
[LOG] Average clause size reduction: 924.755 --> 8.16364 (793.6 --> 6, 963.657 --> 8.08571, 966.571 --> 7.31429, 935 --> 8.61111, 861 --> 4.5, 930.316 --> 7.31579, 935.238 --> 8.28571, 877.5 --> 9.2, 934.522 --> 10.5652, 925.909 --> 9.09091, 770.4 --> 3.8, 948.818 --> 9.59091, 880.917 --> 7.41667, 933.111 --> 8.27778, 823.333 --> 6.83333, 939.597 --> 8.87097, 922.059 --> 8.85294, 937.65 --> 7.15, 908.192 --> 7.94231, 852 --> 5.23077 )
[LOG] Overall execution time: 2.76 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.05 sec (Real time) / 3.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 316.44 sec (Real time) / 313.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4938.35 sec (Real time) / 4938.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 4824 20 0 1 4785
=====================  mult11.aag =====================
[LOG] Relation determinization time: 3.14 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3791 new AND gates.
[LOG] Size before ABC: 4875 AND gates.
[LOG] Size after ABC: 3788 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3.12/3 sec (0.02/0 sec, 0.05/0 sec, 0.13/1 sec, 0.05/0 sec, 0.06/0 sec, 0.04/0 sec, 0.16/0 sec, 0.05/0 sec, 0.34/0 sec, 0.09/0 sec, 0.44/1 sec, 0.16/0 sec, 0.18/0 sec, 0.04/0 sec, 0.1/0 sec, 0.06/0 sec, 0.13/0 sec, 0.66/1 sec, 0.06/0 sec, 0.04/0 sec, 0.18/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 395 (5, 9, 30, 10, 12, 7, 26, 7, 42, 12, 54, 16, 21, 6, 10, 6, 15, 65, 9, 4, 25, 4 )
[LOG] Total clause computation time: 0.19/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.64/3 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.31/0.31 sec, 0.07/0.07 sec, 0.41/0.41 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.61/0.61 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 422067 --> 3841 (4560 --> 19, 9120 --> 90, 33060 --> 260, 10224 --> 97, 12529 --> 85, 6810 --> 59, 28475 --> 259, 6744 --> 68, 45633 --> 477, 12430 --> 123, 60526 --> 602, 17070 --> 183, 22900 --> 222, 5670 --> 42, 10278 --> 100, 5400 --> 42, 14994 --> 139, 72960 --> 708, 9096 --> 53, 3204 --> 13, 26952 --> 189, 3432 --> 11 )
[LOG] Average clause size reduction: 1068.52 --> 9.72405 (912 --> 3.8, 1013.33 --> 10, 1102 --> 8.66667, 1022.4 --> 9.7, 1044.08 --> 7.08333, 972.857 --> 8.42857, 1095.19 --> 9.96154, 963.429 --> 9.71429, 1086.5 --> 11.3571, 1035.83 --> 10.25, 1120.85 --> 11.1481, 1066.88 --> 11.4375, 1090.48 --> 10.5714, 945 --> 7, 1027.8 --> 10, 900 --> 7, 999.6 --> 9.26667, 1122.46 --> 10.8923, 1010.67 --> 5.88889, 801 --> 3.25, 1078.08 --> 7.56, 858 --> 2.75 )
[LOG] Overall execution time: 3.15 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.64 sec (Real time) / 4.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4939 22 0 1 4898
=====================  mult12.aag =====================
[LOG] Relation determinization time: 7.63 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 6872 new AND gates.
[LOG] Size before ABC: 8347 AND gates.
[LOG] Size after ABC: 6870 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 7.55/8 sec (0.03/0 sec, 0.13/0 sec, 0.1/0 sec, 0.16/1 sec, 0.26/0 sec, 0.38/0 sec, 0.13/0 sec, 0.12/0 sec, 0.04/0 sec, 0.96/1 sec, 0.25/1 sec, 0.05/0 sec, 0.71/0 sec, 0.03/0 sec, 0.38/1 sec, 0.03/0 sec, 0.55/0 sec, 0.07/0 sec, 0.77/1 sec, 0.79/1 sec, 0.07/0 sec, 0.16/0 sec, 0.64/1 sec, 0.74/1 sec )
[LOG] Nr of iterations: 693 (11, 26, 25, 26, 40, 44, 18, 18, 4, 81, 24, 4, 50, 3, 21, 2, 34, 5, 47, 51, 6, 16, 47, 90 )
[LOG] Total clause computation time: 0.44/0 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 6.62/7 sec (0.02/0.02 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.33/0.33 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.9/0.9 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.65/0.65 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0/0 sec, 0.5/0.5 sec, 0.03/0.03 sec, 0.72/0.72 sec, 0.68/0.68 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.61/0.61 sec, 0.67/0.67 sec )
[LOG] Total clause size reduction: 929240 --> 7048 (14150 --> 50, 35375 --> 225, 33864 --> 191, 35450 --> 247, 55029 --> 412, 60501 --> 501, 23987 --> 173, 23851 --> 158, 4197 --> 27, 112080 --> 1084, 32154 --> 282, 4206 --> 30, 68257 --> 687, 2772 --> 14, 27720 --> 269, 1382 --> 1, 46266 --> 433, 5640 --> 43, 63710 --> 482, 69050 --> 534, 6870 --> 46, 20565 --> 121, 62192 --> 350, 119972 --> 688 )
[LOG] Average clause size reduction: 1340.89 --> 10.1703 (1286.36 --> 4.54545, 1360.58 --> 8.65385, 1354.56 --> 7.64, 1363.46 --> 9.5, 1375.72 --> 10.3, 1375.02 --> 11.3864, 1332.61 --> 9.61111, 1325.06 --> 8.77778, 1049.25 --> 6.75, 1383.7 --> 13.3827, 1339.75 --> 11.75, 1051.5 --> 7.5, 1365.14 --> 13.74, 924 --> 4.66667, 1320 --> 12.8095, 691 --> 0.5, 1360.76 --> 12.7353, 1128 --> 8.6, 1355.53 --> 10.2553, 1353.92 --> 10.4706, 1145 --> 7.66667, 1285.31 --> 7.5625, 1323.23 --> 7.44681, 1333.02 --> 7.64444 )
[LOG] Overall execution time: 7.63 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.69 sec (Real time) / 10.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 8297 24 0 1 8251
=====================  mult13.aag =====================
[LOG] Relation determinization time: 6.29 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 5416 new AND gates.
[LOG] Size before ABC: 6739 AND gates.
[LOG] Size after ABC: 5415 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 6.19/6 sec (0.03/0 sec, 0.04/0 sec, 0.08/0 sec, 0.1/0 sec, 0.08/0 sec, 0.11/0 sec, 0.06/0 sec, 0.48/1 sec, 0.33/0 sec, 0.12/0 sec, 0.26/1 sec, 0.25/0 sec, 0.05/0 sec, 0.13/0 sec, 0.03/0 sec, 0.47/1 sec, 0.6/0 sec, 0.27/0 sec, 0.8/1 sec, 0.62/1 sec, 0.05/0 sec, 0.1/0 sec, 0.05/0 sec, 0.88/1 sec, 0.05/0 sec, 0.15/0 sec )
[LOG] Nr of iterations: 475 (9, 9, 14, 15, 13, 19, 9, 49, 35, 11, 22, 23, 4, 10, 3, 28, 32, 16, 37, 29, 3, 9, 3, 64, 4, 5 )
[LOG] Total clause computation time: 0.24/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 5.45/6 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.45/0.45 sec, 0.28/0.28 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.42/0.42 sec, 0.58/0.58 sec, 0.24/0.24 sec, 0.77/0.77 sec, 0.57/0.57 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.83/0.83 sec, 0.01/0.01 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 695909 --> 5305 (12512 --> 39, 12512 --> 63, 20371 --> 115, 21924 --> 161, 18720 --> 112, 28134 --> 199, 12480 --> 97, 74928 --> 592, 52904 --> 408, 15430 --> 127, 32739 --> 280, 34320 --> 297, 4662 --> 34, 14004 --> 107, 3112 --> 16, 42039 --> 384, 48019 --> 426, 23295 --> 216, 55908 --> 455, 43512 --> 351, 3112 --> 13, 12424 --> 78, 3106 --> 6, 95193 --> 697, 4521 --> 20, 6028 --> 12 )
[LOG] Average clause size reduction: 1465.07 --> 11.1684 (1390.22 --> 4.33333, 1390.22 --> 7, 1455.07 --> 8.21429, 1461.6 --> 10.7333, 1440 --> 8.61538, 1480.74 --> 10.4737, 1386.67 --> 10.7778, 1529.14 --> 12.0816, 1511.54 --> 11.6571, 1402.73 --> 11.5455, 1488.14 --> 12.7273, 1492.17 --> 12.913, 1165.5 --> 8.5, 1400.4 --> 10.7, 1037.33 --> 5.33333, 1501.39 --> 13.7143, 1500.59 --> 13.3125, 1455.94 --> 13.5, 1511.03 --> 12.2973, 1500.41 --> 12.1034, 1037.33 --> 4.33333, 1380.44 --> 8.66667, 1035.33 --> 2, 1487.39 --> 10.8906, 1130.25 --> 5, 1205.6 --> 2.4 )
[LOG] Overall execution time: 6.3 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.71 sec (Real time) / 8.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 6987 26 0 1 6936
=====================  mult14.aag =====================
[LOG] Relation determinization time: 12.74 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 9086 new AND gates.
[LOG] Size before ABC: 10504 AND gates.
[LOG] Size after ABC: 9086 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 12.56/12 sec (0.02/0 sec, 0.28/0 sec, 0.25/0 sec, 0.03/0 sec, 0.16/0 sec, 0.39/1 sec, 0.48/0 sec, 0.49/1 sec, 0.06/0 sec, 0.5/0 sec, 0.98/1 sec, 0.24/1 sec, 0.54/0 sec, 0.57/1 sec, 0.53/0 sec, 0.36/1 sec, 0.04/0 sec, 0.61/0 sec, 0.21/1 sec, 0.76/0 sec, 0.46/1 sec, 1.25/1 sec, 0.23/0 sec, 0.76/1 sec, 0.14/0 sec, 0.09/0 sec, 1.64/2 sec, 0.49/0 sec )
[LOG] Nr of iterations: 709 (5, 33, 27, 7, 22, 41, 43, 42, 6, 35, 65, 15, 31, 31, 20, 19, 2, 26, 12, 27, 10, 49, 12, 36, 8, 5, 54, 26 )
[LOG] Total clause computation time: 0.57/0 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 11.13/11 sec (0.01/0.01 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.34/0.34 sec, 0.45/0.45 sec, 0.44/0.44 sec, 0.04/0.04 sec, 0.44/0.44 sec, 0.89/0.89 sec, 0.19/0.19 sec, 0.49/0.49 sec, 0.5/0.5 sec, 0.46/0.46 sec, 0.32/0.32 sec, 0.01/0.01 sec, 0.56/0.56 sec, 0.17/0.17 sec, 0.71/0.71 sec, 0.4/0.4 sec, 1.16/1.16 sec, 0.18/0.18 sec, 0.71/0.71 sec, 0.09/0.09 sec, 0.03/0.03 sec, 1.52/1.52 sec, 0.41/0.41 sec )
[LOG] Total clause size reduction: 1278770 --> 8750 (7584 --> 26, 60672 --> 371, 49374 --> 304, 11388 --> 26, 39417 --> 210, 74920 --> 465, 78834 --> 529, 76793 --> 553, 9335 --> 51, 63988 --> 501, 120448 --> 907, 26292 --> 211, 56820 --> 472, 56370 --> 456, 35454 --> 291, 33660 --> 250, 1894 --> 1, 45725 --> 408, 20086 --> 145, 49192 --> 399, 16659 --> 103, 90720 --> 711, 20790 --> 143, 66185 --> 441, 12635 --> 76, 7164 --> 21, 99746 --> 473, 46625 --> 206 )
[LOG] Average clause size reduction: 1803.62 --> 12.3413 (1516.8 --> 5.2, 1838.55 --> 11.2424, 1828.67 --> 11.2593, 1626.86 --> 3.71429, 1791.68 --> 9.54545, 1827.32 --> 11.3415, 1833.35 --> 12.3023, 1828.4 --> 13.1667, 1555.83 --> 8.5, 1828.23 --> 14.3143, 1853.05 --> 13.9538, 1752.8 --> 14.0667, 1832.9 --> 15.2258, 1818.39 --> 14.7097, 1772.7 --> 14.55, 1771.58 --> 13.1579, 947 --> 0.5, 1758.65 --> 15.6923, 1673.83 --> 12.0833, 1821.93 --> 14.7778, 1665.9 --> 10.3, 1851.43 --> 14.5102, 1732.5 --> 11.9167, 1838.47 --> 12.25, 1579.38 --> 9.5, 1432.8 --> 4.2, 1847.15 --> 8.75926, 1793.27 --> 7.92308 )
[LOG] Overall execution time: 12.75 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.36 sec (Real time) / 16.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 10990 28 0 1 10934
=====================  mult15.aag =====================
[LOG] Relation determinization time: 24.59 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 13858 new AND gates.
[LOG] Size before ABC: 15280 AND gates.
[LOG] Size after ABC: 13858 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 24.35/25 sec (0.04/0 sec, 0.04/0 sec, 0.14/0 sec, 0.6/1 sec, 1.25/1 sec, 0.17/1 sec, 0.43/0 sec, 0.28/0 sec, 1.94/2 sec, 0.64/1 sec, 0.25/0 sec, 0.44/1 sec, 1.46/1 sec, 0.2/0 sec, 0.23/0 sec, 0.8/1 sec, 1.35/2 sec, 0.96/1 sec, 0.26/0 sec, 0.27/0 sec, 2.31/2 sec, 0.44/1 sec, 0.54/0 sec, 0.19/1 sec, 1.91/2 sec, 0.79/0 sec, 0.41/1 sec, 0.51/0 sec, 4/4 sec, 1.5/2 sec )
[LOG] Nr of iterations: 1008 (6, 6, 17, 54, 119, 15, 33, 19, 110, 37, 15, 24, 49, 10, 9, 29, 44, 26, 6, 12, 55, 8, 15, 7, 61, 35, 16, 19, 102, 50 )
[LOG] Total clause computation time: 0.93/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 22.07/23 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.58/0.58 sec, 1.21/1.21 sec, 0.13/0.13 sec, 0.34/0.34 sec, 0.23/0.23 sec, 1.79/1.79 sec, 0.58/0.58 sec, 0.21/0.21 sec, 0.39/0.39 sec, 1.42/1.42 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.72/0.72 sec, 1.26/1.26 sec, 0.9/0.9 sec, 0.2/0.2 sec, 0.21/0.21 sec, 2.18/2.18 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.11/0.11 sec, 1.76/1.76 sec, 0.68/0.68 sec, 0.31/0.31 sec, 0.39/0.39 sec, 3.83/3.83 sec, 1.37/1.37 sec )
[LOG] Total clause size reduction: 1996334 --> 13374 (10270 --> 45, 10270 --> 20, 32928 --> 195, 109021 --> 693, 241664 --> 1456, 28560 --> 165, 65536 --> 434, 36594 --> 275, 222578 --> 1652, 73224 --> 574, 28476 --> 194, 46805 --> 365, 98496 --> 778, 18405 --> 130, 16392 --> 122, 56924 --> 472, 88365 --> 746, 51275 --> 405, 10255 --> 77, 21846 --> 157, 110376 --> 864, 14336 --> 69, 27650 --> 201, 11844 --> 68, 122040 --> 862, 69564 --> 436, 30540 --> 144, 35460 --> 218, 206141 --> 1039, 100499 --> 518 )
[LOG] Average clause size reduction: 1980.49 --> 13.2679 (1711.67 --> 7.5, 1711.67 --> 3.33333, 1936.94 --> 11.4706, 2018.91 --> 12.8333, 2030.79 --> 12.2353, 1904 --> 11, 1985.94 --> 13.1515, 1926 --> 14.4737, 2023.44 --> 15.0182, 1979.03 --> 15.5135, 1898.4 --> 12.9333, 1950.21 --> 15.2083, 2010.12 --> 15.8776, 1840.5 --> 13, 1821.33 --> 13.5556, 1962.9 --> 16.2759, 2008.3 --> 16.9545, 1972.12 --> 15.5769, 1709.17 --> 12.8333, 1820.5 --> 13.0833, 2006.84 --> 15.7091, 1792 --> 8.625, 1843.33 --> 13.4, 1692 --> 9.71429, 2000.66 --> 14.1311, 1987.54 --> 12.4571, 1908.75 --> 9, 1866.32 --> 11.4737, 2020.99 --> 10.1863, 2009.98 --> 10.36 )
[LOG] Overall execution time: 24.6 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.74 sec (Real time) / 33.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 15921 30 0 1 15861
=====================  mult16.aag =====================
[LOG] Relation determinization time: 14.23 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 8280 new AND gates.
[LOG] Size before ABC: 9885 AND gates.
[LOG] Size after ABC: 8280 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 13.98/13 sec (0.46/1 sec, 0.07/0 sec, 0.47/0 sec, 0.15/0 sec, 0.43/1 sec, 0.45/0 sec, 0.27/0 sec, 0.4/1 sec, 0.31/0 sec, 0.49/1 sec, 0.14/0 sec, 0.09/0 sec, 0.16/0 sec, 0.63/1 sec, 0.63/0 sec, 0.73/1 sec, 0.52/1 sec, 0.82/0 sec, 0.95/1 sec, 0.72/1 sec, 0.51/1 sec, 0.22/0 sec, 0.95/1 sec, 0.27/0 sec, 0.14/0 sec, 0.51/1 sec, 0.5/0 sec, 0.44/1 sec, 0.14/0 sec, 0.47/0 sec, 0.1/0 sec, 0.84/0 sec )
[LOG] Nr of iterations: 569 (56, 6, 39, 13, 26, 32, 18, 21, 17, 22, 8, 5, 10, 21, 20, 22, 18, 23, 16, 21, 12, 6, 32, 10, 4, 19, 17, 15, 7, 24, 4, 5 )
[LOG] Total clause computation time: 0.65/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 12.12/11 sec (0.42/0.42 sec, 0.05/0.05 sec, 0.44/0.44 sec, 0.11/0.11 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.23/0.23 sec, 0.37/0.37 sec, 0.24/0.24 sec, 0.47/0.47 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.57/0.57 sec, 0.57/0.57 sec, 0.65/0.65 sec, 0.45/0.45 sec, 0.73/0.73 sec, 0.89/0.89 sec, 0.66/0.66 sec, 0.45/0.45 sec, 0.16/0.16 sec, 0.88/0.88 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.43/0.43 sec, 0.42/0.42 sec, 0.35/0.35 sec, 0.07/0.07 sec, 0.4/0.4 sec, 0.03/0.03 sec, 0.77/0.77 sec )
[LOG] Total clause size reduction: 1339799 --> 7550 (137775 --> 454, 12525 --> 68, 95152 --> 469, 29928 --> 158, 62600 --> 361, 77717 --> 398, 42500 --> 251, 49480 --> 322, 39776 --> 244, 51702 --> 346, 17213 --> 121, 10020 --> 50, 22545 --> 113, 50020 --> 349, 47519 --> 342, 52521 --> 358, 42483 --> 292, 54912 --> 353, 37395 --> 268, 49780 --> 354, 27269 --> 196, 12440 --> 83, 77376 --> 439, 22176 --> 119, 7437 --> 36, 44568 --> 238, 39968 --> 232, 34916 --> 201, 15030 --> 68, 57546 --> 226, 7506 --> 19, 10004 --> 22 )
[LOG] Average clause size reduction: 2354.66 --> 13.2689 (2460.27 --> 8.10714, 2087.5 --> 11.3333, 2439.79 --> 12.0256, 2302.15 --> 12.1538, 2407.69 --> 13.8846, 2428.66 --> 12.4375, 2361.11 --> 13.9444, 2356.19 --> 15.3333, 2339.76 --> 14.3529, 2350.09 --> 15.7273, 2151.62 --> 15.125, 2004 --> 10, 2254.5 --> 11.3, 2381.9 --> 16.619, 2375.95 --> 17.1, 2387.32 --> 16.2727, 2360.17 --> 16.2222, 2387.48 --> 15.3478, 2337.19 --> 16.75, 2370.48 --> 16.8571, 2272.42 --> 16.3333, 2073.33 --> 13.8333, 2418 --> 13.7188, 2217.6 --> 11.9, 1859.25 --> 9, 2345.68 --> 12.5263, 2351.06 --> 13.6471, 2327.73 --> 13.4, 2147.14 --> 9.71429, 2397.75 --> 9.41667, 1876.5 --> 4.75, 2000.8 --> 4.4 )
[LOG] Overall execution time: 14.24 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.57 sec (Real time) / 19.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 10794 32 0 1 10730
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.59/0 sec (0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.91 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.83/0 sec (0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.94 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.14 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.11/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.29 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.53 sec (Real time) / 1.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.67 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.58/1 sec (0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 50 (11, 12, 3, 2, 8, 14 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5328 --> 92 (1380 --> 19, 1496 --> 29, 220 --> 3, 157 --> 0, 749 --> 13, 1326 --> 28 )
[LOG] Average clause size reduction: 106.56 --> 1.84 (125.455 --> 1.72727, 124.667 --> 2.41667, 73.3333 --> 1, 78.5 --> 0, 93.625 --> 1.625, 94.7143 --> 2 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 289 5 21 1 258
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 260 new AND gates.
[LOG] Size before ABC: 298 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 82 (21, 24, 4, 4, 8, 16, 5 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 11474 --> 207 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8 )
[LOG] Average clause size reduction: 139.927 --> 2.52439 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 466 6 24 1 429
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.73 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 381 new AND gates.
[LOG] Size before ABC: 431 AND gates.
[LOG] Size after ABC: 380 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.6/0 sec (0.05/0 sec, 0.09/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.22/0 sec, 0.11/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 108 (18, 28, 5, 4, 8, 7, 7, 27, 4 )
[LOG] Total clause computation time: 0.14/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.41/0 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 17434 --> 312 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 1155 --> 14, 882 --> 14, 876 --> 11, 3770 --> 81, 420 --> 5 )
[LOG] Average clause size reduction: 161.426 --> 2.88889 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 144.375 --> 1.75, 126 --> 2, 125.143 --> 1.57143, 139.63 --> 3, 105 --> 1.25 )
[LOG] Overall execution time: 0.73 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.61 sec (Real time) / 1.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 625 7 27 1 583
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.42 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 487 new AND gates.
[LOG] Size before ABC: 559 AND gates.
[LOG] Size after ABC: 486 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.12/1 sec (0.17/0 sec, 0.2/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/1 sec, 0.12/0 sec, 0.15/0 sec, 0.2/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 132 (34, 30, 9, 4, 3, 6, 16, 7, 21, 2 )
[LOG] Total clause computation time: 0.27/0 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.74/1 sec (0.14/0.14 sec, 0.15/0.15 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0/0 sec )
[LOG] Total clause size reduction: 26425 --> 419 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 396 --> 4, 940 --> 7, 2505 --> 57, 996 --> 18, 3280 --> 43, 159 --> 1 )
[LOG] Average clause size reduction: 200.189 --> 3.17424 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 132 --> 1.33333, 156.667 --> 1.16667, 156.562 --> 3.5625, 142.286 --> 2.57143, 156.19 --> 2.04762, 79.5 --> 0.5 )
[LOG] Overall execution time: 1.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.23 sec (Real time) / 3.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 776 8 30 1 729
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 7.67 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1108 new AND gates.
[LOG] Size before ABC: 1269 AND gates.
[LOG] Size after ABC: 1108 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.13/7 sec (0.02/0 sec, 0.03/0 sec, 0.25/1 sec, 0.06/0 sec, 0.12/0 sec, 0.13/0 sec, 0.14/0 sec, 0.45/1 sec, 0.59/0 sec, 1.99/2 sec, 1.47/2 sec, 1.88/1 sec )
[LOG] Nr of iterations: 284 (6, 12, 35, 8, 6, 10, 6, 41, 46, 68, 29, 17 )
[LOG] Total clause computation time: 1.05/0 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.49/0.49 sec, 0.09/0.09 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 5.84/7 sec (0/0 sec, 0.02/0.02 sec, 0.19/0.19 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.49/0.49 sec, 1.48/1.48 sec, 1.36/1.36 sec, 1.64/1.64 sec )
[LOG] Total clause size reduction: 60515 --> 1096 (1640 --> 8, 3421 --> 29, 9078 --> 130, 1764 --> 9, 1195 --> 9, 2016 --> 17, 1130 --> 9, 10040 --> 195, 10755 --> 209, 11792 --> 371, 4900 --> 74, 2784 --> 36 )
[LOG] Average clause size reduction: 213.081 --> 3.85915 (273.333 --> 1.33333, 285.083 --> 2.41667, 259.371 --> 3.71429, 220.5 --> 1.125, 199.167 --> 1.5, 201.6 --> 1.7, 188.333 --> 1.5, 244.878 --> 4.7561, 233.804 --> 4.54348, 173.412 --> 5.45588, 168.966 --> 2.55172, 163.765 --> 2.11765 )
[LOG] Overall execution time: 7.67 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.05 sec (Real time) / 7.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.85 sec (Real time) / 9.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1446 9 33 1 1392
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.03 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1083 new AND gates.
[LOG] Size before ABC: 1280 AND gates.
[LOG] Size after ABC: 1083 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.22/12 sec (0.02/0 sec, 0.04/0 sec, 0.24/1 sec, 0.09/0 sec, 0.24/0 sec, 0.26/0 sec, 0.18/0 sec, 0.18/1 sec, 0.6/0 sec, 0.87/1 sec, 3.02/3 sec, 1.46/2 sec, 4.02/4 sec )
[LOG] Nr of iterations: 301 (6, 9, 44, 6, 13, 4, 13, 13, 32, 31, 44, 76, 10 )
[LOG] Total clause computation time: 1.47/4 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.18/0.18 sec, 0.28/0.28 sec, 0.77/0.77 sec )
[LOG] Total clause minimization time: 9.44/8 sec (0/0 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.47/0.47 sec, 0.74/0.74 sec, 2.82/2.82 sec, 1.16/1.16 sec, 3.22/3.22 sec )
[LOG] Total clause size reduction: 69473 --> 1094 (1855 --> 8, 2800 --> 26, 12599 --> 137, 1415 --> 7, 3336 --> 18, 792 --> 6, 3024 --> 22, 3072 --> 21, 8556 --> 130, 7860 --> 136, 8213 --> 171, 14250 --> 390, 1701 --> 22 )
[LOG] Average clause size reduction: 230.807 --> 3.63455 (309.167 --> 1.33333, 311.111 --> 2.88889, 286.341 --> 3.11364, 235.833 --> 1.16667, 256.615 --> 1.38462, 198 --> 1.5, 232.615 --> 1.69231, 236.308 --> 1.61538, 267.375 --> 4.0625, 253.548 --> 4.3871, 186.659 --> 3.88636, 187.5 --> 5.13158, 170.1 --> 2.2 )
[LOG] Overall execution time: 12.04 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.42 sec (Real time) / 12.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.25 sec (Real time) / 8.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1464 10 35 1 1406
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 18.14 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1689 new AND gates.
[LOG] Size before ABC: 2060 AND gates.
[LOG] Size after ABC: 1689 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17/17 sec (0.03/0 sec, 0.04/0 sec, 0.59/1 sec, 0.22/0 sec, 0.23/0 sec, 0.26/0 sec, 0.3/1 sec, 0.37/0 sec, 1.53/1 sec, 0.46/1 sec, 1.94/2 sec, 2.64/2 sec, 3.22/4 sec, 5.17/5 sec )
[LOG] Nr of iterations: 428 (5, 6, 60, 7, 12, 8, 10, 9, 48, 11, 54, 92, 91, 15 )
[LOG] Total clause computation time: 3.54/3 sec (0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.22/0.22 sec, 0.45/0.45 sec, 0.82/0.82 sec, 1.6/1.6 sec )
[LOG] Total clause minimization time: 13.01/13 sec (0/0 sec, 0.01/0.01 sec, 0.5/0.5 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.32/0.32 sec, 1.28/1.28 sec, 0.39/0.39 sec, 1.68/1.68 sec, 2.16/2.16 sec, 2.37/2.37 sec, 3.52/3.52 sec )
[LOG] Total clause size reduction: 102021 --> 1872 (1652 --> 8, 1940 --> 13, 18939 --> 214, 1866 --> 11, 3344 --> 28, 2107 --> 11, 2673 --> 17, 2256 --> 15, 11656 --> 247, 2390 --> 19, 12561 --> 282, 19019 --> 449, 18720 --> 514, 2898 --> 44 )
[LOG] Average clause size reduction: 238.367 --> 4.37383 (330.4 --> 1.6, 323.333 --> 2.16667, 315.65 --> 3.56667, 266.571 --> 1.57143, 278.667 --> 2.33333, 263.375 --> 1.375, 267.3 --> 1.7, 250.667 --> 1.66667, 242.833 --> 5.14583, 217.273 --> 1.72727, 232.611 --> 5.22222, 206.728 --> 4.88043, 205.714 --> 5.64835, 193.2 --> 2.93333 )
[LOG] Overall execution time: 18.14 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.63 sec (Real time) / 18.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.44 sec (Real time) / 18.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2112 11 37 1 2050
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 40.46 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1298 new AND gates.
[LOG] Size before ABC: 1543 AND gates.
[LOG] Size after ABC: 1297 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.18/36 sec (0.11/0 sec, 0.08/0 sec, 0.62/0 sec, 0.6/1 sec, 0.37/0 sec, 0.9/1 sec, 1.2/1 sec, 1.33/1 sec, 2.03/2 sec, 1.26/1 sec, 4.22/4 sec, 1.21/2 sec, 4.77/4 sec, 11.23/12 sec, 7.25/7 sec )
[LOG] Nr of iterations: 356 (11, 2, 40, 6, 5, 7, 8, 8, 29, 8, 43, 6, 86, 63, 34 )
[LOG] Total clause computation time: 5.03/4 sec (0.03/0.03 sec, 0/0 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0/0 sec, 0.27/0.27 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.62/0.62 sec, 0.01/0.01 sec, 0.45/0.45 sec, 0.03/0.03 sec, 1.13/1.13 sec, 1.33/1.33 sec, 0.97/0.97 sec )
[LOG] Total clause minimization time: 31.13/32 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.43/0.43 sec, 0.51/0.51 sec, 0.3/0.3 sec, 0.57/0.57 sec, 1.12/1.12 sec, 1.25/1.25 sec, 1.35/1.35 sec, 1.18/1.18 sec, 3.7/3.7 sec, 1.11/1.11 sec, 3.56/3.56 sec, 9.82/9.82 sec, 6.2/6.2 sec )
[LOG] Total clause size reduction: 96839 --> 1325 (4630 --> 32, 434 --> 2, 14118 --> 132, 1750 --> 6, 1392 --> 6, 1980 --> 9, 2226 --> 9, 2044 --> 12, 9828 --> 114, 1939 --> 9, 14196 --> 216, 1210 --> 9, 19465 --> 430, 14136 --> 248, 7491 --> 91 )
[LOG] Average clause size reduction: 272.02 --> 3.72191 (420.909 --> 2.90909, 217 --> 1, 352.95 --> 3.3, 291.667 --> 1, 278.4 --> 1.2, 282.857 --> 1.28571, 278.25 --> 1.125, 255.5 --> 1.5, 338.897 --> 3.93103, 242.375 --> 1.125, 330.14 --> 5.02326, 201.667 --> 1.5, 226.337 --> 5, 224.381 --> 3.93651, 220.324 --> 2.67647 )
[LOG] Overall execution time: 40.47 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.87 sec (Real time) / 40.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.11 sec (Real time) / 14.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1770 12 40 1 1704
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 46.08 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1950 new AND gates.
[LOG] Size before ABC: 2338 AND gates.
[LOG] Size after ABC: 1950 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.43/44 sec (0.06/0 sec, 0.08/0 sec, 0.39/0 sec, 0.34/0 sec, 0.7/1 sec, 0.38/1 sec, 0.38/0 sec, 0.71/1 sec, 1.14/1 sec, 0.6/0 sec, 1.26/2 sec, 0.43/0 sec, 0.73/1 sec, 12.11/12 sec, 10.19/10 sec, 7.87/8 sec, 7.06/7 sec )
[LOG] Nr of iterations: 487 (5, 9, 36, 7, 16, 15, 9, 5, 53, 13, 43, 8, 12, 142, 56, 36, 22 )
[LOG] Total clause computation time: 5.78/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.25/0.25 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.02/0.02 sec, 3.14/3.14 sec, 0.73/0.73 sec, 0.46/0.46 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 37.93/40 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.65/0.65 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.64/0.64 sec, 0.84/0.84 sec, 0.55/0.55 sec, 1.07/1.07 sec, 0.37/0.37 sec, 0.67/0.67 sec, 8.92/8.92 sec, 9.41/9.41 sec, 7.36/7.36 sec, 6.23/6.23 sec )
[LOG] Total clause size reduction: 149060 --> 2074 (2104 --> 8, 3944 --> 21, 14910 --> 124, 2448 --> 10, 5850 --> 31, 5208 --> 24, 2864 --> 11, 1400 --> 6, 21476 --> 230, 3780 --> 26, 16716 --> 192, 2051 --> 13, 3245 --> 21, 35391 --> 976, 13750 --> 230, 8715 --> 103, 5208 --> 48 )
[LOG] Average clause size reduction: 306.078 --> 4.25873 (420.8 --> 1.6, 438.222 --> 2.33333, 414.167 --> 3.44444, 349.714 --> 1.42857, 365.625 --> 1.9375, 347.2 --> 1.6, 318.222 --> 1.22222, 280 --> 1.2, 405.208 --> 4.33962, 290.769 --> 2, 388.744 --> 4.46512, 256.375 --> 1.625, 270.417 --> 1.75, 249.232 --> 6.87324, 245.536 --> 4.10714, 242.083 --> 2.86111, 236.727 --> 2.18182 )
[LOG] Overall execution time: 46.08 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.60 sec (Real time) / 46.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.66 sec (Real time) / 30.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2486 13 43 1 2413
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 70.8 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 1781 new AND gates.
[LOG] Size before ABC: 2170 AND gates.
[LOG] Size after ABC: 1781 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 68.7/69 sec (0.06/0 sec, 0.09/0 sec, 0.64/1 sec, 0.4/0 sec, 0.33/1 sec, 0.58/0 sec, 0.48/1 sec, 0.72/0 sec, 1.7/2 sec, 0.67/1 sec, 1.17/1 sec, 0.98/1 sec, 0.79/1 sec, 0.75/1 sec, 23.56/23 sec, 14.9/15 sec, 9.82/10 sec, 11.06/11 sec )
[LOG] Nr of iterations: 502 (4, 6, 40, 10, 11, 17, 20, 18, 52, 16, 40, 20, 7, 9, 89, 93, 35, 15 )
[LOG] Total clause computation time: 9.75/7 sec (0/0 sec, 0/0 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.35/0.35 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 1.19/1.19 sec, 4.61/4.61 sec, 0.52/0.52 sec, 2.45/2.45 sec )
[LOG] Total clause minimization time: 58.04/61 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.48/0.48 sec, 0.32/0.32 sec, 0.26/0.26 sec, 0.48/0.48 sec, 0.39/0.39 sec, 0.63/0.63 sec, 1.3/1.3 sec, 0.6/0.6 sec, 0.9/0.9 sec, 0.91/0.91 sec, 0.7/0.7 sec, 0.67/0.67 sec, 22.32/22.32 sec, 10.23/10.23 sec, 9.24/9.24 sec, 8.55/8.55 sec )
[LOG] Total clause size reduction: 163093 --> 1909 (1683 --> 3, 2620 --> 18, 17745 --> 115, 3960 --> 16, 4260 --> 17, 6832 --> 43, 7448 --> 32, 6375 --> 32, 20961 --> 201, 5205 --> 27, 15444 --> 172, 6156 --> 37, 1794 --> 10, 2392 --> 14, 23320 --> 489, 24288 --> 536, 8942 --> 107, 3668 --> 40 )
[LOG] Average clause size reduction: 324.886 --> 3.80279 (420.75 --> 0.75, 436.667 --> 3, 443.625 --> 2.875, 396 --> 1.6, 387.273 --> 1.54545, 401.882 --> 2.52941, 372.4 --> 1.6, 354.167 --> 1.77778, 403.096 --> 3.86538, 325.312 --> 1.6875, 386.1 --> 4.3, 307.8 --> 1.85, 256.286 --> 1.42857, 265.778 --> 1.55556, 262.022 --> 5.49438, 261.161 --> 5.76344, 255.486 --> 3.05714, 244.533 --> 2.66667 )
[LOG] Overall execution time: 70.81 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 71.30 sec (Real time) / 71.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.03 sec (Real time) / 23.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2352 14 45 1 2275
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 50.51 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1203 new AND gates.
[LOG] Size before ABC: 1374 AND gates.
[LOG] Size after ABC: 1203 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.78/48 sec (4.3/4 sec, 1.37/2 sec, 0.12/0 sec, 1.19/1 sec, 1.71/2 sec, 0.76/1 sec, 0.7/0 sec, 0.64/1 sec, 0.55/0 sec, 0.8/1 sec, 0.94/1 sec, 0.83/1 sec, 0.76/1 sec, 1.09/1 sec, 0.69/1 sec, 1.06/1 sec, 1.06/1 sec, 16.39/16 sec, 12.82/13 sec )
[LOG] Nr of iterations: 341 (9, 8, 9, 50, 44, 6, 6, 11, 5, 12, 14, 9, 11, 13, 17, 21, 44, 23, 29 )
[LOG] Total clause computation time: 11.95/11 sec (1.38/1.38 sec, 1.28/1.28 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.3/0.3 sec, 2.88/2.88 sec, 5.04/5.04 sec )
[LOG] Total clause minimization time: 34.72/36 sec (2.87/2.87 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.91/0.91 sec, 1.46/1.46 sec, 0.64/0.64 sec, 0.58/0.58 sec, 0.56/0.56 sec, 0.47/0.47 sec, 0.7/0.7 sec, 0.81/0.81 sec, 0.74/0.74 sec, 0.69/0.69 sec, 0.93/0.93 sec, 0.48/0.48 sec, 0.92/0.92 sec, 0.7/0.7 sec, 13.45/13.45 sec, 7.71/7.71 sec )
[LOG] Total clause size reduction: 127287 --> 1098 (4272 --> 24, 3731 --> 16, 4816 --> 17, 27538 --> 197, 23091 --> 237, 2075 --> 14, 2075 --> 6, 3900 --> 19, 1500 --> 7, 3971 --> 29, 4498 --> 31, 2664 --> 18, 3180 --> 17, 3888 --> 33, 4752 --> 47, 5760 --> 54, 11954 --> 144, 6006 --> 86, 7616 --> 102 )
[LOG] Average clause size reduction: 373.276 --> 3.21994 (474.667 --> 2.66667, 466.375 --> 2, 535.111 --> 1.88889, 550.76 --> 3.94, 524.795 --> 5.38636, 345.833 --> 2.33333, 345.833 --> 1, 354.545 --> 1.72727, 300 --> 1.4, 330.917 --> 2.41667, 321.286 --> 2.21429, 296 --> 2, 289.091 --> 1.54545, 299.077 --> 2.53846, 279.529 --> 2.76471, 274.286 --> 2.57143, 271.682 --> 3.27273, 261.13 --> 3.73913, 262.621 --> 3.51724 )
[LOG] Overall execution time: 50.51 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.91 sec (Real time) / 50.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.31 sec (Real time) / 17.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1815 15 47 1 1734
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 37.03 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1573 new AND gates.
[LOG] Size before ABC: 1846 AND gates.
[LOG] Size after ABC: 1573 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 34.83/35 sec (0.83/1 sec, 0.78/1 sec, 0.07/0 sec, 0.65/1 sec, 1.22/1 sec, 0.27/0 sec, 0.29/1 sec, 0.27/0 sec, 0.26/0 sec, 0.42/1 sec, 0.46/0 sec, 0.48/0 sec, 0.44/1 sec, 0.54/0 sec, 0.71/1 sec, 1.12/1 sec, 1.22/2 sec, 1.17/1 sec, 15.23/15 sec, 8.4/8 sec )
[LOG] Nr of iterations: 442 (8, 3, 7, 25, 54, 7, 7, 8, 11, 13, 13, 11, 12, 18, 21, 27, 99, 39, 40, 19 )
[LOG] Total clause computation time: 7.77/10 sec (0.75/0.75 sec, 0.7/0.7 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.26/0.26 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.51/0.51 sec, 0.11/0.11 sec, 2.77/2.77 sec, 2.04/2.04 sec )
[LOG] Total clause minimization time: 26.13/23 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.46/0.46 sec, 0.91/0.91 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.36/0.36 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.61/0.61 sec, 1.01/1.01 sec, 0.66/0.66 sec, 1.01/1.01 sec, 12.41/12.41 sec, 6.3/6.3 sec )
[LOG] Total clause size reduction: 161674 --> 1550 (3934 --> 19, 1122 --> 2, 3816 --> 8, 14280 --> 102, 30740 --> 338, 2694 --> 8, 2616 --> 10, 3024 --> 13, 4070 --> 18, 4716 --> 33, 4548 --> 25, 3760 --> 17, 3861 --> 21, 5916 --> 53, 6640 --> 56, 8034 --> 64, 30086 --> 404, 11248 --> 137, 11349 --> 170, 5220 --> 52 )
[LOG] Average clause size reduction: 365.778 --> 3.50679 (491.75 --> 2.375, 374 --> 0.666667, 545.143 --> 1.14286, 571.2 --> 4.08, 569.259 --> 6.25926, 384.857 --> 1.14286, 373.714 --> 1.42857, 378 --> 1.625, 370 --> 1.63636, 362.769 --> 2.53846, 349.846 --> 1.92308, 341.818 --> 1.54545, 321.75 --> 1.75, 328.667 --> 2.94444, 316.19 --> 2.66667, 297.556 --> 2.37037, 303.899 --> 4.08081, 288.41 --> 3.51282, 283.725 --> 4.25, 274.737 --> 2.73684 )
[LOG] Overall execution time: 37.04 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.51 sec (Real time) / 37.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.38 sec (Real time) / 28.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2219 16 49 1 2134
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 72.72 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 2297 new AND gates.
[LOG] Size before ABC: 2678 AND gates.
[LOG] Size after ABC: 2297 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 69.44/70 sec (0.15/0 sec, 1.51/2 sec, 0.13/0 sec, 1.22/1 sec, 1.88/2 sec, 0.58/1 sec, 0.5/0 sec, 0.48/1 sec, 0.43/0 sec, 0.67/1 sec, 0.58/0 sec, 1.19/2 sec, 0.77/0 sec, 1.74/2 sec, 1.85/2 sec, 1.47/1 sec, 2.71/3 sec, 1.78/2 sec, 2.06/2 sec, 28.8/29 sec, 18.94/19 sec )
[LOG] Nr of iterations: 617 (7, 7, 10, 47, 27, 7, 14, 12, 7, 21, 11, 11, 14, 20, 16, 13, 169, 52, 35, 51, 66 )
[LOG] Total clause computation time: 13.22/12 sec (0.08/0.08 sec, 1.37/1.37 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.28/0.28 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.46/0.46 sec, 0.09/0.09 sec, 0.55/0.55 sec, 0.17/0.17 sec, 0.2/0.2 sec, 4.4/4.4 sec, 4.58/4.58 sec )
[LOG] Total clause minimization time: 54.9/57 sec (0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec, 1.02/1.02 sec, 1.55/1.55 sec, 0.48/0.48 sec, 0.41/0.41 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.42/0.42 sec, 0.45/0.45 sec, 0.98/0.98 sec, 0.54/0.54 sec, 1.54/1.54 sec, 1.33/1.33 sec, 1.32/1.32 sec, 2.1/2.1 sec, 1.53/1.53 sec, 1.8/1.8 sec, 24.32/24.32 sec, 14.29/14.29 sec )
[LOG] Total clause size reduction: 229412 --> 2350 (3606 --> 11, 3600 --> 15, 6129 --> 22, 28934 --> 185, 15990 --> 196, 2838 --> 9, 6136 --> 22, 4917 --> 19, 2592 --> 9, 8540 --> 43, 4230 --> 23, 4100 --> 19, 4849 --> 25, 7030 --> 52, 5310 --> 34, 3984 --> 29, 55608 --> 884, 16065 --> 180, 10404 --> 111, 15050 --> 228, 19500 --> 234 )
[LOG] Average clause size reduction: 371.818 --> 3.80875 (515.143 --> 1.57143, 514.286 --> 2.14286, 612.9 --> 2.2, 615.617 --> 3.93617, 592.222 --> 7.25926, 405.429 --> 1.28571, 438.286 --> 1.57143, 409.75 --> 1.58333, 370.286 --> 1.28571, 406.667 --> 2.04762, 384.545 --> 2.09091, 372.727 --> 1.72727, 346.357 --> 1.78571, 351.5 --> 2.6, 331.875 --> 2.125, 306.462 --> 2.23077, 329.041 --> 5.23077, 308.942 --> 3.46154, 297.257 --> 3.17143, 295.098 --> 4.47059, 295.455 --> 3.54545 )
[LOG] Overall execution time: 72.72 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 73.31 sec (Real time) / 72.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.17 sec (Real time) / 28.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2988 17 51 1 2899
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 82.43 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 1820 new AND gates.
[LOG] Size before ABC: 2147 AND gates.
[LOG] Size after ABC: 1820 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.36/78 sec (4.81/4 sec, 1.26/2 sec, 0.12/0 sec, 1.9/2 sec, 2.37/2 sec, 0.76/1 sec, 0.45/0 sec, 0.48/1 sec, 0.62/0 sec, 0.96/1 sec, 0.8/1 sec, 1.6/2 sec, 1.27/1 sec, 1.15/1 sec, 1.29/2 sec, 1.44/1 sec, 2.68/3 sec, 2.6/2 sec, 2.8/3 sec, 2.38/2 sec, 20.31/21 sec, 26.31/26 sec )
[LOG] Nr of iterations: 540 (15, 7, 8, 38, 37, 12, 7, 12, 16, 10, 15, 17, 16, 20, 10, 9, 98, 53, 40, 12, 62, 26 )
[LOG] Total clause computation time: 10.7/11 sec (0.19/0.19 sec, 1.16/1.16 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.27/0.27 sec, 0.77/0.77 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.17/0.17 sec, 1.99/1.99 sec, 4.19/4.19 sec )
[LOG] Total clause minimization time: 66.09/66 sec (4.57/4.57 sec, 0.03/0.03 sec, 0.03/0.03 sec, 1.61/1.61 sec, 2.11/2.11 sec, 0.6/0.6 sec, 0.34/0.34 sec, 0.37/0.37 sec, 0.47/0.47 sec, 0.85/0.85 sec, 0.53/0.53 sec, 1.42/1.42 sec, 1.05/1.05 sec, 0.82/0.82 sec, 1.06/1.06 sec, 1.11/1.11 sec, 1.85/1.85 sec, 2.33/2.33 sec, 2.54/2.54 sec, 2.13/2.13 sec, 18.24/18.24 sec, 22.03/22.03 sec )
[LOG] Total clause size reduction: 219976 --> 1830 (8904 --> 56, 3810 --> 16, 5054 --> 15, 24790 --> 147, 23508 --> 165, 5544 --> 13, 2952 --> 10, 5258 --> 18, 6930 --> 28, 4032 --> 20, 6062 --> 31, 6736 --> 40, 6045 --> 40, 7600 --> 41, 3573 --> 21, 3064 --> 20, 34823 --> 492, 17836 --> 149, 12870 --> 153, 3520 --> 23, 19215 --> 243, 7850 --> 89 )
[LOG] Average clause size reduction: 407.363 --> 3.38889 (593.6 --> 3.73333, 544.286 --> 2.28571, 631.75 --> 1.875, 652.368 --> 3.86842, 635.351 --> 4.45946, 462 --> 1.08333, 421.714 --> 1.42857, 438.167 --> 1.5, 433.125 --> 1.75, 403.2 --> 2, 404.133 --> 2.06667, 396.235 --> 2.35294, 377.812 --> 2.5, 380 --> 2.05, 357.3 --> 2.1, 340.444 --> 2.22222, 355.337 --> 5.02041, 336.528 --> 2.81132, 321.75 --> 3.825, 293.333 --> 1.91667, 309.919 --> 3.91935, 301.923 --> 3.42308 )
[LOG] Overall execution time: 82.45 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.96 sec (Real time) / 82.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.18 sec (Real time) / 37.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2552 18 53 1 2459
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 71.83 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 2581 new AND gates.
[LOG] Size before ABC: 3038 AND gates.
[LOG] Size after ABC: 2581 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 67.32/68 sec (0.22/0 sec, 0.25/1 sec, 0.15/0 sec, 2.29/2 sec, 2.09/2 sec, 0.89/1 sec, 0.46/1 sec, 0.78/0 sec, 0.77/1 sec, 1.09/1 sec, 1.03/1 sec, 0.73/1 sec, 0.79/1 sec, 0.72/1 sec, 1.85/2 sec, 1.33/1 sec, 2.75/3 sec, 4.05/4 sec, 2.78/2 sec, 2.44/3 sec, 2.88/3 sec, 10.71/11 sec, 26.27/26 sec )
[LOG] Nr of iterations: 637 (8, 8, 10, 31, 41, 10, 11, 8, 7, 16, 14, 9, 15, 18, 16, 13, 67, 54, 59, 8, 19, 156, 39 )
[LOG] Total clause computation time: 12.86/15 sec (0.09/0.09 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.87/0.87 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.16/0.16 sec, 1.77/1.77 sec, 7.6/7.6 sec )
[LOG] Total clause minimization time: 52.71/50 sec (0.07/0.07 sec, 0.11/0.11 sec, 0.06/0.06 sec, 1.89/1.89 sec, 1.73/1.73 sec, 0.74/0.74 sec, 0.35/0.35 sec, 0.68/0.68 sec, 0.66/0.66 sec, 0.92/0.92 sec, 0.86/0.86 sec, 0.55/0.55 sec, 0.59/0.59 sec, 0.54/0.54 sec, 1.64/1.64 sec, 1.13/1.13 sec, 1.8/1.8 sec, 3.76/3.76 sec, 2.48/2.48 sec, 2.1/2.1 sec, 2.64/2.64 sec, 8.84/8.84 sec, 18.57/18.57 sec )
[LOG] Total clause size reduction: 263821 --> 2679 (4760 --> 24, 4753 --> 19, 6948 --> 20, 21540 --> 150, 27840 --> 290, 4815 --> 13, 5210 --> 14, 3619 --> 12, 2958 --> 9, 7185 --> 31, 6032 --> 24, 3688 --> 20, 6062 --> 31, 7497 --> 36, 6030 --> 41, 4668 --> 26, 27588 --> 365, 19716 --> 162, 20822 --> 187, 2408 --> 22, 6030 --> 49, 51150 --> 992, 12502 --> 142 )
[LOG] Average clause size reduction: 414.162 --> 4.20565 (595 --> 3, 594.125 --> 2.375, 694.8 --> 2, 694.839 --> 4.83871, 679.024 --> 7.07317, 481.5 --> 1.3, 473.636 --> 1.27273, 452.375 --> 1.5, 422.571 --> 1.28571, 449.062 --> 1.9375, 430.857 --> 1.71429, 409.778 --> 2.22222, 404.133 --> 2.06667, 416.5 --> 2, 376.875 --> 2.5625, 359.077 --> 2, 411.761 --> 5.44776, 365.111 --> 3, 352.915 --> 3.16949, 301 --> 2.75, 317.368 --> 2.57895, 327.885 --> 6.35897, 320.564 --> 3.64103 )
[LOG] Overall execution time: 71.84 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 72.43 sec (Real time) / 71.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.73 sec (Real time) / 59.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3363 19 55 1 3266
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 53.13 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 2136 new AND gates.
[LOG] Size before ABC: 2482 AND gates.
[LOG] Size after ABC: 2136 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.99/48 sec (7.42/8 sec, 2.11/2 sec, 0.11/0 sec, 1.51/1 sec, 2.11/3 sec, 0.32/0 sec, 0.74/1 sec, 0.36/0 sec, 0.45/0 sec, 0.56/1 sec, 0.81/1 sec, 1.09/1 sec, 0.88/1 sec, 0.91/1 sec, 1.19/1 sec, 1.08/1 sec, 2.04/2 sec, 1.48/2 sec, 1.64/1 sec, 1.71/2 sec, 1.6/2 sec, 1.41/1 sec, 9.8/10 sec, 6.66/6 sec )
[LOG] Nr of iterations: 601 (15, 5, 8, 51, 45, 18, 5, 15, 11, 17, 10, 15, 8, 15, 12, 16, 90, 8, 48, 21, 13, 12, 79, 64 )
[LOG] Total clause computation time: 5.91/4 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.45/0.45 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.16/0.16 sec, 1.79/1.79 sec, 0.86/0.86 sec )
[LOG] Total clause minimization time: 40.31/42 sec (7.3/7.3 sec, 1.95/1.95 sec, 0.01/0.01 sec, 1.26/1.26 sec, 1.82/1.82 sec, 0.22/0.22 sec, 0.61/0.61 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.46/0.46 sec, 0.55/0.55 sec, 0.81/0.81 sec, 0.71/0.71 sec, 0.61/0.61 sec, 1.04/1.04 sec, 0.75/0.75 sec, 1.51/1.51 sec, 1.2/1.2 sec, 1.39/1.39 sec, 1.42/1.42 sec, 1.34/1.34 sec, 1.18/1.18 sec, 7.92/7.92 sec, 5.72/5.72 sec )
[LOG] Total clause size reduction: 290080 --> 2112 (10178 --> 41, 2940 --> 6, 5775 --> 12, 38550 --> 202, 32912 --> 209, 9877 --> 31, 2276 --> 7, 7756 --> 27, 5480 --> 13, 8400 --> 39, 4581 --> 21, 7084 --> 26, 3423 --> 11, 6776 --> 35, 4950 --> 30, 6705 --> 34, 42186 --> 515, 3003 --> 16, 19928 --> 155, 8000 --> 53, 4740 --> 45, 4004 --> 26, 28002 --> 344, 22554 --> 214 )
[LOG] Average clause size reduction: 482.662 --> 3.51414 (678.533 --> 2.73333, 588 --> 1.2, 721.875 --> 1.5, 755.882 --> 3.96078, 731.378 --> 4.64444, 548.722 --> 1.72222, 455.2 --> 1.4, 517.067 --> 1.8, 498.182 --> 1.18182, 494.118 --> 2.29412, 458.1 --> 2.1, 472.267 --> 1.73333, 427.875 --> 1.375, 451.733 --> 2.33333, 412.5 --> 2.5, 419.062 --> 2.125, 468.733 --> 5.72222, 375.375 --> 2, 415.167 --> 3.22917, 380.952 --> 2.52381, 364.615 --> 3.46154, 333.667 --> 2.16667, 354.456 --> 4.35443, 352.406 --> 3.34375 )
[LOG] Overall execution time: 53.15 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.65 sec (Real time) / 53.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.27 sec (Real time) / 43.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2971 20 58 1 2869
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 174 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 59 (18, 15, 7, 2, 9, 8 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 6898 --> 124 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 864 --> 18, 1155 --> 15 )
[LOG] Average clause size reduction: 116.915 --> 2.10169 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 96 --> 2, 144.375 --> 1.875 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 349 5 23 1 316
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 222 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 70 (18, 18, 4, 5, 5, 13, 7 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9650 --> 174 (2941 --> 65, 2941 --> 50, 432 --> 4, 564 --> 7, 516 --> 7, 1524 --> 28, 732 --> 13 )
[LOG] Average clause size reduction: 137.857 --> 2.48571 (163.389 --> 3.61111, 163.389 --> 2.77778, 108 --> 1, 112.8 --> 1.4, 103.2 --> 1.4, 117.231 --> 2.15385, 104.571 --> 1.85714 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 435 6 26 1 396
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 357 new AND gates.
[LOG] Size before ABC: 411 AND gates.
[LOG] Size after ABC: 357 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/1 sec (0.04/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.1/1 sec, 0.06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 108 (24, 25, 7, 4, 6, 7, 10, 17, 8 )
[LOG] Total clause computation time: 0.07/1 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 17752 --> 302 (4922 --> 84, 4944 --> 100, 1068 --> 12, 513 --> 4, 885 --> 9, 870 --> 15, 1296 --> 20, 2288 --> 43, 966 --> 15 )
[LOG] Average clause size reduction: 164.37 --> 2.7963 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 128.25 --> 1, 147.5 --> 1.5, 124.286 --> 2.14286, 129.6 --> 2, 134.588 --> 2.52941, 120.75 --> 1.875 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 611 7 30 1 565
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 576 new AND gates.
[LOG] Size before ABC: 645 AND gates.
[LOG] Size after ABC: 575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/1 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.05/0 sec, 0.09/0 sec, 0.08/1 sec )
[LOG] Nr of iterations: 155 (2, 3, 17, 5, 8, 5, 30, 22, 39, 24 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.28/1 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 26399 --> 529 (286 --> 1, 546 --> 5, 3568 --> 44, 848 --> 7, 1463 --> 24, 752 --> 5, 5539 --> 145, 3843 --> 91, 5966 --> 145, 3588 --> 62 )
[LOG] Average clause size reduction: 170.316 --> 3.4129 (143 --> 0.5, 182 --> 1.66667, 209.882 --> 2.58824, 169.6 --> 1.4, 182.875 --> 3, 150.4 --> 1, 184.633 --> 4.83333, 174.682 --> 4.13636, 152.974 --> 3.71795, 149.5 --> 2.58333 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.37 sec (Real time) / 2.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 871 8 33 1 821
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Size before ABC: 1650 AND gates.
[LOG] Size after ABC: 1348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.89/1 sec (0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.13/0 sec, 0.11/0 sec, 0.55/0 sec, 0.44/1 sec, 0.52/0 sec )
[LOG] Nr of iterations: 332 (3, 5, 16, 14, 14, 7, 9, 30, 38, 135, 45, 16 )
[LOG] Total clause computation time: 0.26/0 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 1.58/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.47/0.47 sec, 0.4/0.4 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 63318 --> 1494 (660 --> 4, 1252 --> 11, 3930 --> 33, 3211 --> 60, 3042 --> 23, 1314 --> 12, 1776 --> 14, 6641 --> 143, 8177 --> 184, 23182 --> 851, 7568 --> 122, 2565 --> 37 )
[LOG] Average clause size reduction: 190.717 --> 4.5 (220 --> 1.33333, 250.4 --> 2.2, 245.625 --> 2.0625, 229.357 --> 4.28571, 217.286 --> 1.64286, 187.714 --> 1.71429, 197.333 --> 1.55556, 221.367 --> 4.76667, 215.184 --> 4.84211, 171.719 --> 6.3037, 168.178 --> 2.71111, 160.312 --> 2.3125 )
[LOG] Overall execution time: 2 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.37 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.04 sec (Real time) / 7.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1688 9 37 1 1632
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 3.7 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1833 new AND gates.
[LOG] Size before ABC: 2271 AND gates.
[LOG] Size after ABC: 1833 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.52/3 sec (0.01/0 sec, 0.02/0 sec, 0.08/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.21/0 sec, 0.21/0 sec, 0.97/1 sec, 0.92/1 sec, 0.92/1 sec )
[LOG] Nr of iterations: 436 (8, 8, 47, 9, 10, 16, 7, 10, 39, 33, 79, 154, 16 )
[LOG] Total clause computation time: 0.58/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 2.81/3 sec (0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.83/0.83 sec, 0.79/0.79 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 88849 --> 2076 (2625 --> 18, 2478 --> 24, 12880 --> 164, 2160 --> 13, 2403 --> 17, 3810 --> 25, 1380 --> 18, 2394 --> 13, 7676 --> 196, 6208 --> 164, 14274 --> 396, 27846 --> 991, 2715 --> 37 )
[LOG] Average clause size reduction: 203.782 --> 4.76147 (328.125 --> 2.25, 309.75 --> 3, 274.043 --> 3.48936, 240 --> 1.44444, 240.3 --> 1.7, 238.125 --> 1.5625, 197.143 --> 2.57143, 239.4 --> 1.3, 196.821 --> 5.02564, 188.121 --> 4.9697, 180.684 --> 5.01266, 180.818 --> 6.43506, 169.688 --> 2.3125 )
[LOG] Overall execution time: 3.7 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.16 sec (Real time) / 4.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.79 sec (Real time) / 10.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2218 10 40 1 2155
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 3.48 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2052 new AND gates.
[LOG] Size before ABC: 2600 AND gates.
[LOG] Size after ABC: 2051 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.3/4 sec (0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.06/0 sec, 0.23/0 sec, 0.08/0 sec, 0.21/0 sec, 0.64/1 sec, 0.85/1 sec, 1.02/1 sec )
[LOG] Nr of iterations: 460 (2, 10, 22, 8, 6, 9, 8, 21, 42, 15, 33, 132, 132, 20 )
[LOG] Total clause computation time: 0.73/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0/0 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 2.46/2 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.53/0.53 sec, 0.7/0.7 sec, 0.67/0.67 sec )
[LOG] Total clause size reduction: 100837 --> 2430 (416 --> 1, 3519 --> 31, 6573 --> 57, 2135 --> 10, 1495 --> 10, 2208 --> 19, 1841 --> 17, 5680 --> 38, 9922 --> 227, 3248 --> 25, 7488 --> 163, 26331 --> 951, 26200 --> 818, 3781 --> 63 )
[LOG] Average clause size reduction: 219.211 --> 5.28261 (208 --> 0.5, 351.9 --> 3.1, 298.773 --> 2.59091, 266.875 --> 1.25, 249.167 --> 1.66667, 245.333 --> 2.11111, 230.125 --> 2.125, 270.476 --> 1.80952, 236.238 --> 5.40476, 216.533 --> 1.66667, 226.909 --> 4.93939, 199.477 --> 7.20455, 198.485 --> 6.19697, 189.05 --> 3.15 )
[LOG] Overall execution time: 3.48 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.96 sec (Real time) / 3.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.38 sec (Real time) / 14.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2477 11 43 1 2410
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 3.05 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1694 new AND gates.
[LOG] Size before ABC: 2028 AND gates.
[LOG] Size after ABC: 1694 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.78/2 sec (0.02/0 sec, 0.01/0 sec, 0.09/0 sec, 0.04/0 sec, 0.04/0 sec, 0.09/0 sec, 0.04/0 sec, 0.03/0 sec, 0.27/0 sec, 0.05/0 sec, 0.21/1 sec, 0.11/0 sec, 0.64/0 sec, 0.61/1 sec, 0.53/0 sec )
[LOG] Nr of iterations: 417 (4, 5, 43, 7, 8, 14, 7, 6, 39, 8, 32, 8, 115, 81, 40 )
[LOG] Total clause computation time: 0.4/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 2.25/2 sec (0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.58/0.58 sec, 0.5/0.5 sec, 0.41/0.41 sec )
[LOG] Total clause size reduction: 100599 --> 1843 (1374 --> 5, 1716 --> 7, 14322 --> 124, 1986 --> 9, 2240 --> 10, 3965 --> 41, 1752 --> 9, 1390 --> 7, 10906 --> 226, 1876 --> 10, 8494 --> 169, 1806 --> 10, 23940 --> 750, 16720 --> 357, 8112 --> 109 )
[LOG] Average clause size reduction: 241.245 --> 4.41966 (343.5 --> 1.25, 343.2 --> 1.4, 333.07 --> 2.88372, 283.714 --> 1.28571, 280 --> 1.25, 283.214 --> 2.92857, 250.286 --> 1.28571, 231.667 --> 1.16667, 279.641 --> 5.79487, 234.5 --> 1.25, 265.438 --> 5.28125, 225.75 --> 1.25, 208.174 --> 6.52174, 206.42 --> 4.40741, 202.8 --> 2.725 )
[LOG] Overall execution time: 3.05 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.51 sec (Real time) / 3.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.28 sec (Real time) / 10.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 2162 12 46 1 2089
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 11.73 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2296 new AND gates.
[LOG] Size before ABC: 2918 AND gates.
[LOG] Size after ABC: 2295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.31/12 sec (0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.05/1 sec, 0.07/0 sec, 0.07/0 sec, 0.04/0 sec, 0.06/0 sec, 0.49/0 sec, 0.08/0 sec, 0.28/1 sec, 0.11/0 sec, 0.12/0 sec, 2.23/2 sec, 2.21/2 sec, 3.08/3 sec, 2.3/3 sec )
[LOG] Nr of iterations: 561 (3, 4, 28, 6, 6, 8, 5, 16, 43, 13, 49, 9, 9, 160, 82, 92, 28 )
[LOG] Total clause computation time: 1.12/1 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.37/0.37 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 9.97/10 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.37/0.37 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.1/0.1 sec, 1.85/1.85 sec, 1.99/1.99 sec, 2.83/2.83 sec, 2.16/2.16 sec )
[LOG] Total clause size reduction: 147759 --> 2674 (1026 --> 3, 1440 --> 8, 10449 --> 82, 1855 --> 7, 1855 --> 9, 2499 --> 13, 1416 --> 6, 5265 --> 26, 15498 --> 233, 3828 --> 21, 17088 --> 291, 2424 --> 15, 2552 --> 18, 35934 --> 1175, 18225 --> 380, 20384 --> 313, 6021 --> 74 )
[LOG] Average clause size reduction: 263.385 --> 4.76649 (342 --> 1, 360 --> 2, 373.179 --> 2.92857, 309.167 --> 1.16667, 309.167 --> 1.5, 312.375 --> 1.625, 283.2 --> 1.2, 329.062 --> 1.625, 360.419 --> 5.4186, 294.462 --> 1.61538, 348.735 --> 5.93878, 269.333 --> 1.66667, 283.556 --> 2, 224.588 --> 7.34375, 222.256 --> 4.63415, 221.565 --> 3.40217, 215.036 --> 2.64286 )
[LOG] Overall execution time: 11.73 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.29 sec (Real time) / 12.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.06 sec (Real time) / 21.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2818 13 50 1 2739
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 6.79 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1492 new AND gates.
[LOG] Size before ABC: 1799 AND gates.
[LOG] Size after ABC: 1491 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.24/6 sec (0.29/0 sec, 0.1/0 sec, 0.02/0 sec, 0.28/1 sec, 0.19/0 sec, 0.07/0 sec, 0.09/0 sec, 0.08/0 sec, 0.1/0 sec, 0.08/0 sec, 0.09/0 sec, 0.14/0 sec, 0.23/1 sec, 0.17/0 sec, 0.19/0 sec, 0.44/0 sec, 1.92/2 sec, 1.76/2 sec )
[LOG] Nr of iterations: 421 (6, 9, 2, 42, 36, 9, 8, 10, 13, 17, 17, 15, 23, 17, 20, 80, 53, 44 )
[LOG] Total clause computation time: 1.16/0 sec (0.11/0.11 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 4.88/6 sec (0.16/0.16 sec, 0.02/0.02 sec, 0/0 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.29/0.29 sec, 1.69/1.69 sec, 1.44/1.44 sec )
[LOG] Total clause size reduction: 129385 --> 1563 (2440 --> 12, 3896 --> 20, 550 --> 1, 20746 --> 294, 17430 --> 184, 2864 --> 12, 2520 --> 11, 3015 --> 17, 3996 --> 21, 4944 --> 38, 4912 --> 33, 3990 --> 29, 6204 --> 65, 4304 --> 61, 4940 --> 55, 19592 --> 318, 12636 --> 247, 10406 --> 145 )
[LOG] Average clause size reduction: 307.328 --> 3.71259 (406.667 --> 2, 432.889 --> 2.22222, 275 --> 0.5, 493.952 --> 7, 484.167 --> 5.11111, 318.222 --> 1.33333, 315 --> 1.375, 301.5 --> 1.7, 307.385 --> 1.61538, 290.824 --> 2.23529, 288.941 --> 1.94118, 266 --> 1.93333, 269.739 --> 2.82609, 253.176 --> 3.58824, 247 --> 2.75, 244.9 --> 3.975, 238.415 --> 4.66038, 236.5 --> 3.29545 )
[LOG] Overall execution time: 6.79 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.19 sec (Real time) / 7.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.83 sec (Real time) / 13.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2051 14 53 1 1967
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 8.67 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1476 new AND gates.
[LOG] Size before ABC: 1736 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.86/8 sec (0.3/0 sec, 0.14/0 sec, 0.03/0 sec, 0.17/0 sec, 0.23/1 sec, 0.07/0 sec, 0.1/0 sec, 0.13/0 sec, 0.07/0 sec, 0.15/0 sec, 0.15/0 sec, 0.1/0 sec, 0.11/0 sec, 0.19/1 sec, 0.16/0 sec, 0.24/0 sec, 0.48/1 sec, 2.19/2 sec, 2.85/3 sec )
[LOG] Nr of iterations: 407 (7, 3, 7, 32, 42, 8, 10, 14, 9, 18, 25, 11, 5, 17, 13, 20, 81, 23, 62 )
[LOG] Total clause computation time: 1.39/1 sec (0.1/0.1 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.44/0.44 sec, 0.37/0.37 sec )
[LOG] Total clause minimization time: 6.22/6 sec (0.19/0.19 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.38/0.38 sec, 1.73/1.73 sec, 2.47/2.47 sec )
[LOG] Total clause size reduction: 132612 --> 1485 (3132 --> 17, 1042 --> 6, 3540 --> 11, 16678 --> 146, 21730 --> 269, 2646 --> 12, 3312 --> 15, 4732 --> 24, 2816 --> 13, 5763 --> 52, 7848 --> 64, 3050 --> 20, 1172 --> 8, 4960 --> 44, 3684 --> 30, 5092 --> 53, 20560 --> 359, 5544 --> 102, 15311 --> 240 )
[LOG] Average clause size reduction: 325.828 --> 3.64865 (447.429 --> 2.42857, 347.333 --> 2, 505.714 --> 1.57143, 521.188 --> 4.5625, 517.381 --> 6.40476, 330.75 --> 1.5, 331.2 --> 1.5, 338 --> 1.71429, 312.889 --> 1.44444, 320.167 --> 2.88889, 313.92 --> 2.56, 277.273 --> 1.81818, 234.4 --> 1.6, 291.765 --> 2.58824, 283.385 --> 2.30769, 254.6 --> 2.65, 253.827 --> 4.4321, 241.043 --> 4.43478, 246.952 --> 3.87097 )
[LOG] Overall execution time: 8.67 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.07 sec (Real time) / 8.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.51 sec (Real time) / 15.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2076 15 56 1 1986
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 9.94 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1711 new AND gates.
[LOG] Size before ABC: 1997 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.25/9 sec (0.05/0 sec, 0.17/0 sec, 0.03/0 sec, 0.42/0 sec, 0.33/1 sec, 0.1/0 sec, 0.23/0 sec, 0.17/0 sec, 0.12/0 sec, 0.15/1 sec, 0.2/0 sec, 0.15/0 sec, 0.21/0 sec, 0.18/0 sec, 0.19/1 sec, 0.2/0 sec, 0.72/0 sec, 0.38/1 sec, 3.37/3 sec, 1.88/2 sec )
[LOG] Nr of iterations: 440 (10, 7, 5, 36, 28, 8, 10, 15, 9, 13, 13, 9, 10, 20, 10, 16, 82, 59, 55, 25 )
[LOG] Total clause computation time: 1.52/1 sec (0.01/0.01 sec, 0.14/0.14 sec, 0/0 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.4/0.4 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 7.4/8 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.54/0.54 sec, 0.32/0.32 sec, 2.95/2.95 sec, 1.48/1.48 sec )
[LOG] Total clause size reduction: 146105 --> 1731 (5022 --> 29, 3342 --> 12, 2528 --> 8, 18480 --> 298, 14040 --> 178, 2877 --> 11, 3708 --> 16, 5418 --> 23, 3000 --> 16, 4452 --> 24, 4308 --> 31, 2696 --> 15, 2925 --> 21, 5947 --> 46, 2700 --> 23, 4455 --> 32, 23085 --> 377, 16008 --> 178, 14634 --> 292, 6480 --> 101 )
[LOG] Average clause size reduction: 332.057 --> 3.93409 (502.2 --> 2.9, 477.429 --> 1.71429, 505.6 --> 1.6, 513.333 --> 8.27778, 501.429 --> 6.35714, 359.625 --> 1.375, 370.8 --> 1.6, 361.2 --> 1.53333, 333.333 --> 1.77778, 342.462 --> 1.84615, 331.385 --> 2.38462, 299.556 --> 1.66667, 292.5 --> 2.1, 297.35 --> 2.3, 270 --> 2.3, 278.438 --> 2, 281.524 --> 4.59756, 271.322 --> 3.01695, 266.073 --> 5.30909, 259.2 --> 4.04 )
[LOG] Overall execution time: 9.94 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.41 sec (Real time) / 10.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.15 sec (Real time) / 28.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2353 16 59 1 2258
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 12.55 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 2148 new AND gates.
[LOG] Size before ABC: 2568 AND gates.
[LOG] Size after ABC: 2147 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.6/12 sec (0.23/0 sec, 0.05/1 sec, 0.02/0 sec, 0.44/0 sec, 0.38/0 sec, 0.09/0 sec, 0.12/1 sec, 0.11/0 sec, 0.18/0 sec, 0.24/0 sec, 0.17/0 sec, 0.18/1 sec, 0.15/0 sec, 0.24/0 sec, 0.28/0 sec, 0.23/0 sec, 1.21/2 sec, 0.46/0 sec, 0.58/1 sec, 3.04/3 sec, 3.2/3 sec )
[LOG] Nr of iterations: 573 (11, 9, 2, 46, 32, 12, 9, 18, 11, 11, 19, 12, 12, 22, 14, 20, 159, 45, 45, 33, 31 )
[LOG] Total clause computation time: 2.04/6 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.72/0.72 sec, 0.59/0.59 sec )
[LOG] Total clause minimization time: 9.21/6 sec (0.22/0.22 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.95/0.95 sec, 0.37/0.37 sec, 0.53/0.53 sec, 2.3/2.3 sec, 2.58/2.58 sec )
[LOG] Total clause size reduction: 207712 --> 2279 (5920 --> 27, 4728 --> 24, 672 --> 1, 27990 --> 277, 19034 --> 187, 4807 --> 18, 3408 --> 12, 7021 --> 34, 4110 --> 15, 3970 --> 17, 7110 --> 50, 3993 --> 23, 4081 --> 28, 7539 --> 59, 4511 --> 30, 5966 --> 52, 49296 --> 855, 13156 --> 163, 12760 --> 123, 9120 --> 150, 8520 --> 134 )
[LOG] Average clause size reduction: 362.499 --> 3.97731 (538.182 --> 2.45455, 525.333 --> 2.66667, 336 --> 0.5, 608.478 --> 6.02174, 594.812 --> 5.84375, 400.583 --> 1.5, 378.667 --> 1.33333, 390.056 --> 1.88889, 373.636 --> 1.36364, 360.909 --> 1.54545, 374.211 --> 2.63158, 332.75 --> 1.91667, 340.083 --> 2.33333, 342.682 --> 2.68182, 322.214 --> 2.14286, 298.3 --> 2.6, 310.038 --> 5.37736, 292.356 --> 3.62222, 283.556 --> 2.73333, 276.364 --> 4.54545, 274.839 --> 4.32258 )
[LOG] Overall execution time: 12.55 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.04 sec (Real time) / 12.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.77 sec (Real time) / 23.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2829 17 62 1 2730
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 17.29 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2300 new AND gates.
[LOG] Size before ABC: 2731 AND gates.
[LOG] Size after ABC: 2300 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.95/16 sec (0.09/0 sec, 0.08/1 sec, 0.04/0 sec, 0.64/0 sec, 0.61/1 sec, 0.14/0 sec, 0.23/0 sec, 0.24/0 sec, 0.17/1 sec, 0.23/0 sec, 0.15/0 sec, 0.15/0 sec, 0.3/0 sec, 0.33/1 sec, 0.39/0 sec, 0.26/0 sec, 1.01/1 sec, 0.8/1 sec, 1/1 sec, 0.72/1 sec, 3.07/3 sec, 5.3/5 sec )
[LOG] Nr of iterations: 650 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 18, 16, 24, 16, 22, 108, 55, 79, 20, 92, 35 )
[LOG] Total clause computation time: 2.01/4 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.26/0.26 sec, 0.77/0.77 sec )
[LOG] Total clause minimization time: 13.42/12 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.44/0.44 sec, 0.52/0.52 sec, 0.11/0.11 sec, 0.2/0.2 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.34/0.34 sec, 0.2/0.2 sec, 0.77/0.77 sec, 0.71/0.71 sec, 0.89/0.89 sec, 0.67/0.67 sec, 2.79/2.79 sec, 4.5/4.5 sec )
[LOG] Total clause size reduction: 236938 --> 2431 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6681 --> 38, 5565 --> 31, 8487 --> 70, 5355 --> 38, 7665 --> 44, 35738 --> 550, 17334 --> 155, 24024 --> 260, 5681 --> 58, 26754 --> 397, 9962 --> 137 )
[LOG] Average clause size reduction: 364.52 --> 3.74 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 371.167 --> 2.11111, 347.812 --> 1.9375, 353.625 --> 2.91667, 334.688 --> 2.375, 348.409 --> 2, 330.907 --> 5.09259, 315.164 --> 2.81818, 304.101 --> 3.29114, 284.05 --> 2.9, 290.804 --> 4.31522, 284.629 --> 3.91429 )
[LOG] Overall execution time: 17.29 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.85 sec (Real time) / 17.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 76.05 sec (Real time) / 75.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3022 18 65 1 2917
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 21.97 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 4353 new AND gates.
[LOG] Size before ABC: 5329 AND gates.
[LOG] Size after ABC: 4353 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.6/21 sec (0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.64/1 sec, 0.46/1 sec, 0.28/0 sec, 0.15/0 sec, 0.29/0 sec, 0.21/1 sec, 0.31/0 sec, 0.17/0 sec, 0.37/0 sec, 0.31/1 sec, 0.19/0 sec, 0.27/0 sec, 0.17/0 sec, 1.02/1 sec, 0.36/1 sec, 0.65/0 sec, 0.55/1 sec, 0.67/1 sec, 4.74/4 sec, 8.64/9 sec )
[LOG] Nr of iterations: 910 (17, 8, 7, 35, 45, 10, 3, 12, 11, 15, 6, 15, 17, 24, 15, 11, 103, 56, 60, 20, 22, 306, 92 )
[LOG] Total clause computation time: 3.28/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.54/0.54 sec, 1.72/1.72 sec )
[LOG] Total clause minimization time: 16.73/17 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.46/0.46 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.12/0.12 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.12/0.12 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.09/0.09 sec, 0.82/0.82 sec, 0.29/0.29 sec, 0.53/0.53 sec, 0.46/0.46 sec, 0.59/0.59 sec, 4.16/4.16 sec, 6.88/6.88 sec )
[LOG] Total clause size reduction: 336264 --> 5002 (10560 --> 60, 4613 --> 19, 4512 --> 12, 21420 --> 206, 27676 --> 331, 4401 --> 14, 956 --> 3, 5115 --> 28, 4530 --> 16, 6146 --> 29, 2185 --> 10, 5810 --> 33, 6448 --> 33, 9223 --> 68, 5446 --> 31, 3770 --> 20, 37230 --> 610, 19415 --> 175, 20060 --> 168, 6213 --> 56, 6678 --> 69, 95465 --> 2543, 28392 --> 468 )
[LOG] Average clause size reduction: 369.521 --> 5.4967 (621.176 --> 3.52941, 576.625 --> 2.375, 644.571 --> 1.71429, 612 --> 5.88571, 615.022 --> 7.35556, 440.1 --> 1.4, 318.667 --> 1, 426.25 --> 2.33333, 411.818 --> 1.45455, 409.733 --> 1.93333, 364.167 --> 1.66667, 387.333 --> 2.2, 379.294 --> 1.94118, 384.292 --> 2.83333, 363.067 --> 2.06667, 342.727 --> 1.81818, 361.456 --> 5.92233, 346.696 --> 3.125, 334.333 --> 2.8, 310.65 --> 2.8, 303.545 --> 3.13636, 311.977 --> 8.31046, 308.609 --> 5.08696 )
[LOG] Overall execution time: 21.97 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.85 sec (Real time) / 22.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.23 sec (Real time) / 1.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.99 sec (Real time) / 65.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 5115 19 68 1 5005
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 16.85 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2697 new AND gates.
[LOG] Size before ABC: 3222 AND gates.
[LOG] Size after ABC: 2697 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.96/15 sec (0.06/0 sec, 0.78/1 sec, 0.05/0 sec, 0.57/0 sec, 0.67/1 sec, 0.23/0 sec, 0.2/1 sec, 0.27/0 sec, 0.52/0 sec, 0.3/1 sec, 0.21/0 sec, 0.19/0 sec, 0.25/0 sec, 0.37/1 sec, 0.2/0 sec, 0.27/0 sec, 0.91/1 sec, 0.35/0 sec, 0.66/1 sec, 0.64/1 sec, 0.47/0 sec, 0.83/1 sec, 3.88/4 sec, 2.08/2 sec )
[LOG] Nr of iterations: 726 (12, 7, 6, 20, 35, 13, 8, 13, 11, 21, 10, 15, 16, 18, 11, 17, 92, 17, 54, 22, 16, 12, 195, 85 )
[LOG] Total clause computation time: 1.81/1 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.46/0.46 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 12.43/14 sec (0.01/0.01 sec, 0.75/0.75 sec, 0.02/0.02 sec, 0.4/0.4 sec, 0.45/0.45 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.49/0.49 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.32/0.32 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.75/0.75 sec, 0.26/0.26 sec, 0.6/0.6 sec, 0.54/0.54 sec, 0.39/0.39 sec, 0.76/0.76 sec, 3.38/3.38 sec, 1.65/1.65 sec )
[LOG] Total clause size reduction: 285051 --> 2897 (7634 --> 17, 4158 --> 8, 3960 --> 6, 13984 --> 84, 24548 --> 223, 6108 --> 25, 3486 --> 11, 5940 --> 23, 4830 --> 16, 9380 --> 44, 4113 --> 14, 6230 --> 29, 6345 --> 42, 6987 --> 45, 3990 --> 22, 6352 --> 36, 36036 --> 542, 6144 --> 50, 19186 --> 150, 7329 --> 58, 5040 --> 36, 3839 --> 30, 62468 --> 1087, 26964 --> 299 )
[LOG] Average clause size reduction: 392.632 --> 3.99036 (636.167 --> 1.41667, 594 --> 1.14286, 660 --> 1, 699.2 --> 4.2, 701.371 --> 6.37143, 469.846 --> 1.92308, 435.75 --> 1.375, 456.923 --> 1.76923, 439.091 --> 1.45455, 446.667 --> 2.09524, 411.3 --> 1.4, 415.333 --> 1.93333, 396.562 --> 2.625, 388.167 --> 2.5, 362.727 --> 2, 373.647 --> 2.11765, 391.696 --> 5.8913, 361.412 --> 2.94118, 355.296 --> 2.77778, 333.136 --> 2.63636, 315 --> 2.25, 319.917 --> 2.5, 320.349 --> 5.57436, 317.224 --> 3.51765 )
[LOG] Overall execution time: 16.86 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.45 sec (Real time) / 17.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.84 sec (Real time) / 25.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3499 20 71 1 3384
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 45 (15, 15, 3, 2, 8, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4802 --> 87 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 756 --> 13, 103 --> 2 )
[LOG] Average clause size reduction: 106.711 --> 1.93333 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 94.5 --> 1.625, 51.5 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 288 5 23 1 256
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 320 new AND gates.
[LOG] Size before ABC: 355 AND gates.
[LOG] Size after ABC: 320 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 93 (28, 23, 3, 5, 6, 22, 6 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 12914 --> 271 (4509 --> 105, 3674 --> 77, 284 --> 3, 556 --> 5, 640 --> 8, 2646 --> 62, 605 --> 11 )
[LOG] Average clause size reduction: 138.86 --> 2.91398 (161.036 --> 3.75, 159.739 --> 3.34783, 94.6667 --> 1, 111.2 --> 1, 106.667 --> 1.33333, 120.273 --> 2.81818, 100.833 --> 1.83333 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 527 6 26 1 488
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.55 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 612 new AND gates.
[LOG] Size before ABC: 729 AND gates.
[LOG] Size after ABC: 610 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.06/0 sec, 0.08/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.14/0 sec, 0.1/0 sec, 0/0 sec )
[LOG] Nr of iterations: 163 (38, 52, 7, 7, 6, 13, 5, 30, 5 )
[LOG] Total clause computation time: 0.11/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.35/1 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause size reduction: 27451 --> 616 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4118 --> 97, 548 --> 8 )
[LOG] Average clause size reduction: 168.411 --> 3.77914 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 137.267 --> 3.23333, 109.6 --> 1.6 )
[LOG] Overall execution time: 0.55 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.00 sec (Real time) / 4.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 856 7 30 1 812
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.34 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1116 new AND gates.
[LOG] Size before ABC: 1293 AND gates.
[LOG] Size after ABC: 1115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.17/2 sec (0.02/0 sec, 0.02/0 sec, 0.17/0 sec, 0.06/0 sec, 0.1/0 sec, 0.09/0 sec, 0.35/0 sec, 0.39/1 sec, 0.46/0 sec, 0.51/1 sec )
[LOG] Nr of iterations: 298 (2, 5, 48, 10, 19, 27, 49, 44, 58, 36 )
[LOG] Total clause computation time: 0.43/0 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.66/2 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.29/0.29 sec, 0.24/0.24 sec, 0.37/0.37 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 51244 --> 1174 (276 --> 1, 1052 --> 11, 10293 --> 206, 1881 --> 23, 3528 --> 49, 4862 --> 74, 8112 --> 230, 6923 --> 245, 8892 --> 231, 5425 --> 104 )
[LOG] Average clause size reduction: 171.96 --> 3.9396 (138 --> 0.5, 210.4 --> 2.2, 214.438 --> 4.29167, 188.1 --> 2.3, 185.684 --> 2.57895, 180.074 --> 2.74074, 165.551 --> 4.69388, 157.341 --> 5.56818, 153.31 --> 3.98276, 150.694 --> 2.88889 )
[LOG] Overall execution time: 2.34 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.68 sec (Real time) / 2.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.61 sec (Real time) / 22.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1401 8 33 1 1351
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 20.04 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 2432 new AND gates.
[LOG] Size before ABC: 2912 AND gates.
[LOG] Size after ABC: 2431 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.56/19 sec (0.03/0 sec, 0.03/0 sec, 0.3/0 sec, 0.25/0 sec, 0.21/0 sec, 0.21/1 sec, 0.37/0 sec, 1.65/2 sec, 1.15/1 sec, 6.38/6 sec, 4.7/5 sec, 4.28/4 sec )
[LOG] Nr of iterations: 534 (3, 2, 64, 38, 32, 26, 31, 78, 59, 160, 32, 9 )
[LOG] Total clause computation time: 2.97/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.35/0.35 sec, 0.25/0.25 sec, 1.09/1.09 sec, 0.33/0.33 sec, 0.7/0.7 sec )
[LOG] Total clause minimization time: 16.4/19 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.29/0.29 sec, 1.29/1.29 sec, 0.88/0.88 sec, 5.27/5.27 sec, 4.35/4.35 sec, 3.56/3.56 sec )
[LOG] Total clause size reduction: 103519 --> 2751 (640 --> 4, 303 --> 1, 16317 --> 274, 9065 --> 127, 7223 --> 104, 5475 --> 69, 6300 --> 91, 14399 --> 475, 10382 --> 363, 26871 --> 1121, 5208 --> 103, 1336 --> 19 )
[LOG] Average clause size reduction: 193.856 --> 5.15169 (213.333 --> 1.33333, 151.5 --> 0.5, 254.953 --> 4.28125, 238.553 --> 3.34211, 225.719 --> 3.25, 210.577 --> 2.65385, 203.226 --> 2.93548, 184.603 --> 6.08974, 175.966 --> 6.15254, 167.944 --> 7.00625, 162.75 --> 3.21875, 148.444 --> 2.11111 )
[LOG] Overall execution time: 20.04 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.57 sec (Real time) / 20.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 118.26 sec (Real time) / 118.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2761 9 37 1 2704
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 105.58 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 3486 new AND gates.
[LOG] Size before ABC: 4374 AND gates.
[LOG] Size after ABC: 3486 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 104.06/104 sec (0.05/0 sec, 0.12/0 sec, 1.56/2 sec, 0.93/1 sec, 1.08/1 sec, 0.92/1 sec, 1.02/1 sec, 1.76/2 sec, 6.37/6 sec, 7.53/8 sec, 27.39/27 sec, 24.08/24 sec, 31.25/31 sec )
[LOG] Nr of iterations: 759 (3, 15, 81, 21, 29, 32, 30, 21, 82, 65, 72, 282, 26 )
[LOG] Total clause computation time: 12.33/10 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.33/0.33 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.9/0.9 sec, 0.88/0.88 sec, 2.51/2.51 sec, 2.58/2.58 sec, 4.52/4.52 sec )
[LOG] Total clause minimization time: 91.17/94 sec (0.01/0.01 sec, 0.05/0.05 sec, 1.18/1.18 sec, 0.75/0.75 sec, 0.93/0.93 sec, 0.76/0.76 sec, 0.89/0.89 sec, 1.62/1.62 sec, 5.42/5.42 sec, 6.6/6.6 sec, 24.84/24.84 sec, 21.45/21.45 sec, 26.67/26.67 sec )
[LOG] Total clause size reduction: 159561 --> 4200 (724 --> 2, 4774 --> 30, 22400 --> 385, 5420 --> 55, 7252 --> 92, 7657 --> 99, 6786 --> 77, 4500 --> 69, 16767 --> 560, 12736 --> 428, 13348 --> 334, 52547 --> 1997, 4650 --> 72 )
[LOG] Average clause size reduction: 210.225 --> 5.5336 (241.333 --> 0.666667, 318.267 --> 2, 276.543 --> 4.75309, 258.095 --> 2.61905, 250.069 --> 3.17241, 239.281 --> 3.09375, 226.2 --> 2.56667, 214.286 --> 3.28571, 204.476 --> 6.82927, 195.938 --> 6.58462, 185.389 --> 4.63889, 186.337 --> 7.08156, 178.846 --> 2.76923 )
[LOG] Overall execution time: 105.59 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 106.41 sec (Real time) / 106.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 256.08 sec (Real time) / 255.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3858 10 40 1 3795
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 221.98 sec CPU time.
[LOG] Relation determinization time: 223 sec real time.
[LOG] Final circuit size: 4630 new AND gates.
[LOG] Size before ABC: 5940 AND gates.
[LOG] Size after ABC: 4629 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 218.4/219 sec (0.16/0 sec, 0.18/0 sec, 3.47/4 sec, 2.85/3 sec, 3.63/3 sec, 3.98/4 sec, 3.75/4 sec, 4.25/4 sec, 18.69/19 sec, 4.46/4 sec, 17.6/18 sec, 46.07/46 sec, 53.64/54 sec, 55.67/56 sec )
[LOG] Nr of iterations: 933 (6, 3, 81, 31, 33, 28, 34, 32, 83, 38, 59, 226, 266, 13 )
[LOG] Total clause computation time: 30.72/31 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.56/0.56 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.16/0.16 sec, 4.5/4.5 sec, 0.43/0.43 sec, 2.72/2.72 sec, 6.52/6.52 sec, 6.52/6.52 sec, 8.39/8.39 sec )
[LOG] Total clause minimization time: 186.65/187 sec (0.1/0.1 sec, 0.08/0.08 sec, 2.84/2.84 sec, 2.6/2.6 sec, 3.31/3.31 sec, 3.69/3.69 sec, 3.46/3.46 sec, 4.02/4.02 sec, 14.1/14.1 sec, 3.96/3.96 sec, 14.81/14.81 sec, 39.46/39.46 sec, 47.04/47.04 sec, 47.18/47.18 sec )
[LOG] Total clause size reduction: 205536 --> 5755 (2010 --> 10, 754 --> 8, 24240 --> 420, 8880 --> 109, 9056 --> 106, 7263 --> 95, 8481 --> 105, 7564 --> 91, 18532 --> 609, 8029 --> 130, 12122 --> 401, 44325 --> 1655, 51940 --> 1980, 2340 --> 36 )
[LOG] Average clause size reduction: 220.296 --> 6.16827 (335 --> 1.66667, 251.333 --> 2.66667, 299.259 --> 5.18519, 286.452 --> 3.51613, 274.424 --> 3.21212, 259.393 --> 3.39286, 249.441 --> 3.08824, 236.375 --> 2.84375, 223.277 --> 7.33735, 211.289 --> 3.42105, 205.458 --> 6.79661, 196.128 --> 7.32301, 195.263 --> 7.44361, 180 --> 2.76923 )
[LOG] Overall execution time: 222 sec CPU time.
[LOG] Overall execution time: 223 sec real time.
Synthesis time: 222.94 sec (Real time) / 221.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 641.84 sec (Real time) / 641.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 5041 11 43 1 4974
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1662 new AND gates.
[LOG] Size before ABC: 2126 AND gates.
[LOG] Size after ABC: 1662 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13/1 sec (0/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0.64/1 sec, 0.37/0 sec )
[LOG] Nr of iterations: 360 (5, 11, 6, 14, 26, 12, 194, 92 )
[LOG] Total clause computation time: 0.17/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0.93/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.54/0.54 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 45292 --> 2020 (732 --> 18, 1810 --> 32, 860 --> 12, 2002 --> 29, 4025 --> 82, 1375 --> 41, 23932 --> 1331, 10556 --> 475 )
[LOG] Average clause size reduction: 125.811 --> 5.61111 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 143 --> 2.07143, 154.808 --> 3.15385, 114.583 --> 3.41667, 123.361 --> 6.86082, 114.739 --> 5.16304 )
[LOG] Overall execution time: 1.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.64 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.98 sec (Real time) / 6.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1882 7 28 1 1839
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 7.62 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3660 new AND gates.
[LOG] Size before ABC: 4654 AND gates.
[LOG] Size after ABC: 3660 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.49/8 sec (0.02/0 sec, 0.06/0 sec, 0.01/1 sec, 0.23/0 sec, 0.02/0 sec, 0.97/1 sec, 1.08/1 sec, 1.63/1 sec, 2.62/3 sec, 0.85/1 sec )
[LOG] Nr of iterations: 849 (9, 9, 6, 79, 9, 239, 133, 171, 143, 51 )
[LOG] Total clause computation time: 1.92/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.18/0.18 sec, 0.28/0.28 sec, 0.18/0.18 sec, 0.81/0.81 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 5.45/7 sec (0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.2/0.2 sec, 0.01/0.01 sec, 0.77/0.77 sec, 0.78/0.78 sec, 1.44/1.44 sec, 1.79/1.79 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 143160 --> 4483 (1976 --> 22, 2064 --> 21, 1010 --> 12, 18252 --> 502, 1528 --> 16, 41888 --> 1167, 21648 --> 835, 26010 --> 796, 21584 --> 826, 7200 --> 286 )
[LOG] Average clause size reduction: 168.622 --> 5.28033 (219.556 --> 2.44444, 229.333 --> 2.33333, 168.333 --> 2, 231.038 --> 6.35443, 169.778 --> 1.77778, 175.264 --> 4.88285, 162.767 --> 6.2782, 152.105 --> 4.65497, 150.937 --> 5.77622, 141.176 --> 5.60784 )
[LOG] Overall execution time: 7.62 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.48 sec (Real time) / 8.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.40 sec (Real time) / 1.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.75 sec (Real time) / 42.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3950 9 34 1 3897
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 226.65 sec CPU time.
[LOG] Relation determinization time: 232 sec real time.
[LOG] Final circuit size: 23287 new AND gates.
[LOG] Size before ABC: 33857 AND gates.
[LOG] Size after ABC: 23287 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 226.29/227 sec (0.02/0 sec, 0.13/0 sec, 0.03/1 sec, 0.14/0 sec, 0.03/0 sec, 0.69/0 sec, 0.08/0 sec, 13.11/14 sec, 79.13/79 sec, 94.69/94 sec, 38.24/39 sec )
[LOG] Nr of iterations: 4172 (7, 6, 12, 22, 16, 61, 37, 1061, 1585, 1070, 295 )
[LOG] Total clause computation time: 36.01/34 sec (0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.16/0.16 sec, 0.02/0.02 sec, 1.1/1.1 sec, 3.39/3.39 sec, 13.41/13.41 sec, 17.77/17.77 sec )
[LOG] Total clause minimization time: 189.85/192 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.52/0.52 sec, 0.05/0.05 sec, 11.95/11.95 sec, 75.67/75.67 sec, 81.17/81.17 sec, 20.33/20.33 sec )
[LOG] Total clause size reduction: 703615 --> 33667 (1764 --> 20, 1445 --> 19, 2530 --> 31, 6489 --> 90, 3195 --> 41, 12360 --> 212, 6732 --> 144, 186560 --> 8480, 261360 --> 12808, 175316 --> 9662, 45864 --> 2160 )
[LOG] Average clause size reduction: 168.652 --> 8.06975 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 294.955 --> 4.09091, 199.688 --> 2.5625, 202.623 --> 3.47541, 181.946 --> 3.89189, 175.834 --> 7.99246, 164.896 --> 8.08076, 163.847 --> 9.02991, 155.471 --> 7.32203 )
[LOG] Overall execution time: 226.65 sec CPU time.
[LOG] Overall execution time: 232 sec real time.
Synthesis time: 231.51 sec (Real time) / 230.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.31 sec (Real time) / 3.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1829.31 sec (Real time) / 1828.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 23626 11 38 1 23566
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 123.38 sec CPU time.
[LOG] Relation determinization time: 133 sec real time.
[LOG] Final circuit size: 22159 new AND gates.
[LOG] Size before ABC: 28423 AND gates.
[LOG] Size after ABC: 22159 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 122.79/122 sec (2.77/3 sec, 4.78/4 sec, 19.2/20 sec, 2.09/2 sec, 12.37/12 sec, 18.46/18 sec, 17.05/17 sec, 15.32/15 sec, 18.69/19 sec, 0.29/0 sec, 5.27/5 sec, 6.26/6 sec, 0.24/1 sec )
[LOG] Nr of iterations: 3671 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 9 )
[LOG] Total clause computation time: 27.84/23 sec (0.35/0.35 sec, 0.84/0.84 sec, 3.78/3.78 sec, 1.05/1.05 sec, 1.66/1.66 sec, 1.66/1.66 sec, 1.27/1.27 sec, 2.51/2.51 sec, 9.76/9.76 sec, 0.03/0.03 sec, 2.7/2.7 sec, 2.21/2.21 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 93.54/98 sec (2.39/2.39 sec, 3.91/3.91 sec, 15.34/15.34 sec, 0.94/0.94 sec, 10.6/10.6 sec, 16.68/16.68 sec, 15.66/15.66 sec, 12.69/12.69 sec, 8.79/8.79 sec, 0.1/0.1 sec, 2.44/2.44 sec, 3.91/3.91 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 1260833 --> 28164 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 1528 --> 32 )
[LOG] Average clause size reduction: 343.458 --> 7.67202 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 169.778 --> 3.55556 )
[LOG] Overall execution time: 123.38 sec CPU time.
[LOG] Overall execution time: 133 sec real time.
Synthesis time: 132.18 sec (Real time) / 130.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.71 sec (Real time) / 3.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3548.29 sec (Real time) / 3547.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 22573 13 43 1 22504
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 304.58 sec CPU time.
[LOG] Relation determinization time: 328 sec real time.
[LOG] Final circuit size: 40227 new AND gates.
[LOG] Size before ABC: 53115 AND gates.
[LOG] Size after ABC: 40227 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 303.72/304 sec (6.33/7 sec, 6.88/7 sec, 48.43/48 sec, 6.56/7 sec, 25.33/25 sec, 47.53/47 sec, 43.82/44 sec, 42.02/42 sec, 23.52/24 sec, 36.08/36 sec, 0.43/0 sec, 0.39/1 sec, 16.09/16 sec, 0.31/0 sec )
[LOG] Nr of iterations: 6075 (1071, 376, 3015, 20, 275, 376, 383, 314, 150, 47, 14, 13, 16, 5 )
[LOG] Total clause computation time: 48.95/47 sec (0.74/0.74 sec, 1.04/1.04 sec, 7.05/7.05 sec, 1.22/1.22 sec, 2.45/2.45 sec, 3.22/3.22 sec, 2.52/2.52 sec, 2.35/2.35 sec, 3.3/3.3 sec, 19.49/19.49 sec, 0.06/0.06 sec, 0.07/0.07 sec, 5.4/5.4 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 252.23/254 sec (5.57/5.57 sec, 5.78/5.78 sec, 41.22/41.22 sec, 5.18/5.18 sec, 22.69/22.69 sec, 44.11/44.11 sec, 41.11/41.11 sec, 39.47/39.47 sec, 19.99/19.99 sec, 16.36/16.36 sec, 0.14/0.14 sec, 0.1/0.1 sec, 10.48/10.48 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2414786 --> 52820 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 109326 --> 1091, 133125 --> 1605, 131408 --> 1775, 104229 --> 1387, 45445 --> 989, 13984 --> 245, 2782 --> 34, 2508 --> 25, 3135 --> 39, 796 --> 11 )
[LOG] Average clause size reduction: 397.496 --> 8.69465 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 397.549 --> 3.96727, 354.056 --> 4.26862, 343.102 --> 4.63446, 331.939 --> 4.4172, 302.967 --> 6.59333, 297.532 --> 5.21277, 198.714 --> 2.42857, 192.923 --> 1.92308, 195.938 --> 2.4375, 159.2 --> 2.2 )
[LOG] Overall execution time: 304.58 sec CPU time.
[LOG] Overall execution time: 328 sec real time.
Synthesis time: 328.42 sec (Real time) / 326.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.28 sec (Real time) / 6.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7279.17 sec (Real time) / 7278.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 40698 15 47 1 40622
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 674.36 sec CPU time.
[LOG] Relation determinization time: 723 sec real time.
[LOG] Final circuit size: 56784 new AND gates.
[LOG] Size before ABC: 75875 AND gates.
[LOG] Size after ABC: 56784 AND gates.
[LOG] Time for optimizing with ABC: 49 seconds.
[LOG] Total time for all control signals: 672.97/673 sec (9.95/10 sec, 9.99/10 sec, 83.96/84 sec, 18.82/19 sec, 80.65/80 sec, 88.8/89 sec, 67.56/68 sec, 87.03/87 sec, 75.49/75 sec, 22.17/22 sec, 125.89/126 sec, 0.94/1 sec, 0.63/1 sec, 0.67/1 sec, 0.42/0 sec )
[LOG] Nr of iterations: 8228 (1132, 406, 4478, 32, 429, 309, 397, 395, 383, 77, 139, 20, 14, 14, 3 )
[LOG] Total clause computation time: 96.7/99 sec (1.01/1.01 sec, 1.17/1.17 sec, 11.49/11.49 sec, 8.91/8.91 sec, 4.11/4.11 sec, 3.43/3.43 sec, 5.47/5.47 sec, 4.02/4.02 sec, 4.52/4.52 sec, 6.35/6.35 sec, 45.86/45.86 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 572.26/569 sec (8.89/8.89 sec, 8.76/8.76 sec, 72.27/72.27 sec, 9.68/9.68 sec, 76.27/76.27 sec, 85.09/85.09 sec, 61.79/61.79 sec, 82.67/82.67 sec, 70.67/70.67 sec, 15.51/15.51 sec, 79.69/79.69 sec, 0.43/0.43 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 3712010 --> 75540 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 194740 --> 1800, 125972 --> 1290, 157608 --> 1752, 152478 --> 1775, 143632 --> 1708, 26068 --> 453, 47196 --> 868, 4579 --> 62, 3068 --> 29, 3055 --> 31, 452 --> 4 )
[LOG] Average clause size reduction: 451.144 --> 9.18085 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 453.939 --> 4.1958, 407.676 --> 4.17476, 396.997 --> 4.4131, 386.02 --> 4.49367, 375.018 --> 4.45953, 338.545 --> 5.88312, 339.54 --> 6.2446, 228.95 --> 3.1, 219.143 --> 2.07143, 218.214 --> 2.21429, 150.667 --> 1.33333 )
[LOG] Overall execution time: 674.37 sec CPU time.
[LOG] Overall execution time: 723 sec real time.
Synthesis time: 722.72 sec (Real time) / 719.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.84 sec (Real time) / 9.78 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9998.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 57317 17 52 1 57233
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9967.73 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 6851.9 sec CPU time.
[LOG] Relation determinization time: 6869 sec real time.
[LOG] Final circuit size: 150544 new AND gates.
[LOG] Size before ABC: 200899 AND gates.
[LOG] Size after ABC: 150544 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 6846.05/6845 sec (19.82/19 sec, 21.54/22 sec, 386.1/386 sec, 220.58/221 sec, 537.01/537 sec, 541.03/541 sec, 705.85/706 sec, 604.82/604 sec, 662.48/662 sec, 690.76/691 sec, 594.16/594 sec, 450.24/450 sec, 770.26/770 sec, 3.08/3 sec, 187.66/188 sec, 277.76/278 sec, 171.89/172 sec, 1.01/1 sec )
[LOG] Nr of iterations: 18967 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 12, 6 )
[LOG] Total clause computation time: 888.93/917 sec (1.91/1.91 sec, 2.55/2.55 sec, 47.59/47.59 sec, 89.91/89.91 sec, 26.37/26.37 sec, 24.34/24.34 sec, 19.66/19.66 sec, 24.21/24.21 sec, 23.55/23.55 sec, 26.92/26.92 sec, 19.12/19.12 sec, 35.54/35.54 sec, 328.73/328.73 sec, 0.78/0.78 sec, 93.9/93.9 sec, 70.41/70.41 sec, 53.29/53.29 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 5945.91/5915 sec (17.84/17.84 sec, 18.88/18.88 sec, 337.96/337.96 sec, 130.01/130.01 sec, 509.99/509.99 sec, 516.03/516.03 sec, 685.54/685.54 sec, 579.91/579.91 sec, 638.24/638.24 sec, 663.11/663.11 sec, 574.31/574.31 sec, 413.96/413.96 sec, 440.78/440.78 sec, 1.53/1.53 sec, 93.03/93.03 sec, 206.58/206.58 sec, 117.99/117.99 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 11051800 --> 200476 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 3102 --> 24, 1355 --> 11 )
[LOG] Average clause size reduction: 582.686 --> 10.5697 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 258.5 --> 2, 225.833 --> 1.83333 )
[LOG] Overall execution time: 6851.9 sec CPU time.
[LOG] Overall execution time: 6869 sec real time.
Synthesis time: 6868.87 sec (Real time) / 6854.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.38 sec (Real time) / 23.18 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9999.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 151227 21 61 1 151127
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 8367.73 sec CPU time.
[LOG] Relation determinization time: 8390 sec real time.
[LOG] Final circuit size: 181334 new AND gates.
[LOG] Size before ABC: 243661 AND gates.
[LOG] Size after ABC: 181334 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 8360.99/8362 sec (25.86/26 sec, 23.6/24 sec, 484.32/484 sec, 419.87/420 sec, 770.09/770 sec, 1019.2/1019 sec, 836.23/836 sec, 661.14/661 sec, 433.28/433 sec, 727.6/728 sec, 458.79/459 sec, 477.76/478 sec, 677.51/678 sec, 858.14/858 sec, 2.4/3 sec, 126.32/126 sec, 182.71/183 sec, 174.93/175 sec, 1.24/1 sec )
[LOG] Nr of iterations: 21810 (1468, 528, 14733, 34, 541, 548, 546, 532, 489, 527, 490, 458, 723, 114, 23, 17, 17, 18, 4 )
[LOG] Total clause computation time: 1177.4/1174 sec (2.54/2.54 sec, 2.32/2.32 sec, 52.12/52.12 sec, 286.29/286.29 sec, 24.84/24.84 sec, 27.51/27.51 sec, 32.73/32.73 sec, 20.49/20.49 sec, 14.95/14.95 sec, 22.94/22.94 sec, 17.26/17.26 sec, 20.27/20.27 sec, 80.28/80.28 sec, 364.9/364.9 sec, 0.33/0.33 sec, 85.18/85.18 sec, 69.03/69.03 sec, 53.26/53.26 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 7170.77/7177 sec (23.24/23.24 sec, 21.17/21.17 sec, 431.42/431.42 sec, 132.78/132.78 sec, 744.49/744.49 sec, 990.89/990.89 sec, 802.69/802.69 sec, 639.89/639.89 sec, 417.69/417.69 sec, 704.03/704.03 sec, 440.83/440.83 sec, 456.8/456.8 sec, 596.57/596.57 sec, 492.5/492.5 sec, 1.28/1.28 sec, 40.42/40.42 sec, 112.94/112.94 sec, 120.93/120.93 sec, 0.21/0.21 sec )
[LOG] Total clause size reduction: 13696782 --> 243207 (1006362 --> 19504, 354671 --> 2996, 9605264 --> 196015, 19998 --> 104, 321300 --> 2485, 319448 --> 2367, 312285 --> 2477, 298422 --> 2398, 268888 --> 2125, 284040 --> 2421, 258681 --> 2232, 236726 --> 2051, 335730 --> 5168, 52432 --> 686, 6908 --> 52, 4880 --> 40, 4800 --> 36, 5083 --> 44, 864 --> 6 )
[LOG] Average clause size reduction: 628.005 --> 11.1512 (685.533 --> 13.2861, 671.725 --> 5.67424, 651.956 --> 13.3045, 588.176 --> 3.05882, 593.9 --> 4.59335, 582.934 --> 4.31934, 571.951 --> 4.53663, 560.944 --> 4.50752, 549.873 --> 4.3456, 538.975 --> 4.59393, 527.92 --> 4.5551, 516.869 --> 4.47817, 464.357 --> 7.14799, 459.93 --> 6.01754, 300.348 --> 2.26087, 287.059 --> 2.35294, 282.353 --> 2.11765, 282.389 --> 2.44444, 216 --> 1.5 )
[LOG] Overall execution time: 8367.74 sec CPU time.
[LOG] Overall execution time: 8390 sec real time.
Synthesis time: 8389.86 sec (Real time) / 8371.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.75 sec (Real time) / 31.55 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9999.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 182071 23 65 1 181964
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 1.55 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1947 new AND gates.
[LOG] Size before ABC: 2490 AND gates.
[LOG] Size after ABC: 1947 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49/2 sec (0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.09/0 sec, 0.01/0 sec, 0.85/1 sec, 0.49/1 sec )
[LOG] Nr of iterations: 403 (6, 2, 9, 7, 22, 17, 244, 96 )
[LOG] Total clause computation time: 0.25/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 1.18/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.69/0.69 sec, 0.38/0.38 sec )
[LOG] Total clause size reduction: 52960 --> 2388 (990 --> 10, 209 --> 1, 1496 --> 18, 924 --> 14, 3003 --> 63, 2144 --> 67, 32319 --> 1732, 11875 --> 483 )
[LOG] Average clause size reduction: 131.414 --> 5.92556 (165 --> 1.66667, 104.5 --> 0.5, 166.222 --> 2, 132 --> 2, 136.5 --> 2.86364, 126.118 --> 3.94118, 132.455 --> 7.09836, 123.698 --> 5.03125 )
[LOG] Overall execution time: 1.55 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.28 sec (Real time) / 14.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2182 7 31 1 2136
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 7.49 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 4463 new AND gates.
[LOG] Size before ABC: 5705 AND gates.
[LOG] Size after ABC: 4463 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.36/7 sec (0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.26/0 sec, 0.02/0 sec, 0.98/1 sec, 0.73/1 sec, 1.6/1 sec, 2.53/3 sec, 1.17/1 sec )
[LOG] Nr of iterations: 990 (12, 6, 10, 92, 10, 268, 104, 235, 152, 101 )
[LOG] Total clause computation time: 1.52/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.58/0.58 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 5.73/7 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.19/0.19 sec, 0/0 sec, 0.81/0.81 sec, 0.58/0.58 sec, 1.37/1.37 sec, 1.94/1.94 sec, 0.81/0.81 sec )
[LOG] Total clause size reduction: 158970 --> 5548 (2673 --> 37, 1205 --> 15, 1737 --> 22, 20930 --> 649, 1602 --> 24, 45657 --> 1342, 16377 --> 631, 33696 --> 1187, 21593 --> 901, 13500 --> 740 )
[LOG] Average clause size reduction: 160.576 --> 5.60404 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 227.5 --> 7.05435, 160.2 --> 2.4, 170.362 --> 5.00746, 157.471 --> 6.06731, 143.387 --> 5.05106, 142.059 --> 5.92763, 133.663 --> 7.32673 )
[LOG] Overall execution time: 7.49 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.44 sec (Real time) / 8.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.57 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.92 sec (Real time) / 61.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4749 9 36 1 4694
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 694.86 sec CPU time.
[LOG] Relation determinization time: 706 sec real time.
[LOG] Final circuit size: 38020 new AND gates.
[LOG] Size before ABC: 57000 AND gates.
[LOG] Size after ABC: 38020 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 694.13/694 sec (0.03/0 sec, 0.41/1 sec, 0.03/0 sec, 0.45/0 sec, 0.03/0 sec, 3.94/4 sec, 0.18/0 sec, 27.22/28 sec, 208.24/208 sec, 277.4/277 sec, 176.2/176 sec )
[LOG] Nr of iterations: 6150 (5, 13, 10, 11, 4, 83, 49, 1381, 2093, 1972, 529 )
[LOG] Total clause computation time: 107.35/113 sec (0.01/0.01 sec, 0.22/0.22 sec, 0.01/0.01 sec, 0.41/0.41 sec, 0.01/0.01 sec, 0.52/0.52 sec, 0.02/0.02 sec, 2.31/2.31 sec, 5.56/5.56 sec, 30.55/30.55 sec, 67.73/67.73 sec )
[LOG] Total clause minimization time: 586.23/581 sec (0/0 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 3.4/3.4 sec, 0.15/0.15 sec, 24.88/24.88 sec, 202.62/202.62 sec, 246.68/246.68 sec, 108.28/108.28 sec )
[LOG] Total clause size reduction: 1077807 --> 56815 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 17220 --> 331, 9360 --> 239, 253920 --> 12415, 361916 --> 18872, 339012 --> 20650, 86592 --> 4170 )
[LOG] Average clause size reduction: 175.253 --> 9.23821 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 207.47 --> 3.98795, 191.02 --> 4.87755, 183.867 --> 8.98986, 172.917 --> 9.01672, 171.913 --> 10.4716, 163.69 --> 7.8828 )
[LOG] Overall execution time: 694.86 sec CPU time.
[LOG] Overall execution time: 706 sec real time.
Synthesis time: 706.17 sec (Real time) / 703.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.55 sec (Real time) / 4.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4696.59 sec (Real time) / 4695.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 38370 11 42 1 38306
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 786.46 sec CPU time.
[LOG] Relation determinization time: 836 sec real time.
[LOG] Final circuit size: 53974 new AND gates.
[LOG] Size before ABC: 75235 AND gates.
[LOG] Size after ABC: 53974 AND gates.
[LOG] Time for optimizing with ABC: 49 seconds.
[LOG] Total time for all control signals: 785.61/785 sec (14.67/14 sec, 38.35/39 sec, 114.14/114 sec, 7.11/7 sec, 103.49/103 sec, 107.06/108 sec, 153.36/153 sec, 87.53/87 sec, 114.73/114 sec, 0.57/1 sec, 12.86/13 sec, 31.31/31 sec, 0.43/1 sec )
[LOG] Nr of iterations: 7246 (2974, 451, 2388, 14, 361, 402, 339, 175, 103, 13, 11, 11, 4 )
[LOG] Total clause computation time: 109.59/114 sec (1.61/1.61 sec, 4.62/4.62 sec, 15.18/15.18 sec, 6.68/6.68 sec, 4.4/4.4 sec, 3.8/3.8 sec, 4.83/4.83 sec, 12.69/12.69 sec, 31.43/31.43 sec, 0.09/0.09 sec, 12.23/12.23 sec, 11.98/11.98 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 672.62/669 sec (12.96/12.96 sec, 33.6/33.6 sec, 98.71/98.71 sec, 0.19/0.19 sec, 98.83/98.83 sec, 102.98/102.98 sec, 148.24/148.24 sec, 74.55/74.55 sec, 82.98/82.98 sec, 0.16/0.16 sec, 0.33/0.33 sec, 19.03/19.03 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 2640148 --> 74977 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 126360 --> 1629, 136340 --> 1870, 111202 --> 1566, 47850 --> 1132, 27948 --> 598, 2316 --> 31, 1880 --> 26, 1880 --> 22, 534 --> 6 )
[LOG] Average clause size reduction: 364.359 --> 10.3474 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 350.028 --> 4.51247, 339.154 --> 4.65174, 328.029 --> 4.61947, 273.429 --> 6.46857, 271.34 --> 5.80583, 178.154 --> 2.38462, 170.909 --> 2.36364, 170.909 --> 2, 133.5 --> 1.5 )
[LOG] Overall execution time: 786.46 sec CPU time.
[LOG] Overall execution time: 836 sec real time.
Synthesis time: 835.47 sec (Real time) / 831.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.95 sec (Real time) / 8.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6918.11 sec (Real time) / 6917.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 54391 13 47 1 54318
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3624.84 sec CPU time.
[LOG] Relation determinization time: 3817 sec real time.
[LOG] Final circuit size: 121746 new AND gates.
[LOG] Size before ABC: 179830 AND gates.
[LOG] Size after ABC: 121746 AND gates.
[LOG] Time for optimizing with ABC: 192 seconds.
[LOG] Total time for all control signals: 3623.27/3623 sec (39.33/39 sec, 227.9/228 sec, 816.91/817 sec, 29.71/30 sec, 405.13/405 sec, 426.69/426 sec, 502.3/502 sec, 592.75/593 sec, 194.74/194 sec, 310.96/311 sec, 0.95/1 sec, 1.15/2 sec, 73.81/74 sec, 0.94/1 sec )
[LOG] Nr of iterations: 14620 (6801, 585, 5191, 17, 446, 475, 394, 452, 95, 114, 8, 18, 14, 10 )
[LOG] Total clause computation time: 333.38/340 sec (4.45/4.45 sec, 15.77/15.77 sec, 86.11/86.11 sec, 28.33/28.33 sec, 10.59/10.59 sec, 13.55/13.55 sec, 10.11/10.11 sec, 12.14/12.14 sec, 32.11/32.11 sec, 90.85/90.85 sec, 0.09/0.09 sec, 0.2/0.2 sec, 28.94/28.94 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 3281.57/3278 sec (34.67/34.67 sec, 211.76/211.76 sec, 730.12/730.12 sec, 0.7/0.7 sec, 393.78/393.78 sec, 412.51/412.51 sec, 491.56/491.56 sec, 579.97/579.97 sec, 161.97/161.97 sec, 219.41/219.41 sec, 0.24/0.24 sec, 0.39/0.39 sec, 44.3/44.3 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 6092532 --> 179539 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178000 --> 2029, 184386 --> 2198, 148554 --> 1838, 150634 --> 2133, 28764 --> 543, 34465 --> 700, 1470 --> 20, 3485 --> 38, 2665 --> 32, 1755 --> 17 )
[LOG] Average clause size reduction: 416.726 --> 12.2804 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 399.103 --> 4.54933, 388.181 --> 4.62737, 377.041 --> 4.66497, 333.261 --> 4.71903, 302.779 --> 5.71579, 302.325 --> 6.14035, 183.75 --> 2.5, 193.611 --> 2.11111, 190.357 --> 2.28571, 175.5 --> 1.7 )
[LOG] Overall execution time: 3624.84 sec CPU time.
[LOG] Overall execution time: 3817 sec real time.
Synthesis time: 3816.54 sec (Real time) / 3803.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.09 sec (Real time) / 14.97 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9999.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 122218 15 52 1 122137
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9983.52 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4959.13 sec (Real time) / 4953.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5941.70 sec (Real time) / 5935.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.46 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2008 new AND gates.
[LOG] Size before ABC: 2551 AND gates.
[LOG] Size after ABC: 2008 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.41/1 sec (0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.08/0 sec, 0.01/0 sec, 0.76/1 sec, 0.5/0 sec )
[LOG] Nr of iterations: 426 (5, 7, 13, 11, 44, 7, 243, 96 )
[LOG] Total clause computation time: 0.26/0 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.12/0.12 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.12/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.62/0.62 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 58568 --> 2425 (760 --> 8, 1128 --> 22, 2508 --> 35, 1510 --> 26, 8514 --> 163, 1098 --> 21, 31460 --> 1656, 11590 --> 494 )
[LOG] Average clause size reduction: 137.484 --> 5.69249 (152 --> 1.6, 161.143 --> 3.14286, 192.923 --> 2.69231, 137.273 --> 2.36364, 193.5 --> 3.70455, 156.857 --> 3, 129.465 --> 6.81481, 120.729 --> 5.14583 )
[LOG] Overall execution time: 1.46 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.99 sec (Real time) / 1.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.43 sec (Real time) / 15.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2235 7 31 1 2189
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 65.62 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 11404 new AND gates.
[LOG] Size before ABC: 15771 AND gates.
[LOG] Size after ABC: 11404 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 65.3/66 sec (0.03/0 sec, 0.48/1 sec, 0.05/0 sec, 0.49/1 sec, 0.03/0 sec, 4.4/4 sec, 3.63/4 sec, 15.78/15 sec, 30.27/31 sec, 10.14/10 sec )
[LOG] Nr of iterations: 2281 (10, 5, 21, 75, 7, 514, 124, 594, 758, 173 )
[LOG] Total clause computation time: 11.96/17 sec (0/0 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0/0 sec, 0.75/0.75 sec, 0.96/0.96 sec, 1.26/1.26 sec, 4.89/4.89 sec, 3.86/3.86 sec )
[LOG] Total clause minimization time: 53.07/48 sec (0.02/0.02 sec, 0.36/0.36 sec, 0.03/0.03 sec, 0.36/0.36 sec, 0.02/0.02 sec, 3.64/3.64 sec, 2.65/2.65 sec, 14.47/14.47 sec, 25.31/25.31 sec, 6.21/6.21 sec )
[LOG] Total clause size reduction: 359899 --> 15600 (2178 --> 31, 960 --> 9, 3960 --> 58, 19314 --> 403, 1098 --> 16, 88236 --> 3550, 19680 --> 742, 88357 --> 4009, 112036 --> 5553, 24080 --> 1229 )
[LOG] Average clause size reduction: 157.781 --> 6.83911 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 257.52 --> 5.37333, 156.857 --> 2.28571, 171.665 --> 6.90661, 158.71 --> 5.98387, 148.749 --> 6.74916, 147.805 --> 7.32586, 139.191 --> 7.10405 )
[LOG] Overall execution time: 65.62 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.05 sec (Real time) / 67.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.39 sec (Real time) / 2.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 913.52 sec (Real time) / 913.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 11689 9 37 1 11633
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2513.04 sec CPU time.
[LOG] Relation determinization time: 2536 sec real time.
[LOG] Final circuit size: 57264 new AND gates.
[LOG] Size before ABC: 88724 AND gates.
[LOG] Size after ABC: 57264 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 2511.81/2512 sec (0.06/0 sec, 3.23/4 sec, 0.12/0 sec, 3.02/3 sec, 0.14/0 sec, 5.27/5 sec, 0.28/1 sec, 76.15/76 sec, 887.11/887 sec, 946.45/946 sec, 589.98/590 sec )
[LOG] Nr of iterations: 9494 (8, 6, 18, 12, 14, 60, 32, 2296, 3299, 2885, 864 )
[LOG] Total clause computation time: 322.19/327 sec (0.01/0.01 sec, 0.33/0.33 sec, 0.06/0.06 sec, 0.85/0.85 sec, 0.06/0.06 sec, 0.67/0.67 sec, 0.11/0.11 sec, 8.18/8.18 sec, 16.95/16.95 sec, 98.51/98.51 sec, 196.46/196.46 sec )
[LOG] Total clause minimization time: 2188.58/2185 sec (0.03/0.03 sec, 2.88/2.88 sec, 0.03/0.03 sec, 2.14/2.14 sec, 0.05/0.05 sec, 4.57/4.57 sec, 0.13/0.13 sec, 67.91/67.91 sec, 869.91/869.91 sec, 847.7/847.7 sec, 393.23/393.23 sec )
[LOG] Total clause size reduction: 1671718 --> 88571 (2114 --> 26, 1485 --> 10, 4063 --> 51, 2486 --> 33, 3055 --> 40, 12685 --> 215, 6076 --> 132, 424575 --> 21338, 573852 --> 30394, 498932 --> 28910, 142395 --> 7422 )
[LOG] Average clause size reduction: 176.082 --> 9.32916 (264.25 --> 3.25, 247.5 --> 1.66667, 225.722 --> 2.83333, 207.167 --> 2.75, 218.214 --> 2.85714, 211.417 --> 3.58333, 189.875 --> 4.125, 184.919 --> 9.29355, 173.947 --> 9.21309, 172.94 --> 10.0208, 164.809 --> 8.59028 )
[LOG] Overall execution time: 2513.04 sec CPU time.
[LOG] Overall execution time: 2536 sec real time.
Synthesis time: 2535.56 sec (Real time) / 2524.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.30 sec (Real time) / 7.26 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9998.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 57611 11 43 1 57546
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9976.51 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9978.54 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
