# ğŸ§ª UART Controller Design & Verification

SystemVerilog + UVM Verification Environment

EDA Playground demo: https://edaplayground.com/x/F3b9

This repository contains the RTL design and full UVM verification environment for a UART controller. The intention of this project is to demonstrate a complete design-verification workflow, including register modeling, callbacks, constrained-random testing, functional coverage, and scoreboarding.

The verification environment has been validated using QuestaSim 2024.3_1 and is reproducible both locally and on EDA Playground.

## ğŸ“˜ 1. Project Overview
---
The UART controller supports:

Configurable baud rate

RX/TX data transfer

Interrupt/status registers

FIFO read/write flags

Callback-driven status clearing

Register abstraction using full UVM-RAL

The UVM testbench includes:

Driver, sequencer, monitor, agent

Register model (RAL)

Reg adapter + predictor

Callbacks for register behavior

Sequences for read/write operations

Scoreboard and coverage subscribers

This project demonstrates capability in modern verification methodology and is structured to be extended for protocol-level testing, randomization, and coverage closure.

## ğŸ“‚ 2. Directory Structure
---
```text
uart-uvm-verification/
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ uart_controller.sv
â”‚   â”œâ”€â”€ uart_tx.sv
â”‚   â”œâ”€â”€ uart_rx.sv
â”‚   â”œâ”€â”€ baud_gen.sv
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ my_agent.svh
â”‚   â”œâ”€â”€ my_driver.svh
â”‚   â”œâ”€â”€ my_monitor.svh
â”‚   â”œâ”€â”€ my_sequencer.svh
â”‚   â”œâ”€â”€ my_reg_model.svh
â”‚   â”œâ”€â”€ my_adapter.svh
â”‚   â”œâ”€â”€ my_scoreboard.svh
â”‚   â”œâ”€â”€ my_usart_callback.svh
â”‚   â”œâ”€â”€ my_reg_cb_seq.svh
â”‚   â”œâ”€â”€ testbench.sv
â”‚
â”œâ”€â”€ cov/
â”‚   â”œâ”€â”€ coverage_report.html
â”‚
â””â”€â”€ README.md
```

## âš™ï¸ 3. How to Run (Local QuestaSim)
---
```
qrun -batch \
     -uvmhome uvm-1.2 \
     -access=rw \
     +UVM_TESTNAME=my_test_cb \
     design.sv testbench.sv \
     -do "run -all; exit"
```

The provided run.do or run.sh can also be used.

## ğŸŒ 4. Run Online (EDA Playground)
---
A fully working version of the testbench is available on EDA Playground:

ğŸ”— https://edaplayground.com/x/F3b9

Uses Mentor/Siemens QuestaSim

No installation required

View waveforms online

Modify sequences, RAL, callbacks interactively

This makes it ideal for demonstration, teaching, or remote collaboration.

## ğŸ” 5. Verification Flow Summary
---
âœ” Reset Phase

Driver applies initial reset sequence.

âœ” Register Write & Read Sequences

Reg model correctly maps:


RDR

TDR

ISR

RQR

ICR

CR1/CR2 registers

âœ” Callbacks

my_usart_callback.svh triggers automatic clearing of:

RXNE (RX Not Empty Flag)

TX Complete Flag

RX FIFO Request bit

âœ” Adapter & Predictor

my_adapter.svh translates between RAL transactions and DUT bus protocol.

uvm_reg_predictor correctly updates mirrored register values.

âœ” Monitor

Observes bus transactions, sends items to scoreboard.

âœ” DUT Behavior

The DUT updates:

RDR after write

ISR flags based on operations

RQR/ICR flags on sequence requests

This is validated by:

monitor

reg predictor

callback

mirrored register values

DUT printed messages

## ğŸ§¾ 6. Real Simulation Output (Summary)
---
From your Questa log:

0 UVM_FATAL

0 UVM_ERROR

2 minor warnings (one from multiple +UVM_TESTNAME, one from clocking block output)

Test ended cleanly at 545ns

All R/W operations executed correctly

Predictor updates matched expected register behavior

Callback logic successfully cleared flags

Overall, the simulation is fully functional and demonstrates a correct UVM environment.

## ğŸ“ˆ 7. Functional Coverage (Current Status)
---
This test (my_test_cb) only exercises register behavior, not full UART protocol timing.

Covered:

RDR read/write

TDR write

ISR flag update

Callback-based clearing

RQR and ICR write sequences

Not Yet Covered:

TX serial bit timing

RX serial sampling

Parity/stop bit combinations

Baud-rate corner cases

FIFO overflow/underflow

Error injection (framing, noise)

Line-turnaround

Achieving 100% functional coverage will require:

additional stimulus sequences

protocol-level modeling

constrained random tests

injected error cases

deeper functional covergroups

## ğŸ§© 8. Known Warnings & Fixes
---
### 1. Clocking block output illegal expression
---

Fix:

Do not read clocking block output signals directly.

### 2. Duplicate +UVM_TESTNAME
---

Fix:

Use only one:

+UVM_TESTNAME=my_test_cb

### 3. +acc deprecation
---

Use:

-access=rw

## ğŸš€ 9. Future Extensions
---
### A. Protocol-Level Verification
---

Add sequences to verify:

TX bit shifting

RX sampling

Stop-bit timing

Parity check logic

Frame errors

### B. Error Injection
---

Test:

baud mismatch

mid-frame data corruption

FIFO overflow

break condition

### C. Loopback Environment
---
Connect UART TX â†’ RX internally to validate full datapath.

### D. Coverage Driven Enhancements
---
Add covergroups for:

parity Ã— stop-bit Ã— baud cross

error combinations

FIFO boundary states

timing-based bins

### E. Scoreboarding Expansion
---

Add packet-level scoreboard for bit-level checking.

## ğŸ“Œ 10. Suggested Repository Name
---
uart-controller-uvm-verification

Professional, descriptive, and ideal for academic visibility.

## ğŸ“ 11. Acknowledgments
---
This project was developed as part of advanced digital design verification practice. It reflects practical experience with UVM methodology, RAL models, callbacks, predictor design, and register-level verification.

This project was developed under the academic guidance of Dr. Yuha Chen, Department of Electrical and Computer Engineering, University of Houston.
A small amount of AI assistance was used solely for documentation refinement. All RTL and verification environment work is original

