sched_clock_register	,	F_26
delta	,	V_16
"Failed to setup irq"	,	L_6
writel_relaxed	,	F_5
cycles	,	V_11
SIRFSOC_TIMER_REG_CNT	,	V_25
sirfsoc_timer_read	,	F_6
sirfsoc_timer_irq	,	V_40
u32	,	T_5
"Failed to enable clock"	,	L_2
clocksource_register_hz	,	F_25
event_handler	,	V_7
val	,	V_22
ret	,	V_37
sirfsoc_clockevent_init	,	F_13
clk	,	V_36
"unable to map timer cpu registers\n"	,	L_4
sirfsoc_timer_reg_list	,	V_27
sirfsoc_read_sched_clock	,	F_12
PTR_ERR	,	F_20
IRQ_HANDLED	,	V_8
clk_get_rate	,	F_22
SIRFSOC_TIMER_LATCH	,	V_13
readl_relaxed	,	F_3
sirfsoc_timer_set_oneshot	,	F_9
cpumask_of	,	F_14
sirfsoc_timer_shutdown	,	F_8
PRIMA2_CLOCK_FREQ	,	V_32
pr_err	,	F_19
irq_of_parse_and_map	,	F_24
"Invalid clock rate"	,	L_3
next	,	V_18
of_clk_get	,	F_17
np	,	V_34
setup_irq	,	F_27
ENXIO	,	V_39
"Failed to register clocksource"	,	L_5
sirfsoc_timer_interrupt	,	F_1
sirfsoc_clocksource	,	V_42
"Failed to get clock"	,	L_1
notrace	,	T_3
SIRFSOC_TIMER_STATUS	,	V_6
sirfsoc_clocksource_suspend	,	F_10
device_node	,	V_33
SIRFSOC_TIMER_LATCH_BIT	,	V_12
clocksource	,	V_9
SIRFSOC_TIMER_LATCHED_HI	,	V_14
sirfsoc_timer_set_next_event	,	F_7
SIRFSOC_TIMER_LATCHED_LO	,	V_15
SIRFSOC_TIMER_INT_EN	,	V_23
SIRFSOC_TIMER_COUNTER_LO	,	V_28
rate	,	V_35
now	,	V_17
SIRFSOC_TIMER_COUNTER_HI	,	V_29
sirfsoc_timer_reg_val	,	V_26
sirfsoc_timer_base	,	V_5
clk_prepare_enable	,	F_21
cpumask	,	V_31
ETIME	,	V_20
ce	,	V_4
evt	,	V_21
irqreturn_t	,	T_1
sirfsoc_clocksource_resume	,	F_11
sirfsoc_clockevent	,	V_30
irq	,	V_1
clock_event_device	,	V_3
WARN_ON	,	F_2
i	,	V_24
BIT	,	F_4
SIRFSOC_TIMER_DIV	,	V_41
dev_id	,	V_2
cs	,	V_10
EINVAL	,	V_38
cycle_t	,	T_2
u64	,	T_4
clockevents_config_and_register	,	F_15
__init	,	T_6
of_iomap	,	F_23
sirfsoc_prima2_timer_init	,	F_16
SIRFSOC_TIMER_MATCH_0	,	V_19
IS_ERR	,	F_18
