Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b7ca799a7d224dbbb3efd9755b606f14 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ProjectOne_460_blaze_tb_behav xil_defaultlib.ProjectOne_460_blaze_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port douta on this module [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:221]
ERROR: [VRFC 10-426] cannot find port clka on this module [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:220]
ERROR: [VRFC 10-426] cannot find port wea on this module [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:219]
ERROR: [VRFC 10-426] cannot find port dina on this module [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:218]
ERROR: [VRFC 10-426] cannot find port addra on this module [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:217]
ERROR: [VRFC 10-2063] Module <dist_mem_gen_v8_0_12> not found while processing module instance <inst> [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/stack_ram/sim/stack_ram.v:70]
ERROR: [VRFC 10-2063] Module <scratch_ram> not found while processing module instance <sr> [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze.v:370]
ERROR: [VRFC 10-2063] Module <tb_rom> not found while processing module instance <your_instance_name> [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/tramelblaze_top.v:71]
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <ss> [C:/Users/Chris/Documents/GitHub/CECS_460/project_1/project_1.srcs/sources_1/new/top_module.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
