//Verilog HDL for "shkim", "AMS_VERILOG" "verilog"


module AMS_VERILOG ( );

endmodule
