Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@68:78@HdlIdDef
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;
  reg               dma_data_valid_adjacent = 1'b0;

  reg               filter_enable = 1'b0;
  reg               triggered = 1'b0;

Diff Content:
- 73   reg               transmit_ready = 1'b1;
+ 73   reg               transmit_ready = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@65:75

  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;
  reg               dma_data_valid_adjacent = 1'b0;

Clone Blocks 2:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@69:79
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;
  reg               dma_data_valid_adjacent = 1'b0;

  reg               filter_enable = 1'b0;
  reg               triggered = 1'b0;


Clone Blocks 3:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@70:80
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;
  reg               dma_data_valid_adjacent = 1'b0;

  reg               filter_enable = 1'b0;
  reg               triggered = 1'b0;

  wire              dac_valid_corrected;

Clone Blocks 4:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@66:76
  reg               dac_int_valid_d;
  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               transmit_ready = 1'b1;
  reg               dma_data_valid = 1'b0;
  reg               dma_data_valid_adjacent = 1'b0;


