
<!DOCTYPE html>
<html>
<head>
    <title>Pre silicon Verification Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Enterprise Solutions is looking for Pre silicon Verification Engineer!</h1>
            <h2>Full Time | Santa Clara, CA</h2>
            <h2>RTL,Verilog/SystemVerilog/OVM/UVM</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Experience working with RTL (coding, verification, debug) and connecting high level technical specs with implementation Experience working on IP development, verification and integration using Verilog/System Verilog/OVM/UVMExperience in development of testbench and new components, environment, testcases, code coverage, functional coverage using System Verilog and UVM methodology. Experience with Code and execute test sequences and test cases to verify different clusters of the So C. Experience working on regression debug for failing test in presilicoin environment Experience in architecture and validation of CPUs, SOCs and industry standard IPs Experience with development and usage of BFMs, transactors and protocol checkers used in simulation and HW emulation Experience with scripting in Perl/tcl/shell to automate flow<br>Responsibilities:• <br>Qualifications:• s</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    