// Seed: 3130134594
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 module_0,
    input  wand id_3,
    input  tri  id_4
);
  assign id_2 = id_4 <= id_2++;
  module_2 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_6;
  xnor primCall (id_2, id_0, id_4, id_1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    input  uwire id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  tri0 id_1
);
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    output wire id_16,
    input supply0 id_17,
    input wire id_18,
    output logic id_19,
    input wor id_20,
    input uwire id_21,
    output logic id_22,
    input tri id_23,
    output uwire id_24,
    input tri1 id_25,
    input tri id_26,
    input wand id_27,
    output wand id_28,
    output tri1 id_29
);
  initial begin : LABEL_0
    $clog2(98);
    ;
    for (id_3 = -1; id_12; id_22 = id_18) begin : LABEL_1
      id_19 <= id_18 * id_2 * -1;
      disable id_31;
    end
  end
  module_2 modCall_1 (
      id_6,
      id_27
  );
  assign modCall_1.id_0 = 0;
endmodule
