###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       436640   # Number of WRITE/WRITEP commands
num_reads_done                 =       766488   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       626702   # Number of read row buffer hits
num_read_cmds                  =       766485   # Number of READ/READP commands
num_writes_done                =       436652   # Number of read requests issued
num_write_row_hits             =       343009   # Number of write row buffer hits
num_act_cmds                   =       234534   # Number of ACT commands
num_pre_cmds                   =       234508   # Number of PRE commands
num_ondemand_pres              =       210208   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9553293   # Cyles of rank active rank.0
rank_active_cycles.1           =      9333554   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       446707   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       666446   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1133040   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13966   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3740   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3472   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5351   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6653   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11271   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2172   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          532   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          699   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22244   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          106   # Write cmd latency (cycles)
write_latency[20-39]           =         1550   # Write cmd latency (cycles)
write_latency[40-59]           =         2734   # Write cmd latency (cycles)
write_latency[60-79]           =         6135   # Write cmd latency (cycles)
write_latency[80-99]           =        11423   # Write cmd latency (cycles)
write_latency[100-119]         =        15262   # Write cmd latency (cycles)
write_latency[120-139]         =        19956   # Write cmd latency (cycles)
write_latency[140-159]         =        24131   # Write cmd latency (cycles)
write_latency[160-179]         =        27075   # Write cmd latency (cycles)
write_latency[180-199]         =        28004   # Write cmd latency (cycles)
write_latency[200-]            =       300264   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       288678   # Read request latency (cycles)
read_latency[40-59]            =        98695   # Read request latency (cycles)
read_latency[60-79]            =        96084   # Read request latency (cycles)
read_latency[80-99]            =        38517   # Read request latency (cycles)
read_latency[100-119]          =        28722   # Read request latency (cycles)
read_latency[120-139]          =        24120   # Read request latency (cycles)
read_latency[140-159]          =        18267   # Read request latency (cycles)
read_latency[160-179]          =        14847   # Read request latency (cycles)
read_latency[180-199]          =        12528   # Read request latency (cycles)
read_latency[200-]             =       146027   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.17971e+09   # Write energy
read_energy                    =  3.09047e+09   # Read energy
act_energy                     =  6.41685e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.14419e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.19894e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96125e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82414e+09   # Active standby energy rank.1
average_read_latency           =      142.388   # Average read request latency (cycles)
average_interarrival           =      8.31147   # Average request interarrival latency (cycles)
total_energy                   =  1.89362e+10   # Total energy (pJ)
average_power                  =      1893.62   # Average power (mW)
average_bandwidth              =      10.2668   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       458444   # Number of WRITE/WRITEP commands
num_reads_done                 =       787896   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       637887   # Number of read row buffer hits
num_read_cmds                  =       787894   # Number of READ/READP commands
num_writes_done                =       458449   # Number of read requests issued
num_write_row_hits             =       355003   # Number of write row buffer hits
num_act_cmds                   =       254643   # Number of ACT commands
num_pre_cmds                   =       254615   # Number of PRE commands
num_ondemand_pres              =       230203   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9466749   # Cyles of rank active rank.0
rank_active_cycles.1           =      9414102   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       533251   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       585898   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1177472   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12994   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3578   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3450   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5268   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6622   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11298   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          550   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          692   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22198   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          121   # Write cmd latency (cycles)
write_latency[20-39]           =         1635   # Write cmd latency (cycles)
write_latency[40-59]           =         2911   # Write cmd latency (cycles)
write_latency[60-79]           =         6351   # Write cmd latency (cycles)
write_latency[80-99]           =        12337   # Write cmd latency (cycles)
write_latency[100-119]         =        16583   # Write cmd latency (cycles)
write_latency[120-139]         =        21978   # Write cmd latency (cycles)
write_latency[140-159]         =        25854   # Write cmd latency (cycles)
write_latency[160-179]         =        28521   # Write cmd latency (cycles)
write_latency[180-199]         =        30477   # Write cmd latency (cycles)
write_latency[200-]            =       311676   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       275307   # Read request latency (cycles)
read_latency[40-59]            =       100359   # Read request latency (cycles)
read_latency[60-79]            =       103599   # Read request latency (cycles)
read_latency[80-99]            =        41674   # Read request latency (cycles)
read_latency[100-119]          =        30744   # Read request latency (cycles)
read_latency[120-139]          =        25482   # Read request latency (cycles)
read_latency[140-159]          =        19641   # Read request latency (cycles)
read_latency[160-179]          =        16093   # Read request latency (cycles)
read_latency[180-199]          =        13639   # Read request latency (cycles)
read_latency[200-]             =       161356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.28855e+09   # Write energy
read_energy                    =  3.17679e+09   # Read energy
act_energy                     =  6.96703e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5596e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.81231e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90725e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8744e+09   # Active standby energy rank.1
average_read_latency           =      151.956   # Average read request latency (cycles)
average_interarrival           =      8.02333   # Average request interarrival latency (cycles)
total_energy                   =  1.91855e+10   # Total energy (pJ)
average_power                  =      1918.55   # Average power (mW)
average_bandwidth              =      10.6355   # Average bandwidth
