<profile>

<section name = "Vivado HLS Report for 'sobel'" level="0">
<item name = "Date">Mon Jun 12 03:01:34 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">IP_2.1</item>
<item name = "Solution">2.1_arbitrary_precision</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">67893505, 67893505, 67893506, 67893506, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">67893504, 67893504, 66432, -, -, 1022, no</column>
<column name=" + Loop 1.1">66430, 66430, 65, -, -, 1022, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 420, 1442</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 0, 3452, 4393</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 478</column>
<column name="Register">-, -, 762, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 4, 11</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_AXILiteS_s_axi_U">sobel_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_INPUT_BUNDLE_m_axi_U">sobel_INPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_OUTPUT_BUNDLE_m_axi_U">sobel_OUTPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_dsqrt_64ns_cud_U1">sobel_dsqrt_64ns_cud, 0, 0, 1832, 2180</column>
<column name="sobel_uitodp_32nsbkb_U0">sobel_uitodp_32nsbkb, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sobel_mac_muladd_eOg_U3">sobel_mac_muladd_eOg, i0 + i1 * i1</column>
<column name="sobel_mul_mul_11sdEe_U2">sobel_mul_mul_11sdEe, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="convulution_horizont_fu_571_p2">+, 0, 0, 11, 11, 11</column>
<column name="convulution_vertical_fu_625_p2">+, 0, 0, 11, 11, 11</column>
<column name="grp_fu_198_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_782_p2">+, 0, 0, 17, 10, 1</column>
<column name="input2_sum1_fu_437_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum2_fu_469_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum5_fu_322_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum6_fu_343_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum7_fu_364_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum8_fu_384_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum9_fu_405_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum_fu_293_p2">+, 0, 0, 39, 32, 32</column>
<column name="j_1_fu_480_p2">+, 0, 0, 17, 10, 1</column>
<column name="sh_assign_fu_662_p2">+, 0, 0, 19, 11, 12</column>
<column name="sum1_fu_516_p2">+, 0, 0, 17, 10, 10</column>
<column name="sum2_fu_283_p2">+, 0, 0, 28, 12, 21</column>
<column name="sum3_fu_375_p2">+, 0, 0, 28, 21, 21</column>
<column name="sum5_fu_395_p2">+, 0, 0, 28, 11, 21</column>
<column name="sum6_fu_333_p2">+, 0, 0, 28, 10, 21</column>
<column name="sum6_neg_fu_580_p2">+, 0, 0, 11, 10, 10</column>
<column name="sum8_fu_354_p2">+, 0, 0, 28, 11, 21</column>
<column name="tmp1_fu_304_p2">+, 0, 0, 17, 2, 10</column>
<column name="tmp2_fu_506_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp3_fu_561_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp_4_fu_249_p2">+, 0, 0, 27, 20, 11</column>
<column name="tmp_5_fu_255_p2">+, 0, 0, 27, 20, 12</column>
<column name="sum5_neg_fu_522_p2">-, 0, 0, 16, 9, 9</column>
<column name="tmp_10_fu_555_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_19_fu_586_p2">-, 0, 0, 11, 10, 10</column>
<column name="tmp_20_fu_619_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_39_i_i_i_fu_676_p2">-, 0, 0, 18, 10, 11</column>
<column name="icmp_fu_772_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_6_fu_261_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="tmp_fu_225_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="tmp_41_i_i_i_fu_721_p2">lshr, 0, 143, 162, 54, 54</column>
<column name="ap_block_state67">or, 0, 0, 2, 1, 1</column>
<column name="tmp_3_fu_239_p2">or, 0, 0, 20, 20, 1</column>
<column name="sh_assign_1_fu_685_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_28_fu_755_p3">select, 0, 0, 68, 1, 68</column>
<column name="tmp_42_i_i_i_fu_727_p2">shl, 0, 277, 402, 121, 121</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_BUNDLE_ARADDR">44, 9, 32, 288</column>
<column name="INPUT_BUNDLE_blk_n_AR">9, 2, 1, 2</column>
<column name="INPUT_BUNDLE_blk_n_R">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_WDATA">15, 3, 8, 24</column>
<column name="OUTPUT_BUNDLE_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">329, 74, 1, 74</column>
<column name="ap_sig_ioackin_INPUT_BUNDLE_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_WREADY">9, 2, 1, 2</column>
<column name="i_reg_178">9, 2, 10, 20</column>
<column name="j_reg_166">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_BUNDLE_addr_1_reg_850">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_2_reg_856">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_3_reg_862">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_4_reg_868">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_5_reg_874">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_6_reg_880">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_7_reg_886">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_reg_844">32, 0, 32, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_reg_ioackin_INPUT_BUNDLE_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_WREADY">1, 0, 1, 0</column>
<column name="convulution_horizont_reg_907">11, 0, 11, 0</column>
<column name="convulution_vertical_reg_917">11, 0, 11, 0</column>
<column name="i_reg_178">10, 0, 10, 0</column>
<column name="icmp_reg_963">1, 0, 1, 0</column>
<column name="input_read_reg_806">32, 0, 32, 0</column>
<column name="isNeg_reg_953">1, 0, 1, 0</column>
<column name="j_reg_166">10, 0, 10, 0</column>
<column name="loc_V_1_reg_948">52, 0, 52, 0</column>
<column name="loc_V_reg_942">11, 0, 11, 0</column>
<column name="output_read_reg_801">32, 0, 32, 0</column>
<column name="p_reg_927">20, 0, 20, 0</column>
<column name="reg_208">8, 0, 8, 0</column>
<column name="reg_212">8, 0, 8, 0</column>
<column name="reg_216">8, 0, 8, 0</column>
<column name="reg_220">32, 0, 32, 0</column>
<column name="sh_assign_1_reg_958">12, 0, 12, 0</column>
<column name="sum1_reg_897">10, 0, 10, 0</column>
<column name="sum5_neg_reg_902">9, 0, 9, 0</column>
<column name="tmp_19_reg_912">10, 0, 10, 0</column>
<column name="tmp_24_reg_922">20, 0, 20, 0</column>
<column name="tmp_25_reg_937">64, 0, 64, 0</column>
<column name="tmp_31_reg_967">8, 0, 8, 0</column>
<column name="tmp_3_cast_reg_821">10, 0, 21, 11</column>
<column name="tmp_4_reg_826">10, 0, 20, 10</column>
<column name="tmp_5_reg_831">10, 0, 20, 10</column>
<column name="tmp_s_reg_839">20, 0, 20, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel, return value</column>
<column name="m_axi_INPUT_BUNDLE_AWVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WDATA">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WSTRB">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WLAST">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RDATA">in, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RLAST">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WDATA">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WSTRB">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WLAST">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RDATA">in, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RLAST">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'INPUT_BUNDLE_load_re', IP_2.1_arbitrary_precision.c:23">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;INPUT_BUNDLE&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
