Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: Sequentiel_Diviseur.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sequentiel_Diviseur.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sequentiel_Diviseur"
Output Format                      : NGC
Target Device                      : xc5vlx20t-1-ff323

---- Source Options
Top Module Name                    : Sequentiel_Diviseur
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableD.vhd" in Library work.
Architecture arch_bistabled of Entity bistabled is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableT.vhd" in Library work.
Architecture arch_bistablet of Entity bistablet is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Comb_Reg_8bits.vhd" in Library work.
Architecture arch_comb_reg_8bits of Entity comb_reg_8bits is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Reg_8bits.vhd" in Library work.
Architecture arch_reg_8bits of Entity reg_8bits is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Reg_8bits_Complet.vhd" in Library work.
Architecture arch_reg_8bits_complet of Entity reg_8bits_complet is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Cpt_3bits.vhd" in Library work.
Architecture arch_cpt_3bits of Entity cpt_3bits is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/UAL.vhd" in Library work.
Architecture arch_ual of Entity ual is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Sequentiel_Diviseur.vhd" in Library work.
Entity <sequentiel_diviseur> compiled.
Entity <Sequentiel_Diviseur> (Architecture <Arch_Sequentiel_Diviseur>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sequentiel_Diviseur> in library <work> (architecture <Arch_Sequentiel_Diviseur>).

Analyzing hierarchy for entity <Reg_8bits_Complet> in library <work> (architecture <arch_reg_8bits_complet>).

Analyzing hierarchy for entity <Cpt_3bits> in library <work> (architecture <arch_cpt_3bits>).

Analyzing hierarchy for entity <UAL> in library <work> (architecture <arch_ual>).

Analyzing hierarchy for entity <Comb_Reg_8bits> in library <work> (architecture <arch_comb_reg_8bits>).

Analyzing hierarchy for entity <Reg_8bits> in library <work> (architecture <arch_reg_8bits>).

Analyzing hierarchy for entity <BistableT> in library <work> (architecture <arch_bistablet>).

Analyzing hierarchy for entity <BistableD> in library <work> (architecture <arch_bistabled>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sequentiel_Diviseur> in library <work> (Architecture <Arch_Sequentiel_Diviseur>).
Entity <Sequentiel_Diviseur> analyzed. Unit <Sequentiel_Diviseur> generated.

Analyzing Entity <Reg_8bits_Complet> in library <work> (Architecture <arch_reg_8bits_complet>).
Entity <Reg_8bits_Complet> analyzed. Unit <Reg_8bits_Complet> generated.

Analyzing Entity <Comb_Reg_8bits> in library <work> (Architecture <arch_comb_reg_8bits>).
Entity <Comb_Reg_8bits> analyzed. Unit <Comb_Reg_8bits> generated.

Analyzing Entity <Reg_8bits> in library <work> (Architecture <arch_reg_8bits>).
Entity <Reg_8bits> analyzed. Unit <Reg_8bits> generated.

Analyzing Entity <BistableD> in library <work> (Architecture <arch_bistabled>).
Entity <BistableD> analyzed. Unit <BistableD> generated.

Analyzing Entity <Cpt_3bits> in library <work> (Architecture <arch_cpt_3bits>).
Entity <Cpt_3bits> analyzed. Unit <Cpt_3bits> generated.

Analyzing Entity <BistableT> in library <work> (Architecture <arch_bistablet>).
Entity <BistableT> analyzed. Unit <BistableT> generated.

Analyzing Entity <UAL> in library <work> (Architecture <arch_ual>).
Entity <UAL> analyzed. Unit <UAL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UAL>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/UAL.vhd".
    Found 8-bit addsub for signal <temp>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <UAL> synthesized.


Synthesizing Unit <Comb_Reg_8bits>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Comb_Reg_8bits.vhd".
Unit <Comb_Reg_8bits> synthesized.


Synthesizing Unit <BistableD>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableD.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <temp> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BistableD> synthesized.


Synthesizing Unit <BistableT>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableT.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <temp> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BistableT> synthesized.


Synthesizing Unit <Cpt_3bits>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Cpt_3bits.vhd".
Unit <Cpt_3bits> synthesized.


Synthesizing Unit <Reg_8bits>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Reg_8bits.vhd".
Unit <Reg_8bits> synthesized.


Synthesizing Unit <Reg_8bits_Complet>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Reg_8bits_Complet.vhd".
Unit <Reg_8bits_Complet> synthesized.


Synthesizing Unit <Sequentiel_Diviseur>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Sequentiel_Diviseur.vhd".
Unit <Sequentiel_Diviseur> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 27
 1-bit register                                        : 27

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sequentiel_Diviseur> ...

Optimizing unit <Reg_8bits> ...

Mapping all equations...
WARNING:Xst:2170 - Unit Sequentiel_Diviseur : the following signal(s) form a combinatorial loop: C/temp_sout_comb.
WARNING:Xst:2170 - Unit Sequentiel_Diviseur : the following signal(s) form a combinatorial loop: A/temp_sout_comb.
WARNING:Xst:2170 - Unit Sequentiel_Diviseur : the following signal(s) form a combinatorial loop: B/temp_sout_comb.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sequentiel_Diviseur, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sequentiel_Diviseur.ngr
Top Level Output File Name         : Sequentiel_Diviseur
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 97

Cell Usage :
# BELS                             : 104
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 15
#      LUT5                        : 6
#      LUT6                        : 42
#      MUXCY                       : 7
#      MUXF7                       : 21
#      XORCY                       : 8
# FlipFlops/Latches                : 27
#      FDCP                        : 24
#      FDCPE                       : 3
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 93
#      IBUF                        : 55
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-1 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  12480     0%  
 Number of Slice LUTs:                   67  out of  12480     0%  
    Number used as Logic:                67  out of  12480     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:      40  out of     67    59%  
   Number with an unused LUT:             0  out of     67     0%  
   Number of fully used LUT-FF pairs:    27  out of     67    40%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  97  out of    172    56%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_CPT                            | BUFGP                  | 3     |
CLK_A                              | BUFGP                  | 8     |
CLK_B                              | BUFGP                  | 8     |
CLK_C                              | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------+-------+
Control Signal                     | Buffer(FF name)            | Load  |
-----------------------------------+----------------------------+-------+
INIT                               | IBUF                       | 27    |
N0(XST_GND:G)                      | NONE(A/Reg8/bcl[0].Di/temp)| 27    |
-----------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.912ns (Maximum Frequency: 523.013MHz)
   Minimum input arrival time before clock: 2.317ns
   Maximum output required time after clock: 4.618ns
   Maximum combinational path delay: 5.295ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_CPT'
  Clock period: 1.706ns (frequency: 586.167MHz)
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Delay:               1.706ns (Levels of Logic = 1)
  Source:            Cpt/T0/temp (FF)
  Destination:       Cpt/T2/temp (FF)
  Source Clock:      CLK_CPT rising
  Destination Clock: CLK_CPT rising

  Data Path: Cpt/T0/temp to Cpt/T2/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.471   0.592  Cpt/T0/temp (Cpt/T0/temp)
     LUT3:I1->O            1   0.094   0.336  Cpt/tempT21 (Cpt/tempT2)
     FDCPE:CE                  0.213          Cpt/T2/temp
    ----------------------------------------
    Total                      1.706ns (0.778ns logic, 0.928ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_A'
  Clock period: 1.912ns (frequency: 523.013MHz)
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               1.912ns (Levels of Logic = 2)
  Source:            A/Reg8/bcl[2].Di/temp (FF)
  Destination:       A/Reg8/bcl[2].Di/temp (FF)
  Source Clock:      CLK_A rising
  Destination Clock: CLK_A rising

  Data Path: A/Reg8/bcl[2].Di/temp to A/Reg8/bcl[2].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.096  A/Reg8/bcl[2].Di/temp (A/Reg8/bcl[2].Di/temp)
     LUT6:I0->O            1   0.094   0.000  A/Comb/temp_s_2_or0002_F (N223)
     MUXF7:I0->O           1   0.251   0.000  A/Comb/temp_s_2_or0002 (A/temp_s_comb<2>)
     FDCP:D                   -0.018          A/Reg8/bcl[2].Di/temp
    ----------------------------------------
    Total                      1.912ns (0.816ns logic, 1.096ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_B'
  Clock period: 1.912ns (frequency: 523.013MHz)
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               1.912ns (Levels of Logic = 2)
  Source:            B/Reg8/bcl[2].Di/temp (FF)
  Destination:       B/Reg8/bcl[2].Di/temp (FF)
  Source Clock:      CLK_B rising
  Destination Clock: CLK_B rising

  Data Path: B/Reg8/bcl[2].Di/temp to B/Reg8/bcl[2].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.096  B/Reg8/bcl[2].Di/temp (B/Reg8/bcl[2].Di/temp)
     LUT6:I0->O            1   0.094   0.000  B/Comb/temp_s_2_or0002_F (N217)
     MUXF7:I0->O           1   0.251   0.000  B/Comb/temp_s_2_or0002 (B/temp_s_comb<2>)
     FDCP:D                   -0.018          B/Reg8/bcl[2].Di/temp
    ----------------------------------------
    Total                      1.912ns (0.816ns logic, 1.096ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_C'
  Clock period: 1.912ns (frequency: 523.013MHz)
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               1.912ns (Levels of Logic = 2)
  Source:            C/Reg8/bcl[2].Di/temp (FF)
  Destination:       C/Reg8/bcl[2].Di/temp (FF)
  Source Clock:      CLK_C rising
  Destination Clock: CLK_C rising

  Data Path: C/Reg8/bcl[2].Di/temp to C/Reg8/bcl[2].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.096  C/Reg8/bcl[2].Di/temp (C/Reg8/bcl[2].Di/temp)
     LUT6:I0->O            1   0.094   0.000  C/Comb/temp_s_2_or0002_F (N211)
     MUXF7:I0->O           1   0.251   0.000  C/Comb/temp_s_2_or0002 (C/temp_s_comb<2>)
     FDCP:D                   -0.018          C/Reg8/bcl[2].Di/temp
    ----------------------------------------
    Total                      1.912ns (0.816ns logic, 1.096ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_CPT'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.182ns (Levels of Logic = 2)
  Source:            INCR_CPT (PAD)
  Destination:       Cpt/T2/temp (FF)
  Destination Clock: CLK_CPT rising

  Data Path: INCR_CPT to Cpt/T2/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.721  INCR_CPT_IBUF (INCR_CPT_IBUF)
     LUT3:I0->O            1   0.094   0.336  Cpt/tempT21 (Cpt/tempT2)
     FDCPE:CE                  0.213          Cpt/T2/temp
    ----------------------------------------
    Total                      2.182ns (1.125ns logic, 1.057ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_A'
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Offset:              2.317ns (Levels of Logic = 3)
  Source:            LOAD_A (PAD)
  Destination:       A/Reg8/bcl[0].Di/temp (FF)
  Destination Clock: CLK_A rising

  Data Path: LOAD_A to A/Reg8/bcl[0].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.818   1.151  LOAD_A_IBUF (LOAD_A_IBUF)
     LUT6:I0->O            1   0.094   0.000  A/Comb/temp_s_0_or0002_G (N194)
     MUXF7:I1->O           1   0.254   0.000  A/Comb/temp_s_0_or0002 (A/temp_s_comb<0>)
     FDCP:D                   -0.018          A/Reg8/bcl[0].Di/temp
    ----------------------------------------
    Total                      2.317ns (1.166ns logic, 1.151ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_B'
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Offset:              2.317ns (Levels of Logic = 3)
  Source:            LOAD_B (PAD)
  Destination:       B/Reg8/bcl[0].Di/temp (FF)
  Destination Clock: CLK_B rising

  Data Path: LOAD_B to B/Reg8/bcl[0].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.818   1.151  LOAD_B_IBUF (LOAD_B_IBUF)
     LUT6:I0->O            1   0.094   0.000  B/Comb/temp_s_0_or0002_G (N192)
     MUXF7:I1->O           1   0.254   0.000  B/Comb/temp_s_0_or0002 (B/temp_s_comb<0>)
     FDCP:D                   -0.018          B/Reg8/bcl[0].Di/temp
    ----------------------------------------
    Total                      2.317ns (1.166ns logic, 1.151ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_C'
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Offset:              2.317ns (Levels of Logic = 3)
  Source:            LOAD_C (PAD)
  Destination:       C/Reg8/bcl[0].Di/temp (FF)
  Destination Clock: CLK_C rising

  Data Path: LOAD_C to C/Reg8/bcl[0].Di/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.818   1.151  LOAD_C_IBUF (LOAD_C_IBUF)
     LUT6:I0->O            1   0.094   0.000  C/Comb/temp_s_0_or0002_G (N190)
     MUXF7:I1->O           1   0.254   0.000  C/Comb/temp_s_0_or0002 (C/temp_s_comb<0>)
     FDCP:D                   -0.018          C/Reg8/bcl[0].Di/temp
    ----------------------------------------
    Total                      2.317ns (1.166ns logic, 1.151ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_A'
  Total number of paths / destination ports: 12 / 9
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 3)
  Source:            A/Reg8/bcl[7].Di/temp (FF)
  Destination:       S_OUT_A (PAD)
  Source Clock:      CLK_A rising

  Data Path: A/Reg8/bcl[7].Di/temp to S_OUT_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.000  A/Reg8/bcl[7].Di/temp (A/Reg8/bcl[7].Di/temp)
     LUT6:I1->O            1   0.094   0.000  A/Comb/temp1 (A/Comb/temp)
     MUXF7:I1->O           3   0.254   0.347  A/Comb/temp_f7 (A/temp_sout_comb)
     OBUF:I->O                 2.452          S_OUT_A_OBUF (S_OUT_A)
    ----------------------------------------
    Total                      4.618ns (3.271ns logic, 1.347ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_B'
  Total number of paths / destination ports: 12 / 9
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 3)
  Source:            B/Reg8/bcl[7].Di/temp (FF)
  Destination:       S_OUT_B (PAD)
  Source Clock:      CLK_B rising

  Data Path: B/Reg8/bcl[7].Di/temp to S_OUT_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.000  B/Reg8/bcl[7].Di/temp (B/Reg8/bcl[7].Di/temp)
     LUT6:I1->O            1   0.094   0.000  B/Comb/temp1 (B/Comb/temp)
     MUXF7:I1->O           3   0.254   0.347  B/Comb/temp_f7 (B/temp_sout_comb)
     OBUF:I->O                 2.452          S_OUT_B_OBUF (S_OUT_B)
    ----------------------------------------
    Total                      4.618ns (3.271ns logic, 1.347ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_C'
  Total number of paths / destination ports: 12 / 9
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 3)
  Source:            C/Reg8/bcl[7].Di/temp (FF)
  Destination:       S_OUT_C (PAD)
  Source Clock:      CLK_C rising

  Data Path: C/Reg8/bcl[7].Di/temp to S_OUT_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             6   0.471   1.000  C/Reg8/bcl[7].Di/temp (C/Reg8/bcl[7].Di/temp)
     LUT6:I1->O            1   0.094   0.000  C/Comb/temp1 (C/Comb/temp)
     MUXF7:I1->O           3   0.254   0.347  C/Comb/temp_f7 (C/temp_sout_comb)
     OBUF:I->O                 2.452          S_OUT_C_OBUF (S_OUT_C)
    ----------------------------------------
    Total                      4.618ns (3.271ns logic, 1.347ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_CPT'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.275ns (Levels of Logic = 1)
  Source:            Cpt/T0/temp (FF)
  Destination:       I_CPT<0> (PAD)
  Source Clock:      CLK_CPT rising

  Data Path: Cpt/T0/temp to I_CPT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.471   0.352  Cpt/T0/temp (Cpt/T0/temp)
     OBUF:I->O                 2.452          I_CPT_0_OBUF (I_CPT<0>)
    ----------------------------------------
    Total                      3.275ns (2.923ns logic, 0.352ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 165 / 11
-------------------------------------------------------------------------
Delay:               5.295ns (Levels of Logic = 11)
  Source:            UAL_A<0> (PAD)
  Destination:       UAL_R<7> (PAD)

  Data Path: UAL_A<0> to UAL_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.710  UAL_A_0_IBUF (UAL_A_0_IBUF)
     LUT3:I0->O            1   0.094   0.000  UAL_Diviseur/Maddsub_temp_lut<0> (UAL_Diviseur/Maddsub_temp_lut<0>)
     MUXCY:S->O            1   0.372   0.000  UAL_Diviseur/Maddsub_temp_cy<0> (UAL_Diviseur/Maddsub_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<1> (UAL_Diviseur/Maddsub_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<2> (UAL_Diviseur/Maddsub_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<3> (UAL_Diviseur/Maddsub_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<4> (UAL_Diviseur/Maddsub_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<5> (UAL_Diviseur/Maddsub_temp_cy<5>)
     MUXCY:CI->O           0   0.026   0.000  UAL_Diviseur/Maddsub_temp_cy<6> (UAL_Diviseur/Maddsub_temp_cy<6>)
     XORCY:CI->O           1   0.357   0.336  UAL_Diviseur/Maddsub_temp_xor<7> (UAL_R_7_OBUF)
     OBUF:I->O                 2.452          UAL_R_7_OBUF (UAL_R<7>)
    ----------------------------------------
    Total                      5.295ns (4.249ns logic, 1.046ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.63 secs
 
--> 

Total memory usage is 274244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

