$date
	Fri Sep 25 10:05:22 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$scope module my_fsm $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # reset $end
$var wire 1 $ start $end
$var reg 8 % buffer [7:0] $end
$var reg 4 & counter [3:0] $end
$var reg 2 ' next_state [1:0] $end
$var reg 8 ( out [7:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
bx &
bx %
0$
0#
x"
0!
$end
#2
1#
#5
b0 )
b0 (
b0 &
b0 %
1!
#10
0!
#12
0#
#14
b1 '
1$
1"
#15
b1 )
1!
#20
0!
#24
0$
#25
b1 &
b1 %
1!
#29
0"
#30
0!
#35
b10 &
b10 %
1!
#39
1"
#40
0!
#45
b11 &
b101 %
1!
#49
0"
#50
0!
#55
b100 &
b1010 %
1!
#59
1"
#60
0!
#65
b101 &
b10101 %
1!
#70
0!
#75
b110 &
b101011 %
1!
#79
0"
#80
0!
#85
b111 &
b1010110 %
1!
#90
0!
#95
b0 '
b1000 &
b10101100 %
1!
#100
0!
#105
b10101100 (
b1001 &
b1011000 %
b0 )
1!
#110
0!
#115
b0 &
b0 %
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#220
0!
#225
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#289
