<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xiomodule_l.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xiomodule_l.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation.<p>
Note that users of the driver interface given in this file can register an interrupt handler dynamically (at run-time) using the XIntc_RegisterHandler() function. User of the driver interface given in xiomodule.h should still use XIntc_Connect(), as always. Also see the discussion of the interrupt vector tables in xiomodule.h.<p>
There are currently two interrupt handlers specified in this interface.<p>
<ul>
<li>XIOModule_LowLevelInterruptHandler() is a handler without any arguments that is used in cases where there is a single interrupt controller device in the system and the handler cannot be passed an argument. This function is provided mostly for backward compatibility.</li></ul>
<p>
<ul>
<li><a class="el" href="xiomodule__l_8c.html#bc7f42962ce2c6b6c12f47993711450f">XIOModule_DeviceInterruptHandler()</a> is a handler that takes a device ID as an argument, indicating which interrupt controller device in the system is causing the interrupt - thereby supporting multiple interrupt controllers.</li></ul>
<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------------
 1.00a sa   07/15/11 First release
 1.01a sa   04/10/12 Updated with fast interrupt
 1.02a sa   07/25/12 Updated with GPI interrupt support
 </pre> 
<p>
<code>#include &quot;xparameters.h&quot;</code><br>
<code>#include &quot;<a class="el" href="xiomodule__io_8h.html">xiomodule_io.h</a>&quot;</code><br>
<code>#include &quot;xio.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#0171da8cca40584998646592dd67a1fd">XGPI_DEVICE_COUNT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#63bc2214540506cbfd009aece6b4eebd">XGPI_CHAN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#a2e723ea64f9ec8cf392c93d2a208806">XIN_IOMODULE_GPI_4_INTERRUPT_INTR</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td colspan="2"><br><h2>Control Status Register Bit Definitions</h2></td></tr>
<tr><td colspan="2">Control Status Register bit masks Used to configure the timer counter device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#a33e37ca580848168ed38056b4be6798">XTC_CSR_ENABLE_TMR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#b0a831984afa4bdecf5aa03044ddecf3">XTC_CSR_AUTO_RELOAD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#da7701e89439343aded2aa3f3258dd48">XTC_DEVICE_TIMER_COUNT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#7d994d68b291ce4963876a8ffb88c988">XTC_TIMER_COUNTER_OFFSET</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#70e0e30aac4177c3a44bc4e3839aefa7">XUL_RX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#7982f2b875f5e7b54e3af6909dd8b841">XUL_TX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#5f21f79703ea7bd105ace1b595eed5b7">XUL_STATUS_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#084dfd20920f89f682dbe6a2ad00a884">XUL_BAUDRATE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#0a51d245bebcc261a7a1d8969b4a2451">XIN_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#dc0a28bdbc12edb59a1b86e5799cada6">XGO_OUT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#d9aa03f98581ff1ca953a1869d8920af">XGI_IN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#6f2232fe9e5753f7d3efaa24a33b561a">XIN_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#9f406545100f79a0c1a852fcdab772e4">XIN_IPR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#9283170956c04b354227813da995b12e">XIN_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#90024dc12c95c305acbce89645426bfa">XIN_IAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#e69952165498f72392464c7b40694bda">XTC_TLR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#75ad80ea3a8b1c62acaefd493f3be356">XTC_TCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#411b137a028d7a74c2ff338c032add5a">XTC_TCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#9593b4835f4e215c6adc7db6af4d1564">XIN_IVAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#0bcf413a7cbc02cf2dbeb029363e25e9">XUL_SR_PARITY_ERROR</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#74591f1e2e142d772e59e199d3440673">XUL_SR_INTR_ENABLED</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#fc2f86e6aabe8d98c2994eb3d5149685">XUL_SR_TX_FIFO_FULL</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#3584d5a8577eb19724c36b9c42c291ae">XUL_SR_RX_FIFO_VALID_DATA</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#c2c45eec287965cd9043cdec3f8c1417">XUL_STOP_BITS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#143793a2c196cd02f7f64a347c0886ae">XUL_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#90b0ac2eca54b2f43d8ddc8eb9d59ae4">XIOModule_EnableIntr</a>(BaseAddress, EnableMask)&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IER_OFFSET, (EnableMask))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#9abd834031939c6fa0df36456629d279">XIOModule_DisableIntr</a>(BaseAddress, DisableMask)&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IER_OFFSET, ~(DisableMask))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#7fdf11a31eb8df18ee94171f4e1f2d2e">XIOModule_AckIntr</a>(BaseAddress, AckMask)&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IAR_OFFSET, (AckMask))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#fd8f0ad258dbfb209ddbf27c970309e0">XIOModule_GetIntrStatus</a>(BaseAddress)&nbsp;&nbsp;&nbsp;(XIomodule_In32((BaseAddress) + XIN_IPR_OFFSET))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#a2be042600c19dc76bfdfbbb07befc3d">XIOModule_GetStatusReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIomodule_In32((BaseAddress) + XUL_STATUS_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#9aede9bdc6ee713170f59ef6cd15e392">XIOModule_IsReceiveEmpty</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#a755b02a4d37c81c5cc3983f75e81da4">XIOModule_IsTransmitFull</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#835fcf897541f2adfc13966fbd59b767">XIOModule_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#39abdf8fd805f7fa7ab78c5816649634">XIOModule_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XIomodule_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#918190114cf5f61d4178171fd4f0346a">XIOModule_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#86f12a73608dce123899ab4da3a85e18">XIOModule_RecvByte</a> (u32 BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#bc7f42962ce2c6b6c12f47993711450f">XIOModule_DeviceInterruptHandler</a> (void *DeviceId)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#e15a900d6ea26b9332df797de678edc4">XIOModule_SetIntrSvcOption</a> (u32 BaseAddress, int Option)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiomodule__l_8h.html#05aa3ab689bf9b3d51f0c0b0cd0b0dd9">XIOModule_RegisterHandler</a> (u32 BaseAddress, int InterruptId, XInterruptHandler Handler, void *CallBackRef)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="d9aa03f98581ff1ca953a1869d8920af"></a><!-- doxytag: member="xiomodule_l.h::XGI_IN_OFFSET" ref="d9aa03f98581ff1ca953a1869d8920af" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGI_IN_OFFSET&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General Purpose Input - R     </td>
  </tr>
</table>
<a class="anchor" name="dc0a28bdbc12edb59a1b86e5799cada6"></a><!-- doxytag: member="xiomodule_l.h::XGO_OUT_OFFSET" ref="dc0a28bdbc12edb59a1b86e5799cada6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGO_OUT_OFFSET&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General Purpose Output - W     </td>
  </tr>
</table>
<a class="anchor" name="63bc2214540506cbfd009aece6b4eebd"></a><!-- doxytag: member="xiomodule_l.h::XGPI_CHAN_OFFSET" ref="63bc2214540506cbfd009aece6b4eebd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPI_CHAN_OFFSET&nbsp;&nbsp;&nbsp;0x00004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following constants describe the offset of each GPI and GPO channel's data from the base address.     </td>
  </tr>
</table>
<a class="anchor" name="0171da8cca40584998646592dd67a1fd"></a><!-- doxytag: member="xiomodule_l.h::XGPI_DEVICE_COUNT" ref="0171da8cca40584998646592dd67a1fd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPI_DEVICE_COUNT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Defines the number of GPI and GPO within a single hardware device. This number is not currently parameterized in the hardware but may be in the future.     </td>
  </tr>
</table>
<a class="anchor" name="90024dc12c95c305acbce89645426bfa"></a><!-- doxytag: member="xiomodule_l.h::XIN_IAR_OFFSET" ref="90024dc12c95c305acbce89645426bfa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IAR_OFFSET&nbsp;&nbsp;&nbsp;0x0000003C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Acknowledge Register - W     </td>
  </tr>
</table>
<a class="anchor" name="9283170956c04b354227813da995b12e"></a><!-- doxytag: member="xiomodule_l.h::XIN_IER_OFFSET" ref="9283170956c04b354227813da995b12e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IER_OFFSET&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Enable Register - W     </td>
  </tr>
</table>
<a class="anchor" name="0a51d245bebcc261a7a1d8969b4a2451"></a><!-- doxytag: member="xiomodule_l.h::XIN_IMR_OFFSET" ref="0a51d245bebcc261a7a1d8969b4a2451" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Mode Register - W     </td>
  </tr>
</table>
<a class="anchor" name="a2e723ea64f9ec8cf392c93d2a208806"></a><!-- doxytag: member="xiomodule_l.h::XIN_IOMODULE_GPI_4_INTERRUPT_INTR" ref="a2e723ea64f9ec8cf392c93d2a208806" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IOMODULE_GPI_4_INTERRUPT_INTR&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt register bit position masks.     </td>
  </tr>
</table>
<a class="anchor" name="9f406545100f79a0c1a852fcdab772e4"></a><!-- doxytag: member="xiomodule_l.h::XIN_IPR_OFFSET" ref="9f406545100f79a0c1a852fcdab772e4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IPR_OFFSET&nbsp;&nbsp;&nbsp;0x00000034          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Pending Register - R     </td>
  </tr>
</table>
<a class="anchor" name="6f2232fe9e5753f7d3efaa24a33b561a"></a><!-- doxytag: member="xiomodule_l.h::XIN_ISR_OFFSET" ref="6f2232fe9e5753f7d3efaa24a33b561a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Status Register - R     </td>
  </tr>
</table>
<a class="anchor" name="9593b4835f4e215c6adc7db6af4d1564"></a><!-- doxytag: member="xiomodule_l.h::XIN_IVAR_OFFSET" ref="9593b4835f4e215c6adc7db6af4d1564" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIN_IVAR_OFFSET&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr Vector Address Register, Interrupt 0 offset, present only for Fast Interrupt - W     </td>
  </tr>
</table>
<a class="anchor" name="7fdf11a31eb8df18ee94171f4e1f2d2e"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_AckIntr" ref="7fdf11a31eb8df18ee94171f4e1f2d2e" args="(BaseAddress, AckMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_AckIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>AckMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IAR_OFFSET, (AckMask))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Acknowledge specific interrupt(s) in the interrupt controller.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>AckMask</em>&nbsp;</td><td>is the 32-bit value to write to the acknowledge register. Each bit of the mask corresponds to an interrupt input signal that is connected to the interrupt controller (INT0 = LSB). Only the bits which are set in the mask will acknowledge interrupts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xiomodule__l_8h.html#7fdf11a31eb8df18ee94171f4e1f2d2e">XIOModule_AckIntr(u32 BaseAddress, u32 AckMask)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9abd834031939c6fa0df36456629d279"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_DisableIntr" ref="9abd834031939c6fa0df36456629d279" args="(BaseAddress, DisableMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_DisableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>DisableMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IER_OFFSET, ~(DisableMask))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable specific interrupt(s) in the interrupt controller.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>DisableMask</em>&nbsp;</td><td>is the 32-bit value to write to enable register. Each bit of the mask corresponds to an interrupt input signal that is connected to the interrupt controller (INT0 = LSB). Only bits which are set in the mask will disable interrupts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xiomodule__l_8h.html#9abd834031939c6fa0df36456629d279">XIOModule_DisableIntr(u32 BaseAddress, u32 DisableMask)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="90b0ac2eca54b2f43d8ddc8eb9d59ae4"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_EnableIntr" ref="90b0ac2eca54b2f43d8ddc8eb9d59ae4" args="(BaseAddress, EnableMask)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_EnableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>EnableMask&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + XIN_IER_OFFSET, (EnableMask))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable specific interrupt(s) in the interrupt controller.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>EnableMask</em>&nbsp;</td><td>is the 32-bit value to write to the enable register. Each bit of the mask corresponds to an interrupt input signal that is connected to the interrupt controller (INT0 = LSB). Only the bits which are set in the mask will enable interrupts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xiomodule__l_8h.html#90b0ac2eca54b2f43d8ddc8eb9d59ae4">XIOModule_EnableIntr(u32 BaseAddress, u32 EnableMask)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="fd8f0ad258dbfb209ddbf27c970309e0"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_GetIntrStatus" ref="fd8f0ad258dbfb209ddbf27c970309e0" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_GetIntrStatus          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XIomodule_In32((BaseAddress) + XIN_IPR_OFFSET))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get the interrupt status from the interrupt controller which indicates which interrupts are active and enabled.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit contents of the interrupt status register. Each bit corresponds to an interrupt input signal that is connected to the interrupt controller (INT0 = LSB). Bits which are set indicate an active interrupt which is also enabled.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xiomodule__l_8h.html#fd8f0ad258dbfb209ddbf27c970309e0">XIOModule_GetIntrStatus(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a2be042600c19dc76bfdfbbb07befc3d"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_GetStatusReg" ref="a2be042600c19dc76bfdfbbb07befc3d" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_GetStatusReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_In32((BaseAddress) + XUL_STATUS_REG_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get the contents of the UART status register. Use the XUL_SR_* constants defined above to interpret the bit-mask returned.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>A 32-bit value representing the contents of the status register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style Signature: u32 <a class="el" href="xiomodule__l_8h.html#a2be042600c19dc76bfdfbbb07befc3d">XIOModule_GetStatusReg(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9aede9bdc6ee713170f59ef6cd15e392"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_IsReceiveEmpty" ref="9aede9bdc6ee713170f59ef6cd15e392" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_IsReceiveEmpty          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xiomodule__l_8h.html#a2be042600c19dc76bfdfbbb07befc3d">XIOModule_GetStatusReg</a>((BaseAddress)) &amp; <a class="code" href="xiomodule__l_8h.html#3584d5a8577eb19724c36b9c42c291ae">XUL_SR_RX_FIFO_VALID_DATA</a>) != \
        <a class="code" href="xiomodule__l_8h.html#3584d5a8577eb19724c36b9c42c291ae">XUL_SR_RX_FIFO_VALID_DATA</a>)
</pre></div>Check to see if the UART receiver has data.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if the receiver is empty, FALSE if there is data present.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style Signature: int <a class="el" href="xiomodule__l_8h.html#9aede9bdc6ee713170f59ef6cd15e392">XIOModule_IsReceiveEmpty(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a755b02a4d37c81c5cc3983f75e81da4"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_IsTransmitFull" ref="a755b02a4d37c81c5cc3983f75e81da4" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_IsTransmitFull          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xiomodule__l_8h.html#a2be042600c19dc76bfdfbbb07befc3d">XIOModule_GetStatusReg</a>((BaseAddress)) &amp; <a class="code" href="xiomodule__l_8h.html#fc2f86e6aabe8d98c2994eb3d5149685">XUL_SR_TX_FIFO_FULL</a>) == \
          <a class="code" href="xiomodule__l_8h.html#fc2f86e6aabe8d98c2994eb3d5149685">XUL_SR_TX_FIFO_FULL</a>)
</pre></div>Check to see if the transmitter is full.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if the transmitter is full, FALSE otherwise.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style Signature: int <a class="el" href="xiomodule__l_8h.html#a755b02a4d37c81c5cc3983f75e81da4">XIOModule_IsTransmitFull(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="39abdf8fd805f7fa7ab78c5816649634"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_ReadReg" ref="39abdf8fd805f7fa7ab78c5816649634" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a value from a GPI register. A 32 bit read is performed. If the GPI component is implemented in a smaller width, only the least significant data is read from the register. The most significant data will be read as 0.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the GPI device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Data read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xiomodule__l_8h.html#39abdf8fd805f7fa7ab78c5816649634">XIOModule_ReadReg(u32 BaseAddress, unsigned RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="835fcf897541f2adfc13966fbd59b767"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_WriteReg" ref="835fcf897541f2adfc13966fbd59b767" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XIOModule_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XIomodule_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a value to a GPO register. A 32 bit write is performed. If the GPO component is implemented in a smaller width, only the least significant data is written.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the GPO device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XIOModule_WriteReg(u32 BaseAddress, unsigned RegOffset, u32 Data) </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="b0a831984afa4bdecf5aa03044ddecf3"></a><!-- doxytag: member="xiomodule_l.h::XTC_CSR_AUTO_RELOAD_MASK" ref="b0a831984afa4bdecf5aa03044ddecf3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_CSR_AUTO_RELOAD_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
In compare mode, configures the timer reload from the Load Register. The default mode causes the timer counter to hold when it rolls under.     </td>
  </tr>
</table>
<a class="anchor" name="a33e37ca580848168ed38056b4be6798"></a><!-- doxytag: member="xiomodule_l.h::XTC_CSR_ENABLE_TMR_MASK" ref="a33e37ca580848168ed38056b4be6798" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_CSR_ENABLE_TMR_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enables the timer     </td>
  </tr>
</table>
<a class="anchor" name="da7701e89439343aded2aa3f3258dd48"></a><!-- doxytag: member="xiomodule_l.h::XTC_DEVICE_TIMER_COUNT" ref="da7701e89439343aded2aa3f3258dd48" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_DEVICE_TIMER_COUNT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Defines the number of timer counters within a single hardware device. This number is not currently parameterized in the hardware but may be in the future.     </td>
  </tr>
</table>
<a class="anchor" name="75ad80ea3a8b1c62acaefd493f3be356"></a><!-- doxytag: member="xiomodule_l.h::XTC_TCR_OFFSET" ref="75ad80ea3a8b1c62acaefd493f3be356" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_TCR_OFFSET&nbsp;&nbsp;&nbsp;0x00000044          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timer counter register - R     </td>
  </tr>
</table>
<a class="anchor" name="411b137a028d7a74c2ff338c032add5a"></a><!-- doxytag: member="xiomodule_l.h::XTC_TCSR_OFFSET" ref="411b137a028d7a74c2ff338c032add5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_TCSR_OFFSET&nbsp;&nbsp;&nbsp;0x00000048          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timer Control register - W     </td>
  </tr>
</table>
<a class="anchor" name="7d994d68b291ce4963876a8ffb88c988"></a><!-- doxytag: member="xiomodule_l.h::XTC_TIMER_COUNTER_OFFSET" ref="7d994d68b291ce4963876a8ffb88c988" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_TIMER_COUNTER_OFFSET&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each timer counter consumes 16 bytes of address space.     </td>
  </tr>
</table>
<a class="anchor" name="e69952165498f72392464c7b40694bda"></a><!-- doxytag: member="xiomodule_l.h::XTC_TLR_OFFSET" ref="e69952165498f72392464c7b40694bda" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTC_TLR_OFFSET&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timer Load register - W     </td>
  </tr>
</table>
<a class="anchor" name="084dfd20920f89f682dbe6a2ad00a884"></a><!-- doxytag: member="xiomodule_l.h::XUL_BAUDRATE_OFFSET" ref="084dfd20920f89f682dbe6a2ad00a884" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_BAUDRATE_OFFSET&nbsp;&nbsp;&nbsp;0x0000004C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Baud Rate Register - W     </td>
  </tr>
</table>
<a class="anchor" name="143793a2c196cd02f7f64a347c0886ae"></a><!-- doxytag: member="xiomodule_l.h::XUL_PARITY_NONE" ref="143793a2c196cd02f7f64a347c0886ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_PARITY_NONE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Parity definitions.     </td>
  </tr>
</table>
<a class="anchor" name="70e0e30aac4177c3a44bc4e3839aefa7"></a><!-- doxytag: member="xiomodule_l.h::XUL_RX_OFFSET" ref="70e0e30aac4177c3a44bc4e3839aefa7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_RX_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Define the offsets from the base address for all the registers of the IO module, some registers may be optional in the hardware device. UART Receive Register - R     </td>
  </tr>
</table>
<a class="anchor" name="74591f1e2e142d772e59e199d3440673"></a><!-- doxytag: member="xiomodule_l.h::XUL_SR_INTR_ENABLED" ref="74591f1e2e142d772e59e199d3440673" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_SR_INTR_ENABLED&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Interrupt enabled     </td>
  </tr>
</table>
<a class="anchor" name="0bcf413a7cbc02cf2dbeb029363e25e9"></a><!-- doxytag: member="xiomodule_l.h::XUL_SR_PARITY_ERROR" ref="0bcf413a7cbc02cf2dbeb029363e25e9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_SR_PARITY_ERROR&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART status register bit position masks     </td>
  </tr>
</table>
<a class="anchor" name="3584d5a8577eb19724c36b9c42c291ae"></a><!-- doxytag: member="xiomodule_l.h::XUL_SR_RX_FIFO_VALID_DATA" ref="3584d5a8577eb19724c36b9c42c291ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_SR_RX_FIFO_VALID_DATA&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Data Register valid     </td>
  </tr>
</table>
<a class="anchor" name="fc2f86e6aabe8d98c2994eb3d5149685"></a><!-- doxytag: member="xiomodule_l.h::XUL_SR_TX_FIFO_FULL" ref="fc2f86e6aabe8d98c2994eb3d5149685" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_SR_TX_FIFO_FULL&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Transmit FIFO full     </td>
  </tr>
</table>
<a class="anchor" name="5f21f79703ea7bd105ace1b595eed5b7"></a><!-- doxytag: member="xiomodule_l.h::XUL_STATUS_REG_OFFSET" ref="5f21f79703ea7bd105ace1b595eed5b7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_STATUS_REG_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Status Register - R     </td>
  </tr>
</table>
<a class="anchor" name="c2c45eec287965cd9043cdec3f8c1417"></a><!-- doxytag: member="xiomodule_l.h::XUL_STOP_BITS" ref="c2c45eec287965cd9043cdec3f8c1417" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_STOP_BITS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART stop bits are fixed at 1. Baud, parity, and data bits are fixed on a per instance basis.     </td>
  </tr>
</table>
<a class="anchor" name="7982f2b875f5e7b54e3af6909dd8b841"></a><!-- doxytag: member="xiomodule_l.h::XUL_TX_OFFSET" ref="7982f2b875f5e7b54e3af6909dd8b841" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUL_TX_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
UART Transmit Register - W     </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="bc7f42962ce2c6b6c12f47993711450f"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_DeviceInterruptHandler" ref="bc7f42962ce2c6b6c12f47993711450f" args="(void *DeviceId)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XIOModule_DeviceInterruptHandler           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>DeviceId</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is the primary interrupt handler for the driver. It must be connected to the interrupt source such that is called when an interrupt of the interrupt controller is active. It will resolve which interrupts are active and enabled and call the appropriate interrupt handler. It uses the AckBeforeService flag in the configuration data to determine when to acknowledge the interrupt. Highest priority interrupts are serviced first. The driver can be configured to service only the highest priority interrupt or all pending interrupts using the {<a class="el" href="xiomodule__options_8c.html#c73caa85a08f6f31a832f6278b18bbc2">XIOModule_SetOptions()</a>} function or the {XIOModule_SetIntrSrvOption()} function.<p>
This function assumes that an interrupt vector table has been previously initialized. It does not verify that entries in the table are valid before calling an interrupt handler, except skipping null handlers that indicate use of fast interrupts where the hardware directly jumps to the handler.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>DeviceId</em>&nbsp;</td><td>is the zero-based device ID defined in xparameters.h of the interrupting interrupt controller. It is used as a direct index into the configuration data, which contains the vector table for the interrupt controller. Note that even though the argument is a void pointer, the value is not a pointer but the actual device ID. The void pointer type is necessary to meet the XInterruptHandler typedef for interrupt handlers.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
The constant XPAR_IOMODULE_MAX_INTR_SIZE must be setup for this to compile. Interrupt IDs range from 0 - 31 and correspond to the interrupt input signals for the interrupt controller. XPAR_IOMODULE_MAX_INTR_SIZE specifies the highest numbered interrupt input signal that is used.     </td>
  </tr>
</table>
<a class="anchor" name="86f12a73608dce123899ab4da3a85e18"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_RecvByte" ref="86f12a73608dce123899ab4da3a85e18" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u8 XIOModule_RecvByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This functions receives a single byte using the UART. It is blocking in that it waits for the receiver to become non-empty before it reads from the receive register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The byte of data received.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="05aa3ab689bf9b3d51f0c0b0cd0b0dd9"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_RegisterHandler" ref="05aa3ab689bf9b3d51f0c0b0cd0b0dd9" args="(u32 BaseAddress, int InterruptId, XInterruptHandler Handler, void *CallBackRef)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XIOModule_RegisterHandler           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int&nbsp;</td>
          <td class="mdname" nowrap> <em>InterruptId</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>XInterruptHandler&nbsp;</td>
          <td class="mdname" nowrap> <em>Handler</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>void *&nbsp;</td>
          <td class="mdname" nowrap> <em>CallBackRef</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register a handler function for a specific interrupt ID. The vector table of the interrupt controller is updated, overwriting any previous handler. The handler function will be called when an interrupt occurs for the given interrupt ID.<p>
This function can also be used to remove a handler from the vector table by passing in the XIOModule_DefaultHandler() as the handler and NULL as the callback reference.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the interrupt controller whose vector table will be modified. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InterruptId</em>&nbsp;</td><td>is the interrupt ID to be associated with the input handler. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Handler</em>&nbsp;</td><td>is the function pointer that will be added to the vector table for the given interrupt ID. It adheres to the XInterruptHandler signature found in xbasic_types.h. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CallBackRef</em>&nbsp;</td><td>is the argument that will be passed to the new handler function when it is called. This is user-specific.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>Only used with normal interrupt mode. Does not restore normal interrupt mode.</dd></dl>
Note that this function has no effect if the input base address is invalid.     </td>
  </tr>
</table>
<a class="anchor" name="918190114cf5f61d4178171fd4f0346a"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_SendByte" ref="918190114cf5f61d4178171fd4f0346a" args="(u32 BaseAddress, u8 Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XIOModule_SendByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Data</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This functions sends a single byte using the UART. It is blocking in that it waits for the transmitter to become non-full before it writes the byte to the transmit register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the byte of data to send</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="e15a900d6ea26b9332df797de678edc4"></a><!-- doxytag: member="xiomodule_l.h::XIOModule_SetIntrSvcOption" ref="e15a900d6ea26b9332df797de678edc4" args="(u32 BaseAddress, int Option)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XIOModule_SetIntrSvcOption           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int&nbsp;</td>
          <td class="mdname" nowrap> <em>Option</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set the interrupt service option, which can configure the driver so that it services only a single interrupt at a time when an interrupt occurs, or services all pending interrupts when an interrupt occurs. The default behavior when using the driver interface given in xintc.h file is to service only a single interrupt, whereas the default behavior when using the driver interface given in this file is to service all outstanding interrupts when an interrupt occurs.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the unique identifier for a device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option</em>&nbsp;</td><td>is XIN_SVC_SGL_ISR_OPTION if you want only a single interrupt serviced when an interrupt occurs, or XIN_SVC_ALL_ISRS_OPTION if you want all pending interrupts serviced when an interrupt occurs.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
Note that this function has no effect if the input base address is invalid.     </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
