// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VMRouterTop_L3PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.301500,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=1115,HLS_SYN_LUT=2635,HLS_VERSION=2020_1}" *)

module VMRouterTop_L3PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubs_0_dataarray_data_V_address0,
        inputStubs_0_dataarray_data_V_ce0,
        inputStubs_0_dataarray_data_V_q0,
        inputStubs_1_dataarray_data_V_address0,
        inputStubs_1_dataarray_data_V_ce0,
        inputStubs_1_dataarray_data_V_q0,
        inputStubs_2_dataarray_data_V_address0,
        inputStubs_2_dataarray_data_V_ce0,
        inputStubs_2_dataarray_data_V_q0,
        inputStubs_0_nentries_0_V,
        inputStubs_0_nentries_1_V,
        inputStubs_1_nentries_0_V,
        inputStubs_1_nentries_1_V,
        inputStubs_2_nentries_0_V,
        inputStubs_2_nentries_1_V,
        memoriesAS_0_dataarray_data_V_address0,
        memoriesAS_0_dataarray_data_V_ce0,
        memoriesAS_0_dataarray_data_V_we0,
        memoriesAS_0_dataarray_data_V_d0,
        memoriesME_0_dataarray_data_V_address0,
        memoriesME_0_dataarray_data_V_ce0,
        memoriesME_0_dataarray_data_V_we0,
        memoriesME_0_dataarray_data_V_d0,
        memoriesME_1_dataarray_data_V_address0,
        memoriesME_1_dataarray_data_V_ce0,
        memoriesME_1_dataarray_data_V_we0,
        memoriesME_1_dataarray_data_V_d0,
        memoriesME_2_dataarray_data_V_address0,
        memoriesME_2_dataarray_data_V_ce0,
        memoriesME_2_dataarray_data_V_we0,
        memoriesME_2_dataarray_data_V_d0,
        memoriesME_3_dataarray_data_V_address0,
        memoriesME_3_dataarray_data_V_ce0,
        memoriesME_3_dataarray_data_V_we0,
        memoriesME_3_dataarray_data_V_d0,
        memoriesME_4_dataarray_data_V_address0,
        memoriesME_4_dataarray_data_V_ce0,
        memoriesME_4_dataarray_data_V_we0,
        memoriesME_4_dataarray_data_V_d0,
        memoriesME_5_dataarray_data_V_address0,
        memoriesME_5_dataarray_data_V_ce0,
        memoriesME_5_dataarray_data_V_we0,
        memoriesME_5_dataarray_data_V_d0,
        memoriesME_6_dataarray_data_V_address0,
        memoriesME_6_dataarray_data_V_ce0,
        memoriesME_6_dataarray_data_V_we0,
        memoriesME_6_dataarray_data_V_d0,
        memoriesME_7_dataarray_data_V_address0,
        memoriesME_7_dataarray_data_V_ce0,
        memoriesME_7_dataarray_data_V_we0,
        memoriesME_7_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] inputStubs_0_dataarray_data_V_address0;
output   inputStubs_0_dataarray_data_V_ce0;
input  [35:0] inputStubs_0_dataarray_data_V_q0;
output  [7:0] inputStubs_1_dataarray_data_V_address0;
output   inputStubs_1_dataarray_data_V_ce0;
input  [35:0] inputStubs_1_dataarray_data_V_q0;
output  [7:0] inputStubs_2_dataarray_data_V_address0;
output   inputStubs_2_dataarray_data_V_ce0;
input  [35:0] inputStubs_2_dataarray_data_V_q0;
input  [6:0] inputStubs_0_nentries_0_V;
input  [6:0] inputStubs_0_nentries_1_V;
input  [6:0] inputStubs_1_nentries_0_V;
input  [6:0] inputStubs_1_nentries_1_V;
input  [6:0] inputStubs_2_nentries_0_V;
input  [6:0] inputStubs_2_nentries_1_V;
output  [9:0] memoriesAS_0_dataarray_data_V_address0;
output   memoriesAS_0_dataarray_data_V_ce0;
output   memoriesAS_0_dataarray_data_V_we0;
output  [35:0] memoriesAS_0_dataarray_data_V_d0;
output  [9:0] memoriesME_0_dataarray_data_V_address0;
output   memoriesME_0_dataarray_data_V_ce0;
output   memoriesME_0_dataarray_data_V_we0;
output  [15:0] memoriesME_0_dataarray_data_V_d0;
output  [9:0] memoriesME_1_dataarray_data_V_address0;
output   memoriesME_1_dataarray_data_V_ce0;
output   memoriesME_1_dataarray_data_V_we0;
output  [15:0] memoriesME_1_dataarray_data_V_d0;
output  [9:0] memoriesME_2_dataarray_data_V_address0;
output   memoriesME_2_dataarray_data_V_ce0;
output   memoriesME_2_dataarray_data_V_we0;
output  [15:0] memoriesME_2_dataarray_data_V_d0;
output  [9:0] memoriesME_3_dataarray_data_V_address0;
output   memoriesME_3_dataarray_data_V_ce0;
output   memoriesME_3_dataarray_data_V_we0;
output  [15:0] memoriesME_3_dataarray_data_V_d0;
output  [9:0] memoriesME_4_dataarray_data_V_address0;
output   memoriesME_4_dataarray_data_V_ce0;
output   memoriesME_4_dataarray_data_V_we0;
output  [15:0] memoriesME_4_dataarray_data_V_d0;
output  [9:0] memoriesME_5_dataarray_data_V_address0;
output   memoriesME_5_dataarray_data_V_ce0;
output   memoriesME_5_dataarray_data_V_we0;
output  [15:0] memoriesME_5_dataarray_data_V_d0;
output  [9:0] memoriesME_6_dataarray_data_V_address0;
output   memoriesME_6_dataarray_data_V_ce0;
output   memoriesME_6_dataarray_data_V_we0;
output  [15:0] memoriesME_6_dataarray_data_V_d0;
output  [9:0] memoriesME_7_dataarray_data_V_address0;
output   memoriesME_7_dataarray_data_V_ce0;
output   memoriesME_7_dataarray_data_V_we0;
output  [15:0] memoriesME_7_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubs_0_dataarray_data_V_ce0;
reg inputStubs_1_dataarray_data_V_ce0;
reg inputStubs_2_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_we0;
reg memoriesME_0_dataarray_data_V_ce0;
reg memoriesME_0_dataarray_data_V_we0;
reg memoriesME_1_dataarray_data_V_ce0;
reg memoriesME_1_dataarray_data_V_we0;
reg memoriesME_2_dataarray_data_V_ce0;
reg memoriesME_2_dataarray_data_V_we0;
reg memoriesME_3_dataarray_data_V_ce0;
reg memoriesME_3_dataarray_data_V_we0;
reg memoriesME_4_dataarray_data_V_ce0;
reg memoriesME_4_dataarray_data_V_we0;
reg memoriesME_5_dataarray_data_V_ce0;
reg memoriesME_5_dataarray_data_V_we0;
reg memoriesME_6_dataarray_data_V_ce0;
reg memoriesME_6_dataarray_data_V_we0;
reg memoriesME_7_dataarray_data_V_ce0;
reg memoriesME_7_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln609_fu_1219_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [10:0] lut_1_address0;
reg    lut_1_ce0;
wire   [5:0] lut_1_q0;
wire   [10:0] lut_1_address1;
reg    lut_1_ce1;
wire   [5:0] lut_1_q1;
wire   [5:0] lut_address0;
reg    lut_ce0;
wire   [13:0] lut_q0;
reg   [0:0] do_init_reg_798;
reg   [6:0] nInputs_2_V_1_rewind_reg_814;
reg   [6:0] nInputs_1_V_rewind_reg_828;
reg   [6:0] nInputs_0_V_rewind_reg_842;
reg   [0:0] p_rewind_reg_856;
reg   [2:0] bx_V8_rewind_reg_870;
reg   [2:0] p_what2_5_rewind_reg_884;
reg   [6:0] nInputs_2_V_01_rewind_reg_899;
reg   [6:0] nInputs_1_V_02_rewind_reg_914;
reg   [6:0] nInputs_2_V_63_rewind_reg_929;
reg   [7:0] val_assign7_reg_944;
reg   [6:0] nInputs_2_V_1_phi_reg_959;
reg   [6:0] nInputs_1_V_phi_reg_971;
reg   [6:0] nInputs_0_V_phi_reg_983;
reg   [0:0] p_phi_reg_995;
reg   [2:0] bx_V8_phi_reg_1007;
reg   [2:0] bx_V8_phi_reg_1007_pp0_iter1_reg;
reg   [2:0] bx_V8_phi_reg_1007_pp0_iter2_reg;
reg   [2:0] bx_V8_phi_reg_1007_pp0_iter3_reg;
reg   [2:0] bx_V8_phi_reg_1007_pp0_iter4_reg;
reg   [6:0] p_06_reg_1021;
reg   [6:0] p_068_2_i_reg_1131;
wire   [6:0] nInputs_0_V_fu_1154_p3;
reg   [0:0] ap_phi_mux_do_init_phi_fu_802_p6;
wire   [6:0] nInputs_1_V_fu_1169_p3;
wire   [6:0] nInputs_2_V_1_fu_1184_p3;
wire   [2:0] p_Result_12_2_fu_1199_p4;
wire   [7:0] i_fu_1209_p2;
reg   [7:0] i_reg_3745;
reg   [0:0] icmp_ln609_reg_3750;
reg   [0:0] icmp_ln609_reg_3750_pp0_iter1_reg;
reg   [0:0] icmp_ln609_reg_3750_pp0_iter2_reg;
reg   [0:0] icmp_ln609_reg_3750_pp0_iter3_reg;
reg   [0:0] icmp_ln609_reg_3750_pp0_iter4_reg;
wire   [0:0] icmp_ln615_fu_1225_p2;
reg   [0:0] icmp_ln615_reg_3754;
reg   [0:0] icmp_ln615_reg_3754_pp0_iter2_reg;
reg   [0:0] icmp_ln615_reg_3754_pp0_iter3_reg;
reg   [0:0] icmp_ln615_reg_3754_pp0_iter4_reg;
wire   [0:0] noStubsLeft_fu_1231_p2;
reg   [0:0] noStubsLeft_reg_3758;
reg   [0:0] noStubsLeft_reg_3758_pp0_iter2_reg;
reg   [0:0] noStubsLeft_reg_3758_pp0_iter3_reg;
reg   [0:0] noStubsLeft_reg_3758_pp0_iter4_reg;
wire   [0:0] icmp_ln643_fu_1249_p2;
reg   [0:0] icmp_ln643_reg_3764;
reg   [0:0] icmp_ln643_reg_3764_pp0_iter2_reg;
wire   [1:0] trunc_ln57_fu_1270_p1;
reg   [1:0] trunc_ln57_reg_3785;
reg   [1:0] trunc_ln57_reg_3785_pp0_iter2_reg;
wire   [6:0] trunc_ln301_fu_1434_p1;
reg   [6:0] trunc_ln301_reg_3790;
reg   [6:0] trunc_ln301_reg_3790_pp0_iter2_reg;
reg   [6:0] trunc_ln301_reg_3790_pp0_iter3_reg;
reg   [6:0] trunc_ln301_reg_3790_pp0_iter4_reg;
wire   [35:0] stub_data_V_3_fu_1459_p3;
reg   [35:0] stub_data_V_3_reg_3797;
reg   [35:0] stub_data_V_3_reg_3797_pp0_iter4_reg;
wire   [0:0] or_ln631_fu_1467_p2;
reg   [0:0] or_ln631_reg_3803;
reg   [0:0] or_ln631_reg_3803_pp0_iter4_reg;
wire   [2:0] bend_V_fu_1481_p1;
reg   [2:0] bend_V_reg_3814;
reg   [2:0] bend_V_reg_3814_pp0_iter4_reg;
reg   [0:0] tmp_31_reg_3829;
wire   [13:0] trunc_ln214_fu_1622_p1;
reg   [13:0] trunc_ln214_reg_3834;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_nInputs_2_V_1_rewind_phi_fu_818_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_rewind_phi_fu_832_p6;
reg   [6:0] ap_phi_mux_nInputs_0_V_rewind_phi_fu_846_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_860_p6;
reg   [2:0] ap_phi_mux_bx_V8_rewind_phi_fu_874_p6;
reg   [2:0] ap_phi_mux_p_what2_s_phi_fu_1121_p6;
reg   [2:0] ap_phi_mux_p_what2_5_rewind_phi_fu_888_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_01_rewind_phi_fu_903_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_02_rewind_phi_fu_918_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_63_rewind_phi_fu_933_p6;
reg   [7:0] ap_phi_mux_val_assign7_phi_fu_948_p6;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_1_phi_reg_959;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_971;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_983;
wire   [0:0] trunc_ln209_fu_1149_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_995;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1007;
reg   [6:0] ap_phi_mux_p_06_phi_fu_1025_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_p_what2_5_reg_1035;
reg   [2:0] ap_phi_reg_pp0_iter1_p_what2_5_reg_1035;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_63_reg_1045;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_1_V_02_reg_1055;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_01_reg_1065;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065;
wire   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_3_reg_1075;
wire   [6:0] nInputs_2_V_16_fu_1366_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_nInputs_1_V_3_reg_1089;
wire   [6:0] nInputs_2_V_17_fu_1376_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_14_reg_1103;
wire   [6:0] nInputs_2_V_18_fu_1386_p3;
wire   [2:0] ap_phi_reg_pp0_iter1_p_what2_s_reg_1117;
wire   [2:0] hasStubs_V_1_fu_1396_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_p_068_2_i_reg_1131;
wire   [6:0] read_addr_V_1_fu_1424_p3;
wire   [63:0] zext_ln57_fu_1263_p1;
wire   [63:0] zext_ln544_fu_1509_p1;
wire   [63:0] zext_ln544_1_fu_1566_p1;
wire   [63:0] zext_ln321_fu_1633_p1;
wire   [63:0] zext_ln321_1_fu_1897_p1;
wire   [0:0] or_ln720_fu_1817_p2;
wire   [0:0] icmp_ln77_fu_1869_p2;
wire   [63:0] zext_ln321_2_fu_2040_p1;
wire   [0:0] or_ln720_1_fu_1960_p2;
wire   [0:0] icmp_ln77_1_fu_2012_p2;
wire   [63:0] zext_ln321_3_fu_2183_p1;
wire   [0:0] or_ln720_2_fu_2103_p2;
wire   [0:0] icmp_ln77_2_fu_2155_p2;
wire   [63:0] zext_ln321_4_fu_2326_p1;
wire   [0:0] or_ln720_3_fu_2246_p2;
wire   [0:0] icmp_ln77_3_fu_2298_p2;
wire   [63:0] zext_ln321_5_fu_2469_p1;
wire   [0:0] or_ln720_4_fu_2389_p2;
wire   [0:0] icmp_ln77_4_fu_2441_p2;
wire   [63:0] zext_ln321_6_fu_2612_p1;
wire   [0:0] or_ln720_5_fu_2532_p2;
wire   [0:0] icmp_ln77_5_fu_2584_p2;
wire   [63:0] zext_ln321_7_fu_2755_p1;
wire   [0:0] or_ln720_6_fu_2675_p2;
wire   [0:0] icmp_ln77_6_fu_2727_p2;
wire   [63:0] zext_ln321_8_fu_2898_p1;
wire   [0:0] or_ln720_7_fu_2818_p2;
wire   [0:0] icmp_ln77_7_fu_2870_p2;
reg   [35:0] stub_data_V_0154_fu_294;
reg   [6:0] addrCountME_0_0_V_fu_298;
wire   [6:0] addrCountME_0_0_V_2_fu_1902_p2;
wire   [2:0] select_ln631_fu_1783_p3;
reg   [6:0] addrCountME_0_1_V_fu_302;
reg   [6:0] addrCountME_0_2_V_fu_306;
reg   [6:0] addrCountME_0_3_V_fu_310;
reg   [6:0] addrCountME_0_4_V_fu_314;
reg   [6:0] addrCountME_0_5_V_fu_318;
reg   [6:0] addrCountME_0_6_V_fu_322;
reg   [6:0] addrCountME_0_7_V_fu_326;
reg   [6:0] addrCountME_1_0_V_fu_330;
wire   [6:0] addrCountME_1_0_V_2_fu_2045_p2;
reg   [6:0] addrCountME_1_1_V_fu_334;
reg   [6:0] addrCountME_1_2_V_fu_338;
reg   [6:0] addrCountME_1_3_V_fu_342;
reg   [6:0] addrCountME_1_4_V_fu_346;
reg   [6:0] addrCountME_1_5_V_fu_350;
reg   [6:0] addrCountME_1_6_V_fu_354;
reg   [6:0] addrCountME_1_7_V_fu_358;
reg   [6:0] addrCountME_2_0_V_fu_362;
wire   [6:0] addrCountME_2_0_V_2_fu_2188_p2;
reg   [6:0] addrCountME_2_1_V_fu_366;
reg   [6:0] addrCountME_2_2_V_fu_370;
reg   [6:0] addrCountME_2_3_V_fu_374;
reg   [6:0] addrCountME_2_4_V_fu_378;
reg   [6:0] addrCountME_2_5_V_fu_382;
reg   [6:0] addrCountME_2_6_V_fu_386;
reg   [6:0] addrCountME_2_7_V_fu_390;
reg   [6:0] addrCountME_3_0_V_fu_394;
wire   [6:0] addrCountME_3_0_V_2_fu_2331_p2;
reg   [6:0] addrCountME_3_1_V_fu_398;
reg   [6:0] addrCountME_3_2_V_fu_402;
reg   [6:0] addrCountME_3_3_V_fu_406;
reg   [6:0] addrCountME_3_4_V_fu_410;
reg   [6:0] addrCountME_3_5_V_fu_414;
reg   [6:0] addrCountME_3_6_V_fu_418;
reg   [6:0] addrCountME_3_7_V_fu_422;
reg   [6:0] addrCountME_4_0_V_fu_426;
wire   [6:0] addrCountME_4_0_V_2_fu_2474_p2;
reg   [6:0] addrCountME_4_1_V_fu_430;
reg   [6:0] addrCountME_4_2_V_fu_434;
reg   [6:0] addrCountME_4_3_V_fu_438;
reg   [6:0] addrCountME_4_4_V_fu_442;
reg   [6:0] addrCountME_4_5_V_fu_446;
reg   [6:0] addrCountME_4_6_V_fu_450;
reg   [6:0] addrCountME_4_7_V_fu_454;
reg   [6:0] addrCountME_5_0_V_fu_458;
wire   [6:0] addrCountME_5_0_V_2_fu_2617_p2;
reg   [6:0] addrCountME_5_1_V_fu_462;
reg   [6:0] addrCountME_5_2_V_fu_466;
reg   [6:0] addrCountME_5_3_V_fu_470;
reg   [6:0] addrCountME_5_4_V_fu_474;
reg   [6:0] addrCountME_5_5_V_fu_478;
reg   [6:0] addrCountME_5_6_V_fu_482;
reg   [6:0] addrCountME_5_7_V_fu_486;
reg   [6:0] addrCountME_6_0_V_fu_490;
wire   [6:0] addrCountME_6_0_V_2_fu_2760_p2;
reg   [6:0] addrCountME_6_1_V_fu_494;
reg   [6:0] addrCountME_6_2_V_fu_498;
reg   [6:0] addrCountME_6_3_V_fu_502;
reg   [6:0] addrCountME_6_4_V_fu_506;
reg   [6:0] addrCountME_6_5_V_fu_510;
reg   [6:0] addrCountME_6_6_V_fu_514;
reg   [6:0] addrCountME_6_7_V_fu_518;
reg   [6:0] addrCountME_7_0_V_fu_522;
wire   [6:0] addrCountME_7_0_V_2_fu_2903_p2;
reg   [6:0] addrCountME_7_1_V_fu_526;
reg   [6:0] addrCountME_7_2_V_fu_530;
reg   [6:0] addrCountME_7_3_V_fu_534;
reg   [6:0] addrCountME_7_4_V_fu_538;
reg   [6:0] addrCountME_7_5_V_fu_542;
reg   [6:0] addrCountME_7_6_V_fu_546;
reg   [6:0] addrCountME_7_7_V_fu_550;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] stubME_data_V_2_fu_1790_p3;
wire   [0:0] icmp_ln841_2_fu_1193_p2;
wire   [0:0] icmp_ln841_1_fu_1178_p2;
wire   [0:0] icmp_ln841_fu_1163_p2;
wire   [6:0] trunc_ln609_fu_1215_p1;
wire   [31:0] zext_ln640_fu_1237_p1;
reg   [31:0] mem_index_fu_1241_p3;
wire   [7:0] tmp_17_fu_1255_p3;
wire   [6:0] tmp_fu_1274_p5;
wire   [0:0] resetNext_fu_1286_p2;
wire   [0:0] p_Repl2_s_fu_1292_p2;
wire   [0:0] icmp_ln701_fu_1314_p2;
wire   [6:0] nInputs_2_V_19_fu_1308_p2;
wire   [0:0] icmp_ln701_1_fu_1328_p2;
wire   [6:0] nInputs_2_V_fu_1320_p3;
wire   [6:0] nInputs_2_V_12_fu_1342_p3;
wire   [6:0] nInputs_2_V_11_fu_1334_p3;
wire   [6:0] nInputs_2_V_13_fu_1350_p3;
wire   [6:0] nInputs_2_V_15_fu_1358_p3;
reg   [2:0] p_Result_s_fu_1298_p4;
wire   [0:0] xor_ln631_fu_1406_p2;
wire   [0:0] and_ln631_fu_1412_p2;
wire   [6:0] read_addr_V_fu_1418_p2;
wire   [35:0] stub_data_V_fu_1441_p5;
wire   [35:0] stub_data_V_1_fu_1452_p3;
wire   [6:0] r_V_fu_1471_p4;
wire   [6:0] ret_V_fu_1485_p2;
wire   [2:0] rBin_V_fu_1491_p4;
wire   [5:0] tmp_i_i_fu_1501_p3;
wire   [6:0] tmp_20_fu_1514_p4;
wire   [10:0] and_ln1503_1_fu_1524_p3;
wire   [10:0] xor_ln1503_fu_1532_p2;
wire   [6:0] tmp_i_fu_1548_p4;
wire   [3:0] indexr_V_fu_1538_p4;
wire   [10:0] finebinindex_V_fu_1558_p3;
wire   [13:0] phi_V_fu_1571_p4;
wire   [15:0] zext_ln215_fu_1580_p1;
wire  signed [15:0] sext_ln215_fu_1584_p1;
wire   [15:0] ret_V_2_fu_1588_p2;
wire   [0:0] tmp_19_fu_1598_p3;
wire   [14:0] trunc_ln1354_fu_1594_p1;
wire   [14:0] phiCorr_V_2_fu_1606_p3;
wire   [9:0] tmp_18_fu_1626_p3;
wire   [2:0] trunc_ln301_1_fu_1638_p1;
wire   [13:0] phiCorr_V_fu_1653_p3;
wire   [6:0] tmp_V_fu_1679_p4;
wire   [6:0] tmp_V_6_fu_1689_p2;
wire   [6:0] tmp_V_7_fu_1705_p2;
wire   [4:0] minus_V_fu_1711_p4;
wire   [4:0] iphivm_V_fu_1669_p4;
wire   [0:0] icmp_ln232_fu_1721_p2;
wire   [4:0] plus_V_fu_1695_p4;
wire   [0:0] icmp_ln234_fu_1735_p2;
wire   [2:0] p_Result_i6_i_fu_1659_p4;
wire   [2:0] trunc_ln301_2_fu_1749_p1;
wire   [2:0] tmp_21_fu_1763_p4;
wire   [2:0] tmp_22_fu_1773_p4;
wire   [15:0] p_Result_2_fu_1753_p5;
wire   [15:0] p_Result_1_fu_1642_p5;
wire   [4:0] ivmMinus_fu_1727_p3;
wire   [4:0] ivmPlus_fu_1741_p3;
wire   [0:0] icmp_ln720_fu_1805_p2;
wire   [0:0] icmp_ln720_1_fu_1811_p2;
wire   [6:0] tmp_1_fu_1847_p10;
wire   [6:0] shl_ln_fu_1875_p3;
wire   [6:0] add_ln1353_fu_1883_p2;
wire   [9:0] tmp_23_fu_1889_p3;
wire   [0:0] icmp_ln720_2_fu_1948_p2;
wire   [0:0] icmp_ln720_3_fu_1954_p2;
wire   [6:0] tmp_4_fu_1990_p10;
wire   [6:0] shl_ln1352_1_fu_2018_p3;
wire   [6:0] add_ln1353_1_fu_2026_p2;
wire   [9:0] tmp_24_fu_2032_p3;
wire   [0:0] icmp_ln720_4_fu_2091_p2;
wire   [0:0] icmp_ln720_5_fu_2097_p2;
wire   [6:0] tmp_5_fu_2133_p10;
wire   [6:0] shl_ln1352_2_fu_2161_p3;
wire   [6:0] add_ln1353_2_fu_2169_p2;
wire   [9:0] tmp_25_fu_2175_p3;
wire   [0:0] icmp_ln720_6_fu_2234_p2;
wire   [0:0] icmp_ln720_7_fu_2240_p2;
wire   [6:0] tmp_7_fu_2276_p10;
wire   [6:0] shl_ln1352_3_fu_2304_p3;
wire   [6:0] add_ln1353_3_fu_2312_p2;
wire   [9:0] tmp_26_fu_2318_p3;
wire   [0:0] icmp_ln720_8_fu_2377_p2;
wire   [0:0] icmp_ln720_9_fu_2383_p2;
wire   [6:0] tmp_10_fu_2419_p10;
wire   [6:0] shl_ln1352_4_fu_2447_p3;
wire   [6:0] add_ln1353_4_fu_2455_p2;
wire   [9:0] tmp_27_fu_2461_p3;
wire   [0:0] icmp_ln720_10_fu_2520_p2;
wire   [0:0] icmp_ln720_11_fu_2526_p2;
wire   [6:0] tmp_12_fu_2562_p10;
wire   [6:0] shl_ln1352_5_fu_2590_p3;
wire   [6:0] add_ln1353_5_fu_2598_p2;
wire   [9:0] tmp_28_fu_2604_p3;
wire   [0:0] icmp_ln720_12_fu_2663_p2;
wire   [0:0] icmp_ln720_13_fu_2669_p2;
wire   [6:0] tmp_14_fu_2705_p10;
wire   [6:0] shl_ln1352_6_fu_2733_p3;
wire   [6:0] add_ln1353_6_fu_2741_p2;
wire   [9:0] tmp_29_fu_2747_p3;
wire   [0:0] icmp_ln720_14_fu_2806_p2;
wire   [0:0] icmp_ln720_15_fu_2812_p2;
wire   [6:0] tmp_16_fu_2848_p10;
wire   [6:0] shl_ln1352_7_fu_2876_p3;
wire   [6:0] add_ln1353_7_fu_2884_p2;
wire   [9:0] tmp_30_fu_2890_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_542;
reg    ap_condition_552;
reg    ap_condition_559;
reg    ap_condition_566;
reg    ap_condition_573;
reg    ap_condition_580;
reg    ap_condition_587;
reg    ap_condition_594;
reg    ap_condition_601;
reg    ap_condition_608;
reg    ap_condition_614;
reg    ap_condition_620;
reg    ap_condition_626;
reg    ap_condition_632;
reg    ap_condition_638;
reg    ap_condition_644;
reg    ap_condition_650;
reg    ap_condition_656;
reg    ap_condition_661;
reg    ap_condition_666;
reg    ap_condition_671;
reg    ap_condition_676;
reg    ap_condition_681;
reg    ap_condition_686;
reg    ap_condition_692;
reg    ap_condition_698;
reg    ap_condition_703;
reg    ap_condition_708;
reg    ap_condition_713;
reg    ap_condition_718;
reg    ap_condition_723;
reg    ap_condition_728;
reg    ap_condition_734;
reg    ap_condition_740;
reg    ap_condition_745;
reg    ap_condition_750;
reg    ap_condition_755;
reg    ap_condition_760;
reg    ap_condition_765;
reg    ap_condition_770;
reg    ap_condition_776;
reg    ap_condition_782;
reg    ap_condition_787;
reg    ap_condition_792;
reg    ap_condition_797;
reg    ap_condition_802;
reg    ap_condition_807;
reg    ap_condition_812;
reg    ap_condition_818;
reg    ap_condition_824;
reg    ap_condition_829;
reg    ap_condition_834;
reg    ap_condition_839;
reg    ap_condition_844;
reg    ap_condition_849;
reg    ap_condition_854;
reg    ap_condition_860;
reg    ap_condition_866;
reg    ap_condition_871;
reg    ap_condition_876;
reg    ap_condition_881;
reg    ap_condition_886;
reg    ap_condition_891;
reg    ap_condition_896;
reg    ap_condition_361;
reg    ap_condition_49;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

VMRouterTop_L3PHIB_lut_1 #(
    .DataWidth( 6 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_address0),
    .ce0(lut_1_ce0),
    .q0(lut_1_q0),
    .address1(lut_1_address1),
    .ce1(lut_1_ce1),
    .q1(lut_1_q1)
);

VMRouterTop_L3PHIB_lut #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_address0),
    .ce0(lut_ce0),
    .q0(lut_q0)
);

VMRouterTop_L3PHIB_mux_32_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_32_7_1_1_U1(
    .din0(ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045),
    .din1(ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055),
    .din2(ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065),
    .din3(trunc_ln57_fu_1270_p1),
    .dout(tmp_fu_1274_p5)
);

VMRouterTop_L3PHIB_mux_32_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 36 ))
VMRouterTop_L3PHIB_mux_32_36_1_1_U2(
    .din0(inputStubs_0_dataarray_data_V_q0),
    .din1(inputStubs_1_dataarray_data_V_q0),
    .din2(inputStubs_2_dataarray_data_V_q0),
    .din3(trunc_ln57_reg_3785_pp0_iter2_reg),
    .dout(stub_data_V_fu_1441_p5)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U3(
    .din0(addrCountME_0_0_V_fu_298),
    .din1(addrCountME_0_1_V_fu_302),
    .din2(addrCountME_0_2_V_fu_306),
    .din3(addrCountME_0_3_V_fu_310),
    .din4(addrCountME_0_4_V_fu_314),
    .din5(addrCountME_0_5_V_fu_318),
    .din6(addrCountME_0_6_V_fu_322),
    .din7(addrCountME_0_7_V_fu_326),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_1_fu_1847_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U4(
    .din0(addrCountME_1_0_V_fu_330),
    .din1(addrCountME_1_1_V_fu_334),
    .din2(addrCountME_1_2_V_fu_338),
    .din3(addrCountME_1_3_V_fu_342),
    .din4(addrCountME_1_4_V_fu_346),
    .din5(addrCountME_1_5_V_fu_350),
    .din6(addrCountME_1_6_V_fu_354),
    .din7(addrCountME_1_7_V_fu_358),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_4_fu_1990_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U5(
    .din0(addrCountME_2_0_V_fu_362),
    .din1(addrCountME_2_1_V_fu_366),
    .din2(addrCountME_2_2_V_fu_370),
    .din3(addrCountME_2_3_V_fu_374),
    .din4(addrCountME_2_4_V_fu_378),
    .din5(addrCountME_2_5_V_fu_382),
    .din6(addrCountME_2_6_V_fu_386),
    .din7(addrCountME_2_7_V_fu_390),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_5_fu_2133_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U6(
    .din0(addrCountME_3_0_V_fu_394),
    .din1(addrCountME_3_1_V_fu_398),
    .din2(addrCountME_3_2_V_fu_402),
    .din3(addrCountME_3_3_V_fu_406),
    .din4(addrCountME_3_4_V_fu_410),
    .din5(addrCountME_3_5_V_fu_414),
    .din6(addrCountME_3_6_V_fu_418),
    .din7(addrCountME_3_7_V_fu_422),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_7_fu_2276_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U7(
    .din0(addrCountME_4_0_V_fu_426),
    .din1(addrCountME_4_1_V_fu_430),
    .din2(addrCountME_4_2_V_fu_434),
    .din3(addrCountME_4_3_V_fu_438),
    .din4(addrCountME_4_4_V_fu_442),
    .din5(addrCountME_4_5_V_fu_446),
    .din6(addrCountME_4_6_V_fu_450),
    .din7(addrCountME_4_7_V_fu_454),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_10_fu_2419_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U8(
    .din0(addrCountME_5_0_V_fu_458),
    .din1(addrCountME_5_1_V_fu_462),
    .din2(addrCountME_5_2_V_fu_466),
    .din3(addrCountME_5_3_V_fu_470),
    .din4(addrCountME_5_4_V_fu_474),
    .din5(addrCountME_5_5_V_fu_478),
    .din6(addrCountME_5_6_V_fu_482),
    .din7(addrCountME_5_7_V_fu_486),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_12_fu_2562_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U9(
    .din0(addrCountME_6_0_V_fu_490),
    .din1(addrCountME_6_1_V_fu_494),
    .din2(addrCountME_6_2_V_fu_498),
    .din3(addrCountME_6_3_V_fu_502),
    .din4(addrCountME_6_4_V_fu_506),
    .din5(addrCountME_6_5_V_fu_510),
    .din6(addrCountME_6_6_V_fu_514),
    .din7(addrCountME_6_7_V_fu_518),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_14_fu_2705_p10)
);

VMRouterTop_L3PHIB_mux_83_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_83_7_1_1_U10(
    .din0(addrCountME_7_0_V_fu_522),
    .din1(addrCountME_7_1_V_fu_526),
    .din2(addrCountME_7_2_V_fu_530),
    .din3(addrCountME_7_3_V_fu_534),
    .din4(addrCountME_7_4_V_fu_538),
    .din5(addrCountME_7_5_V_fu_542),
    .din6(addrCountME_7_6_V_fu_546),
    .din7(addrCountME_7_7_V_fu_550),
    .din8(select_ln631_fu_1783_p3),
    .dout(tmp_16_fu_2848_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_0_V_fu_298 <= 7'd0;
        end else if ((1'b1 == ap_condition_542)) begin
            addrCountME_0_0_V_fu_298 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_1_V_fu_302 <= 7'd0;
        end else if ((1'b1 == ap_condition_552)) begin
            addrCountME_0_1_V_fu_302 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_2_V_fu_306 <= 7'd0;
        end else if ((1'b1 == ap_condition_559)) begin
            addrCountME_0_2_V_fu_306 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_3_V_fu_310 <= 7'd0;
        end else if ((1'b1 == ap_condition_566)) begin
            addrCountME_0_3_V_fu_310 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_4_V_fu_314 <= 7'd0;
        end else if ((1'b1 == ap_condition_573)) begin
            addrCountME_0_4_V_fu_314 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_5_V_fu_318 <= 7'd0;
        end else if ((1'b1 == ap_condition_580)) begin
            addrCountME_0_5_V_fu_318 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_6_V_fu_322 <= 7'd0;
        end else if ((1'b1 == ap_condition_587)) begin
            addrCountME_0_6_V_fu_322 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_0_7_V_fu_326 <= 7'd0;
        end else if ((1'b1 == ap_condition_594)) begin
            addrCountME_0_7_V_fu_326 <= addrCountME_0_0_V_2_fu_1902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_0_V_fu_330 <= 7'd0;
        end else if ((1'b1 == ap_condition_601)) begin
            addrCountME_1_0_V_fu_330 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_1_V_fu_334 <= 7'd0;
        end else if ((1'b1 == ap_condition_608)) begin
            addrCountME_1_1_V_fu_334 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_2_V_fu_338 <= 7'd0;
        end else if ((1'b1 == ap_condition_614)) begin
            addrCountME_1_2_V_fu_338 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_3_V_fu_342 <= 7'd0;
        end else if ((1'b1 == ap_condition_620)) begin
            addrCountME_1_3_V_fu_342 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_4_V_fu_346 <= 7'd0;
        end else if ((1'b1 == ap_condition_626)) begin
            addrCountME_1_4_V_fu_346 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_5_V_fu_350 <= 7'd0;
        end else if ((1'b1 == ap_condition_632)) begin
            addrCountME_1_5_V_fu_350 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_6_V_fu_354 <= 7'd0;
        end else if ((1'b1 == ap_condition_638)) begin
            addrCountME_1_6_V_fu_354 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_1_7_V_fu_358 <= 7'd0;
        end else if ((1'b1 == ap_condition_644)) begin
            addrCountME_1_7_V_fu_358 <= addrCountME_1_0_V_2_fu_2045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_0_V_fu_362 <= 7'd0;
        end else if ((1'b1 == ap_condition_650)) begin
            addrCountME_2_0_V_fu_362 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_1_V_fu_366 <= 7'd0;
        end else if ((1'b1 == ap_condition_656)) begin
            addrCountME_2_1_V_fu_366 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_2_V_fu_370 <= 7'd0;
        end else if ((1'b1 == ap_condition_661)) begin
            addrCountME_2_2_V_fu_370 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_3_V_fu_374 <= 7'd0;
        end else if ((1'b1 == ap_condition_666)) begin
            addrCountME_2_3_V_fu_374 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_4_V_fu_378 <= 7'd0;
        end else if ((1'b1 == ap_condition_671)) begin
            addrCountME_2_4_V_fu_378 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_5_V_fu_382 <= 7'd0;
        end else if ((1'b1 == ap_condition_676)) begin
            addrCountME_2_5_V_fu_382 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_6_V_fu_386 <= 7'd0;
        end else if ((1'b1 == ap_condition_681)) begin
            addrCountME_2_6_V_fu_386 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_2_7_V_fu_390 <= 7'd0;
        end else if ((1'b1 == ap_condition_686)) begin
            addrCountME_2_7_V_fu_390 <= addrCountME_2_0_V_2_fu_2188_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_0_V_fu_394 <= 7'd0;
        end else if ((1'b1 == ap_condition_692)) begin
            addrCountME_3_0_V_fu_394 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_1_V_fu_398 <= 7'd0;
        end else if ((1'b1 == ap_condition_698)) begin
            addrCountME_3_1_V_fu_398 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_2_V_fu_402 <= 7'd0;
        end else if ((1'b1 == ap_condition_703)) begin
            addrCountME_3_2_V_fu_402 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_3_V_fu_406 <= 7'd0;
        end else if ((1'b1 == ap_condition_708)) begin
            addrCountME_3_3_V_fu_406 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_4_V_fu_410 <= 7'd0;
        end else if ((1'b1 == ap_condition_713)) begin
            addrCountME_3_4_V_fu_410 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_5_V_fu_414 <= 7'd0;
        end else if ((1'b1 == ap_condition_718)) begin
            addrCountME_3_5_V_fu_414 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_6_V_fu_418 <= 7'd0;
        end else if ((1'b1 == ap_condition_723)) begin
            addrCountME_3_6_V_fu_418 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_3_7_V_fu_422 <= 7'd0;
        end else if ((1'b1 == ap_condition_728)) begin
            addrCountME_3_7_V_fu_422 <= addrCountME_3_0_V_2_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_0_V_fu_426 <= 7'd0;
        end else if ((1'b1 == ap_condition_734)) begin
            addrCountME_4_0_V_fu_426 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_1_V_fu_430 <= 7'd0;
        end else if ((1'b1 == ap_condition_740)) begin
            addrCountME_4_1_V_fu_430 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_2_V_fu_434 <= 7'd0;
        end else if ((1'b1 == ap_condition_745)) begin
            addrCountME_4_2_V_fu_434 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_3_V_fu_438 <= 7'd0;
        end else if ((1'b1 == ap_condition_750)) begin
            addrCountME_4_3_V_fu_438 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_4_V_fu_442 <= 7'd0;
        end else if ((1'b1 == ap_condition_755)) begin
            addrCountME_4_4_V_fu_442 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_5_V_fu_446 <= 7'd0;
        end else if ((1'b1 == ap_condition_760)) begin
            addrCountME_4_5_V_fu_446 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_6_V_fu_450 <= 7'd0;
        end else if ((1'b1 == ap_condition_765)) begin
            addrCountME_4_6_V_fu_450 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_4_7_V_fu_454 <= 7'd0;
        end else if ((1'b1 == ap_condition_770)) begin
            addrCountME_4_7_V_fu_454 <= addrCountME_4_0_V_2_fu_2474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_0_V_fu_458 <= 7'd0;
        end else if ((1'b1 == ap_condition_776)) begin
            addrCountME_5_0_V_fu_458 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_1_V_fu_462 <= 7'd0;
        end else if ((1'b1 == ap_condition_782)) begin
            addrCountME_5_1_V_fu_462 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_2_V_fu_466 <= 7'd0;
        end else if ((1'b1 == ap_condition_787)) begin
            addrCountME_5_2_V_fu_466 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_3_V_fu_470 <= 7'd0;
        end else if ((1'b1 == ap_condition_792)) begin
            addrCountME_5_3_V_fu_470 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_4_V_fu_474 <= 7'd0;
        end else if ((1'b1 == ap_condition_797)) begin
            addrCountME_5_4_V_fu_474 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_5_V_fu_478 <= 7'd0;
        end else if ((1'b1 == ap_condition_802)) begin
            addrCountME_5_5_V_fu_478 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_6_V_fu_482 <= 7'd0;
        end else if ((1'b1 == ap_condition_807)) begin
            addrCountME_5_6_V_fu_482 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_5_7_V_fu_486 <= 7'd0;
        end else if ((1'b1 == ap_condition_812)) begin
            addrCountME_5_7_V_fu_486 <= addrCountME_5_0_V_2_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_0_V_fu_490 <= 7'd0;
        end else if ((1'b1 == ap_condition_818)) begin
            addrCountME_6_0_V_fu_490 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_1_V_fu_494 <= 7'd0;
        end else if ((1'b1 == ap_condition_824)) begin
            addrCountME_6_1_V_fu_494 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_2_V_fu_498 <= 7'd0;
        end else if ((1'b1 == ap_condition_829)) begin
            addrCountME_6_2_V_fu_498 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_3_V_fu_502 <= 7'd0;
        end else if ((1'b1 == ap_condition_834)) begin
            addrCountME_6_3_V_fu_502 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_4_V_fu_506 <= 7'd0;
        end else if ((1'b1 == ap_condition_839)) begin
            addrCountME_6_4_V_fu_506 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_5_V_fu_510 <= 7'd0;
        end else if ((1'b1 == ap_condition_844)) begin
            addrCountME_6_5_V_fu_510 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_6_V_fu_514 <= 7'd0;
        end else if ((1'b1 == ap_condition_849)) begin
            addrCountME_6_6_V_fu_514 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_6_7_V_fu_518 <= 7'd0;
        end else if ((1'b1 == ap_condition_854)) begin
            addrCountME_6_7_V_fu_518 <= addrCountME_6_0_V_2_fu_2760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_0_V_fu_522 <= 7'd0;
        end else if ((1'b1 == ap_condition_860)) begin
            addrCountME_7_0_V_fu_522 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_1_V_fu_526 <= 7'd0;
        end else if ((1'b1 == ap_condition_866)) begin
            addrCountME_7_1_V_fu_526 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_2_V_fu_530 <= 7'd0;
        end else if ((1'b1 == ap_condition_871)) begin
            addrCountME_7_2_V_fu_530 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_3_V_fu_534 <= 7'd0;
        end else if ((1'b1 == ap_condition_876)) begin
            addrCountME_7_3_V_fu_534 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_4_V_fu_538 <= 7'd0;
        end else if ((1'b1 == ap_condition_881)) begin
            addrCountME_7_4_V_fu_538 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_5_V_fu_542 <= 7'd0;
        end else if ((1'b1 == ap_condition_886)) begin
            addrCountME_7_5_V_fu_542 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_6_V_fu_546 <= 7'd0;
        end else if ((1'b1 == ap_condition_891)) begin
            addrCountME_7_6_V_fu_546 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln615_reg_3754_pp0_iter4_reg == 1'd1)) begin
            addrCountME_7_7_V_fu_550 <= 7'd0;
        end else if ((1'b1 == ap_condition_896)) begin
            addrCountME_7_7_V_fu_550 <= addrCountME_7_0_V_2_fu_2903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055 <= ap_phi_mux_nInputs_1_V_02_rewind_phi_fu_918_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055 <= nInputs_1_V_fu_1169_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055 <= ap_phi_reg_pp0_iter0_nInputs_1_V_02_reg_1055;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 <= ap_phi_mux_nInputs_2_V_01_rewind_phi_fu_903_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 <= nInputs_2_V_1_fu_1184_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 <= ap_phi_reg_pp0_iter0_nInputs_2_V_01_reg_1065;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045 <= ap_phi_mux_nInputs_2_V_63_rewind_phi_fu_933_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045 <= nInputs_0_V_fu_1154_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045 <= ap_phi_reg_pp0_iter0_nInputs_2_V_63_reg_1045;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1035 <= ap_phi_mux_p_what2_5_rewind_phi_fu_888_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1035 <= p_Result_12_2_fu_1199_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1035 <= ap_phi_reg_pp0_iter0_p_what2_5_reg_1035;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            bx_V8_phi_reg_1007 <= ap_phi_mux_bx_V8_rewind_phi_fu_874_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            bx_V8_phi_reg_1007 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V8_phi_reg_1007 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1007;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_798 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_798 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            nInputs_0_V_phi_reg_983 <= ap_phi_mux_nInputs_0_V_rewind_phi_fu_846_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            nInputs_0_V_phi_reg_983 <= nInputs_0_V_fu_1154_p3;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_0_V_phi_reg_983 <= ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_983;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            nInputs_1_V_phi_reg_971 <= ap_phi_mux_nInputs_1_V_rewind_phi_fu_832_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            nInputs_1_V_phi_reg_971 <= nInputs_1_V_fu_1169_p3;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_1_V_phi_reg_971 <= ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_971;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            nInputs_2_V_1_phi_reg_959 <= ap_phi_mux_nInputs_2_V_1_rewind_phi_fu_818_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            nInputs_2_V_1_phi_reg_959 <= nInputs_2_V_1_fu_1184_p3;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_2_V_1_phi_reg_959 <= ap_phi_reg_pp0_iter0_nInputs_2_V_1_phi_reg_959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1225_p2 == 1'd0) & (noStubsLeft_fu_1231_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_068_2_i_reg_1131 <= read_addr_V_1_fu_1424_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_068_2_i_reg_1131 <= ap_phi_mux_p_06_phi_fu_1025_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_068_2_i_reg_1131 <= ap_phi_reg_pp0_iter1_p_068_2_i_reg_1131;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_06_reg_1021 <= p_068_2_i_reg_1131;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_06_reg_1021 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd0)) begin
            p_phi_reg_995 <= ap_phi_mux_p_rewind_phi_fu_860_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_802_p6 == 1'd1)) begin
            p_phi_reg_995 <= trunc_ln209_fu_1149_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_995 <= ap_phi_reg_pp0_iter0_p_phi_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        val_assign7_reg_944 <= i_reg_3745;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        val_assign7_reg_944 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter2_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter2_reg == 1'd0))) begin
        bend_V_reg_3814 <= bend_V_fu_1481_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bend_V_reg_3814_pp0_iter4_reg <= bend_V_reg_3814;
        bx_V8_phi_reg_1007_pp0_iter2_reg <= bx_V8_phi_reg_1007_pp0_iter1_reg;
        bx_V8_phi_reg_1007_pp0_iter3_reg <= bx_V8_phi_reg_1007_pp0_iter2_reg;
        bx_V8_phi_reg_1007_pp0_iter4_reg <= bx_V8_phi_reg_1007_pp0_iter3_reg;
        icmp_ln609_reg_3750_pp0_iter2_reg <= icmp_ln609_reg_3750_pp0_iter1_reg;
        icmp_ln609_reg_3750_pp0_iter3_reg <= icmp_ln609_reg_3750_pp0_iter2_reg;
        icmp_ln609_reg_3750_pp0_iter4_reg <= icmp_ln609_reg_3750_pp0_iter3_reg;
        icmp_ln615_reg_3754_pp0_iter2_reg <= icmp_ln615_reg_3754;
        icmp_ln615_reg_3754_pp0_iter3_reg <= icmp_ln615_reg_3754_pp0_iter2_reg;
        icmp_ln615_reg_3754_pp0_iter4_reg <= icmp_ln615_reg_3754_pp0_iter3_reg;
        icmp_ln643_reg_3764_pp0_iter2_reg <= icmp_ln643_reg_3764;
        noStubsLeft_reg_3758_pp0_iter2_reg <= noStubsLeft_reg_3758;
        noStubsLeft_reg_3758_pp0_iter3_reg <= noStubsLeft_reg_3758_pp0_iter2_reg;
        noStubsLeft_reg_3758_pp0_iter4_reg <= noStubsLeft_reg_3758_pp0_iter3_reg;
        or_ln631_reg_3803_pp0_iter4_reg <= or_ln631_reg_3803;
        stub_data_V_3_reg_3797_pp0_iter4_reg <= stub_data_V_3_reg_3797;
        trunc_ln301_reg_3790_pp0_iter2_reg <= trunc_ln301_reg_3790;
        trunc_ln301_reg_3790_pp0_iter3_reg <= trunc_ln301_reg_3790_pp0_iter2_reg;
        trunc_ln301_reg_3790_pp0_iter4_reg <= trunc_ln301_reg_3790_pp0_iter3_reg;
        trunc_ln57_reg_3785_pp0_iter2_reg <= trunc_ln57_reg_3785;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_phi_reg_1007_pp0_iter1_reg <= bx_V8_phi_reg_1007;
        icmp_ln609_reg_3750 <= icmp_ln609_fu_1219_p2;
        icmp_ln609_reg_3750_pp0_iter1_reg <= icmp_ln609_reg_3750;
        icmp_ln615_reg_3754 <= icmp_ln615_fu_1225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_rewind_reg_870 <= bx_V8_phi_reg_1007;
        nInputs_0_V_rewind_reg_842 <= nInputs_0_V_phi_reg_983;
        nInputs_1_V_02_rewind_reg_914 <= ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6;
        nInputs_1_V_rewind_reg_828 <= nInputs_1_V_phi_reg_971;
        nInputs_2_V_01_rewind_reg_899 <= ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6;
        nInputs_2_V_1_rewind_reg_814 <= nInputs_2_V_1_phi_reg_959;
        nInputs_2_V_63_rewind_reg_929 <= ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6;
        p_rewind_reg_856 <= p_phi_reg_995;
        p_what2_5_rewind_reg_884 <= ap_phi_mux_p_what2_s_phi_fu_1121_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V8_phi_reg_1007_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_3745 <= i_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_fu_1225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln643_reg_3764 <= icmp_ln643_fu_1249_p2;
        noStubsLeft_reg_3758 <= noStubsLeft_fu_1231_p2;
        trunc_ln57_reg_3785 <= trunc_ln57_fu_1270_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_reg_3754_pp0_iter2_reg == 1'd0))) begin
        or_ln631_reg_3803 <= or_ln631_fu_1467_p2;
        stub_data_V_3_reg_3797 <= stub_data_V_3_fu_1459_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln615_reg_3754_pp0_iter2_reg == 1'd0) & (noStubsLeft_reg_3758_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter2_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        stub_data_V_0154_fu_294 <= stub_data_V_3_fu_1459_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter3_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter3_reg == 1'd0))) begin
        tmp_31_reg_3829 <= phiCorr_V_2_fu_1606_p3[32'd14];
        trunc_ln214_reg_3834 <= trunc_ln214_fu_1622_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln301_reg_3790 <= trunc_ln301_fu_1434_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V8_rewind_phi_fu_874_p6 = bx_V8_phi_reg_1007;
    end else begin
        ap_phi_mux_bx_V8_rewind_phi_fu_874_p6 = bx_V8_rewind_reg_870;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((icmp_ln609_reg_3750 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_802_p6 = 1'd1;
        end else if ((icmp_ln609_reg_3750 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_802_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_802_p6 = do_init_reg_798;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_802_p6 = do_init_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_846_p6 = nInputs_0_V_phi_reg_983;
    end else begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_846_p6 = nInputs_0_V_rewind_reg_842;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_1_V_02_rewind_phi_fu_918_p6 = ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6;
    end else begin
        ap_phi_mux_nInputs_1_V_02_rewind_phi_fu_918_p6 = nInputs_1_V_02_rewind_reg_914;
    end
end

always @ (*) begin
    if ((((icmp_ln615_fu_1225_p2 == 1'd0) & (noStubsLeft_fu_1231_p2 == 1'd1)) | ((noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0)))) begin
        ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6 = nInputs_2_V_17_fu_1376_p3;
    end else if ((icmp_ln615_fu_1225_p2 == 1'd1)) begin
        ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6 = ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055;
    end else begin
        ap_phi_mux_nInputs_1_V_3_phi_fu_1093_p6 = ap_phi_reg_pp0_iter1_nInputs_1_V_3_reg_1089;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_832_p6 = nInputs_1_V_phi_reg_971;
    end else begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_832_p6 = nInputs_1_V_rewind_reg_828;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_2_V_01_rewind_phi_fu_903_p6 = ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6;
    end else begin
        ap_phi_mux_nInputs_2_V_01_rewind_phi_fu_903_p6 = nInputs_2_V_01_rewind_reg_899;
    end
end

always @ (*) begin
    if ((((icmp_ln615_fu_1225_p2 == 1'd0) & (noStubsLeft_fu_1231_p2 == 1'd1)) | ((noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0)))) begin
        ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6 = nInputs_2_V_18_fu_1386_p3;
    end else if ((icmp_ln615_fu_1225_p2 == 1'd1)) begin
        ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6 = ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045;
    end else begin
        ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6 = ap_phi_reg_pp0_iter1_nInputs_2_V_14_reg_1103;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_2_V_1_rewind_phi_fu_818_p6 = nInputs_2_V_1_phi_reg_959;
    end else begin
        ap_phi_mux_nInputs_2_V_1_rewind_phi_fu_818_p6 = nInputs_2_V_1_rewind_reg_814;
    end
end

always @ (*) begin
    if ((((icmp_ln615_fu_1225_p2 == 1'd0) & (noStubsLeft_fu_1231_p2 == 1'd1)) | ((noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0)))) begin
        ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6 = nInputs_2_V_16_fu_1366_p3;
    end else if ((icmp_ln615_fu_1225_p2 == 1'd1)) begin
        ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6 = ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065;
    end else begin
        ap_phi_mux_nInputs_2_V_3_phi_fu_1079_p6 = ap_phi_reg_pp0_iter1_nInputs_2_V_3_reg_1075;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_nInputs_2_V_63_rewind_phi_fu_933_p6 = ap_phi_mux_nInputs_2_V_14_phi_fu_1107_p6;
    end else begin
        ap_phi_mux_nInputs_2_V_63_rewind_phi_fu_933_p6 = nInputs_2_V_63_rewind_reg_929;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln609_reg_3750_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_06_phi_fu_1025_p6 = 7'd0;
        end else if ((icmp_ln609_reg_3750_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_06_phi_fu_1025_p6 = p_068_2_i_reg_1131;
        end else begin
            ap_phi_mux_p_06_phi_fu_1025_p6 = p_06_reg_1021;
        end
    end else begin
        ap_phi_mux_p_06_phi_fu_1025_p6 = p_06_reg_1021;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_860_p6 = p_phi_reg_995;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_860_p6 = p_rewind_reg_856;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln609_reg_3750 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_888_p6 = ap_phi_mux_p_what2_s_phi_fu_1121_p6;
    end else begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_888_p6 = p_what2_5_rewind_reg_884;
    end
end

always @ (*) begin
    if ((((icmp_ln615_fu_1225_p2 == 1'd0) & (noStubsLeft_fu_1231_p2 == 1'd1)) | ((noStubsLeft_fu_1231_p2 == 1'd0) & (icmp_ln615_fu_1225_p2 == 1'd0)))) begin
        ap_phi_mux_p_what2_s_phi_fu_1121_p6 = hasStubs_V_1_fu_1396_p3;
    end else if ((icmp_ln615_fu_1225_p2 == 1'd1)) begin
        ap_phi_mux_p_what2_s_phi_fu_1121_p6 = ap_phi_reg_pp0_iter1_p_what2_5_reg_1035;
    end else begin
        ap_phi_mux_p_what2_s_phi_fu_1121_p6 = ap_phi_reg_pp0_iter1_p_what2_s_reg_1117;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((icmp_ln609_reg_3750 == 1'd1)) begin
            ap_phi_mux_val_assign7_phi_fu_948_p6 = 8'd255;
        end else if ((icmp_ln609_reg_3750 == 1'd0)) begin
            ap_phi_mux_val_assign7_phi_fu_948_p6 = i_reg_3745;
        end else begin
            ap_phi_mux_val_assign7_phi_fu_948_p6 = val_assign7_reg_944;
        end
    end else begin
        ap_phi_mux_val_assign7_phi_fu_948_p6 = val_assign7_reg_944;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_fu_1219_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln609_reg_3750_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce0 = 1'b1;
    end else begin
        lut_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce1 = 1'b1;
    end else begin
        lut_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_ce0 = 1'b1;
    end else begin
        lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_fu_1869_p2 == 1'd1) & (or_ln720_fu_1817_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_1_fu_2012_p2 == 1'd1) & (or_ln720_1_fu_1960_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_2_fu_2155_p2 == 1'd1) & (or_ln720_2_fu_2103_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_3_fu_2298_p2 == 1'd1) & (or_ln720_3_fu_2246_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_4_fu_2441_p2 == 1'd1) & (or_ln720_4_fu_2389_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_5_fu_2584_p2 == 1'd1) & (or_ln720_5_fu_2532_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_6_fu_2727_p2 == 1'd1) & (or_ln720_6_fu_2675_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (icmp_ln77_7_fu_2870_p2 == 1'd1) & (or_ln720_7_fu_2818_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_2026_p2 = (tmp_4_fu_1990_p10 + shl_ln1352_1_fu_2018_p3);

assign add_ln1353_2_fu_2169_p2 = (tmp_5_fu_2133_p10 + shl_ln1352_2_fu_2161_p3);

assign add_ln1353_3_fu_2312_p2 = (tmp_7_fu_2276_p10 + shl_ln1352_3_fu_2304_p3);

assign add_ln1353_4_fu_2455_p2 = (tmp_10_fu_2419_p10 + shl_ln1352_4_fu_2447_p3);

assign add_ln1353_5_fu_2598_p2 = (tmp_12_fu_2562_p10 + shl_ln1352_5_fu_2590_p3);

assign add_ln1353_6_fu_2741_p2 = (tmp_14_fu_2705_p10 + shl_ln1352_6_fu_2733_p3);

assign add_ln1353_7_fu_2884_p2 = (tmp_16_fu_2848_p10 + shl_ln1352_7_fu_2876_p3);

assign add_ln1353_fu_1883_p2 = (tmp_1_fu_1847_p10 + shl_ln_fu_1875_p3);

assign addrCountME_0_0_V_2_fu_1902_p2 = (tmp_1_fu_1847_p10 + 7'd1);

assign addrCountME_1_0_V_2_fu_2045_p2 = (tmp_4_fu_1990_p10 + 7'd1);

assign addrCountME_2_0_V_2_fu_2188_p2 = (tmp_5_fu_2133_p10 + 7'd1);

assign addrCountME_3_0_V_2_fu_2331_p2 = (tmp_7_fu_2276_p10 + 7'd1);

assign addrCountME_4_0_V_2_fu_2474_p2 = (tmp_10_fu_2419_p10 + 7'd1);

assign addrCountME_5_0_V_2_fu_2617_p2 = (tmp_12_fu_2562_p10 + 7'd1);

assign addrCountME_6_0_V_2_fu_2760_p2 = (tmp_14_fu_2705_p10 + 7'd1);

assign addrCountME_7_0_V_2_fu_2903_p2 = (tmp_16_fu_2848_p10 + 7'd1);

assign and_ln1503_1_fu_1524_p3 = {{tmp_20_fu_1514_p4}, {4'd0}};

assign and_ln631_fu_1412_p2 = (xor_ln631_fu_1406_p2 & resetNext_fu_1286_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_361 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_542 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_552 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_559 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_566 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_573 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_580 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_587 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_594 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_fu_1817_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_601 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_608 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_614 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_620 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_626 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_632 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_638 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_644 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_1_fu_1960_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_650 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_656 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_661 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_666 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_671 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_676 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_681 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_686 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_2_fu_2103_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_692 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_698 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_703 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_708 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_713 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_718 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_723 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_728 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_3_fu_2246_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_734 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_740 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_745 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_750 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_755 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_760 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_765 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_770 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_4_fu_2389_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_776 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_782 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_787 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_792 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_797 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_802 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_807 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_812 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_5_fu_2532_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_818 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_824 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_829 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_834 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_839 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_844 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_849 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_854 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_6_fu_2675_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_860 = ((select_ln631_fu_1783_p3 == 3'd0) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_866 = ((select_ln631_fu_1783_p3 == 3'd1) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_871 = ((select_ln631_fu_1783_p3 == 3'd2) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_876 = ((select_ln631_fu_1783_p3 == 3'd3) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_881 = ((select_ln631_fu_1783_p3 == 3'd4) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_886 = ((select_ln631_fu_1783_p3 == 3'd5) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_891 = ((select_ln631_fu_1783_p3 == 3'd6) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_896 = ((select_ln631_fu_1783_p3 == 3'd7) & (noStubsLeft_reg_3758_pp0_iter4_reg == 1'd0) & (icmp_ln615_reg_3754_pp0_iter4_reg == 1'd0) & (or_ln720_7_fu_2818_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1007 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_983 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_1_V_02_reg_1055 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_971 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_01_reg_1065 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_1_phi_reg_959 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_63_reg_1045 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter0_p_what2_5_reg_1035 = 'bx;

assign ap_phi_reg_pp0_iter1_nInputs_1_V_3_reg_1089 = 'bx;

assign ap_phi_reg_pp0_iter1_nInputs_2_V_14_reg_1103 = 'bx;

assign ap_phi_reg_pp0_iter1_nInputs_2_V_3_reg_1075 = 'bx;

assign ap_phi_reg_pp0_iter1_p_068_2_i_reg_1131 = 'bx;

assign ap_phi_reg_pp0_iter1_p_what2_s_reg_1117 = 'bx;

assign bend_V_fu_1481_p1 = stub_data_V_3_fu_1459_p3[2:0];

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign finebinindex_V_fu_1558_p3 = {{tmp_i_fu_1548_p4}, {indexr_V_fu_1538_p4}};

assign hasStubs_V_1_fu_1396_p3 = ((noStubsLeft_fu_1231_p2[0:0] === 1'b1) ? 3'd0 : p_Result_s_fu_1298_p4);

assign i_fu_1209_p2 = (8'd1 + ap_phi_mux_val_assign7_phi_fu_948_p6);

assign icmp_ln232_fu_1721_p2 = ((minus_V_fu_1711_p4 > iphivm_V_fu_1669_p4) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_1735_p2 = ((plus_V_fu_1695_p4 < iphivm_V_fu_1669_p4) ? 1'b1 : 1'b0);

assign icmp_ln609_fu_1219_p2 = ((trunc_ln609_fu_1215_p1 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln615_fu_1225_p2 = ((val_assign7_reg_944 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_1249_p2 = ((mem_index_fu_1241_p3 < 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln701_1_fu_1328_p2 = ((trunc_ln57_fu_1270_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln701_fu_1314_p2 = ((trunc_ln57_fu_1270_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln720_10_fu_2520_p2 = ((ivmMinus_fu_1727_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln720_11_fu_2526_p2 = ((ivmPlus_fu_1741_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln720_12_fu_2663_p2 = ((ivmMinus_fu_1727_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln720_13_fu_2669_p2 = ((ivmPlus_fu_1741_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln720_14_fu_2806_p2 = ((ivmMinus_fu_1727_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln720_15_fu_2812_p2 = ((ivmPlus_fu_1741_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln720_1_fu_1811_p2 = ((ivmPlus_fu_1741_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln720_2_fu_1948_p2 = ((ivmMinus_fu_1727_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln720_3_fu_1954_p2 = ((ivmPlus_fu_1741_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln720_4_fu_2091_p2 = ((ivmMinus_fu_1727_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln720_5_fu_2097_p2 = ((ivmPlus_fu_1741_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln720_6_fu_2234_p2 = ((ivmMinus_fu_1727_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln720_7_fu_2240_p2 = ((ivmPlus_fu_1741_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln720_8_fu_2377_p2 = ((ivmMinus_fu_1727_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln720_9_fu_2383_p2 = ((ivmPlus_fu_1741_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln720_fu_1805_p2 = ((ivmMinus_fu_1727_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_2012_p2 = ((tmp_4_fu_1990_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_2155_p2 = ((tmp_5_fu_2133_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_2298_p2 = ((tmp_7_fu_2276_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_2441_p2 = ((tmp_10_fu_2419_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_2584_p2 = ((tmp_12_fu_2562_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_2727_p2 = ((tmp_14_fu_2705_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_2870_p2 = ((tmp_16_fu_2848_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1869_p2 = ((tmp_1_fu_1847_p10 < 7'd15) ? 1'b1 : 1'b0);

assign icmp_ln841_1_fu_1178_p2 = ((nInputs_1_V_fu_1169_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_2_fu_1193_p2 = ((nInputs_2_V_1_fu_1184_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_1163_p2 = ((nInputs_0_V_fu_1154_p3 != 7'd0) ? 1'b1 : 1'b0);

assign indexr_V_fu_1538_p4 = {{ret_V_fu_1485_p2[6:3]}};

assign inputStubs_0_dataarray_data_V_address0 = zext_ln57_fu_1263_p1;

assign inputStubs_1_dataarray_data_V_address0 = zext_ln57_fu_1263_p1;

assign inputStubs_2_dataarray_data_V_address0 = zext_ln57_fu_1263_p1;

assign iphivm_V_fu_1669_p4 = {{phiCorr_V_fu_1653_p3[13:9]}};

assign ivmMinus_fu_1727_p3 = ((icmp_ln232_fu_1721_p2[0:0] === 1'b1) ? 5'd0 : minus_V_fu_1711_p4);

assign ivmPlus_fu_1741_p3 = ((icmp_ln234_fu_1735_p2[0:0] === 1'b1) ? 5'd31 : plus_V_fu_1695_p4);

assign lut_1_address0 = 64'd1024;

assign lut_1_address1 = zext_ln544_1_fu_1566_p1;

assign lut_address0 = zext_ln544_fu_1509_p1;


always @ (zext_ln640_fu_1237_p1) begin
    if (zext_ln640_fu_1237_p1[0] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd0;
    end else if (zext_ln640_fu_1237_p1[1] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd1;
    end else if (zext_ln640_fu_1237_p1[2] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd2;
    end else if (zext_ln640_fu_1237_p1[3] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd3;
    end else if (zext_ln640_fu_1237_p1[4] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd4;
    end else if (zext_ln640_fu_1237_p1[5] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd5;
    end else if (zext_ln640_fu_1237_p1[6] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd6;
    end else if (zext_ln640_fu_1237_p1[7] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd7;
    end else if (zext_ln640_fu_1237_p1[8] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd8;
    end else if (zext_ln640_fu_1237_p1[9] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd9;
    end else if (zext_ln640_fu_1237_p1[10] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd10;
    end else if (zext_ln640_fu_1237_p1[11] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd11;
    end else if (zext_ln640_fu_1237_p1[12] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd12;
    end else if (zext_ln640_fu_1237_p1[13] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd13;
    end else if (zext_ln640_fu_1237_p1[14] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd14;
    end else if (zext_ln640_fu_1237_p1[15] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd15;
    end else if (zext_ln640_fu_1237_p1[16] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd16;
    end else if (zext_ln640_fu_1237_p1[17] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd17;
    end else if (zext_ln640_fu_1237_p1[18] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd18;
    end else if (zext_ln640_fu_1237_p1[19] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd19;
    end else if (zext_ln640_fu_1237_p1[20] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd20;
    end else if (zext_ln640_fu_1237_p1[21] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd21;
    end else if (zext_ln640_fu_1237_p1[22] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd22;
    end else if (zext_ln640_fu_1237_p1[23] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd23;
    end else if (zext_ln640_fu_1237_p1[24] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd24;
    end else if (zext_ln640_fu_1237_p1[25] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd25;
    end else if (zext_ln640_fu_1237_p1[26] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd26;
    end else if (zext_ln640_fu_1237_p1[27] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd27;
    end else if (zext_ln640_fu_1237_p1[28] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd28;
    end else if (zext_ln640_fu_1237_p1[29] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd29;
    end else if (zext_ln640_fu_1237_p1[30] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd30;
    end else if (zext_ln640_fu_1237_p1[31] == 1'b1) begin
        mem_index_fu_1241_p3 = 32'd31;
    end else begin
        mem_index_fu_1241_p3 = 32'd32;
    end
end

assign memoriesAS_0_dataarray_data_V_address0 = zext_ln321_fu_1633_p1;

assign memoriesAS_0_dataarray_data_V_d0 = stub_data_V_3_reg_3797_pp0_iter4_reg;

assign memoriesME_0_dataarray_data_V_address0 = zext_ln321_1_fu_1897_p1;

assign memoriesME_0_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_1_dataarray_data_V_address0 = zext_ln321_2_fu_2040_p1;

assign memoriesME_1_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_2_dataarray_data_V_address0 = zext_ln321_3_fu_2183_p1;

assign memoriesME_2_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_3_dataarray_data_V_address0 = zext_ln321_4_fu_2326_p1;

assign memoriesME_3_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_4_dataarray_data_V_address0 = zext_ln321_5_fu_2469_p1;

assign memoriesME_4_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_5_dataarray_data_V_address0 = zext_ln321_6_fu_2612_p1;

assign memoriesME_5_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_6_dataarray_data_V_address0 = zext_ln321_7_fu_2755_p1;

assign memoriesME_6_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign memoriesME_7_dataarray_data_V_address0 = zext_ln321_8_fu_2898_p1;

assign memoriesME_7_dataarray_data_V_d0 = stubME_data_V_2_fu_1790_p3;

assign minus_V_fu_1711_p4 = {{tmp_V_7_fu_1705_p2[6:2]}};

assign nInputs_0_V_fu_1154_p3 = ((trunc_ln209_fu_1149_p1[0:0] === 1'b1) ? inputStubs_0_nentries_1_V : inputStubs_0_nentries_0_V);

assign nInputs_1_V_fu_1169_p3 = ((trunc_ln209_fu_1149_p1[0:0] === 1'b1) ? inputStubs_1_nentries_1_V : inputStubs_1_nentries_0_V);

assign nInputs_2_V_11_fu_1334_p3 = ((icmp_ln701_1_fu_1328_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 : nInputs_2_V_fu_1320_p3);

assign nInputs_2_V_12_fu_1342_p3 = ((icmp_ln701_fu_1314_p2[0:0] === 1'b1) ? nInputs_2_V_19_fu_1308_p2 : ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055);

assign nInputs_2_V_13_fu_1350_p3 = ((icmp_ln701_1_fu_1328_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055 : nInputs_2_V_12_fu_1342_p3);

assign nInputs_2_V_15_fu_1358_p3 = ((icmp_ln701_1_fu_1328_p2[0:0] === 1'b1) ? nInputs_2_V_19_fu_1308_p2 : ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045);

assign nInputs_2_V_16_fu_1366_p3 = ((noStubsLeft_fu_1231_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 : nInputs_2_V_11_fu_1334_p3);

assign nInputs_2_V_17_fu_1376_p3 = ((noStubsLeft_fu_1231_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_1_V_02_reg_1055 : nInputs_2_V_13_fu_1350_p3);

assign nInputs_2_V_18_fu_1386_p3 = ((noStubsLeft_fu_1231_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_2_V_63_reg_1045 : nInputs_2_V_15_fu_1358_p3);

assign nInputs_2_V_19_fu_1308_p2 = ($signed(7'd127) + $signed(tmp_fu_1274_p5));

assign nInputs_2_V_1_fu_1184_p3 = ((trunc_ln209_fu_1149_p1[0:0] === 1'b1) ? inputStubs_2_nentries_1_V : inputStubs_2_nentries_0_V);

assign nInputs_2_V_fu_1320_p3 = ((icmp_ln701_fu_1314_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_nInputs_2_V_01_reg_1065 : nInputs_2_V_19_fu_1308_p2);

assign noStubsLeft_fu_1231_p2 = ((ap_phi_reg_pp0_iter1_p_what2_5_reg_1035 == 3'd0) ? 1'b1 : 1'b0);

assign or_ln631_fu_1467_p2 = (noStubsLeft_reg_3758_pp0_iter2_reg | icmp_ln643_reg_3764_pp0_iter2_reg);

assign or_ln720_1_fu_1960_p2 = (icmp_ln720_3_fu_1954_p2 | icmp_ln720_2_fu_1948_p2);

assign or_ln720_2_fu_2103_p2 = (icmp_ln720_5_fu_2097_p2 | icmp_ln720_4_fu_2091_p2);

assign or_ln720_3_fu_2246_p2 = (icmp_ln720_7_fu_2240_p2 | icmp_ln720_6_fu_2234_p2);

assign or_ln720_4_fu_2389_p2 = (icmp_ln720_9_fu_2383_p2 | icmp_ln720_8_fu_2377_p2);

assign or_ln720_5_fu_2532_p2 = (icmp_ln720_11_fu_2526_p2 | icmp_ln720_10_fu_2520_p2);

assign or_ln720_6_fu_2675_p2 = (icmp_ln720_13_fu_2669_p2 | icmp_ln720_12_fu_2663_p2);

assign or_ln720_7_fu_2818_p2 = (icmp_ln720_15_fu_2812_p2 | icmp_ln720_14_fu_2806_p2);

assign or_ln720_fu_1817_p2 = (icmp_ln720_fu_1805_p2 | icmp_ln720_1_fu_1811_p2);

assign p_Repl2_s_fu_1292_p2 = (resetNext_fu_1286_p2 ^ 1'd1);

assign p_Result_12_2_fu_1199_p4 = {{{icmp_ln841_2_fu_1193_p2}, {icmp_ln841_1_fu_1178_p2}}, {icmp_ln841_fu_1163_p2}};

assign p_Result_1_fu_1642_p5 = {{{{trunc_ln301_reg_3790_pp0_iter4_reg}, {3'd0}}, {3'd0}}, {trunc_ln301_1_fu_1638_p1}};

assign p_Result_2_fu_1753_p5 = {{{{trunc_ln301_reg_3790_pp0_iter4_reg}, {bend_V_reg_3814_pp0_iter4_reg}}, {p_Result_i6_i_fu_1659_p4}}, {trunc_ln301_2_fu_1749_p1}};

assign p_Result_i6_i_fu_1659_p4 = {{phiCorr_V_fu_1653_p3[8:6]}};

always @ (*) begin
    p_Result_s_fu_1298_p4 = ap_phi_reg_pp0_iter1_p_what2_5_reg_1035;
    p_Result_s_fu_1298_p4[mem_index_fu_1241_p3] = |(p_Repl2_s_fu_1292_p2);
end

assign phiCorr_V_2_fu_1606_p3 = ((tmp_19_fu_1598_p3[0:0] === 1'b1) ? 15'd0 : trunc_ln1354_fu_1594_p1);

assign phiCorr_V_fu_1653_p3 = ((tmp_31_reg_3829[0:0] === 1'b1) ? 14'd16383 : trunc_ln214_reg_3834);

assign phi_V_fu_1571_p4 = {{stub_data_V_3_reg_3797[16:3]}};

assign plus_V_fu_1695_p4 = {{tmp_V_6_fu_1689_p2[6:2]}};

assign rBin_V_fu_1491_p4 = {{ret_V_fu_1485_p2[6:4]}};

assign r_V_fu_1471_p4 = {{stub_data_V_3_fu_1459_p3[35:29]}};

assign read_addr_V_1_fu_1424_p3 = ((and_ln631_fu_1412_p2[0:0] === 1'b1) ? 7'd0 : read_addr_V_fu_1418_p2);

assign read_addr_V_fu_1418_p2 = (7'd1 + ap_phi_mux_p_06_phi_fu_1025_p6);

assign resetNext_fu_1286_p2 = ((tmp_fu_1274_p5 == 7'd1) ? 1'b1 : 1'b0);

assign ret_V_2_fu_1588_p2 = ($signed(zext_ln215_fu_1580_p1) - $signed(sext_ln215_fu_1584_p1));

assign ret_V_fu_1485_p2 = (r_V_fu_1471_p4 ^ 7'd64);

assign select_ln631_fu_1783_p3 = ((or_ln631_reg_3803_pp0_iter4_reg[0:0] === 1'b1) ? tmp_21_fu_1763_p4 : tmp_22_fu_1773_p4);

assign sext_ln215_fu_1584_p1 = $signed(lut_q0);

assign shl_ln1352_1_fu_2018_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_2_fu_2161_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_3_fu_2304_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_4_fu_2447_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_5_fu_2590_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_6_fu_2733_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln1352_7_fu_2876_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign shl_ln_fu_1875_p3 = {{select_ln631_fu_1783_p3}, {4'd0}};

assign stubME_data_V_2_fu_1790_p3 = ((or_ln631_reg_3803_pp0_iter4_reg[0:0] === 1'b1) ? p_Result_2_fu_1753_p5 : p_Result_1_fu_1642_p5);

assign stub_data_V_1_fu_1452_p3 = ((icmp_ln643_reg_3764_pp0_iter2_reg[0:0] === 1'b1) ? stub_data_V_fu_1441_p5 : stub_data_V_0154_fu_294);

assign stub_data_V_3_fu_1459_p3 = ((noStubsLeft_reg_3758_pp0_iter2_reg[0:0] === 1'b1) ? stub_data_V_0154_fu_294 : stub_data_V_1_fu_1452_p3);

assign tmp_17_fu_1255_p3 = {{p_phi_reg_995}, {ap_phi_mux_p_06_phi_fu_1025_p6}};

assign tmp_18_fu_1626_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {trunc_ln301_reg_3790_pp0_iter4_reg}};

assign tmp_19_fu_1598_p3 = ret_V_2_fu_1588_p2[32'd15];

assign tmp_20_fu_1514_p4 = {{stub_data_V_3_fu_1459_p3[28:22]}};

assign tmp_21_fu_1763_p4 = {{lut_1_q1[5:3]}};

assign tmp_22_fu_1773_p4 = {{lut_1_q0[5:3]}};

assign tmp_23_fu_1889_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_fu_1883_p2}};

assign tmp_24_fu_2032_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_1_fu_2026_p2}};

assign tmp_25_fu_2175_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_2_fu_2169_p2}};

assign tmp_26_fu_2318_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_3_fu_2312_p2}};

assign tmp_27_fu_2461_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_4_fu_2455_p2}};

assign tmp_28_fu_2604_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_5_fu_2598_p2}};

assign tmp_29_fu_2747_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_6_fu_2741_p2}};

assign tmp_30_fu_2890_p3 = {{bx_V8_phi_reg_1007_pp0_iter4_reg}, {add_ln1353_7_fu_2884_p2}};

assign tmp_V_6_fu_1689_p2 = (7'd1 + tmp_V_fu_1679_p4);

assign tmp_V_7_fu_1705_p2 = ($signed(7'd127) + $signed(tmp_V_fu_1679_p4));

assign tmp_V_fu_1679_p4 = {{phiCorr_V_fu_1653_p3[13:7]}};

assign tmp_i_fu_1548_p4 = {{xor_ln1503_fu_1532_p2[10:4]}};

assign tmp_i_i_fu_1501_p3 = {{bend_V_fu_1481_p1}, {rBin_V_fu_1491_p4}};

assign trunc_ln1354_fu_1594_p1 = ret_V_2_fu_1588_p2[14:0];

assign trunc_ln209_fu_1149_p1 = bx_V[0:0];

assign trunc_ln214_fu_1622_p1 = phiCorr_V_2_fu_1606_p3[13:0];

assign trunc_ln301_1_fu_1638_p1 = lut_1_q0[2:0];

assign trunc_ln301_2_fu_1749_p1 = lut_1_q1[2:0];

assign trunc_ln301_fu_1434_p1 = val_assign7_reg_944[6:0];

assign trunc_ln57_fu_1270_p1 = mem_index_fu_1241_p3[1:0];

assign trunc_ln609_fu_1215_p1 = i_fu_1209_p2[6:0];

assign xor_ln1503_fu_1532_p2 = (11'd1024 ^ and_ln1503_1_fu_1524_p3);

assign xor_ln631_fu_1406_p2 = (noStubsLeft_fu_1231_p2 ^ 1'd1);

assign zext_ln215_fu_1580_p1 = phi_V_fu_1571_p4;

assign zext_ln321_1_fu_1897_p1 = tmp_23_fu_1889_p3;

assign zext_ln321_2_fu_2040_p1 = tmp_24_fu_2032_p3;

assign zext_ln321_3_fu_2183_p1 = tmp_25_fu_2175_p3;

assign zext_ln321_4_fu_2326_p1 = tmp_26_fu_2318_p3;

assign zext_ln321_5_fu_2469_p1 = tmp_27_fu_2461_p3;

assign zext_ln321_6_fu_2612_p1 = tmp_28_fu_2604_p3;

assign zext_ln321_7_fu_2755_p1 = tmp_29_fu_2747_p3;

assign zext_ln321_8_fu_2898_p1 = tmp_30_fu_2890_p3;

assign zext_ln321_fu_1633_p1 = tmp_18_fu_1626_p3;

assign zext_ln544_1_fu_1566_p1 = finebinindex_V_fu_1558_p3;

assign zext_ln544_fu_1509_p1 = tmp_i_i_fu_1501_p3;

assign zext_ln57_fu_1263_p1 = tmp_17_fu_1255_p3;

assign zext_ln640_fu_1237_p1 = ap_phi_reg_pp0_iter1_p_what2_5_reg_1035;

endmodule //VMRouterTop_L3PHIB
