

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               1d1fd91f79a04be419695e7e30b34791  /home/pli11/Desktop/re_test/megakv/insert/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/insert/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi : hostFun 0x0x4030de, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "$str" from 0x100 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (20 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' : regs=32, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' : regs=35, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' : regs=34, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' : regs=33, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402fa2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402ea8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi : hostFun 0x0x402d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi : hostFun 0x0x402c2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi : hostFun 0x0x402ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd3dda708..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd3dda700..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd3dda6f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402d8c (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: reconvergence points for _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10d8 (run.1.sm_70.ptx:831) @%p2 bra BB2_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (run.1.sm_70.ptx:1275) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1118 (run.1.sm_70.ptx:840) bra.uni BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (run.1.sm_70.ptx:870) cvt.s64.s32%rd5, %r130;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1140 (run.1.sm_70.ptx:847) @%p30 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1198 (run.1.sm_70.ptx:867) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11d8 (run.1.sm_70.ptx:877) @%p3 bra BB2_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11e0 (run.1.sm_70.ptx:878) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1228 (run.1.sm_70.ptx:906) ld.u32 %r12, [%rd6+4];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1220 (run.1.sm_70.ptx:903) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1298 (run.1.sm_70.ptx:920) @%p6 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x12a0 (run.1.sm_70.ptx:921) bra.uni BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (run.1.sm_70.ptx:1008) neg.s32 %r59, %r13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1338 (run.1.sm_70.ptx:944) @%p10 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (run.1.sm_70.ptx:974) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1378 (run.1.sm_70.ptx:953) @%p11 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (run.1.sm_70.ptx:974) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x13d0 (run.1.sm_70.ptx:975) @%p10 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1400 (run.1.sm_70.ptx:982) @%p13 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1410 (run.1.sm_70.ptx:985) @%p14 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1468 (run.1.sm_70.ptx:1005) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x14a8 (run.1.sm_70.ptx:1015) @%p7 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1518 (run.1.sm_70.ptx:1038) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1598 (run.1.sm_70.ptx:1056) @%p17 bra BB2_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1608 (run.1.sm_70.ptx:1074) @%p20 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (run.1.sm_70.ptx:1099) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1610 (run.1.sm_70.ptx:1075) bra.uni BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (run.1.sm_70.ptx:1091) neg.s32 %r100, %r30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1630 (run.1.sm_70.ptx:1081) @%p21 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (run.1.sm_70.ptx:1099) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1660 (run.1.sm_70.ptx:1088) bra.uni BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (run.1.sm_70.ptx:1099) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x16a0 (run.1.sm_70.ptx:1100) @%p20 bra BB2_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (run.1.sm_70.ptx:1147) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x16a8 (run.1.sm_70.ptx:1101) bra.uni BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (run.1.sm_70.ptx:1126) setp.ne.s32%p23, %r1, %r148;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x16b8 (run.1.sm_70.ptx:1105) @%p24 bra BB2_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (run.1.sm_70.ptx:1147) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1700 (run.1.sm_70.ptx:1123) bra.uni BB2_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (run.1.sm_70.ptx:1147) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1710 (run.1.sm_70.ptx:1127) @%p23 bra BB2_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (run.1.sm_70.ptx:1147) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1788 (run.1.sm_70.ptx:1153) @%p20 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17a0 (run.1.sm_70.ptx:1157) @%p25 bra BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x17a8 (run.1.sm_70.ptx:1158) bra.uni BB2_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (run.1.sm_70.ptx:1246) setp.ne.s32%p26, %r1, %r148;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x17b8 (run.1.sm_70.ptx:1162) @%p27 bra BB2_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x17c0 (run.1.sm_70.ptx:1163) bra.uni BB2_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (run.1.sm_70.ptx:843) setp.ne.s32%p28, %r1, %r148;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x17d8 (run.1.sm_70.ptx:1168) @%p31 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x17e8 (run.1.sm_70.ptx:1171) @%p32 bra BB2_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1838 (run.1.sm_70.ptx:1192) xor.b32 %r114, %r36, %r12;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x18b8 (run.1.sm_70.ptx:1208) @%p35 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x18f8 (run.1.sm_70.ptx:1218) @%p36 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1978 (run.1.sm_70.ptx:1243) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1988 (run.1.sm_70.ptx:1247) @%p26 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (run.1.sm_70.ptx:1269) cvt.u32.u64%r128, %rd5;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x19f8 (run.1.sm_70.ptx:1272) @%p37 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (run.1.sm_70.ptx:1275) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'.
GPGPU-Sim PTX: pushing kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 540508
gpu_sim_insn = 33349632
gpu_ipc =      61.7005
gpu_tot_sim_cycle = 540508
gpu_tot_sim_insn = 33349632
gpu_tot_ipc =      61.7005
gpu_tot_issued_cta = 8
gpu_occupancy = 49.9200% 
gpu_tot_occupancy = 49.9200% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7288
partiton_level_parallism_total  =       4.7288
partiton_level_parallism_util =       5.2222
partiton_level_parallism_util_total  =       5.2222
L2_BW  =     171.2952 GB/Sec
L2_BW_total  =     171.2952 GB/Sec
gpu_total_sim_rate=50074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 42371, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 41901, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 42055, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 41778, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 41801, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 42014, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 42247, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 42149, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 336316
	L1D_total_cache_miss_rate = 0.7886
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 61050
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42315
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 5465, 
gpgpu_n_tot_thrd_icount = 44769280
gpgpu_n_tot_w_icount = 1399040
gpgpu_n_stall_shd_mem = 2457600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196646
gpgpu_n_mem_write_global = 2359296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2162688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5982167	W0_Idle:4232761	W0_Scoreboard:5511936	W1:0	W2:0	W3:0	W4:327680	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1071360
single_issue_nums: WS0:349760	WS1:349760	WS2:349760	WS3:349760	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1573168 {8:196646,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23068672 {8:2228224,40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7865840 {40:196646,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18874368 {8:2359296,}
maxmflatency = 1629 
max_icnt2mem_latency = 134 
maxmrqlatency = 273 
max_icnt2sh_latency = 863 
averagemflatency = 746 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 70 
mrq_lat_table:89847 	39907 	1499 	2304 	6752 	6581 	2395 	276 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310776 	70621 	1969551 	204994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2075254 	148298 	4588 	327300 	257 	237 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	618797 	401503 	347444 	292645 	215672 	194388 	252044 	197761 	35688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	142 	863 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         9        10         7         7         8         8        12        12         3         3         2         3 
dram[1]:         8         8         8         8        13        16         6         8         6         4         7        12         3         3         3         3 
dram[2]:         8         8        11        12        10        16         8         8        12         8         8        16         2         2         2         3 
dram[3]:         8         8         8        12        12         8         8         6         4         8         8        12         3         3         3         3 
dram[4]:         8         8         8         8        14        14         4         8         8         8         8        16         3         3         3         3 
dram[5]:         8         8         7         8         9        16         7         5         8         8        12        14         4         2         3         3 
dram[6]:         6         8         6         8        12        12         8         8         8         4        12        10         3         3         3         3 
dram[7]:         5         8         8         5        16        16         8         8         4         8        11        12         3         2         3         3 
dram[8]:         5         8         8         8        12        16         6         8         8         8        16         8         3         3         2         3 
dram[9]:         8         8         8         8        16         8         8         8         5         8        16        16         3         3         3         3 
dram[10]:         8         8         8         8        11         8         8         8         8         7        12         9         3         2         4         2 
dram[11]:         4         7         8        12        10        14         8         8         4         8        16        15         3         3         3         3 
dram[12]:         7         8         8         8        16        12         8         8        12         8        10        16         2         3         3         3 
dram[13]:         7         8         8         8        13         8         7         8         8         8         7        16         3         3         3         3 
dram[14]:         8         8         8         8        12        16         8         8         8         8        12        16         3         3         3         3 
dram[15]:         7         8         8         4        16        10         4         8         8         8        12        13         2         3         3         3 
dram[16]:         8         8         8         8         8        16         8         8         8         8        16         9         3         3         3         3 
dram[17]:         8         8         8         8        16        10         8         8         8         8        16         9         3         3         3         3 
dram[18]:         8         8         8        16        16        10         8         8         4        12        16        10         3         2         3         3 
dram[19]:         8         8         4        16         7        16         7         8         4         8        12        10         3         3         3         3 
dram[20]:         8         8        16        10        16        12         8         8         7         8        12         9         3         3         3         3 
dram[21]:         8         8        12        16        12         8         8         8         7         6        12        16         3         3         3         3 
dram[22]:         8         8         8         4        16         8         8         8         8         8        12        16         3         5         3         2 
dram[23]:         8         8         8         8        16        16         8         6         8         8        16        16         3         3         3         3 
dram[24]:         8         8        12        16        16        16         8         8         8        12        16        12         3         3         3         3 
dram[25]:         6         8        16         8         6        12         5         8         8         8        12        16         3         3         3         3 
dram[26]:         5         8         8        16        10        10         5         8         8         8        14        16         3         3         3         3 
dram[27]:         8         8         8         8        12        16         8         8         8         8         6        16         3         3         3         4 
dram[28]:         8         8         8        16        11        15         8         8         8         8        16        16         2         3         3         3 
dram[29]:         6         8         8         9        16        11         8         8         8         8        15        13         3         3         3         3 
dram[30]:         8         8         8         8        16         8         8         8         8         8         9        16         3         3         3         3 
dram[31]:         8         8         8         9        16         9         8         8         8        10        16        10         3         3         3         2 
maximum service time to same row:
dram[0]:     16165     23894     31511     11180     15384     19364     15297     16803     19800     16931     16018     23242     16842     30921     17246     16550 
dram[1]:     24618     23976     17078     24533     15935     25756     19422     16928     11173     24435     16727     16063     10104     27025     23926     15975 
dram[2]:     18944     19174     11860     24108     17042     16433     17765     17064     23872     18641     18872     16347     11048     16933     17022     25219 
dram[3]:     19348     15511     18544     16225     16478     24238     18123     24238     18309     19308     17280     17064     17561     16771     25002     18790 
dram[4]:     16639     16488     15137     32670     17517     17113     24312     17161     18839     19036     25426     16442     17761     19168     19018     27144 
dram[5]:     16494     25435     15724     24322     17678     15456     24823     20168     18544     15590     11103     28822     14433     33323     16791     17410 
dram[6]:     17419     32181     23584     16245     25326     27028     18923     27392     19184     17921     18372     16727     24929     17388     16491     16754 
dram[7]:     16936     15567     24187     25972     16413     17072     17341     18453     17197     16631     19497     33225     25526     19492     18449     19757 
dram[8]:     25868     14317     17802     24122     18662     16074     25100     24377     11011     10803     13976     32968     17638     24169     17019     17847 
dram[9]:     17158     27943     19129     17622     10862     21660     18092     28345     17348     20131     19304     19193     12146     14621     24804     26389 
dram[10]:     15189     15723     10935     19236     17077     19273     16673     18297     15885     16912     18002     17118     11518     17345     17944     18351 
dram[11]:     24434     15758     32704     16798     16971     15125     43110     15238     19372     17128     15874     10774     23680     11137     24629     21801 
dram[12]:     25930     16334     23749     25083     18679     15865     17514     15756     10850     16941     15639     10980     16184     16684     16092     17197 
dram[13]:     23894     31989     16250     17534     19433     17158     24092     24448     19562     25141     26686     25972     17112     25646     17236     17087 
dram[14]:     16218     19232     17114     16118     11835     16181     25361     25304     25610     16919     12064     18983     17177     18038     36113     15831 
dram[15]:     10904     24558     22769     16660     24103     16455     15953     24255     15633     11626     19468     18896     16037     32402     16068     41045 
dram[16]:     16833     19141     17036     18692     21218     17370     16842     18915     15848     16124     23960     23604     18028     19417     16302     16909 
dram[17]:     16945     14065     17501      9940     15060     15610     17655     14997     16671     15837     27065     12211     26924     15774     26830     19509 
dram[18]:     24176     16852     34117     32950     17302     16683     16709     25606     18188     15921     16586     19741     19446     27211     24885     15717 
dram[19]:     16519     21791     24453     24617     19316     13758     18536     16700     19447     19221     19913     16931     24346     16345     16185     16341 
dram[20]:     18623     16696     19616     18121     16542     11876     26068     15587     32666     22281     19067     25583     10702     16445     16700     17645 
dram[21]:     18312     18937     15700     17146     16562     25004     18994     18823     16442     19362     11470     19426     16784     24156     16435     16727 
dram[22]:     16802     24815     16580     17928     19225     16799     17887     17091     16751     17459     23911     18147     16863     24099     15223     24318 
dram[23]:     17091     16316     23840     19585     19030     15410     10985     27268     17019     24065     26578     15777     27536     17380     33253     17023 
dram[24]:     23169     23130     23756     19089     17295     16579     24993     10819     22268     16807     16786     16939     17606     10747     11736     18941 
dram[25]:     16544     24947     16909     23933     25477     18564     18137     15881     15592     16774     16691     11589     19493     17105     18978     24668 
dram[26]:     20361     24810     32410     16050     15727     15496     24529     15776     17426     16208     16087     25579     24053     25217     20524     26951 
dram[27]:     15865     16044     16098     23419     16562     18828     18212     17595     11027     18981     38718     18658     40394     16875     17979     17411 
dram[28]:     16104     17229     11046     11558     11522     13748     23652     15795     23909     32845     16996     15407     15704     16165     17315     24280 
dram[29]:     19439     17047     16418     11368     23591     16594     18020     16811     17201     17211     18338     24099     10984     17934     24740     23646 
dram[30]:     24324     17325     15100     15871     24767     18812     16010     11446     17705     18443     24807     17193     27084     23769     16559     18598 
dram[31]:     15624     16447     16701     16047     18123     17402     23944     16102     15892     13750     19659     15763     19169     16583     18711     25174 
average row accesses per activate:
dram[0]:  1.131488  1.169291  1.207965  1.118902  1.205992  1.205992  1.156863  1.148551  1.143969  1.194915  1.223140  1.230126  1.101887  1.083700  1.090129  1.120332 
dram[1]:  1.214634  1.146939  1.162879  1.178571  1.170125  1.215962  1.206897  1.173516  1.141176  1.175115  1.221344  1.272300  1.095890  1.122172  1.108333  1.122881 
dram[2]:  1.146552  1.161049  1.149826  1.153846  1.211155  1.282609  1.180258  1.125874  1.167300  1.123711  1.199187  1.194656  1.085185  1.095238  1.087649  1.112033 
dram[3]:  1.184874  1.183267  1.227053  1.206751  1.221239  1.186770  1.158730  1.173333  1.176768  1.171429  1.202290  1.160839  1.100000  1.129032  1.127660  1.095238 
dram[4]:  1.158333  1.165957  1.235897  1.178218  1.284264  1.297980  1.175000  1.203791  1.120623  1.162602  1.213953  1.295918  1.100917  1.105932  1.095057  1.102767 
dram[5]:  1.117216  1.138790  1.144295  1.144404  1.160156  1.162338  1.193416  1.128713  1.116364  1.150943  1.195035  1.278846  1.143478  1.097561  1.116279  1.102564 
dram[6]:  1.215596  1.236052  1.129496  1.229787  1.175824  1.221154  1.122222  1.130435  1.194737  1.200000  1.209821  1.157088  1.134615  1.108434  1.136187  1.098901 
dram[7]:  1.160714  1.177852  1.144981  1.197248  1.192308  1.178988  1.161417  1.164502  1.199029  1.159363  1.214286  1.267544  1.094595  1.131356  1.107914  1.139344 
dram[8]:  1.146443  1.193050  1.137037  1.192140  1.192308  1.228000  1.135246  1.247368  1.157447  1.186508  1.274590  1.273543  1.122363  1.137339  1.118227  1.143541 
dram[9]:  1.167464  1.194093  1.113139  1.163880  1.201493  1.233051  1.155378  1.150198  1.100358  1.156934  1.162252  1.199313  1.104839  1.099585  1.214724  1.135922 
dram[10]:  1.157480  1.167300  1.190045  1.187279  1.242553  1.233333  1.181818  1.117021  1.146953  1.138889  1.260090  1.285000  1.106618  1.109170  1.113726  1.080769 
dram[11]:  1.101818  1.136519  1.229437  1.184615  1.181818  1.180064  1.231527  1.128931  1.145098  1.185328  1.197183  1.216867  1.114286  1.104000  1.132159  1.111628 
dram[12]:  1.149606  1.168350  1.155172  1.199153  1.197842  1.200000  1.122302  1.116147  1.197080  1.187739  1.181818  1.188406  1.100346  1.093851  1.134199  1.096000 
dram[13]:  1.147679  1.180095  1.116608  1.198347  1.210117  1.207965  1.110687  1.152985  1.137037  1.210046  1.163121  1.181159  1.088462  1.126087  1.141593  1.114407 
dram[14]:  1.184314  1.180451  1.161654  1.226891  1.197719  1.250000  1.223301  1.221239  1.235537  1.184615  1.212500  1.232067  1.104478  1.084291  1.136364  1.151376 
dram[15]:  1.152416  1.246154  1.174658  1.126482  1.223108  1.154882  1.130268  1.248780  1.165957  1.135231  1.195918  1.180077  1.094118  1.098712  1.163366  1.093117 
dram[16]:  1.167286  1.202479  1.127341  1.200000  1.215190  1.209622  1.174419  1.155642  1.151394  1.114865  1.215447  1.220217  1.139830  1.071875  1.110701  1.084615 
dram[17]:  1.156626  1.150502  1.161157  1.147887  1.269710  1.205480  1.148148  1.152000  1.179167  1.172932  1.187726  1.197880  1.103774  1.100457  1.097458  1.113971 
dram[18]:  1.170103  1.173745  1.187500  1.243655  1.177359  1.155115  1.156951  1.172794  1.142857  1.212766  1.279070  1.279412  1.207254  1.081712  1.121622  1.134529 
dram[19]:  1.152263  1.202073  1.169811  1.206897  1.218009  1.278008  1.222222  1.152985  1.176724  1.117647  1.206642  1.228464  1.120690  1.111475  1.076628  1.122047 
dram[20]:  1.163636  1.172000  1.230769  1.195219  1.206478  1.187291  1.209302  1.201613  1.136546  1.186916  1.195122  1.252000  1.087413  1.133971  1.121739  1.127119 
dram[21]:  1.170833  1.174107  1.256881  1.245902  1.200803  1.151079  1.194553  1.193548  1.131868  1.189189  1.235772  1.246862  1.145374  1.094421  1.115226  1.112782 
dram[22]:  1.177570  1.184100  1.171548  1.151751  1.189003  1.217899  1.219298  1.168831  1.168459  1.192982  1.252212  1.250000  1.094118  1.131915  1.098039  1.075397 
dram[23]:  1.138340  1.098540  1.161765  1.223938  1.180602  1.194539  1.167910  1.110727  1.183761  1.184332  1.178295  1.268000  1.095420  1.121212  1.141026  1.158730 
dram[24]:  1.201835  1.162264  1.212766  1.225564  1.248927  1.204225  1.156250  1.169872  1.163424  1.239316  1.274419  1.262712  1.082677  1.088968  1.128514  1.104693 
dram[25]:  1.139623  1.214612  1.206478  1.166023  1.210728  1.218045  1.166667  1.225806  1.151815  1.224299  1.207747  1.241758  1.118182  1.114894  1.129310  1.148325 
dram[26]:  1.126984  1.174089  1.152941  1.239316  1.208494  1.200704  1.119658  1.143333  1.186147  1.182879  1.258772  1.305556  1.131222  1.064935  1.059055  1.097015 
dram[27]:  1.123778  1.174797  1.197581  1.197581  1.211806  1.217391  1.140562  1.200000  1.122112  1.166667  1.207469  1.319048  1.134199  1.116279  1.191781  1.140351 
dram[28]:  1.179283  1.191304  1.119122  1.170279  1.209059  1.215278  1.164751  1.134796  1.170732  1.147651  1.197719  1.219269  1.100000  1.114407  1.138211  1.079545 
dram[29]:  1.112180  1.217778  1.194346  1.189922  1.221311  1.197411  1.140684  1.130872  1.157676  1.195122  1.202335  1.209126  1.094118  1.108871  1.073801  1.142857 
dram[30]:  1.171004  1.196507  1.133562  1.217949  1.246753  1.179402  1.197531  1.150502  1.159259  1.234146  1.194853  1.323529  1.086614  1.090580  1.109705  1.097473 
dram[31]:  1.175781  1.143333  1.184211  1.188406  1.215054  1.236607  1.150376  1.187970  1.183150  1.193050  1.203922  1.211268  1.111111  1.091633  1.087121  1.111588 
average row locality = 149562/128233 = 1.166330
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       159       151       137       118       119       124 
dram[1]:       127       144       146       159       146       136       125       135       148       135       160       140       149       121       125       126 
dram[2]:       133       151       169       154       152       164       142       158       164       160       150       169       134       138       127       127 
dram[3]:       142       147       134       149       146       161       143       129       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       151       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       166       142       127       131       115       116 
dram[6]:       135       151       151       147       166       138       145       123       114       128       142       160       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       135       129       148       139       156       117       129       142       124 
dram[8]:       133       161       152       139       153       166       140       118       137       153       162       152       122       129       106       114 
dram[9]:       126       141       154       174       170       158       148       145       149       151       179       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       145       154       129       188       129       178       142       152       178       153       112       128       123       113 
dram[12]:       144       163       135       148       173       168       153       181       165       155       166       170       145       151       124       124 
dram[13]:       138       126       162       153       163       140       140       154       152       136       164       166       132       120       121       122 
dram[14]:       155       161       152       150       163       161       136       141       147       156       153       157       142       131       117       119 
dram[15]:       149       131       169       142       164       173       144       126       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       150       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       160       168       191       151       140       142       155       175       173       108       114       119       138 
dram[18]:       116       157       135       131       162       183       137       159       124       152       149       137       111       133       122       122 
dram[19]:       140       119       126       164       135       168       119       163       136       172       162       169       128       155       135       133 
dram[20]:       157       151       149       159       153       184       143       154       141       129       149       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       160       155       151       149       156       162       115       122       131       135 
dram[22]:       132       147       140       146       184       159       139       141       162       173       149       128       133       127       128       127 
dram[23]:       148       155       156       159       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       141       153       153       168       157       180       148       183       146       153       145       150       127       136       130       143 
dram[25]:       151       139       159       152       164       169       145       157       171       137       179       176       117       127       124       116 
dram[26]:       139       143       151       153       168       177       136       172       142       152       155       157       117       147       129       142 
dram[27]:       165       145       145       150       183       167       138       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       188       176       181       153       174       140       171       155       196       149       125       130       134 
dram[29]:       167       138       171       160       160       197       148       164       139       146       154       170       128       126       136       114 
dram[30]:       151       137       168       147       151       186       145       171       157       133       163       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       159       159       161       153       163       177       119       126       131       123 
total dram reads = 74866
bank skew: 197/92 = 2.14
chip skew: 2535/2126 = 1.19
number of total write accesses:
dram[0]:       271       239       213       302       251       242       244       263       248       229       225       231       259       214       227       235 
dram[1]:       199       223       259       230       217       195       191       198       241       206       246       212       283       212       229       230 
dram[2]:       219       266       262       239       246       221       219       270       237       278       238       250       258       271       243       235 
dram[3]:       229       249       209       227       216       241       241       224       198       236       248       265       246       186       232       200 
dram[4]:       224       223       191       190       189       191       192       209       230       232       207       191       208       222       255       241 
dram[5]:       261       262       278       250       230       294       225       282       257       243       268       201       229       232       203       225 
dram[6]:       213       223       265       229       258       198       249       190       190       192       213       233       213       237       258       269 
dram[7]:       217       281       253       209       215       240       245       228       201       242       192       217       213       232       264       243 
dram[8]:       228       238       255       218       251       228       229       189       229       232       242       217       231       230       203       200 
dram[9]:       203       236       254       276       245       222       230       238       263       274       279       273       238       233       172       203 
dram[10]:       246       256       216       270       227       195       223       262       267       236       217       190       271       221       247       241 
dram[11]:       255       277       218       250       221       289       195       290       244       248       270       240       197       245       227       201 
dram[12]:       243       294       213       222       262       228       254       332       265       260       276       257       284       296       224       243 
dram[13]:       224       209       266       230       242       214       235       250       246       211       264       249       247       234       215       230 
dram[14]:       246       264       257       234       259       229       191       216       238       244       229       219       257       247       212       216 
dram[15]:       252       188       287       246       247       267       248       204       224       261       229       240       249       215       199       237 
dram[16]:       270       223       254       250       238       266       244       252       245       269       223       262       234       302       265       252 
dram[17]:       235       289       237       268       230       261       253       243       223       260       249       266       203       213       229       256 
dram[18]:       184       236       215       190       260       273       206       260       224       225       209       209       203       245       207       218 
dram[19]:       233       184       201       242       201       225       190       247       213       307       262       258       221       288       249       247 
dram[20]:       268       240       224       235       236       278       204       232       229       199       240       239       272       208       228       231 
dram[21]:       235       206       209       243       232       250       244       233       262       257       246       222       231       223       230       265 
dram[22]:       201       234       223       241       271       248       225       215       272       268       215       187       240       233       247       250 
dram[23]:       234       247       246       243       287       271       259       265       216       202       240       245       254       218       229       242 
dram[24]:       206       253       220       267       213       265       245       286       243       224       211       235       247       271       254       259 
dram[25]:       248       210       240       248       250       251       250       235       289       209       266       261       212       213       226       207 
dram[26]:       228       244       230       227       243       259       209       282       215       247       221       210       216       303       242       241 
dram[27]:       297       240       248       238       266       235       240       191       282       238       224       211       234       252       219       229 
dram[28]:       246       223       285       308       279       266       244       301       238       278       255       278       279       234       243       239 
dram[29]:       283       225       283       239       231       273       237       285       229       239       236       240       242       237       258       211 
dram[30]:       257       220       265       224       230       283       233       284       252       200       259       198       237       263       215       267 
dram[31]:       240       266       254       268       273       207       249       246       269       255       233       272       229       240       257       230 
total dram writes = 122210
bank skew: 332/172 = 1.93
chip skew: 4196/3395 = 1.24
average mf latency per bank:
dram[0]:      65303     72070       757       733       733       781       711       768       734       771       760       766       678       706       658       663
dram[1]:      85598     75739       735       774       776       799       756       791       773       806       758       734       688       702       719       694
dram[2]:      78636     66895       768       751       715       749       776       749       777       718       722       740       660       669       665       662
dram[3]:      75136     70870       811       775       740       745       750       740       770       769       735       737       706       709       663       707
dram[4]:      76350     76742       810       801       794       785       797       809       806       802       772       743       671       708       640       705
dram[5]:      67977     66567       753       780       756       709       775       753       724       772       704       759       706       692       709       679
dram[6]:      80301     74428       759       779       742       832       744       862       800       831       753       805       668       674       659       664
dram[7]:      79517     60631       769       780       797       734       750       762       791       735       779       747       694       693       707       650
dram[8]:      78131     69400       776       776       760       775       812       727       777       782       772       752       665       705       682       701
dram[9]:      83577     74456       755       713       734       759       794       773       734       703       740       729       682       678       661       710
dram[10]:      71694     69548       741       748       751       797       803       765       757       796       781       763       673       679       683       727
dram[11]:      68171     63407       757       757       732       734       770       751       761       762       712       729       704       696       696       698
dram[12]:      72683     62295       798       782       739       782       770       752       748       751       727       769       655       697       692       683
dram[13]:      77108     82607       742       769       748       734       759       772       781       787       722       714       670       661       712       682
dram[14]:      69358     65423       744       739       738       726       853       775       738       737       755       750       678       677       684       685
dram[15]:      69973     87997       697       767       738       731       808       738       781       745       776       754       679       705       740       700
dram[16]:      67184     75623       722       749       700       781       795       732       743       778       746       720       658       694       656       673
dram[17]:      72015     60997       733       737       733       743       735       728       756       727       755       705       667       667       664       688
dram[18]:      92234     70354       782       722       768       750       790       740       770       772       766       722       691       679       716       681
dram[19]:      73053     92119       771       736       750       774       797       798       788       683       723       742       720       677       677       689
dram[20]:      65170     71033       718       762       740       730       848       783       758       741       700       745       636       704       660       666
dram[21]:      74536     80128       717       719       725       748       763       749       729       713       711       722       641       701       712       659
dram[22]:      83487     71642       753       782       717       743       764       792       763       731       775       715       695       694       661       637
dram[23]:      72945     69732       732       745       680       719       742       764       756       783       728       694       664       727       709       707
dram[24]:      80664     68706       801       723       802       752       782       761       764       742       757       722       673       657       674       680
dram[25]:      70227     79999       766       755       737       739       745       788       720       748       741       745       695       750       690       731
dram[26]:      75844     72364       802       755       768       729       831       748       782       744       778       776       676       652       663       712
dram[27]:      59905     71649       682       720       733       724       734       793       708       738       772       710       668       665       717       673
dram[28]:      71035     76471       768       705       703       722       768       704       747       754       709       755       702       677       682       692
dram[29]:      61795     76722       727       741       745       784       726       730       761       746       734       750       676       664       678       684
dram[30]:      68734     78618       768       758       767       731       777       761       770       792       711       810       705       648       744       680
dram[31]:      70804     63117       753       736       690       747       759       771       737       712       754       736       668       682       638       668
maximum mf latency per bank:
dram[0]:       1457      1499      1280      1170      1078      1087      1102      1121       981      1094      1300      1180      1170      1128      1141      1144
dram[1]:       1463      1500      1319      1123      1150      1228      1053      1074      1061      1184      1375      1021      1164      1155      1406      1237
dram[2]:       1458      1537      1204      1227      1167      1121      1189      1181      1091      1175      1140      1254      1167      1139      1022      1165
dram[3]:       1452      1562      1199      1096      1129      1211      1192      1114      1222      1094      1313      1096      1156      1265      1129      1152
dram[4]:       1442      1511      1110      1085      1215      1107      1048      1170      1102      1319      1110      1294      1058      1311      1002      1345
dram[5]:       1433      1575      1109      1234      1039      1313      1169      1094       988      1241      1043      1062      1137      1230      1152      1242
dram[6]:       1544      1452      1404      1332      1207      1296      1008      1008      1205      1293      1086      1247       954      1054      1125      1241
dram[7]:       1513      1380      1058      1169      1054       995      1084      1162      1400      1088      1056      1195      1395      1057      1426      1042
dram[8]:       1478      1551      1272      1144      1117      1277      1389      1009      1190      1111      1391      1263      1143      1063      1089      1195
dram[9]:       1501      1481      1152      1062       924      1171      1119      1034      1181      1265      1073      1298      1057      1270       985      1321
dram[10]:       1460      1411      1046      1335       980      1029      1092      1330      1083      1329      1012      1306      1030      1083      1228      1101
dram[11]:       1456      1441      1140      1332      1093      1326      1221      1143      1033      1281      1079      1295      1047      1277      1047      1261
dram[12]:       1465      1473      1155      1030      1086      1098      1324      1212      1138      1206      1142      1023      1137      1209      1149      1256
dram[13]:       1468      1492      1095      1079      1111      1090      1131      1121      1095      1131      1016      1034      1105      1227      1030      1227
dram[14]:       1597      1467      1048      1152      1285      1320      1197      1157      1064      1095      1061      1429      1164      1130      1244      1123
dram[15]:       1487      1495      1121      1151      1239      1030      1242      1090      1228      1069      1082      1089      1210      1081      1260      1130
dram[16]:       1487      1629      1098      1285       985      1147      1108      1191      1145      1115      1142      1069      1024      1239      1061      1231
dram[17]:       1432      1482      1065      1041      1030      1176      1135      1344      1092      1201      1032      1039      1081      1016      1178      1030
dram[18]:       1421      1507      1277      1052      1192      1110      1214      1160      1374      1305      1215      1032      1026      1162      1051      1300
dram[19]:       1469      1485      1158      1028      1181      1111      1313      1195      1274      1241      1257      1369      1348      1189      1169      1151
dram[20]:       1523      1409      1038      1364      1056      1206      1060      1198      1106      1350      1023      1282       948      1009      1174      1160
dram[21]:       1490      1496      1021      1058      1097      1107      1207      1231      1040      1158      1288      1069       942      1124       986      1115
dram[22]:       1419      1373      1294      1339      1231      1071      1227      1093      1074      1352       959      1101      1189      1015      1228       996
dram[23]:       1442      1521      1125      1089      1042      1122      1128      1086      1111      1074      1140      1071      1327      1312      1233      1092
dram[24]:       1514      1383      1227      1210      1109      1131      1072      1177      1078       994      1143      1138      1091      1159      1081      1117
dram[25]:       1552      1482      1041      1157      1008      1166      1090      1416      1029      1129      1027      1179      1150      1106       972      1118
dram[26]:       1475      1441      1242      1076      1052      1073      1048      1121      1247      1342      1249      1313      1188      1310      1098       992
dram[27]:       1457      1500       986      1103      1085      1118      1146      1089      1048      1068      1230      1069      1106      1101      1184      1103
dram[28]:       1507      1415      1273      1096      1200      1081      1117      1092      1079      1122      1170      1266      1178      1094      1161      1121
dram[29]:       1484      1478      1153      1095      1210      1007      1152      1152      1153      1172      1155      1114      1102      1092      1075      1200
dram[30]:       1552      1487      1262      1238      1316      1376      1514      1072      1448      1185      1258      1005      1257       948      1431      1121
dram[31]:       1545      1485      1105      1139      1214      1132      1316      1118      1448      1020      1047      1149      1171      1138      1101      1062
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392020 n_act=4102 n_pre=4086 n_ref_event=0 n_req=4748 n_rd=2366 n_rd_L2_A=0 n_write=0 n_wr_bk=3893 bw_util=0.01542
n_activity=93722 dram_eff=0.06678
bk0: 158a 397915i bk1: 153a 398930i bk2: 140a 399676i bk3: 177a 396964i bk4: 171a 398632i bk5: 174a 398312i bk6: 145a 398814i bk7: 153a 398219i bk8: 141a 398819i bk9: 146a 399128i bk10: 159a 399279i bk11: 151a 399244i bk12: 137a 398339i bk13: 118a 399627i bk14: 119a 399417i bk15: 124a 399085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136057
Row_Buffer_Locality_read = 0.101437
Row_Buffer_Locality_write = 0.170445
Bank_Level_Parallism = 1.908916
Bank_Level_Parallism_Col = 1.451539
Bank_Level_Parallism_Ready = 1.048251
write_to_read_ratio_blp_rw_average = 0.533249
GrpLevelPara = 1.315991 

BW Util details:
bwutil = 0.015422 
total_CMD = 405858 
util_bw = 6259 
Wasted_Col = 31890 
Wasted_Row = 23706 
Idle = 344003 

BW Util Bottlenecks: 
RCDc_limit = 23214 
RCDWRc_limit = 16401 
WTRc_limit = 2468 
RTWc_limit = 5743 
CCDLc_limit = 2590 
rwq = 0 
CCDLc_limit_alone = 2247 
WTRc_limit_alone = 2357 
RTWc_limit_alone = 5511 

Commands details: 
total_CMD = 405858 
n_nop = 392020 
Read = 2366 
Write = 0 
L2_Alloc = 0 
L2_WB = 3893 
n_act = 4102 
n_pre = 4086 
n_ref = 0 
n_req = 4748 
total_req = 6259 

Dual Bus Interface Util: 
issued_total_row = 8188 
issued_total_col = 6259 
Row_Bus_Util =  0.020175 
CoL_Bus_Util = 0.015422 
Either_Row_CoL_Bus_Util = 0.034096 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.044009 
queue_avg = 0.043010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0430101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=393054 n_act=3769 n_pre=3753 n_ref_event=0 n_req=4402 n_rd=2222 n_rd_L2_A=0 n_write=0 n_wr_bk=3571 bw_util=0.01427
n_activity=89350 dram_eff=0.06483
bk0: 127a 400375i bk1: 144a 399037i bk2: 146a 398654i bk3: 159a 398973i bk4: 146a 399285i bk5: 136a 399912i bk6: 125a 400261i bk7: 135a 399765i bk8: 148a 398727i bk9: 135a 400035i bk10: 160a 398818i bk11: 140a 399932i bk12: 149a 397704i bk13: 121a 400009i bk14: 125a 399525i bk15: 126a 399692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143798
Row_Buffer_Locality_read = 0.090009
Row_Buffer_Locality_write = 0.198624
Bank_Level_Parallism = 1.854731
Bank_Level_Parallism_Col = 1.430046
Bank_Level_Parallism_Ready = 1.043846
write_to_read_ratio_blp_rw_average = 0.519427
GrpLevelPara = 1.311531 

BW Util details:
bwutil = 0.014273 
total_CMD = 405858 
util_bw = 5793 
Wasted_Col = 29637 
Wasted_Row = 22490 
Idle = 347938 

BW Util Bottlenecks: 
RCDc_limit = 22104 
RCDWRc_limit = 14635 
WTRc_limit = 2345 
RTWc_limit = 4828 
CCDLc_limit = 2251 
rwq = 0 
CCDLc_limit_alone = 1963 
WTRc_limit_alone = 2227 
RTWc_limit_alone = 4658 

Commands details: 
total_CMD = 405858 
n_nop = 393054 
Read = 2222 
Write = 0 
L2_Alloc = 0 
L2_WB = 3571 
n_act = 3769 
n_pre = 3753 
n_ref = 0 
n_req = 4402 
total_req = 5793 

Dual Bus Interface Util: 
issued_total_row = 7522 
issued_total_col = 5793 
Row_Bus_Util =  0.018534 
CoL_Bus_Util = 0.014273 
Either_Row_CoL_Bus_Util = 0.031548 
Issued_on_Two_Bus_Simul_Util = 0.001259 
issued_two_Eff = 0.039909 
queue_avg = 0.033159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0331594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391860 n_act=4143 n_pre=4127 n_ref_event=0 n_req=4777 n_rd=2392 n_rd_L2_A=0 n_write=0 n_wr_bk=3952 bw_util=0.01563
n_activity=91645 dram_eff=0.06922
bk0: 133a 399548i bk1: 151a 398648i bk2: 169a 397817i bk3: 154a 398706i bk4: 152a 398583i bk5: 164a 399680i bk6: 142a 399437i bk7: 158a 397922i bk8: 164a 398590i bk9: 160a 397784i bk10: 150a 399088i bk11: 169a 398461i bk12: 134a 398639i bk13: 138a 398227i bk14: 127a 399022i bk15: 127a 399033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132719
Row_Buffer_Locality_read = 0.105351
Row_Buffer_Locality_write = 0.160168
Bank_Level_Parallism = 1.928186
Bank_Level_Parallism_Col = 1.454035
Bank_Level_Parallism_Ready = 1.041299
write_to_read_ratio_blp_rw_average = 0.535703
GrpLevelPara = 1.317956 

BW Util details:
bwutil = 0.015631 
total_CMD = 405858 
util_bw = 6344 
Wasted_Col = 32075 
Wasted_Row = 23463 
Idle = 343976 

BW Util Bottlenecks: 
RCDc_limit = 23327 
RCDWRc_limit = 16558 
WTRc_limit = 2769 
RTWc_limit = 5784 
CCDLc_limit = 2719 
rwq = 0 
CCDLc_limit_alone = 2349 
WTRc_limit_alone = 2616 
RTWc_limit_alone = 5567 

Commands details: 
total_CMD = 405858 
n_nop = 391860 
Read = 2392 
Write = 0 
L2_Alloc = 0 
L2_WB = 3952 
n_act = 4143 
n_pre = 4127 
n_ref = 0 
n_req = 4777 
total_req = 6344 

Dual Bus Interface Util: 
issued_total_row = 8270 
issued_total_col = 6344 
Row_Bus_Util =  0.020377 
CoL_Bus_Util = 0.015631 
Either_Row_CoL_Bus_Util = 0.034490 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.044006 
queue_avg = 0.040615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0406152
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392959 n_act=3775 n_pre=3759 n_ref_event=0 n_req=4414 n_rd=2217 n_rd_L2_A=0 n_write=0 n_wr_bk=3647 bw_util=0.01445
n_activity=89127 dram_eff=0.06579
bk0: 142a 399425i bk1: 147a 398975i bk2: 134a 400189i bk3: 149a 399506i bk4: 146a 399672i bk5: 161a 398771i bk6: 143a 399007i bk7: 129a 399782i bk8: 117a 400590i bk9: 144a 399039i bk10: 162a 398645i bk11: 169a 398279i bk12: 138a 398896i bk13: 99a 400814i bk14: 123a 399419i bk15: 114a 400048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144767
Row_Buffer_Locality_read = 0.094272
Row_Buffer_Locality_write = 0.195721
Bank_Level_Parallism = 1.835093
Bank_Level_Parallism_Col = 1.409999
Bank_Level_Parallism_Ready = 1.040928
write_to_read_ratio_blp_rw_average = 0.520392
GrpLevelPara = 1.295445 

BW Util details:
bwutil = 0.014448 
total_CMD = 405858 
util_bw = 5864 
Wasted_Col = 29881 
Wasted_Row = 22609 
Idle = 347504 

BW Util Bottlenecks: 
RCDc_limit = 22078 
RCDWRc_limit = 14683 
WTRc_limit = 2056 
RTWc_limit = 4449 
CCDLc_limit = 2365 
rwq = 0 
CCDLc_limit_alone = 2091 
WTRc_limit_alone = 1945 
RTWc_limit_alone = 4286 

Commands details: 
total_CMD = 405858 
n_nop = 392959 
Read = 2217 
Write = 0 
L2_Alloc = 0 
L2_WB = 3647 
n_act = 3775 
n_pre = 3759 
n_ref = 0 
n_req = 4414 
total_req = 5864 

Dual Bus Interface Util: 
issued_total_row = 7534 
issued_total_col = 5864 
Row_Bus_Util =  0.018563 
CoL_Bus_Util = 0.014448 
Either_Row_CoL_Bus_Util = 0.031782 
Issued_on_Two_Bus_Simul_Util = 0.001229 
issued_two_Eff = 0.038685 
queue_avg = 0.029328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.029328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=393732 n_act=3562 n_pre=3546 n_ref_event=0 n_req=4187 n_rd=2126 n_rd_L2_A=0 n_write=0 n_wr_bk=3395 bw_util=0.0136
n_activity=84772 dram_eff=0.06513
bk0: 138a 399243i bk1: 136a 399478i bk2: 122a 400606i bk3: 123a 400407i bk4: 133a 400587i bk5: 146a 400383i bk6: 119a 400344i bk7: 126a 400074i bk8: 151a 398759i bk9: 148a 399090i bk10: 131a 399937i bk11: 140a 400415i bk12: 115a 399797i bk13: 131a 399333i bk14: 132a 398671i bk15: 135a 398955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149272
Row_Buffer_Locality_read = 0.087959
Row_Buffer_Locality_write = 0.212518
Bank_Level_Parallism = 1.849076
Bank_Level_Parallism_Col = 1.417961
Bank_Level_Parallism_Ready = 1.036950
write_to_read_ratio_blp_rw_average = 0.515861
GrpLevelPara = 1.297538 

BW Util details:
bwutil = 0.013603 
total_CMD = 405858 
util_bw = 5521 
Wasted_Col = 28075 
Wasted_Row = 21478 
Idle = 350784 

BW Util Bottlenecks: 
RCDc_limit = 21188 
RCDWRc_limit = 13582 
WTRc_limit = 2199 
RTWc_limit = 4030 
CCDLc_limit = 2228 
rwq = 0 
CCDLc_limit_alone = 1967 
WTRc_limit_alone = 2085 
RTWc_limit_alone = 3883 

Commands details: 
total_CMD = 405858 
n_nop = 393732 
Read = 2126 
Write = 0 
L2_Alloc = 0 
L2_WB = 3395 
n_act = 3562 
n_pre = 3546 
n_ref = 0 
n_req = 4187 
total_req = 5521 

Dual Bus Interface Util: 
issued_total_row = 7108 
issued_total_col = 5521 
Row_Bus_Util =  0.017514 
CoL_Bus_Util = 0.013603 
Either_Row_CoL_Bus_Util = 0.029877 
Issued_on_Two_Bus_Simul_Util = 0.001239 
issued_two_Eff = 0.041481 
queue_avg = 0.035473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.035473
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391790 n_act=4194 n_pre=4178 n_ref_event=0 n_req=4816 n_rd=2377 n_rd_L2_A=0 n_write=0 n_wr_bk=3940 bw_util=0.01556
n_activity=94939 dram_eff=0.06654
bk0: 147a 398296i bk1: 157a 397967i bk2: 172a 397477i bk3: 161a 398031i bk4: 148a 398749i bk5: 175a 397326i bk6: 150a 399063i bk7: 168a 397608i bk8: 148a 398147i bk9: 154a 398502i bk10: 166a 398151i bk11: 142a 400083i bk12: 127a 399653i bk13: 131a 399001i bk14: 115a 399892i bk15: 116a 399431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129153
Row_Buffer_Locality_read = 0.097602
Row_Buffer_Locality_write = 0.159902
Bank_Level_Parallism = 1.935946
Bank_Level_Parallism_Col = 1.474777
Bank_Level_Parallism_Ready = 1.056039
write_to_read_ratio_blp_rw_average = 0.543293
GrpLevelPara = 1.322508 

BW Util details:
bwutil = 0.015565 
total_CMD = 405858 
util_bw = 6317 
Wasted_Col = 32222 
Wasted_Row = 24049 
Idle = 343270 

BW Util Bottlenecks: 
RCDc_limit = 23346 
RCDWRc_limit = 17055 
WTRc_limit = 2621 
RTWc_limit = 6316 
CCDLc_limit = 2615 
rwq = 0 
CCDLc_limit_alone = 2242 
WTRc_limit_alone = 2496 
RTWc_limit_alone = 6068 

Commands details: 
total_CMD = 405858 
n_nop = 391790 
Read = 2377 
Write = 0 
L2_Alloc = 0 
L2_WB = 3940 
n_act = 4194 
n_pre = 4178 
n_ref = 0 
n_req = 4816 
total_req = 6317 

Dual Bus Interface Util: 
issued_total_row = 8372 
issued_total_col = 6317 
Row_Bus_Util =  0.020628 
CoL_Bus_Util = 0.015565 
Either_Row_CoL_Bus_Util = 0.034662 
Issued_on_Two_Bus_Simul_Util = 0.001530 
issued_two_Eff = 0.044143 
queue_avg = 0.037678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0376782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392952 n_act=3789 n_pre=3773 n_ref_event=0 n_req=4418 n_rd=2220 n_rd_L2_A=0 n_write=0 n_wr_bk=3630 bw_util=0.01441
n_activity=89738 dram_eff=0.06519
bk0: 135a 399985i bk1: 151a 399601i bk2: 151a 398323i bk3: 147a 399451i bk4: 166a 398178i bk5: 138a 399996i bk6: 145a 398633i bk7: 123a 400216i bk8: 114a 400501i bk9: 128a 400308i bk10: 142a 399711i bk11: 160a 398444i bk12: 113a 399919i bk13: 131a 399259i bk14: 137a 398852i bk15: 139a 398115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142372
Row_Buffer_Locality_read = 0.091441
Row_Buffer_Locality_write = 0.193813
Bank_Level_Parallism = 1.849493
Bank_Level_Parallism_Col = 1.429160
Bank_Level_Parallism_Ready = 1.042393
write_to_read_ratio_blp_rw_average = 0.520720
GrpLevelPara = 1.309073 

BW Util details:
bwutil = 0.014414 
total_CMD = 405858 
util_bw = 5850 
Wasted_Col = 29879 
Wasted_Row = 23019 
Idle = 347110 

BW Util Bottlenecks: 
RCDc_limit = 22101 
RCDWRc_limit = 14769 
WTRc_limit = 2279 
RTWc_limit = 4863 
CCDLc_limit = 2343 
rwq = 0 
CCDLc_limit_alone = 2049 
WTRc_limit_alone = 2166 
RTWc_limit_alone = 4682 

Commands details: 
total_CMD = 405858 
n_nop = 392952 
Read = 2220 
Write = 0 
L2_Alloc = 0 
L2_WB = 3630 
n_act = 3789 
n_pre = 3773 
n_ref = 0 
n_req = 4418 
total_req = 5850 

Dual Bus Interface Util: 
issued_total_row = 7562 
issued_total_col = 5850 
Row_Bus_Util =  0.018632 
CoL_Bus_Util = 0.014414 
Either_Row_CoL_Bus_Util = 0.031799 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.039207 
queue_avg = 0.030432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0304318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392744 n_act=3860 n_pre=3844 n_ref_event=0 n_req=4504 n_rd=2267 n_rd_L2_A=0 n_write=0 n_wr_bk=3692 bw_util=0.01468
n_activity=89917 dram_eff=0.06627
bk0: 133a 399609i bk1: 176a 397352i bk2: 148a 398555i bk3: 133a 399838i bk4: 154a 399466i bk5: 159a 398783i bk6: 145a 398713i bk7: 135a 399548i bk8: 129a 400092i bk9: 148a 398842i bk10: 139a 400094i bk11: 156a 399569i bk12: 117a 399710i bk13: 129a 399320i bk14: 142a 398106i bk15: 124a 399148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142984
Row_Buffer_Locality_read = 0.092192
Row_Buffer_Locality_write = 0.194457
Bank_Level_Parallism = 1.886126
Bank_Level_Parallism_Col = 1.448326
Bank_Level_Parallism_Ready = 1.050176
write_to_read_ratio_blp_rw_average = 0.519083
GrpLevelPara = 1.316743 

BW Util details:
bwutil = 0.014682 
total_CMD = 405858 
util_bw = 5959 
Wasted_Col = 30239 
Wasted_Row = 22911 
Idle = 346749 

BW Util Bottlenecks: 
RCDc_limit = 22527 
RCDWRc_limit = 14957 
WTRc_limit = 2246 
RTWc_limit = 5415 
CCDLc_limit = 2440 
rwq = 0 
CCDLc_limit_alone = 2144 
WTRc_limit_alone = 2132 
RTWc_limit_alone = 5233 

Commands details: 
total_CMD = 405858 
n_nop = 392744 
Read = 2267 
Write = 0 
L2_Alloc = 0 
L2_WB = 3692 
n_act = 3860 
n_pre = 3844 
n_ref = 0 
n_req = 4504 
total_req = 5959 

Dual Bus Interface Util: 
issued_total_row = 7704 
issued_total_col = 5959 
Row_Bus_Util =  0.018982 
CoL_Bus_Util = 0.014682 
Either_Row_CoL_Bus_Util = 0.032312 
Issued_on_Two_Bus_Simul_Util = 0.001353 
issued_two_Eff = 0.041864 
queue_avg = 0.036461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.036461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=393040 n_act=3777 n_pre=3761 n_ref_event=0 n_req=4457 n_rd=2237 n_rd_L2_A=0 n_write=0 n_wr_bk=3620 bw_util=0.01443
n_activity=87003 dram_eff=0.06732
bk0: 133a 399228i bk1: 161a 398752i bk2: 152a 398624i bk3: 139a 399258i bk4: 153a 398787i bk5: 166a 398871i bk6: 140a 399065i bk7: 118a 400618i bk8: 137a 399529i bk9: 153a 398695i bk10: 162a 399036i bk11: 152a 399582i bk12: 122a 399319i bk13: 129a 399221i bk14: 106a 400160i bk15: 114a 400229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152569
Row_Buffer_Locality_read = 0.099687
Row_Buffer_Locality_write = 0.205856
Bank_Level_Parallism = 1.926528
Bank_Level_Parallism_Col = 1.461761
Bank_Level_Parallism_Ready = 1.042684
write_to_read_ratio_blp_rw_average = 0.520921
GrpLevelPara = 1.323430 

BW Util details:
bwutil = 0.014431 
total_CMD = 405858 
util_bw = 5857 
Wasted_Col = 28939 
Wasted_Row = 21892 
Idle = 349170 

BW Util Bottlenecks: 
RCDc_limit = 21903 
RCDWRc_limit = 14581 
WTRc_limit = 2305 
RTWc_limit = 5042 
CCDLc_limit = 2450 
rwq = 0 
CCDLc_limit_alone = 2138 
WTRc_limit_alone = 2171 
RTWc_limit_alone = 4864 

Commands details: 
total_CMD = 405858 
n_nop = 393040 
Read = 2237 
Write = 0 
L2_Alloc = 0 
L2_WB = 3620 
n_act = 3777 
n_pre = 3761 
n_ref = 0 
n_req = 4457 
total_req = 5857 

Dual Bus Interface Util: 
issued_total_row = 7538 
issued_total_col = 5857 
Row_Bus_Util =  0.018573 
CoL_Bus_Util = 0.014431 
Either_Row_CoL_Bus_Util = 0.031582 
Issued_on_Two_Bus_Simul_Util = 0.001422 
issued_two_Eff = 0.045015 
queue_avg = 0.034009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0340094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392228 n_act=4031 n_pre=4015 n_ref_event=0 n_req=4669 n_rd=2329 n_rd_L2_A=0 n_write=0 n_wr_bk=3839 bw_util=0.0152
n_activity=91963 dram_eff=0.06707
bk0: 126a 400189i bk1: 141a 399151i bk2: 154a 398485i bk3: 174a 397629i bk4: 170a 398589i bk5: 158a 399356i bk6: 148a 398803i bk7: 145a 399100i bk8: 149a 398140i bk9: 151a 398429i bk10: 179a 397605i bk11: 178a 398011i bk12: 127a 399000i bk13: 123a 399140i bk14: 92a 401517i bk15: 114a 400265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136646
Row_Buffer_Locality_read = 0.098755
Row_Buffer_Locality_write = 0.174359
Bank_Level_Parallism = 1.899655
Bank_Level_Parallism_Col = 1.442311
Bank_Level_Parallism_Ready = 1.046693
write_to_read_ratio_blp_rw_average = 0.530462
GrpLevelPara = 1.323280 

BW Util details:
bwutil = 0.015197 
total_CMD = 405858 
util_bw = 6168 
Wasted_Col = 31207 
Wasted_Row = 23156 
Idle = 345327 

BW Util Bottlenecks: 
RCDc_limit = 22949 
RCDWRc_limit = 15980 
WTRc_limit = 2645 
RTWc_limit = 4967 
CCDLc_limit = 2448 
rwq = 0 
CCDLc_limit_alone = 2170 
WTRc_limit_alone = 2530 
RTWc_limit_alone = 4804 

Commands details: 
total_CMD = 405858 
n_nop = 392228 
Read = 2329 
Write = 0 
L2_Alloc = 0 
L2_WB = 3839 
n_act = 4031 
n_pre = 4015 
n_ref = 0 
n_req = 4669 
total_req = 6168 

Dual Bus Interface Util: 
issued_total_row = 8046 
issued_total_col = 6168 
Row_Bus_Util =  0.019825 
CoL_Bus_Util = 0.015197 
Either_Row_CoL_Bus_Util = 0.033583 
Issued_on_Two_Bus_Simul_Util = 0.001439 
issued_two_Eff = 0.042847 
queue_avg = 0.035766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0357662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392461 n_act=3949 n_pre=3933 n_ref_event=0 n_req=4604 n_rd=2299 n_rd_L2_A=0 n_write=0 n_wr_bk=3785 bw_util=0.01499
n_activity=89988 dram_eff=0.06761
bk0: 143a 398726i bk1: 148a 398691i bk2: 128a 399675i bk3: 172a 397858i bk4: 154a 399398i bk5: 138a 400034i bk6: 139a 399555i bk7: 156a 398329i bk8: 159a 398274i bk9: 143a 398808i bk10: 151a 399748i bk11: 141a 400475i bk12: 140a 398315i bk13: 118a 399535i bk14: 134a 398699i bk15: 135a 398553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142268
Row_Buffer_Locality_read = 0.097434
Row_Buffer_Locality_write = 0.186985
Bank_Level_Parallism = 1.919429
Bank_Level_Parallism_Col = 1.455190
Bank_Level_Parallism_Ready = 1.039612
write_to_read_ratio_blp_rw_average = 0.528371
GrpLevelPara = 1.326654 

BW Util details:
bwutil = 0.014990 
total_CMD = 405858 
util_bw = 6084 
Wasted_Col = 30455 
Wasted_Row = 22676 
Idle = 346643 

BW Util Bottlenecks: 
RCDc_limit = 22593 
RCDWRc_limit = 15519 
WTRc_limit = 2359 
RTWc_limit = 5338 
CCDLc_limit = 2462 
rwq = 0 
CCDLc_limit_alone = 2152 
WTRc_limit_alone = 2224 
RTWc_limit_alone = 5163 

Commands details: 
total_CMD = 405858 
n_nop = 392461 
Read = 2299 
Write = 0 
L2_Alloc = 0 
L2_WB = 3785 
n_act = 3949 
n_pre = 3933 
n_ref = 0 
n_req = 4604 
total_req = 6084 

Dual Bus Interface Util: 
issued_total_row = 7882 
issued_total_col = 6084 
Row_Bus_Util =  0.019421 
CoL_Bus_Util = 0.014990 
Either_Row_CoL_Bus_Util = 0.033009 
Issued_on_Two_Bus_Simul_Util = 0.001402 
issued_two_Eff = 0.042472 
queue_avg = 0.035034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0350344
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392108 n_act=4060 n_pre=4044 n_ref_event=0 n_req=4712 n_rd=2341 n_rd_L2_A=0 n_write=0 n_wr_bk=3867 bw_util=0.0153
n_activity=92719 dram_eff=0.06695
bk0: 148a 398498i bk1: 169a 397909i bk2: 145a 399450i bk3: 154a 398768i bk4: 129a 399803i bk5: 188a 397151i bk6: 129a 400277i bk7: 178a 396950i bk8: 142a 398935i bk9: 152a 398703i bk10: 178a 397852i bk11: 153a 399019i bk12: 112a 400113i bk13: 128a 399040i bk14: 123a 399696i bk15: 113a 399980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138370
Row_Buffer_Locality_read = 0.096540
Row_Buffer_Locality_write = 0.179671
Bank_Level_Parallism = 1.902064
Bank_Level_Parallism_Col = 1.447990
Bank_Level_Parallism_Ready = 1.037854
write_to_read_ratio_blp_rw_average = 0.528904
GrpLevelPara = 1.319065 

BW Util details:
bwutil = 0.015296 
total_CMD = 405858 
util_bw = 6208 
Wasted_Col = 31301 
Wasted_Row = 23633 
Idle = 344716 

BW Util Bottlenecks: 
RCDc_limit = 23112 
RCDWRc_limit = 16129 
WTRc_limit = 2665 
RTWc_limit = 5288 
CCDLc_limit = 2502 
rwq = 0 
CCDLc_limit_alone = 2181 
WTRc_limit_alone = 2505 
RTWc_limit_alone = 5127 

Commands details: 
total_CMD = 405858 
n_nop = 392108 
Read = 2341 
Write = 0 
L2_Alloc = 0 
L2_WB = 3867 
n_act = 4060 
n_pre = 4044 
n_ref = 0 
n_req = 4712 
total_req = 6208 

Dual Bus Interface Util: 
issued_total_row = 8104 
issued_total_col = 6208 
Row_Bus_Util =  0.019968 
CoL_Bus_Util = 0.015296 
Either_Row_CoL_Bus_Util = 0.033879 
Issued_on_Two_Bus_Simul_Util = 0.001385 
issued_two_Eff = 0.040873 
queue_avg = 0.034892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0348915
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391195 n_act=4359 n_pre=4343 n_ref_event=0 n_req=5031 n_rd=2465 n_rd_L2_A=0 n_write=0 n_wr_bk=4153 bw_util=0.01631
n_activity=97053 dram_eff=0.06819
bk0: 144a 399012i bk1: 163a 397657i bk2: 135a 399636i bk3: 148a 399376i bk4: 173a 397942i bk5: 168a 398718i bk6: 153a 398266i bk7: 181a 396036i bk8: 165a 398204i bk9: 155a 398615i bk10: 166a 397937i bk11: 170a 398084i bk12: 145a 397556i bk13: 151a 397077i bk14: 124a 399430i bk15: 124a 399038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133572
Row_Buffer_Locality_read = 0.101826
Row_Buffer_Locality_write = 0.164069
Bank_Level_Parallism = 1.955413
Bank_Level_Parallism_Col = 1.480446
Bank_Level_Parallism_Ready = 1.051224
write_to_read_ratio_blp_rw_average = 0.545038
GrpLevelPara = 1.333227 

BW Util details:
bwutil = 0.016306 
total_CMD = 405858 
util_bw = 6618 
Wasted_Col = 33349 
Wasted_Row = 24559 
Idle = 341332 

BW Util Bottlenecks: 
RCDc_limit = 24077 
RCDWRc_limit = 17707 
WTRc_limit = 2862 
RTWc_limit = 6625 
CCDLc_limit = 2761 
rwq = 0 
CCDLc_limit_alone = 2397 
WTRc_limit_alone = 2700 
RTWc_limit_alone = 6423 

Commands details: 
total_CMD = 405858 
n_nop = 391195 
Read = 2465 
Write = 0 
L2_Alloc = 0 
L2_WB = 4153 
n_act = 4359 
n_pre = 4343 
n_ref = 0 
n_req = 5031 
total_req = 6618 

Dual Bus Interface Util: 
issued_total_row = 8702 
issued_total_col = 6618 
Row_Bus_Util =  0.021441 
CoL_Bus_Util = 0.016306 
Either_Row_CoL_Bus_Util = 0.036128 
Issued_on_Two_Bus_Simul_Util = 0.001619 
issued_two_Eff = 0.044807 
queue_avg = 0.041184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0411844
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392441 n_act=3985 n_pre=3969 n_ref_event=0 n_req=4600 n_rd=2289 n_rd_L2_A=0 n_write=0 n_wr_bk=3766 bw_util=0.01492
n_activity=89454 dram_eff=0.06769
bk0: 138a 399332i bk1: 126a 400037i bk2: 162a 397656i bk3: 153a 399229i bk4: 163a 398767i bk5: 140a 399772i bk6: 140a 398766i bk7: 154a 398455i bk8: 152a 398356i bk9: 136a 399866i bk10: 164a 397740i bk11: 166a 397848i bk12: 132a 398529i bk13: 120a 399662i bk14: 121a 399805i bk15: 122a 399460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133696
Row_Buffer_Locality_read = 0.094364
Row_Buffer_Locality_write = 0.172653
Bank_Level_Parallism = 1.942132
Bank_Level_Parallism_Col = 1.464757
Bank_Level_Parallism_Ready = 1.051032
write_to_read_ratio_blp_rw_average = 0.526803
GrpLevelPara = 1.327710 

BW Util details:
bwutil = 0.014919 
total_CMD = 405858 
util_bw = 6055 
Wasted_Col = 30639 
Wasted_Row = 22544 
Idle = 346620 

BW Util Bottlenecks: 
RCDc_limit = 22652 
RCDWRc_limit = 15747 
WTRc_limit = 2270 
RTWc_limit = 5790 
CCDLc_limit = 2426 
rwq = 0 
CCDLc_limit_alone = 2125 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 5611 

Commands details: 
total_CMD = 405858 
n_nop = 392441 
Read = 2289 
Write = 0 
L2_Alloc = 0 
L2_WB = 3766 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 4600 
total_req = 6055 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 6055 
Row_Bus_Util =  0.019598 
CoL_Bus_Util = 0.014919 
Either_Row_CoL_Bus_Util = 0.033058 
Issued_on_Two_Bus_Simul_Util = 0.001459 
issued_two_Eff = 0.044123 
queue_avg = 0.042320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0423202
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392531 n_act=3910 n_pre=3894 n_ref_event=0 n_req=4635 n_rd=2341 n_rd_L2_A=0 n_write=0 n_wr_bk=3758 bw_util=0.01503
n_activity=92151 dram_eff=0.06618
bk0: 155a 398590i bk1: 161a 398494i bk2: 152a 398428i bk3: 150a 399183i bk4: 163a 398592i bk5: 161a 399290i bk6: 136a 400282i bk7: 141a 399816i bk8: 147a 399279i bk9: 156a 398749i bk10: 153a 399124i bk11: 157a 399484i bk12: 142a 398169i bk13: 131a 398721i bk14: 117a 400017i bk15: 119a 399978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156419
Row_Buffer_Locality_read = 0.114908
Row_Buffer_Locality_write = 0.198779
Bank_Level_Parallism = 1.859163
Bank_Level_Parallism_Col = 1.430025
Bank_Level_Parallism_Ready = 1.043614
write_to_read_ratio_blp_rw_average = 0.522236
GrpLevelPara = 1.300189 

BW Util details:
bwutil = 0.015027 
total_CMD = 405858 
util_bw = 6099 
Wasted_Col = 30877 
Wasted_Row = 23356 
Idle = 345526 

BW Util Bottlenecks: 
RCDc_limit = 22704 
RCDWRc_limit = 15370 
WTRc_limit = 2344 
RTWc_limit = 5141 
CCDLc_limit = 2514 
rwq = 0 
CCDLc_limit_alone = 2219 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 4976 

Commands details: 
total_CMD = 405858 
n_nop = 392531 
Read = 2341 
Write = 0 
L2_Alloc = 0 
L2_WB = 3758 
n_act = 3910 
n_pre = 3894 
n_ref = 0 
n_req = 4635 
total_req = 6099 

Dual Bus Interface Util: 
issued_total_row = 7804 
issued_total_col = 6099 
Row_Bus_Util =  0.019228 
CoL_Bus_Util = 0.015027 
Either_Row_CoL_Bus_Util = 0.032837 
Issued_on_Two_Bus_Simul_Util = 0.001419 
issued_two_Eff = 0.043221 
queue_avg = 0.039780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0397799
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392393 n_act=3982 n_pre=3966 n_ref_event=0 n_req=4616 n_rd=2318 n_rd_L2_A=0 n_write=0 n_wr_bk=3793 bw_util=0.01506
n_activity=90873 dram_eff=0.06725
bk0: 149a 398437i bk1: 131a 400487i bk2: 169a 397695i bk3: 142a 399034i bk4: 164a 398806i bk5: 173a 397583i bk6: 144a 398819i bk7: 126a 400255i bk8: 141a 399436i bk9: 161a 398279i bk10: 156a 399157i bk11: 163a 398409i bk12: 132a 398944i bk13: 125a 399467i bk14: 114a 400244i bk15: 128a 398716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137348
Row_Buffer_Locality_read = 0.097929
Row_Buffer_Locality_write = 0.177111
Bank_Level_Parallism = 1.915794
Bank_Level_Parallism_Col = 1.457921
Bank_Level_Parallism_Ready = 1.047946
write_to_read_ratio_blp_rw_average = 0.528161
GrpLevelPara = 1.323970 

BW Util details:
bwutil = 0.015057 
total_CMD = 405858 
util_bw = 6111 
Wasted_Col = 30689 
Wasted_Row = 23006 
Idle = 346052 

BW Util Bottlenecks: 
RCDc_limit = 22802 
RCDWRc_limit = 15638 
WTRc_limit = 2341 
RTWc_limit = 5707 
CCDLc_limit = 2474 
rwq = 0 
CCDLc_limit_alone = 2171 
WTRc_limit_alone = 2222 
RTWc_limit_alone = 5523 

Commands details: 
total_CMD = 405858 
n_nop = 392393 
Read = 2318 
Write = 0 
L2_Alloc = 0 
L2_WB = 3793 
n_act = 3982 
n_pre = 3966 
n_ref = 0 
n_req = 4616 
total_req = 6111 

Dual Bus Interface Util: 
issued_total_row = 7948 
issued_total_col = 6111 
Row_Bus_Util =  0.019583 
CoL_Bus_Util = 0.015057 
Either_Row_CoL_Bus_Util = 0.033177 
Issued_on_Two_Bus_Simul_Util = 0.001464 
issued_two_Eff = 0.044114 
queue_avg = 0.037444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0374441
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391616 n_act=4233 n_pre=4217 n_ref_event=0 n_req=4903 n_rd=2410 n_rd_L2_A=0 n_write=0 n_wr_bk=4049 bw_util=0.01591
n_activity=95057 dram_eff=0.06795
bk0: 142a 398475i bk1: 152a 399335i bk2: 153a 398164i bk3: 150a 398795i bk4: 142a 399263i bk5: 189a 397702i bk6: 153a 398956i bk7: 142a 398516i bk8: 142a 398887i bk9: 169a 397607i bk10: 160a 399202i bk11: 170a 398114i bk12: 123a 399328i bk13: 155a 397050i bk14: 138a 398437i bk15: 130a 398654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136651
Row_Buffer_Locality_read = 0.101245
Row_Buffer_Locality_write = 0.170878
Bank_Level_Parallism = 1.926046
Bank_Level_Parallism_Col = 1.460321
Bank_Level_Parallism_Ready = 1.053104
write_to_read_ratio_blp_rw_average = 0.534582
GrpLevelPara = 1.323802 

BW Util details:
bwutil = 0.015914 
total_CMD = 405858 
util_bw = 6459 
Wasted_Col = 32924 
Wasted_Row = 24035 
Idle = 342440 

BW Util Bottlenecks: 
RCDc_limit = 23715 
RCDWRc_limit = 17046 
WTRc_limit = 2560 
RTWc_limit = 6515 
CCDLc_limit = 2681 
rwq = 0 
CCDLc_limit_alone = 2318 
WTRc_limit_alone = 2432 
RTWc_limit_alone = 6280 

Commands details: 
total_CMD = 405858 
n_nop = 391616 
Read = 2410 
Write = 0 
L2_Alloc = 0 
L2_WB = 4049 
n_act = 4233 
n_pre = 4217 
n_ref = 0 
n_req = 4903 
total_req = 6459 

Dual Bus Interface Util: 
issued_total_row = 8450 
issued_total_col = 6459 
Row_Bus_Util =  0.020820 
CoL_Bus_Util = 0.015914 
Either_Row_CoL_Bus_Util = 0.035091 
Issued_on_Two_Bus_Simul_Util = 0.001643 
issued_two_Eff = 0.046833 
queue_avg = 0.047398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0473984
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391910 n_act=4132 n_pre=4116 n_ref_event=0 n_req=4795 n_rd=2388 n_rd_L2_A=0 n_write=0 n_wr_bk=3915 bw_util=0.01553
n_activity=93132 dram_eff=0.06768
bk0: 150a 398865i bk1: 169a 397788i bk2: 135a 399213i bk3: 160a 398011i bk4: 168a 399131i bk5: 191a 397754i bk6: 151a 398250i bk7: 140a 398972i bk8: 142a 399235i bk9: 155a 398381i bk10: 175a 398031i bk11: 173a 398189i bk12: 108a 400031i bk13: 114a 399767i bk14: 119a 399594i bk15: 138a 398480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138269
Row_Buffer_Locality_read = 0.109715
Row_Buffer_Locality_write = 0.166597
Bank_Level_Parallism = 1.923267
Bank_Level_Parallism_Col = 1.451391
Bank_Level_Parallism_Ready = 1.043313
write_to_read_ratio_blp_rw_average = 0.535448
GrpLevelPara = 1.315794 

BW Util details:
bwutil = 0.015530 
total_CMD = 405858 
util_bw = 6303 
Wasted_Col = 31986 
Wasted_Row = 23497 
Idle = 344072 

BW Util Bottlenecks: 
RCDc_limit = 23199 
RCDWRc_limit = 16673 
WTRc_limit = 2493 
RTWc_limit = 5877 
CCDLc_limit = 2596 
rwq = 0 
CCDLc_limit_alone = 2256 
WTRc_limit_alone = 2370 
RTWc_limit_alone = 5660 

Commands details: 
total_CMD = 405858 
n_nop = 391910 
Read = 2388 
Write = 0 
L2_Alloc = 0 
L2_WB = 3915 
n_act = 4132 
n_pre = 4116 
n_ref = 0 
n_req = 4795 
total_req = 6303 

Dual Bus Interface Util: 
issued_total_row = 8248 
issued_total_col = 6303 
Row_Bus_Util =  0.020322 
CoL_Bus_Util = 0.015530 
Either_Row_CoL_Bus_Util = 0.034367 
Issued_on_Two_Bus_Simul_Util = 0.001486 
issued_two_Eff = 0.043232 
queue_avg = 0.043298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0432984
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=393146 n_act=3717 n_pre=3701 n_ref_event=0 n_req=4379 n_rd=2230 n_rd_L2_A=0 n_write=0 n_wr_bk=3564 bw_util=0.01428
n_activity=88610 dram_eff=0.06539
bk0: 116a 400618i bk1: 157a 398526i bk2: 135a 399762i bk3: 131a 400577i bk4: 162a 398428i bk5: 183a 397342i bk6: 137a 399834i bk7: 159a 398303i bk8: 124a 399478i bk9: 152a 399423i bk10: 149a 399918i bk11: 137a 400274i bk12: 111a 400535i bk13: 133a 398918i bk14: 122a 399665i bk15: 122a 399696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.151176
Row_Buffer_Locality_read = 0.103139
Row_Buffer_Locality_write = 0.201024
Bank_Level_Parallism = 1.836359
Bank_Level_Parallism_Col = 1.430573
Bank_Level_Parallism_Ready = 1.053849
write_to_read_ratio_blp_rw_average = 0.511177
GrpLevelPara = 1.311939 

BW Util details:
bwutil = 0.014276 
total_CMD = 405858 
util_bw = 5794 
Wasted_Col = 29382 
Wasted_Row = 22988 
Idle = 347694 

BW Util Bottlenecks: 
RCDc_limit = 21972 
RCDWRc_limit = 14352 
WTRc_limit = 2136 
RTWc_limit = 5018 
CCDLc_limit = 2331 
rwq = 0 
CCDLc_limit_alone = 2048 
WTRc_limit_alone = 2028 
RTWc_limit_alone = 4843 

Commands details: 
total_CMD = 405858 
n_nop = 393146 
Read = 2230 
Write = 0 
L2_Alloc = 0 
L2_WB = 3564 
n_act = 3717 
n_pre = 3701 
n_ref = 0 
n_req = 4379 
total_req = 5794 

Dual Bus Interface Util: 
issued_total_row = 7418 
issued_total_col = 5794 
Row_Bus_Util =  0.018277 
CoL_Bus_Util = 0.014276 
Either_Row_CoL_Bus_Util = 0.031321 
Issued_on_Two_Bus_Simul_Util = 0.001232 
issued_two_Eff = 0.039333 
queue_avg = 0.037351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0373505
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392472 n_act=3963 n_pre=3947 n_ref_event=0 n_req=4634 n_rd=2324 n_rd_L2_A=0 n_write=0 n_wr_bk=3768 bw_util=0.01501
n_activity=89999 dram_eff=0.06769
bk0: 140a 399102i bk1: 119a 400486i bk2: 126a 399979i bk3: 164a 398591i bk4: 135a 399768i bk5: 168a 399228i bk6: 119a 400599i bk7: 163a 398486i bk8: 136a 399427i bk9: 172a 396628i bk10: 162a 398201i bk11: 169a 398325i bk12: 128a 399434i bk13: 155a 397426i bk14: 135a 398685i bk15: 133a 398794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144799
Row_Buffer_Locality_read = 0.102410
Row_Buffer_Locality_write = 0.187446
Bank_Level_Parallism = 1.934072
Bank_Level_Parallism_Col = 1.467772
Bank_Level_Parallism_Ready = 1.055318
write_to_read_ratio_blp_rw_average = 0.529173
GrpLevelPara = 1.325656 

BW Util details:
bwutil = 0.015010 
total_CMD = 405858 
util_bw = 6092 
Wasted_Col = 30624 
Wasted_Row = 22849 
Idle = 346293 

BW Util Bottlenecks: 
RCDc_limit = 22703 
RCDWRc_limit = 15598 
WTRc_limit = 2392 
RTWc_limit = 5937 
CCDLc_limit = 2451 
rwq = 0 
CCDLc_limit_alone = 2146 
WTRc_limit_alone = 2276 
RTWc_limit_alone = 5748 

Commands details: 
total_CMD = 405858 
n_nop = 392472 
Read = 2324 
Write = 0 
L2_Alloc = 0 
L2_WB = 3768 
n_act = 3963 
n_pre = 3947 
n_ref = 0 
n_req = 4634 
total_req = 6092 

Dual Bus Interface Util: 
issued_total_row = 7910 
issued_total_col = 6092 
Row_Bus_Util =  0.019490 
CoL_Bus_Util = 0.015010 
Either_Row_CoL_Bus_Util = 0.032982 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.046018 
queue_avg = 0.045947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0459471
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392470 n_act=3939 n_pre=3923 n_ref_event=0 n_req=4628 n_rd=2337 n_rd_L2_A=0 n_write=0 n_wr_bk=3763 bw_util=0.01503
n_activity=92754 dram_eff=0.06577
bk0: 157a 398154i bk1: 151a 398991i bk2: 149a 399549i bk3: 159a 399135i bk4: 153a 399016i bk5: 184a 397844i bk6: 143a 400056i bk7: 154a 399043i bk8: 141a 399167i bk9: 129a 399915i bk10: 149a 399146i bk11: 170a 398843i bk12: 140a 398144i bk13: 116a 400050i bk14: 120a 399409i bk15: 122a 399345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148876
Row_Buffer_Locality_read = 0.112965
Row_Buffer_Locality_write = 0.185509
Bank_Level_Parallism = 1.860130
Bank_Level_Parallism_Col = 1.429160
Bank_Level_Parallism_Ready = 1.043443
write_to_read_ratio_blp_rw_average = 0.525455
GrpLevelPara = 1.311672 

BW Util details:
bwutil = 0.015030 
total_CMD = 405858 
util_bw = 6100 
Wasted_Col = 30912 
Wasted_Row = 23494 
Idle = 345352 

BW Util Bottlenecks: 
RCDc_limit = 22678 
RCDWRc_limit = 15526 
WTRc_limit = 2294 
RTWc_limit = 5097 
CCDLc_limit = 2431 
rwq = 0 
CCDLc_limit_alone = 2129 
WTRc_limit_alone = 2163 
RTWc_limit_alone = 4926 

Commands details: 
total_CMD = 405858 
n_nop = 392470 
Read = 2337 
Write = 0 
L2_Alloc = 0 
L2_WB = 3763 
n_act = 3939 
n_pre = 3923 
n_ref = 0 
n_req = 4628 
total_req = 6100 

Dual Bus Interface Util: 
issued_total_row = 7862 
issued_total_col = 6100 
Row_Bus_Util =  0.019371 
CoL_Bus_Util = 0.015030 
Either_Row_CoL_Bus_Util = 0.032987 
Issued_on_Two_Bus_Simul_Util = 0.001414 
issued_two_Eff = 0.042874 
queue_avg = 0.038957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.038957
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392412 n_act=3944 n_pre=3928 n_ref_event=0 n_req=4645 n_rd=2336 n_rd_L2_A=0 n_write=0 n_wr_bk=3788 bw_util=0.01509
n_activity=93063 dram_eff=0.0658
bk0: 137a 399463i bk1: 139a 399825i bk2: 147a 399860i bk3: 156a 399185i bk4: 157a 398939i bk5: 164a 398113i bk6: 160a 398971i bk7: 155a 398739i bk8: 151a 398222i bk9: 149a 398664i bk10: 156a 399019i bk11: 162a 399167i bk12: 115a 399772i bk13: 122a 399357i bk14: 131a 399276i bk15: 135a 398341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150915
Row_Buffer_Locality_read = 0.115582
Row_Buffer_Locality_write = 0.186661
Bank_Level_Parallism = 1.852529
Bank_Level_Parallism_Col = 1.425628
Bank_Level_Parallism_Ready = 1.049641
write_to_read_ratio_blp_rw_average = 0.529825
GrpLevelPara = 1.304599 

BW Util details:
bwutil = 0.015089 
total_CMD = 405858 
util_bw = 6124 
Wasted_Col = 31259 
Wasted_Row = 23863 
Idle = 344612 

BW Util Bottlenecks: 
RCDc_limit = 22650 
RCDWRc_limit = 15704 
WTRc_limit = 2374 
RTWc_limit = 5376 
CCDLc_limit = 2443 
rwq = 0 
CCDLc_limit_alone = 2142 
WTRc_limit_alone = 2255 
RTWc_limit_alone = 5194 

Commands details: 
total_CMD = 405858 
n_nop = 392412 
Read = 2336 
Write = 0 
L2_Alloc = 0 
L2_WB = 3788 
n_act = 3944 
n_pre = 3928 
n_ref = 0 
n_req = 4645 
total_req = 6124 

Dual Bus Interface Util: 
issued_total_row = 7872 
issued_total_col = 6124 
Row_Bus_Util =  0.019396 
CoL_Bus_Util = 0.015089 
Either_Row_CoL_Bus_Util = 0.033130 
Issued_on_Two_Bus_Simul_Util = 0.001355 
issued_two_Eff = 0.040904 
queue_avg = 0.037161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0371608
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392519 n_act=3935 n_pre=3919 n_ref_event=0 n_req=4603 n_rd=2315 n_rd_L2_A=0 n_write=0 n_wr_bk=3770 bw_util=0.01499
n_activity=90853 dram_eff=0.06698
bk0: 132a 399928i bk1: 147a 399004i bk2: 140a 399320i bk3: 146a 398657i bk4: 184a 397683i bk5: 159a 398643i bk6: 139a 399604i bk7: 141a 399228i bk8: 162a 398017i bk9: 173a 398001i bk10: 149a 399681i bk11: 128a 400494i bk12: 133a 398657i bk13: 127a 399394i bk14: 128a 398727i bk15: 127a 398768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145123
Row_Buffer_Locality_read = 0.102376
Row_Buffer_Locality_write = 0.188374
Bank_Level_Parallism = 1.900483
Bank_Level_Parallism_Col = 1.462264
Bank_Level_Parallism_Ready = 1.056533
write_to_read_ratio_blp_rw_average = 0.523945
GrpLevelPara = 1.320726 

BW Util details:
bwutil = 0.014993 
total_CMD = 405858 
util_bw = 6085 
Wasted_Col = 30834 
Wasted_Row = 23342 
Idle = 345597 

BW Util Bottlenecks: 
RCDc_limit = 22786 
RCDWRc_limit = 15356 
WTRc_limit = 2342 
RTWc_limit = 6147 
CCDLc_limit = 2485 
rwq = 0 
CCDLc_limit_alone = 2134 
WTRc_limit_alone = 2216 
RTWc_limit_alone = 5922 

Commands details: 
total_CMD = 405858 
n_nop = 392519 
Read = 2315 
Write = 0 
L2_Alloc = 0 
L2_WB = 3770 
n_act = 3935 
n_pre = 3919 
n_ref = 0 
n_req = 4603 
total_req = 6085 

Dual Bus Interface Util: 
issued_total_row = 7854 
issued_total_col = 6085 
Row_Bus_Util =  0.019352 
CoL_Bus_Util = 0.014993 
Either_Row_CoL_Bus_Util = 0.032866 
Issued_on_Two_Bus_Simul_Util = 0.001478 
issued_two_Eff = 0.044981 
queue_avg = 0.042818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0428179
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391912 n_act=4145 n_pre=4129 n_ref_event=0 n_req=4819 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=3898 bw_util=0.01556
n_activity=92386 dram_eff=0.06835
bk0: 148a 399124i bk1: 155a 398289i bk2: 156a 398129i bk3: 159a 398458i bk4: 179a 397464i bk5: 185a 397409i bk6: 157a 398390i bk7: 164a 397739i bk8: 141a 399576i bk9: 132a 399921i bk10: 157a 398624i bk11: 164a 398659i bk12: 129a 398566i bk13: 123a 399609i bk14: 128a 399457i bk15: 140a 399063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139863
Row_Buffer_Locality_read = 0.110054
Row_Buffer_Locality_write = 0.169858
Bank_Level_Parallism = 1.950265
Bank_Level_Parallism_Col = 1.474034
Bank_Level_Parallism_Ready = 1.054474
write_to_read_ratio_blp_rw_average = 0.531018
GrpLevelPara = 1.331614 

BW Util details:
bwutil = 0.015560 
total_CMD = 405858 
util_bw = 6315 
Wasted_Col = 32047 
Wasted_Row = 23204 
Idle = 344292 

BW Util Bottlenecks: 
RCDc_limit = 23504 
RCDWRc_limit = 16429 
WTRc_limit = 2427 
RTWc_limit = 6419 
CCDLc_limit = 2632 
rwq = 0 
CCDLc_limit_alone = 2252 
WTRc_limit_alone = 2298 
RTWc_limit_alone = 6168 

Commands details: 
total_CMD = 405858 
n_nop = 391912 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 3898 
n_act = 4145 
n_pre = 4129 
n_ref = 0 
n_req = 4819 
total_req = 6315 

Dual Bus Interface Util: 
issued_total_row = 8274 
issued_total_col = 6315 
Row_Bus_Util =  0.020386 
CoL_Bus_Util = 0.015560 
Either_Row_CoL_Bus_Util = 0.034362 
Issued_on_Two_Bus_Simul_Util = 0.001584 
issued_two_Eff = 0.046106 
queue_avg = 0.047913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0479133
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392003 n_act=4072 n_pre=4056 n_ref_event=0 n_req=4804 n_rd=2413 n_rd_L2_A=0 n_write=0 n_wr_bk=3899 bw_util=0.01555
n_activity=94228 dram_eff=0.06699
bk0: 141a 399755i bk1: 153a 398553i bk2: 153a 399563i bk3: 168a 398357i bk4: 157a 399487i bk5: 180a 397937i bk6: 148a 398556i bk7: 183a 396984i bk8: 146a 399096i bk9: 153a 399347i bk10: 145a 399831i bk11: 150a 399259i bk12: 127a 398887i bk13: 136a 398237i bk14: 130a 399041i bk15: 143a 398158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152373
Row_Buffer_Locality_read = 0.116038
Row_Buffer_Locality_write = 0.189042
Bank_Level_Parallism = 1.885173
Bank_Level_Parallism_Col = 1.442347
Bank_Level_Parallism_Ready = 1.044677
write_to_read_ratio_blp_rw_average = 0.523136
GrpLevelPara = 1.309626 

BW Util details:
bwutil = 0.015552 
total_CMD = 405858 
util_bw = 6312 
Wasted_Col = 31948 
Wasted_Row = 24060 
Idle = 343538 

BW Util Bottlenecks: 
RCDc_limit = 23404 
RCDWRc_limit = 16066 
WTRc_limit = 2452 
RTWc_limit = 5910 
CCDLc_limit = 2532 
rwq = 0 
CCDLc_limit_alone = 2209 
WTRc_limit_alone = 2316 
RTWc_limit_alone = 5723 

Commands details: 
total_CMD = 405858 
n_nop = 392003 
Read = 2413 
Write = 0 
L2_Alloc = 0 
L2_WB = 3899 
n_act = 4072 
n_pre = 4056 
n_ref = 0 
n_req = 4804 
total_req = 6312 

Dual Bus Interface Util: 
issued_total_row = 8128 
issued_total_col = 6312 
Row_Bus_Util =  0.020027 
CoL_Bus_Util = 0.015552 
Either_Row_CoL_Bus_Util = 0.034138 
Issued_on_Two_Bus_Simul_Util = 0.001441 
issued_two_Eff = 0.042223 
queue_avg = 0.040761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0407606
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392264 n_act=3993 n_pre=3977 n_ref_event=0 n_req=4716 n_rd=2383 n_rd_L2_A=0 n_write=0 n_wr_bk=3815 bw_util=0.01527
n_activity=92338 dram_eff=0.06712
bk0: 151a 398700i bk1: 139a 399830i bk2: 159a 398998i bk3: 152a 398691i bk4: 164a 398600i bk5: 169a 398375i bk6: 145a 398613i bk7: 157a 398935i bk8: 171a 397590i bk9: 137a 399864i bk10: 179a 398009i bk11: 176a 398488i bk12: 117a 399907i bk13: 127a 399399i bk14: 124a 399549i bk15: 116a 400184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153308
Row_Buffer_Locality_read = 0.113303
Row_Buffer_Locality_write = 0.194171
Bank_Level_Parallism = 1.877570
Bank_Level_Parallism_Col = 1.425948
Bank_Level_Parallism_Ready = 1.038884
write_to_read_ratio_blp_rw_average = 0.527081
GrpLevelPara = 1.302668 

BW Util details:
bwutil = 0.015271 
total_CMD = 405858 
util_bw = 6198 
Wasted_Col = 31500 
Wasted_Row = 23398 
Idle = 344762 

BW Util Bottlenecks: 
RCDc_limit = 23056 
RCDWRc_limit = 15685 
WTRc_limit = 2519 
RTWc_limit = 5465 
CCDLc_limit = 2541 
rwq = 0 
CCDLc_limit_alone = 2214 
WTRc_limit_alone = 2388 
RTWc_limit_alone = 5269 

Commands details: 
total_CMD = 405858 
n_nop = 392264 
Read = 2383 
Write = 0 
L2_Alloc = 0 
L2_WB = 3815 
n_act = 3993 
n_pre = 3977 
n_ref = 0 
n_req = 4716 
total_req = 6198 

Dual Bus Interface Util: 
issued_total_row = 7970 
issued_total_col = 6198 
Row_Bus_Util =  0.019637 
CoL_Bus_Util = 0.015271 
Either_Row_CoL_Bus_Util = 0.033494 
Issued_on_Two_Bus_Simul_Util = 0.001414 
issued_two_Eff = 0.042225 
queue_avg = 0.043895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0438947
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392162 n_act=4048 n_pre=4032 n_ref_event=0 n_req=4705 n_rd=2380 n_rd_L2_A=0 n_write=0 n_wr_bk=3817 bw_util=0.01527
n_activity=94056 dram_eff=0.06589
bk0: 139a 399000i bk1: 143a 398901i bk2: 151a 398992i bk3: 153a 399337i bk4: 168a 398862i bk5: 177a 398266i bk6: 136a 399338i bk7: 172a 397556i bk8: 142a 399634i bk9: 152a 399019i bk10: 155a 399662i bk11: 157a 399963i bk12: 117a 399950i bk13: 147a 397554i bk14: 129a 399077i bk15: 142a 398460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139639
Row_Buffer_Locality_read = 0.115966
Row_Buffer_Locality_write = 0.163871
Bank_Level_Parallism = 1.849957
Bank_Level_Parallism_Col = 1.421685
Bank_Level_Parallism_Ready = 1.039697
write_to_read_ratio_blp_rw_average = 0.527948
GrpLevelPara = 1.295962 

BW Util details:
bwutil = 0.015269 
total_CMD = 405858 
util_bw = 6197 
Wasted_Col = 31741 
Wasted_Row = 24151 
Idle = 343769 

BW Util Bottlenecks: 
RCDc_limit = 23038 
RCDWRc_limit = 16207 
WTRc_limit = 2682 
RTWc_limit = 4993 
CCDLc_limit = 2560 
rwq = 0 
CCDLc_limit_alone = 2251 
WTRc_limit_alone = 2555 
RTWc_limit_alone = 4811 

Commands details: 
total_CMD = 405858 
n_nop = 392162 
Read = 2380 
Write = 0 
L2_Alloc = 0 
L2_WB = 3817 
n_act = 4048 
n_pre = 4032 
n_ref = 0 
n_req = 4705 
total_req = 6197 

Dual Bus Interface Util: 
issued_total_row = 8080 
issued_total_col = 6197 
Row_Bus_Util =  0.019908 
CoL_Bus_Util = 0.015269 
Either_Row_CoL_Bus_Util = 0.033746 
Issued_on_Two_Bus_Simul_Util = 0.001432 
issued_two_Eff = 0.042421 
queue_avg = 0.040416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0404156
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=392321 n_act=3981 n_pre=3965 n_ref_event=0 n_req=4682 n_rd=2342 n_rd_L2_A=0 n_write=0 n_wr_bk=3844 bw_util=0.01524
n_activity=90790 dram_eff=0.06814
bk0: 165a 397213i bk1: 145a 399043i bk2: 145a 398953i bk3: 150a 398913i bk4: 183a 397832i bk5: 167a 398943i bk6: 138a 398990i bk7: 124a 400428i bk8: 167a 397602i bk9: 154a 398969i bk10: 156a 399265i bk11: 149a 400001i bk12: 120a 399439i bk13: 133a 398985i bk14: 121a 399752i bk15: 125a 399767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149722
Row_Buffer_Locality_read = 0.107600
Row_Buffer_Locality_write = 0.191880
Bank_Level_Parallism = 1.887975
Bank_Level_Parallism_Col = 1.449782
Bank_Level_Parallism_Ready = 1.043970
write_to_read_ratio_blp_rw_average = 0.525447
GrpLevelPara = 1.311921 

BW Util details:
bwutil = 0.015242 
total_CMD = 405858 
util_bw = 6186 
Wasted_Col = 30935 
Wasted_Row = 23428 
Idle = 345309 

BW Util Bottlenecks: 
RCDc_limit = 22839 
RCDWRc_limit = 15649 
WTRc_limit = 2478 
RTWc_limit = 5476 
CCDLc_limit = 2545 
rwq = 0 
CCDLc_limit_alone = 2185 
WTRc_limit_alone = 2361 
RTWc_limit_alone = 5233 

Commands details: 
total_CMD = 405858 
n_nop = 392321 
Read = 2342 
Write = 0 
L2_Alloc = 0 
L2_WB = 3844 
n_act = 3981 
n_pre = 3965 
n_ref = 0 
n_req = 4682 
total_req = 6186 

Dual Bus Interface Util: 
issued_total_row = 7946 
issued_total_col = 6186 
Row_Bus_Util =  0.019578 
CoL_Bus_Util = 0.015242 
Either_Row_CoL_Bus_Util = 0.033354 
Issued_on_Two_Bus_Simul_Util = 0.001466 
issued_two_Eff = 0.043954 
queue_avg = 0.038592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0385923
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=390948 n_act=4422 n_pre=4406 n_ref_event=0 n_req=5127 n_rd=2535 n_rd_L2_A=0 n_write=0 n_wr_bk=4196 bw_util=0.01658
n_activity=96831 dram_eff=0.06951
bk0: 146a 398818i bk1: 140a 399166i bk2: 177a 397030i bk3: 188a 396730i bk4: 176a 397754i bk5: 181a 397776i bk6: 153a 398574i bk7: 174a 396920i bk8: 140a 398981i bk9: 171a 397216i bk10: 155a 398409i bk11: 196a 397580i bk12: 149a 397668i bk13: 125a 399106i bk14: 130a 399023i bk15: 134a 398453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137507
Row_Buffer_Locality_read = 0.109270
Row_Buffer_Locality_write = 0.165123
Bank_Level_Parallism = 2.006702
Bank_Level_Parallism_Col = 1.510078
Bank_Level_Parallism_Ready = 1.064626
write_to_read_ratio_blp_rw_average = 0.547999
GrpLevelPara = 1.361421 

BW Util details:
bwutil = 0.016585 
total_CMD = 405858 
util_bw = 6731 
Wasted_Col = 33915 
Wasted_Row = 23963 
Idle = 341249 

BW Util Bottlenecks: 
RCDc_limit = 24591 
RCDWRc_limit = 17803 
WTRc_limit = 2786 
RTWc_limit = 8248 
CCDLc_limit = 2745 
rwq = 0 
CCDLc_limit_alone = 2344 
WTRc_limit_alone = 2642 
RTWc_limit_alone = 7991 

Commands details: 
total_CMD = 405858 
n_nop = 390948 
Read = 2535 
Write = 0 
L2_Alloc = 0 
L2_WB = 4196 
n_act = 4422 
n_pre = 4406 
n_ref = 0 
n_req = 5127 
total_req = 6731 

Dual Bus Interface Util: 
issued_total_row = 8828 
issued_total_col = 6731 
Row_Bus_Util =  0.021751 
CoL_Bus_Util = 0.016585 
Either_Row_CoL_Bus_Util = 0.036737 
Issued_on_Two_Bus_Simul_Util = 0.001599 
issued_two_Eff = 0.043528 
queue_avg = 0.051395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0513948
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391751 n_act=4183 n_pre=4167 n_ref_event=0 n_req=4856 n_rd=2418 n_rd_L2_A=0 n_write=0 n_wr_bk=3948 bw_util=0.01569
n_activity=95993 dram_eff=0.06632
bk0: 167a 397539i bk1: 138a 399553i bk2: 171a 397969i bk3: 160a 398728i bk4: 160a 399036i bk5: 197a 397140i bk6: 148a 398504i bk7: 164a 397525i bk8: 139a 399060i bk9: 146a 398858i bk10: 154a 398825i bk11: 170a 398723i bk12: 128a 398735i bk13: 126a 398824i bk14: 136a 398480i bk15: 114a 400161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138591
Row_Buffer_Locality_read = 0.107527
Row_Buffer_Locality_write = 0.169401
Bank_Level_Parallism = 1.890915
Bank_Level_Parallism_Col = 1.448911
Bank_Level_Parallism_Ready = 1.050581
write_to_read_ratio_blp_rw_average = 0.535555
GrpLevelPara = 1.311023 

BW Util details:
bwutil = 0.015685 
total_CMD = 405858 
util_bw = 6366 
Wasted_Col = 32797 
Wasted_Row = 24787 
Idle = 341908 

BW Util Bottlenecks: 
RCDc_limit = 23649 
RCDWRc_limit = 16805 
WTRc_limit = 2529 
RTWc_limit = 6348 
CCDLc_limit = 2631 
rwq = 0 
CCDLc_limit_alone = 2292 
WTRc_limit_alone = 2417 
RTWc_limit_alone = 6121 

Commands details: 
total_CMD = 405858 
n_nop = 391751 
Read = 2418 
Write = 0 
L2_Alloc = 0 
L2_WB = 3948 
n_act = 4183 
n_pre = 4167 
n_ref = 0 
n_req = 4856 
total_req = 6366 

Dual Bus Interface Util: 
issued_total_row = 8350 
issued_total_col = 6366 
Row_Bus_Util =  0.020574 
CoL_Bus_Util = 0.015685 
Either_Row_CoL_Bus_Util = 0.034758 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.043170 
queue_avg = 0.048312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0483125
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391949 n_act=4093 n_pre=4077 n_ref_event=0 n_req=4788 n_rd=2394 n_rd_L2_A=0 n_write=0 n_wr_bk=3887 bw_util=0.01548
n_activity=93875 dram_eff=0.06691
bk0: 151a 398480i bk1: 137a 399529i bk2: 168a 397655i bk3: 147a 399355i bk4: 151a 399482i bk5: 186a 397435i bk6: 145a 398813i bk7: 171a 397698i bk8: 157a 398701i bk9: 133a 400417i bk10: 163a 398299i bk11: 151a 400162i bk12: 131a 398887i bk13: 134a 398385i bk14: 132a 399391i bk15: 137a 398087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145155
Row_Buffer_Locality_read = 0.107352
Row_Buffer_Locality_write = 0.182957
Bank_Level_Parallism = 1.873409
Bank_Level_Parallism_Col = 1.428993
Bank_Level_Parallism_Ready = 1.042987
write_to_read_ratio_blp_rw_average = 0.530058
GrpLevelPara = 1.306313 

BW Util details:
bwutil = 0.015476 
total_CMD = 405858 
util_bw = 6281 
Wasted_Col = 32187 
Wasted_Row = 24380 
Idle = 343010 

BW Util Bottlenecks: 
RCDc_limit = 23374 
RCDWRc_limit = 16304 
WTRc_limit = 2707 
RTWc_limit = 5562 
CCDLc_limit = 2467 
rwq = 0 
CCDLc_limit_alone = 2176 
WTRc_limit_alone = 2585 
RTWc_limit_alone = 5393 

Commands details: 
total_CMD = 405858 
n_nop = 391949 
Read = 2394 
Write = 0 
L2_Alloc = 0 
L2_WB = 3887 
n_act = 4093 
n_pre = 4077 
n_ref = 0 
n_req = 4788 
total_req = 6281 

Dual Bus Interface Util: 
issued_total_row = 8170 
issued_total_col = 6281 
Row_Bus_Util =  0.020130 
CoL_Bus_Util = 0.015476 
Either_Row_CoL_Bus_Util = 0.034271 
Issued_on_Two_Bus_Simul_Util = 0.001335 
issued_two_Eff = 0.038968 
queue_avg = 0.044594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0445944
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=405858 n_nop=391691 n_act=4186 n_pre=4170 n_ref_event=0 n_req=4888 n_rd=2438 n_rd_L2_A=0 n_write=0 n_wr_bk=3988 bw_util=0.01583
n_activity=94277 dram_eff=0.06816
bk0: 151a 398788i bk1: 175a 397763i bk2: 161a 398309i bk3: 166a 398132i bk4: 170a 398038i bk5: 144a 399769i bk6: 159a 398261i bk7: 159a 398624i bk8: 161a 398341i bk9: 153a 398482i bk10: 163a 398866i bk11: 177a 397733i bk12: 119a 399510i bk13: 126a 398784i bk14: 131a 398689i bk15: 123a 399421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143617
Row_Buffer_Locality_read = 0.119360
Row_Buffer_Locality_write = 0.167755
Bank_Level_Parallism = 1.915810
Bank_Level_Parallism_Col = 1.457412
Bank_Level_Parallism_Ready = 1.044662
write_to_read_ratio_blp_rw_average = 0.537631
GrpLevelPara = 1.323990 

BW Util details:
bwutil = 0.015833 
total_CMD = 405858 
util_bw = 6426 
Wasted_Col = 32581 
Wasted_Row = 24207 
Idle = 342644 

BW Util Bottlenecks: 
RCDc_limit = 23453 
RCDWRc_limit = 16845 
WTRc_limit = 2555 
RTWc_limit = 6282 
CCDLc_limit = 2635 
rwq = 0 
CCDLc_limit_alone = 2294 
WTRc_limit_alone = 2441 
RTWc_limit_alone = 6055 

Commands details: 
total_CMD = 405858 
n_nop = 391691 
Read = 2438 
Write = 0 
L2_Alloc = 0 
L2_WB = 3988 
n_act = 4186 
n_pre = 4170 
n_ref = 0 
n_req = 4888 
total_req = 6426 

Dual Bus Interface Util: 
issued_total_row = 8356 
issued_total_col = 6426 
Row_Bus_Util =  0.020588 
CoL_Bus_Util = 0.015833 
Either_Row_CoL_Bus_Util = 0.034906 
Issued_on_Two_Bus_Simul_Util = 0.001515 
issued_two_Eff = 0.043411 
queue_avg = 0.046088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0460875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7185, Miss = 3223, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7290, Miss = 3284, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7133, Miss = 3163, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6728, Miss = 3009, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7225, Miss = 3246, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7413, Miss = 3335, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6877, Miss = 3078, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6862, Miss = 3064, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6722, Miss = 2947, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6725, Miss = 2991, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7330, Miss = 3265, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7325, Miss = 3301, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6975, Miss = 3088, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6951, Miss = 3080, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6998, Miss = 3090, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7149, Miss = 3197, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6994, Miss = 3093, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6899, Miss = 3092, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7165, Miss = 3190, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7186, Miss = 3241, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7184, Miss = 3190, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7113, Miss = 3183, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7006, Miss = 3103, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7459, Miss = 3379, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7491, Miss = 3344, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7682, Miss = 3445, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 7279, Miss = 3246, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6936, Miss = 3079, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7202, Miss = 3207, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6997, Miss = 3168, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7263, Miss = 3236, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7011, Miss = 3156, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7235, Miss = 3221, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7609, Miss = 3440, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7087, Miss = 3164, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7451, Miss = 3379, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6743, Miss = 2961, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7005, Miss = 3171, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6807, Miss = 3014, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7446, Miss = 3378, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7083, Miss = 3172, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7139, Miss = 3221, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7003, Miss = 3169, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7030, Miss = 3189, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7155, Miss = 3214, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7093, Miss = 3173, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7276, Miss = 3284, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7287, Miss = 3325, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6996, Miss = 3147, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7524, Miss = 3434, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7287, Miss = 3302, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7034, Miss = 3185, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7045, Miss = 3131, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7302, Miss = 3338, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 7317, Miss = 3284, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6867, Miss = 3113, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7613, Miss = 3399, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7763, Miss = 3543, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7376, Miss = 3316, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7272, Miss = 3285, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7292, Miss = 3287, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7300, Miss = 3269, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7320, Miss = 3311, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7278, Miss = 3299, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 458790
L2_total_cache_misses = 205831
L2_total_cache_miss_rate = 0.4486
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 130965
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2555942
icnt_total_pkts_simt_to_mem=2555942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2555942
Req_Network_cycles = 540508
Req_Network_injected_packets_per_cycle =       4.7288 
Req_Network_conflicts_per_cycle =       0.0535
Req_Network_conflicts_per_cycle_util =       0.0590
Req_Bank_Level_Parallism =       5.2222
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0192
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0739

Reply_Network_injected_packets_num = 2555942
Reply_Network_cycles = 540508
Reply_Network_injected_packets_per_cycle =        4.7288
Reply_Network_conflicts_per_cycle =       28.4060
Reply_Network_conflicts_per_cycle_util =      29.8544
Reply_Bank_Level_Parallism =       4.9699
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.0394
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0591
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 6 sec (666 sec)
gpgpu_simulation_rate = 50074 (inst/sec)
gpgpu_simulation_rate = 811 (cycle/sec)
gpgpu_silicon_slowdown = 1395807x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 643303957 us


gen_hists: 1 laps, 643303957.000000 us/lap, 80412994.625000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
