Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Feb  8 15:58:09 2024
| Host         : raffael running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file cva6_zybo_z7_20_control_sets_placed.rpt
| Design       : cva6_zybo_z7_20
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   570 |
|    Minimum number of control sets                        |   570 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1426 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   570 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |   119 |
| >= 10 to < 12      |    81 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     6 |
| >= 16              |   260 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           31 |
| No           | No                    | Yes                    |            2254 |          913 |
| No           | Yes                   | No                     |              67 |           35 |
| Yes          | No                    | No                     |             464 |          146 |
| Yes          | No                    | Yes                    |           10954 |         3946 |
| Yes          | Yes                   | No                     |             445 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~tck_IBUF_BUFG                                                              |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[resp][1]_i_1__0_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[resp][1]_i_1_n_0                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[2].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_1                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4[0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                           |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[3]_i_1__1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_0[0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi_master/FSM_sequential_state_q[3]_i_1__0_n_0                                                                                                                                                                                                                 | cpu_reset_IBUF                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_0[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3[0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/status_cnt_q_reg[1]_0                                                                                                                                                  |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_wr_dcache_id/gen_fpga_queue.fifo_ram/status_cnt_q_reg[1]                                                                                                                                                  |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rd_dcache_id/gen_fpga_queue.fifo_ram/status_cnt_q_reg[1]                                                                                                                                                  |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/lsu_commit_commit_ex                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[3]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0[0]                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0[0]                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_1[0]                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg_0[0]                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg_1[0]                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/E[0]                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                           |                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__6_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                            | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi2mem/FSM_sequential_state_q_reg[2]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__3_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_17[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__1_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2[0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              5 |         1.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/cnt_q[4]_i_1__0_n_0                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__2_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              5 |         1.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_rstgen_main/i_rstgen_bypass/Q[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                                                | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                                 | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_3[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_7[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__7_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_8[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_14[0]                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_7[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_1[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_0[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_7[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/status_cnt_q_reg[1]_3[0]                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                          | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__4_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                           | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_d33_out                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/E[0]                                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_163                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_145                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_162                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_161                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_168                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_131                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_178                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_130                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_138                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39]_182                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_177                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_149                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_176                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_156                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_157                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_158                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_159                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_134                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_160                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_135                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_153                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_148                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_166                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_147                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_155                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_167                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_146                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_154                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_171                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58]_140                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_189                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_170                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_139                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61]_137                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_132                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_164                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57]_141                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_150                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_151                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/E[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_144                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_179                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_180                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_184                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_185                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_181                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_186                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_187                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_133                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_183                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_169                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_143                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_136                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_142                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56]_188                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                                         | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iIER[3]_i_2[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/E[0]                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_1[0]                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi2rom/cnt_q[7]_i_1__1_n_0                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi2mem/cnt_q[7]_i_1__0_n_0                                                                                                                                                                                                                                     | cpu_reset_IBUF                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][8]_0[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                     | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                    | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                              |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7][0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1]_0[3]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1]_0[2]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1]_0[1]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1]_0[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1][3]                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1][2]                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1][1]                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ni_pending_q_reg[1][0]                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_174                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_173                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_172                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_152                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_165                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_175                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_4[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[1]                                                                                                                                                           |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                                   |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/update_lfsr                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                                |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_6[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                         | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we_0                                                                                                                                                                 |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_5[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0_1[0]                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_0                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi2rom/RDEN                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0[0]                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_4[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_227                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_240                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_248                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58]_197                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_198                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56]_247                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_199                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51]_200                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_226                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_246                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47]_245                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_244                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_239                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_192                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_0                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[1]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/UART_RXPROC.State_reg[0]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_194                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_214                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_213                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_223                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_224                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_195                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61]_196                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_204                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_191                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_190                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_206                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_205                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_216                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_215                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_228                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_202                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_203                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_211                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_225                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_212                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_231                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_232                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_193                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_234                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_222                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_233                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_241                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_238                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_237                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_242                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_230                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39]_243                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_221                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_236                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_220                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_235                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_210                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_219                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_218                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_217                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31]_201                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             11 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_207                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_229                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_208                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_209                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             12 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_bht.bht_ram_wdata[2]                                                                                                                                                                                    |                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi2mem/req_addr_q[11]_i_1_n_0                                                                                                                                                                                                                                  | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             13 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi2rom/req_addr_q[12]_i_1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             15 |         1.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                      |                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             15 |         1.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             15 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             15 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__15_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             15 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_select][0]_1                                                                                                                   |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_0                                                                                                                                       |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                5 |             16 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we                                                                                                                                           |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]                                                                                                                                         |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/sc_fail22_out                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             16 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/mem_reg[70]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_select][0]_1                                                                                                                   |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill_0                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               10 |             19 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                  |                9 |             19 |         2.11 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             19 |         4.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__28_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_1[0]                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               11 |             19 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                                        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               11 |             19 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill_0                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             20 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__16_n_0                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_2[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             20 |         1.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               10 |             21 |         2.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                | cpu_reset_IBUF                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                                                                                                                                             | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             22 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q[21]_i_1__0_n_0                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             22 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[21]_i_1_n_0                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             22 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             22 |         4.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             23 |         2.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/satp_d25_out                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             24 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |               15 |             24 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___191_n_0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             24 |         2.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                    |                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                               |                8 |             25 |         3.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__8_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             26 |         3.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                  |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  tck_IBUF_BUFG                                                              |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               10 |             27 |         2.70 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               11 |             27 |         2.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               13 |             28 |         2.15 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             28 |         4.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_fifo/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             28 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1[0]                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             30 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             30 |         2.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0_0[0]                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |                9 |             30 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             31 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             31 |         3.44 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_1[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             31 |         3.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mtvec_q[31]_i_1_n_0                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             31 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_1[1]                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep_0[0]                                                                                                                                                                                              | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |                6 |             32 |         5.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_clint/axi_lite_interface_i/E[1]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_1[0]                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                                                                                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0_2[0]                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_0[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_0[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg_0[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg_0[1]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][31]_i_1_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[3][address][33]_i_1_n_0                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_1[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[1]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_3[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][33]_i_1_n_0                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_10[0]                                                                                                                                                                                                   | cpu_reset_IBUF                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_5[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/FSM_sequential_state_q_reg[2][0]                                                                                                                                                                                               | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_6[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]_4[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_7[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/a_reg_en2_out                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_8[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/op_b_q[31]_i_1_n_0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/res_q[31]_i_1_n_0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_pc_q_without_C.pc_q[31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_9[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]_5[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             32 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_0[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][2]_0[1]                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[6]_0[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[5]_0[1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[5]_0[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[4]_0[1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/ptw_pptr_q[33]_i_1_n_0                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                         | cpu_reset_IBUF                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_5[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mcountinhibit_q_reg[8][0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_12[0]                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_3[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[4]_0[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_2[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_rep_4[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_1[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_1[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]_2[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_4_0[0]                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
| ~i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_5_n_0_BUFG |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2]_1[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_0[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_2__0_0[0]                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[8]_1[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[3]_0[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][2]_0[0]                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[3]_0[1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[7]_0[1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[7]_0[0]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[6]_0[1]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/current_instruction_is_sfence_vma_reg[0]                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_dtlb/en_ld_st_translation_q_reg_0[0]                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             33 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/vaddr_q[31]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid][0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_2[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             34 |         3.09 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_7[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             34 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_9[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             34 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_13[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             34 |         2.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_10[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             34 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_15[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             34 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_5[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             34 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             34 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               11 |             34 |         3.09 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out                                                                                                                                                                                                                        | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             36 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/FSM_sequential_state_q_reg[2]_0                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             36 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][31]_i_1_n_0                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             36 |         2.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             37 |         4.11 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_5                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             37 |         3.08 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/E[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             37 |         2.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/misaligned_ex_q_reg[valid]_4[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             38 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             38 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][addr][31]_i_1_n_0                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             38 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |               21 |             39 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/misaligned_ex_q_reg[valid]_0[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             39 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0][0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               24 |             39 |         1.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/E[0]                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             39 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               18 |             40 |         2.22 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/fifo_ram_we_32                                                                                                                                                     |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/fifo_ram_we_1                                                                                                                                        |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             40 |         2.22 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             40 |         3.08 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out                                                                                                                                                                                                                         | cpu_reset_IBUF                                                                                                                                                                                                   |               13 |             41 |         3.15 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[0]_2[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             41 |         2.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/E[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             41 |         2.93 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                                                                                                                                                                                        | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               14 |             41 |         2.93 |
|  tck_IBUF_BUFG                                                              | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/E[0]                                                                                                                                                                                                                            | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                8 |             42 |         5.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             42 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             42 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               16 |             43 |         2.69 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][id][0]_i_1_n_0                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             44 |         2.93 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/fifo_ram_we                                                                                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             44 |         7.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             44 |         7.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             44 |         4.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             44 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_1[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             44 |         2.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][pc][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             44 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             44 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/FSM_onehot_aw_state_q_reg[0]_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             45 |         2.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/itlb_req_q_reg_0                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             46 |         3.07 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/itlb_req_q_reg[0]                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             46 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             47 |         2.35 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/icache_valid_q                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             47 |         2.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][addr][31]_i_1_n_0                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             47 |         2.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             48 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_31                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2]                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]                                                                                                                                              |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_39                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             48 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/plru_tree_q_reg[0]                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             48 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/plru_tree_q_reg[0]_0[0]                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             48 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/fifo_ram_we_35                                                                                                                                                      |                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][id][1]_i_1_n_0                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             50 |         1.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/FSM_sequential_wr_state_q_reg[0]_0[0]                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             50 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             55 |         2.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             55 |         2.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___154_n_0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               45 |             64 |         1.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               37 |             64 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][result][31]_i_1_n_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               49 |             64 |         1.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             65 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                  |                                                                                                                                                                                                                  |               13 |             65 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                  |               16 |             65 |         4.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__2_n_0                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             65 |         3.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/i___154_i_3_0[0]                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             65 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__11_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             68 |         6.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__13_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][33]_i_1_n_0                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][33]_i_1_n_0                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             68 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               24 |             68 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][33]_i_1_n_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]_2[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             68 |         3.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__12_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               41 |             68 |         1.66 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               36 |             68 |         1.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             68 |         3.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__14_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             68 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_9                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1_n_0                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             69 |         3.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               39 |             69 |         1.77 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             70 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             70 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__9_n_0                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             70 |         2.19 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             70 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram/fifo_ram_we                                                                                                                                                            |                                                                                                                                                                                                                  |               38 |             72 |         1.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             72 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             72 |         3.79 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             72 |         3.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/E[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_3                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             73 |         2.70 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill_7                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             73 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_fpga_queue.fifo_ram/gen_spill_reg.a_fill                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             73 |         3.32 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |             73 |         2.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/fifo_ram_we_40                                                                                                                                                     |                                                                                                                                                                                                                  |               10 |             80 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             80 |         3.08 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/lsu_valid_q_reg[0]                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             80 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/fifo_ram_we_47                                                                                                                                                     |                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/issue_stage_i/i_scoreboard/we_gpr_commit_id                                                                                                                                                                                                          |                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fifo_ram_we                                                                                                                                                                             |                                                                                                                                                                                                                  |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/fifo_ram_we                                                                                                                                                         |                                                                                                                                                                                                                  |               13 |             98 |         7.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/fifo_ram_we_43                                                                                                                                                      |                                                                                                                                                                                                                  |               13 |             98 |         7.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/flush_q_reg_0[0]                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               42 |            101 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | cpu_reset_IBUF                                                                                                                                                                                                   |               55 |            102 |         1.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]                                                                                                                                         |                                                                                                                                                                                                                  |               14 |            108 |         7.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2]_0                                                                                                                            |                                                                                                                                                                                                                  |               14 |            108 |         7.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]                                                                                                                                              |                                                                                                                                                                                                                  |               14 |            112 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/icache_rtrn_rd_en                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |            129 |         4.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                               | i_ariane/i_cva6/id_stage_i/E[0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               49 |            166 |         3.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                               |                                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |              833 |           2078 |         2.49 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


