Analysis & Synthesis report for TP2
Sat May 13 20:19:20 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated
  7. Parameter Settings for User Entity Instance: Prog_mem:ROM|altsyncram:altsyncram_component
  8. altsyncram Parameter Settings by Entity Instance
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 13 20:19:20 2023              ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; TP2                                            ;
; Top-level Entity Name              ; TP2                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; TP2                ; TP2                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |TP2|Prog_mem:ROM ; Prog_mem.v      ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Prog_mem:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; prog_mem.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_4j91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Prog_mem:ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sat May 13 20:19:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file prog_mem.v
    Info (12023): Found entity 1: Prog_mem File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2.bdf
    Info (12023): Found entity 1: TP2
Info (12021): Found 1 design units, including 1 entities, in source file ifu.v
    Info (12023): Found entity 1: ifu File: E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v Line: 1
Info (12127): Elaborating entity "TP2" for the top level hierarchy
Info (12128): Elaborating entity "Prog_mem" for hierarchy "Prog_mem:ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Prog_mem:ROM|altsyncram:altsyncram_component" File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
Info (12130): Elaborated megafunction instantiation "Prog_mem:ROM|altsyncram:altsyncram_component" File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
Info (12133): Instantiated megafunction "Prog_mem:ROM|altsyncram:altsyncram_component" with the following parameter: File: E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "prog_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4j91.tdf
    Info (12023): Found entity 1: altsyncram_4j91 File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4j91" for hierarchy "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated" File: e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[0]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 35
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[1]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 57
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[2]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 79
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[3]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 101
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[4]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 123
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[5]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 145
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[6]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 167
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[7]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 189
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[8]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 211
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[9]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 233
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[10]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 255
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[11]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 277
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[12]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 299
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[13]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 321
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[14]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 343
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[15]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 365
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[16]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 387
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[17]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 409
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[18]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 431
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[19]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 453
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[20]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 475
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[21]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 497
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[22]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 519
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[23]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 541
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[24]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 563
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[25]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 585
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[26]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 607
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[27]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 629
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[28]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 651
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[29]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 673
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[30]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 695
        Warning (14320): Synthesized away node "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|q_a[31]" File: E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf Line: 717
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 35 warnings
    Error: Peak virtual memory: 4746 megabytes
    Error: Processing ended: Sat May 13 20:19:20 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:15


