// Seed: 23973094
module module_0 (
    input reg id_0,
    input id_1,
    output id_2,
    input reg id_3,
    output logic id_4
);
  always @(id_0 or 1 - 1'b0 or id_3) begin
    if (id_0) id_2 <= id_3;
  end
endmodule
