# Litton 1601 Verilog simulation

status: partialy done. To be verified.
