<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="VPFE" id="VPFE">
  
  
  <register acronym="VPFE_REVISION" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility " id="VPFE_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Used to distinguish between old scheme and current." end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" " end="28" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" Function value" end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL Version (R), maintained by IP design owner. [[br]]" end="11" id="R_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major Revision (X), maintained by IP specification owner. [[br]]" end="8" id="X_MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" Custom version" end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Minor Revision (Y), maintained by IP specification owner. [[br]]" end="0" id="Y_MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="VPFE_PCR" description="Peripheral Control Register" id="VPFE_PCR" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="1" description=" VPFE busy bit" end="1" id="BUSY" rwaccess="R" width="1">
    <bitenum description="Busy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Not busy" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" This bit is latched by VD (start of frame)" end="0" id="EN" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_SYNMODE" description="SYNC and Mode Set Register" id="VPFE_SYNMODE" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Data write enable. [[br]]Controls whether or not input raw data is written to external memory. [[br]]This bit is latched by VD. [[br]] " end="17" id="WEN" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" VD/HD enable. [[br]]Activates internal timing generator to synchronize with external VD/HD signals. [[br]]This bit should be set to 1 when HD and VD signals are used at any time. " end="16" id="VDHDEN" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Field status. [[br]]Indicates the status of the current field when in interlaced mode. " end="15" id="FLDSTAT" rwaccess="RW" width="1">
    <bitenum description="Even field" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Odd field" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" [[br]]3-tap low-pass (anti-aliasing) filter. [[br]]This bit is latched by VD. " end="14" id="LPF" rwaccess="RW" width="1">
    <bitenum description="On" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Off" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Setting data input mode" end="12" id="INPMOD" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="YCbCr 8-bit" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="YCbCr 16-bit" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Raw data" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Pack to [[br]]8-bit/pixel (into external memory) " end="11" id="PACK8" rwaccess="RW" width="1">
    <bitenum description="Pack to 8 bits/pixel" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal (16 bits/pixel)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" CCD data width is only valid when INPMOD is set to 0." end="8" id="DATSIZ" rwaccess="RW" width="3">
    <bitenum description="8 bits" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="10 bits" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="11 bits" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="12 bits" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="13 bits" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="14 bits" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="15 bits" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="16 bits" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Sensor field mode" end="7" id="FLDMODE" rwaccess="RW" width="1">
    <bitenum description="Interlaced" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non-interlaced (progressive)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Input data polarity" end="6" id="DATAPOL" rwaccess="RW" width="1">
    <bitenum description="One's complement" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal (no charge)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" External WEN selection. [[br]]When set to 1 and when VDHDEN is set to 1, the WEN signal is used as the external memory write enable (to external memory). [[br]]The data is stored to memory only when the external sync (HD and VD) signals are active. " end="5" id="EXWEN" rwaccess="RW" width="1">
    <bitenum description="Use external WEN (write enable)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not use external WEN (write enable)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Field indicator polarity" end="4" id="FLDPOL" rwaccess="RW" width="1">
    <bitenum description="Negative" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Positive" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" HD sync polarity" end="3" id="HDPOL" rwaccess="RW" width="1">
    <bitenum description="Negative" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Positive" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" VD sync polarity" end="2" id="VDPOL" rwaccess="RW" width="1">
    <bitenum description="Negative" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Positive" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Field ID Direction" end="1" id="FLDOUT" rwaccess="RW" width="1">
    <bitenum description="Output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Input" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" VD/HD Sync Direction" end="0" id="VDHDOUT" rwaccess="RW" width="1">
    <bitenum description="Output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Input" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_HD_VD_WID" description="" id="VPFE_HD_VD_WID" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" Width of HD sync pulse if output  HDW+1 pixel clocks HDWIDTH is not used when HD is input, i.e when VDHDOUT in SYN_MODE register is cleared to '0'    *This bit field is latched by VD " end="16" id="HDW" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Width of VD sync pulse if output  VDW+1 lines VDWIDTH is not used when VD is input, i.e when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD " end="0" id="VDW" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="VPFE_PIX_LINES" description="Number of pixels in a horizontal line and number of lines in a frame" id="VPFE_PIX_LINES" offset="0x10" width="32">
    
  <bitfield begin="31" description=" Pixels per line - number of pixel clock periods in one line  HD period = PPLN+1 pixel clocks PPLN is not used when HD and VD are inputs, i.e when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD " end="16" id="PPLN" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Half lines per field or frame - sets number of half lines per frame or field   VD period = (HLPFR+1)/2 lines HLPFR is not used when HD and VD are inputs, i.e when VDHDOUT in SYN_MODE register is cleared to '0' This tells the internal timing generator to generate the sufficient number of HD pulses in between two VD pulses. [[br]]If the sensor is an interlaced sensor, say for example, with a total of 525 (or 526) lines, then this field should be set to 525 (or 526). [[br]]This means that 525 (or 526) half lines are written for each field. [[br]]If the sensor is progressive, then this register should be set to be twice the number of lines to be written. [[br]]For example, if sensor outputs 1024 lines, this field should be set to 2048. [[br]]Therefore, for interlaced sensors, this field should be set to the total number of lines. [[br]]For progressive sensors, this field should be set to twice the total number of lines. [[br]]*This bit field is latched by VD " end="0" id="HLPFR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="VPFE_HORZ_INFO" description="Horizontal Pixel Information Register" id="VPFE_HORZ_INFO" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Start pixel, horizontal. [[br]]The SPH sets the pixel clock position at which data output to external memory begins, measured from the start of HD. [[br]]This bit field is latched by VD." end="16" id="SPH" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Number of pixels, horizontal. [[br]]NPH sets the number of horizontal pixels that is output to external memory = (NPH + 1) and 0xFFF0 (i.e., the number of horizontal output pixels truncates to multiples of 16). [[br]]This bit field is latched by VD." end="0" id="NPH" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="VPFE_VERT_START" description="Vertical Line - Settings for the Starting Pixel Register" id="VPFE_VERT_START" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Start line, vertical (field 0). [[br]]SLV0 sets line at which data output to external memory will begin, measured from the start of VD. [[br]]This bit field is latched by VD." end="16" id="SLV0" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Start line, vertical (field 1). [[br]]SLV1 sets line at which data output to external memory will begin, measured from the start of VD. [[br]]For a progressive sensor this field is ignored. [[br]]This bit field is latched by VD." end="0" id="SLV1" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="VPFE_VERT_LINES" description="Number of Vertical Lines Register" id="VPFE_VERT_LINES" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" Number of lines, vertical. [[br]]NLV sets the number of vertical lines that will be output to external memory. [[br]]The number of lines output to external memory = (NLV + 1). [[br]]This bit field is latched by VD." end="0" id="NLV" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="VPFE_CULLING" description="Culling Information in Horizontal and Vertical Directions Register" id="VPFE_CULLING" offset="0x20" width="32">
    
  <bitfield begin="31" description=" Horizontal Culling Pattern for Even Line, [[br]]8-bit mask. [[br]]LSB is first pixel, MSB is 8th pixel, then pattern repeats. [[br]]This bit field is latched by VD. " end="24" id="CULHEVN" rwaccess="RW" width="8">
    <bitenum description="Retain (to be saved to external memory)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CULLING (deletion)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" Horizontal Culling Pattern for Odd Line, [[br]]8-bit mask. [[br]]LSB is first pixel, MSB is 8th pixel, then pattern repeats. [[br]]This bit field is latched by VD. " end="16" id="CULHODD" rwaccess="RW" width="8">
    <bitenum description="Retain (to be saved to external memory)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CULLING (deletion)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" Vertical Culling Pattern, [[br]]8-bit mask. [[br]]LSB is first line, MSB is 8th line, then pattern repeats. [[br]]This bit field is latched by VD. " end="0" id="CULV" rwaccess="RW" width="8">
    <bitenum description="Retain (to be saved to external memory)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CULLING (deletion)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_HSIZE_OFF" description="Horizontal Size Register" id="VPFE_HSIZE_OFF" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Address offset for each line. [[br]]LNOFST Sets offset for each output line in external memory Either 16 or 32 pixels depending on setting of PACK8. [[br]]The 5 LSB are ignored, and a zero is returned when read[[br]] the offset will be on a [[br]]32-byte boundary. [[br]]For optimal performance in the system, the address offset should be on a [[br]]256-byte boundary. [[br]]This bit field is latched by VD." end="0" id="LNOFST" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="VPFE_SDOFST" description="External Memory Line Offset Register" id="VPFE_SDOFST" offset="0x28" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" Field identification signal inverse. [[br]]This field is latched by VD. " end="14" id="FIINV" rwaccess="RW" width="1">
    <bitenum description="Inverse" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non inverse" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Line offset value of field ID = 1. [[br]]This field is latched by VD. " end="12" id="FOFST" rwaccess="RW" width="2">
    <bitenum description="+4 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="+3 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="+2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="+1 line" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Line offset values of even line and even field ID = 0. [[br]]This field is latched by VD. " end="9" id="LOFTS0" rwaccess="RW" width="3">
    <bitenum description="-4 lines" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="-3 lines" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="-2 lines" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="-1 line" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="+4 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="+3 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="+2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="+1 line" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Line offset values of odd line and even field ID = 0. [[br]]This field is latched by VD. " end="6" id="LOFTS1" rwaccess="RW" width="3">
    <bitenum description="-4 lines" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="-3 lines" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="-2 lines" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="-1 line" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="+4 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="+3 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="+2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="+1 line" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Line offset values of even line and odd field ID = 1. [[br]]This field is latched by VD. " end="3" id="LOFTS2" rwaccess="RW" width="3">
    <bitenum description="-4 lines" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="-3 lines" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="-2 lines" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="-1 line" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="+4 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="+3 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="+2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="+1 line" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Line offset values of odd line and odd field ID = 1. [[br]]This field is latched by VD. " end="0" id="LOFTS3" rwaccess="RW" width="3">
    <bitenum description="-4 lines" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="-3 lines" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="-2 lines" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="-1 line" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="+4 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="+3 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="+2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="+1 line" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_SDR_ADDR" description="External Memory Address Register" id="VPFE_SDR_ADDR" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" 32-bit external memory starting address for VPFE output. [[br]]This bit field is latched by VD. [[br]]The address should be aligned on a 32-byte boundary. [[br]]Therefore, the 5 LSB's are ignored. [[br]]Furthermore, reading this register will always show the 5 LSB's as 0. [[br]]For optimal performance in the system, the address should be on a 256-byte boundary. [[br]]" end="0" id="ADR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="VPFE_CLAMP" description="Optical Black Clamping Setting Register" id="VPFE_CLAMP" offset="0x30" width="32">
    
  <bitfield begin="31" description=" Clamp enable. [[br]]Enable or disable clamping of CCD data based on the calculated average of optical black samples. [[br]]This bit is latched by VD. " end="31" id="CLAMPEN" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="30" description=" Optical black sample length. [[br]]Number of Optical Black Sample pixels per line to include in the average calculation " end="28" id="OBSLEN" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Reserved" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="16 pixels" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="8 pixels" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="4 pixels" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="2 pixels" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="1 pixels" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" Optical black sample lines. [[br]]Number of Optical Black Sample lines to include in the average calculation " end="25" id="OBSLN" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Reserved" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="16 lines" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="8 lines" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="4 lines" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="2 lines" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="1 lines" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" Start pixel of optical black samples. [[br]]The start pixel position of optical black samples, specified from the start of HD in pixel clocks." end="10" id="OBST" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="9" description=" " end="5" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="4" description=" Gain to apply to the optical black average. [[br]]Multiply the optical black average with the specified gain. [[br]]1Fh = 1 + 15/16 1Eh = 1 + 14/16 ... [[br]]=   ... [[br]]10h = 1 + 0/16 0Fh = 0 + 15/16 0Eh = 0 + 14/16 0Dh = 0 + 13/16 ... [[br]]=   ... [[br]]02h = 0 + 2/16 01h = 0 + 1/16 00h = 0 + 0/16" end="0" id="OBGAIN" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="VPFE_DCSUB" description="DC Clamp Register" id="VPFE_DCSUB" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="14" id="RESERVED_1" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description=" DC level to subtract from CCD data. [[br]]The DC value set here is subtracted from the CCD data when OBS clamping is disabled - CLAMP.CLAMPEN." end="0" id="DCSUB" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="VPFE_COLPTN" description="CCD Color Pattern Register" id="VPFE_COLPTN" offset="0x38" width="32">
    
  <bitfield begin="31" description=" Color Pattern for 3rd Line, Pixel counter = 3" end="30" id="CP3LPC3" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="29" description=" Color Pattern for 3rd Line, Pixel counter = 2" end="28" id="CP3LPC2" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" Color Pattern for 3rd Line, Pixel counter = 1" end="26" id="CP3LPC1" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="25" description=" Color Pattern for 3rd Line, Pixel counter = 0" end="24" id="CP3LPC0" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" Color Pattern for 2nd Line, Pixel counter = 3" end="22" id="CP2LPC3" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" Color Pattern for 2nd Line, Pixel counter = 2" end="20" id="CP2LPC2" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Color Pattern for 2nd Line, Pixel counter = 1" end="18" id="CP2LPC1" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Color Pattern for 2nd Line, Pixel counter = 0" end="16" id="CP2LPC0" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Color Pattern for 1st Line, Pixel counter = 3" end="14" id="CP1LPC3" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Color Pattern for 1st Line, Pixel counter = 2" end="12" id="CP1LPC2" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Color Pattern for 1st Line, Pixel counter = 1" end="10" id="CP1LPC1" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Color Pattern for 1st Line, Pixel counter = 0" end="8" id="CP1LPC0" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Color Pattern for 0th Line, Pixel counter = 3" end="6" id="CP0LPC3" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Color Pattern for 0th Line, Pixel counter = 2" end="4" id="CP0LPC2" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Color Pattern for 0th Line, Pixel counter = 1" end="2" id="CP0LPC1" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Color Pattern for 0th Line, Pixel counter = 0" end="0" id="CP0LPC0" rwaccess="RW" width="2">
    <bitenum description="B/Mg" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Gb/G" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Gr/Cy" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="R/Ye" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_BLKCMP" description="Black Compensation Register" id="VPFE_BLKCMP" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" Black level compensation for R/Ye pixels (-[[br]]128:+127). [[br]]2's complement, MSB is sign bit." end="24" id="RYE" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Black level compensation for Gr/Cy pixels (-[[br]]128:+127). [[br]]2's complement, MSB is sign bit." end="16" id="GRCY" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Black level compensation for Gb/G pixels (-[[br]]128:+127). [[br]]2's complement, MSB is sign bit." end="8" id="GBG" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Black level compensation for B/Mg pixels (-[[br]]128:+127). [[br]]2's complement, MSB is sign bit." end="0" id="BMG" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="VPFE_VDINT" description="VPFE Interrupt Control Register" id="VPFE_VDINT" offset="0x48" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" CCDC_VD0_INT interrupt timing. [[br]]Specify VDINT0 in units of horizontal lines from the start of VD pulse. [[br]]Resulting value is VDINT0+1. [[br]]Note that if the rising edge (or falling edge if programmed) of the HD lines up with the rising edge (or falling edge if programmed) of VD, the 1st HD is not counted. [[br]]" end="16" id="VDINT0" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" CCDC_VD1_INT interrupt timing. [[br]]Specify VDINT1 in units of horizontal lines from the start of VD pulse. [[br]]Resulting value is VDINT1+1. [[br]]Note that if the rising edge (or falling edge if programmed) of the HD lines up with the rising edge (or falling edge if programmed) of VD, the 1st HD is not counted. [[br]]" end="0" id="VDINT1" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="VPFE_ALAW" description="ALAW Configuration Register" id="VPFE_ALAW" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" Apply Gamma (A-LAW) to VPFE data saved to external memory" end="3" id="CCDTBL" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" A-law Width Input (A-LAW table)" end="0" id="GWDI" rwaccess="RW" width="3">
    <bitenum description="Bits 9-0" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Bits 10-1" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Bits 11-2" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Bits 12-3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Bits 13-4" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Bits 14-5" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Bits 15-6" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_REC656IF" description="REC656IF Configuration Register" id="VPFE_REC656IF" offset="0x50" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" FVH error correction enable" end="1" id="ECCFVH" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" REC656 interface enable" end="0" id="R656ON" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="VPFE_CCDCFG" description="CCD Configuration Register" id="VPFE_CCDCFG" offset="0x54" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Enable latching function registers on internal VSYNC. [[br]]If this bit is set, all the register fields that are VSYNC latched will take on new value immediately. [[br]]Care should be taken not to alter fields that can cause undesired behavior to the output data. [[br]] " end="15" id="VDLC" rwaccess="RW" width="1">
    <bitenum description="Not latched on VSYNC" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Latched on VSYNC" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" MSB of Chroma signal output inverted" end="14" id="MSBINVO" rwaccess="RW" width="1">
    <bitenum description="MSB inverted" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" MSB of Chroma input signal stored to SDRAM inverted" end="13" id="MSBINVI" rwaccess="RW" width="1">
    <bitenum description="MSB inverted" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="normal" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Byte Swap Data stored to SDRAM" end="12" id="BSWD" rwaccess="RW" width="1">
    <bitenum description="Swap Bytes" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="normal" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Location of Y signal when YCbCr 8bit data is input" end="11" id="Y8POS" rwaccess="RW" width="1">
    <bitenum description="odd pixel" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="even pixel" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" " end="9" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="8" description=" Specifies CCD valid area" end="8" id="WENLOG" rwaccess="RW" width="1">
    <bitenum description="Internal valid signal and WEN signal is Ored logically" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Internal valid signal and WEN signal is ANDed logically" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" The data width in CCIR656 input mode" end="5" id="BW656" rwaccess="RW" width="1">
    <bitenum description="10bits" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="8bits" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Y input (YIN[[br]][7:0]) and C input (CIN[[br]][7:0]) are swapped" end="4" id="YCINSWP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Y output (YOUT[[br]][7:0]) and C output (COUT[[br]][7:0]) are swapped" end="2" id="YCOUTSWP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_5" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="VPFE_DMA_CNTL" description="DMA Status and Control" id="VPFE_DMA_CNTL" offset="0x98" width="32">
    
  <bitfield begin="31" description=" DMA Overflow Flag Flag bit that is set when data is dropped due to a delay in writing data out the DMA interface. [[br]]This bit remains set until a 1 is written by software. [[br]] " end="31" id="OVERFLOW" rwaccess="RW" width="1">
    <bitenum description="Overflow has occurred" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No overflow has occurred" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="30" description=" " end="3" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="2" description=" Sets the priority that all command should be sent with on the DMA bus. [[br]]This register should only be modified when the Module is inactive or it could cause violations of the CBA specifications. [[br]]A value of 0 is the highest priority while a value of 0x7 would be the lowest priority" end="0" id="PRIORITY" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="VPFE_SYSCONFIG" description="Clock management configuration" id="VPFE_SYSCONFIG" offset="0x104" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" Configuration of the local initiator state management mode. [[br]]By definition, initiator may generate read/write transaction as long as it is out of STANDBY state " end="4" id="STANDBYMODE" rwaccess="RW" width="2">
    <bitenum description="Smart-Standby wakeup-capable mode: local initiator standby status depends on local conditions, i.e. the module's functional requirement from the initiator. IP module may generate (master-related) wakeup events when in standby state. Mode is only relevant if the appropriate IP module &quot;mwakeup&quot; output is implemented" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Smart-standby mode: local initiator standby status depends on local conditions, i.e. the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wakeup events" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Configuration of the local target state management mode. [[br]]By definition, target can handle read/write transaction as long as it is out of IDLE state " end="2" id="IDLEMODE" rwaccess="RW" width="2">
    <bitenum description="Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module &quot;swakeup&quot; output(s) is (are) implemented." id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="No-idle mode: local target never enters idle state. Backup mode, for debug only." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="VPFE_CONFIG" description="Module configuration register" id="VPFE_CONFIG" offset="0x108" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" VPFE Master OCP interface Status" end="2" id="VPFE_ST" rwaccess="RW" width="1">
    <bitenum description="OCP Master Interface is in Standby mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OCP Master Interface is active" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" VPFE Master OCP interface enable. [[br]]Software can has to use this bit to enable/disable the VPFE master OCP interface. [[br]]When the master OCP interface is disabled, it is placed in Standby mode. [[br]]Standby mode can also be entered by using the right setting on the STANDBYMODE field in the SYSCONFIG register " end="1" id="VPFE_EN" rwaccess="RW" width="1">
    <bitenum description="Enable VPFE Master OCP Interface" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable VPFE Master OCP interface" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Pixel clock inversion enable" end="0" id="PCLK_INV" rwaccess="RW" width="1">
    <bitenum description="The pixel (CCDC) clock input to the VPFE is inverted before it is used internally in the module" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not invert pixel (CCDC) clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
 
  <register acronym="VPFE_IRQ_STS_RAW" description="Interrupt raw status register" id="VPFE_IRQ_STS_RAW" offset="0x114" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" CCDC VD2 interrupt status raw value - A read value of    1    from this register indicates that the VD2 interrupt status is 1. [[br]]- When the read value is    0   , software can write the value to    1    to set the interrupt - Writing a    0    to this bit has no effect. [[br]]" end="2" id="VD2_INT_RAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" CCDC VD1 interrupt status raw value - A read value of    1    from this register indicates that the VD1 interrupt status is 1. [[br]]- When the read value is    0   , software can write the value to    1    to set the interrupt - Writing a    0    to this bit has no effect " end="1" id="VD1_INT_RAW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" CCDC VD0 interrupt status raw value - A read value of    1    from this register indicates that the VD0 interrupt status is 1. [[br]]- When the read value is    0   , software can write the value to    1    to set the interrupt - Writing a    0    to this bit has no effect. [[br]]" end="0" id="VD0_INT_RAW" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="VPFE_IRQ_STS" description="Interrupt status register" id="VPFE_IRQ_STS" offset="0x118" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" CCDC VD2 interrupt status value - A read value of    1    from this register indicates that the VD2 interrupt status is 1., if it is enabled - When the read value is    1   , software can write a    1    to clear the interrupt. [[br]]- Writing a    0    to this bit has no effect. [[br]]" end="2" id="VD2_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" CCDC VD1 interrupt status value - A read value of    1    from this register indicates that the VD2 interrupt status is 1., if it is enabled - When the read value is    1   , software can write a    1    to clear the interrupt. [[br]]- Writing a    0    to this bit has no effect " end="1" id="VD1_INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" CCDC VD0 interrupt status value - A read value of    1    from this register indicates that the VD2 interrupt status is 1., if it is enabled - When the read value is    1   , software can write a    1    to clear the interrupt. [[br]]- Writing a    0    to this bit has no effect " end="0" id="VD0_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="VPFE_IRQ_EN_SET" description="Interrupt enable set" id="VPFE_IRQ_EN_SET" offset="0x11C" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" CCDC VD2 interrupt enable - Write    1    to enable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled. [[br]]" end="2" id="VD2_INT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" CCDC VD1 interrupt enable - Write    1    to enable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled " end="1" id="VD1_INT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" CCDC VD0 interrupt enable - Write    1    to enable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled  " end="0" id="VD0_INT_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="VPFE_IRQ_EN_CLR" description="Interrupt enable clear" id="VPFE_IRQ_EN_CLR" offset="0x120" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" CCDC VD2 interrupt disable - Write    1    to disable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled " end="2" id="VD2_INT_DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" CCDC VD1 interrupt disable - Write    1    to disable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled " end="1" id="VD1_INT_DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" CCDC VD0 interrupt disable - Write    1    to disable this interrupt - Write    0    has no effect - Read    1    indicates interrupt is enabled - Read    0    indicates interrupt is not enabled  " end="0" id="VD0_INT_DIS" rwaccess="RW" width="1"></bitfield>
  </register>
</module>
