Running: e:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/ISE Project/COD/Lab03/simu_isim_beh.exe -prj D:/ISE Project/COD/Lab03/simu_beh.prj work.simu work.glbl 
ISim M.70d (signature 0x16fbe694)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/ipcore_dir/RAM.v\" into library work
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/../RegFile/REG_FILE.v\" into library work
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/../RegFile/ALU.v\" into library work
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/control.v\" into library work
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/top.v\" into library work
Analyzing Verilog file \"D:/ISE Project/COD/Lab03/simu.v\" into library work
Analyzing Verilog file \"e:/Xilinx/12.3/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module REG_FILE
Compiling module ALU
Compiling module BLK_MEM_GEN_V4_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_3_softecc_output_...
Compiling module BLK_MEM_GEN_V4_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V4_3(C_FAMILY="spart...
Compiling module RAM
Compiling module control
Compiling module top
Compiling module simu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/ISE Project/COD/Lab03/simu_isim_beh.exe
Fuse Memory Usage: 22204 KB
Fuse CPU Usage: 202 ms
