<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Dacc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Dacc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> hardware registers.  
 <a href="struct_dacc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2dacc_8h_source.html">dacc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Dacc:</div>
<div class="dyncontent">
<div class="center"><img src="struct_dacc__coll__graph.gif" border="0" usemap="#a_dacc_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a723e7b1c3acf89bfd9e92ed169c7fdf5">DACC_ACR</a></td></tr>
<tr class="memdesc:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x94) Analog Current Register  <br /></td></tr>
<tr class="separator:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464e8a873d46157bb9e19371623291d0"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a464e8a873d46157bb9e19371623291d0">DACC_CDR</a> [2]</td></tr>
<tr class="memdesc:a464e8a873d46157bb9e19371623291d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x1C) Conversion Data Register  <br /></td></tr>
<tr class="separator:a464e8a873d46157bb9e19371623291d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffc0a6a58c0954b5ef80d34958981a4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#aeffc0a6a58c0954b5ef80d34958981a4">DACC_CHDR</a></td></tr>
<tr class="memdesc:aeffc0a6a58c0954b5ef80d34958981a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x14) Channel Disable Register  <br /></td></tr>
<tr class="separator:aeffc0a6a58c0954b5ef80d34958981a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a0548f522857f9bfe33e0ebf6abaedcb7">DACC_CHER</a></td></tr>
<tr class="memdesc:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x10) Channel Enable Register  <br /></td></tr>
<tr class="separator:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b296351c32f8be2a39872d3f8a96da7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a4b296351c32f8be2a39872d3f8a96da7">DACC_CHSR</a></td></tr>
<tr class="memdesc:a4b296351c32f8be2a39872d3f8a96da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x18) Channel Status Register  <br /></td></tr>
<tr class="separator:a4b296351c32f8be2a39872d3f8a96da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a48b4e673b7ee90e09f94a9fce1ba2990">DACC_CR</a></td></tr>
<tr class="memdesc:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167106a9f9219c19702012e03f1d4b61"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a167106a9f9219c19702012e03f1d4b61">DACC_IDR</a></td></tr>
<tr class="memdesc:a167106a9f9219c19702012e03f1d4b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x28) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a167106a9f9219c19702012e03f1d4b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae3036f4a7fb6730c8194904f898a93"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#afae3036f4a7fb6730c8194904f898a93">DACC_IER</a></td></tr>
<tr class="memdesc:afae3036f4a7fb6730c8194904f898a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x24) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:afae3036f4a7fb6730c8194904f898a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145af762db0fefcca94c7cf37aed98a1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a145af762db0fefcca94c7cf37aed98a1">DACC_IMR</a></td></tr>
<tr class="memdesc:a145af762db0fefcca94c7cf37aed98a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x2C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a145af762db0fefcca94c7cf37aed98a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9412cfef25e8248b3a160e83072cc513"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a9412cfef25e8248b3a160e83072cc513">DACC_ISR</a></td></tr>
<tr class="memdesc:a9412cfef25e8248b3a160e83072cc513"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x30) Interrupt Status Register  <br /></td></tr>
<tr class="separator:a9412cfef25e8248b3a160e83072cc513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a45307b0cc8da9f0aaccf3d1f1a368ef3">DACC_MR</a></td></tr>
<tr class="memdesc:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">DACC_TRIGR</a></td></tr>
<tr class="memdesc:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x08) Trigger Register  <br /></td></tr>
<tr class="separator:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbb697d97cb840b888acfdea2a88580"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#aacbb697d97cb840b888acfdea2a88580">DACC_VERSION</a></td></tr>
<tr class="memdesc:aacbb697d97cb840b888acfdea2a88580"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:aacbb697d97cb840b888acfdea2a88580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ae5deaa688b44a8ad9d11524ca4e6a560">DACC_WPMR</a></td></tr>
<tr class="memdesc:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238d3925d9af596e25cd6810cd2357df"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a238d3925d9af596e25cd6810cd2357df">DACC_WPSR</a></td></tr>
<tr class="memdesc:a238d3925d9af596e25cd6810cd2357df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a238d3925d9af596e25cd6810cd2357df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace985e6fce68f3dd76ee7f6d7bcacab8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#ace985e6fce68f3dd76ee7f6d7bcacab8">Reserved1</a> [1]</td></tr>
<tr class="separator:ace985e6fce68f3dd76ee7f6d7bcacab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089e5d9106e8ad90572498acce5b6cbc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a089e5d9106e8ad90572498acce5b6cbc">Reserved2</a> [24]</td></tr>
<tr class="separator:a089e5d9106e8ad90572498acce5b6cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28639321da12dd209334045e49f47a4f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a28639321da12dd209334045e49f47a4f">Reserved3</a> [19]</td></tr>
<tr class="separator:a28639321da12dd209334045e49f47a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0475bd854e64711851435b47cba3caed"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html#a0475bd854e64711851435b47cba3caed">Reserved4</a> [4]</td></tr>
<tr class="separator:a0475bd854e64711851435b47cba3caed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00046">46</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a723e7b1c3acf89bfd9e92ed169c7fdf5" name="a723e7b1c3acf89bfd9e92ed169c7fdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723e7b1c3acf89bfd9e92ed169c7fdf5">&#9670;&#160;</a></span>DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Dacc::DACC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x94) Analog Current Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00060">60</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a464e8a873d46157bb9e19371623291d0" name="a464e8a873d46157bb9e19371623291d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464e8a873d46157bb9e19371623291d0">&#9670;&#160;</a></span>DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_CDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x1C) Conversion Data Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00054">54</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aeffc0a6a58c0954b5ef80d34958981a4" name="aeffc0a6a58c0954b5ef80d34958981a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffc0a6a58c0954b5ef80d34958981a4">&#9670;&#160;</a></span>DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x14) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00052">52</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a0548f522857f9bfe33e0ebf6abaedcb7" name="a0548f522857f9bfe33e0ebf6abaedcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0548f522857f9bfe33e0ebf6abaedcb7">&#9670;&#160;</a></span>DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x10) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00051">51</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a4b296351c32f8be2a39872d3f8a96da7" name="a4b296351c32f8be2a39872d3f8a96da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b296351c32f8be2a39872d3f8a96da7">&#9670;&#160;</a></span>DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::DACC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x18) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00053">53</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a48b4e673b7ee90e09f94a9fce1ba2990" name="a48b4e673b7ee90e09f94a9fce1ba2990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b4e673b7ee90e09f94a9fce1ba2990">&#9670;&#160;</a></span>DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00047">47</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a167106a9f9219c19702012e03f1d4b61" name="a167106a9f9219c19702012e03f1d4b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167106a9f9219c19702012e03f1d4b61">&#9670;&#160;</a></span>DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00056">56</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="afae3036f4a7fb6730c8194904f898a93" name="afae3036f4a7fb6730c8194904f898a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae3036f4a7fb6730c8194904f898a93">&#9670;&#160;</a></span>DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Dacc::DACC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00055">55</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a145af762db0fefcca94c7cf37aed98a1" name="a145af762db0fefcca94c7cf37aed98a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145af762db0fefcca94c7cf37aed98a1">&#9670;&#160;</a></span>DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::DACC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00057">57</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a9412cfef25e8248b3a160e83072cc513" name="a9412cfef25e8248b3a160e83072cc513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9412cfef25e8248b3a160e83072cc513">&#9670;&#160;</a></span>DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::DACC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x30) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00058">58</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a45307b0cc8da9f0aaccf3d1f1a368ef3" name="a45307b0cc8da9f0aaccf3d1f1a368ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45307b0cc8da9f0aaccf3d1f1a368ef3">&#9670;&#160;</a></span>DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Dacc::DACC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00048">48</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af6ab2c13dfd4acbe9a5a3808a6a7fd5e" name="af6ab2c13dfd4acbe9a5a3808a6a7fd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">&#9670;&#160;</a></span>DACC_TRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Dacc::DACC_TRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0x08) Trigger Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00049">49</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aacbb697d97cb840b888acfdea2a88580" name="aacbb697d97cb840b888acfdea2a88580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbb697d97cb840b888acfdea2a88580">&#9670;&#160;</a></span>DACC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::DACC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00065">65</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ae5deaa688b44a8ad9d11524ca4e6a560" name="ae5deaa688b44a8ad9d11524ca4e6a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5deaa688b44a8ad9d11524ca4e6a560">&#9670;&#160;</a></span>DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Dacc::DACC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00062">62</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a238d3925d9af596e25cd6810cd2357df" name="a238d3925d9af596e25cd6810cd2357df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238d3925d9af596e25cd6810cd2357df">&#9670;&#160;</a></span>DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::DACC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00063">63</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ace985e6fce68f3dd76ee7f6d7bcacab8" name="ace985e6fce68f3dd76ee7f6d7bcacab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace985e6fce68f3dd76ee7f6d7bcacab8">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00050">50</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a089e5d9106e8ad90572498acce5b6cbc" name="a089e5d9106e8ad90572498acce5b6cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089e5d9106e8ad90572498acce5b6cbc">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::Reserved2[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00059">59</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a28639321da12dd209334045e49f47a4f" name="a28639321da12dd209334045e49f47a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28639321da12dd209334045e49f47a4f">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::Reserved3[19]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00061">61</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a0475bd854e64711851435b47cba3caed" name="a0475bd854e64711851435b47cba3caed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0475bd854e64711851435b47cba3caed">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Dacc::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00064">64</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
