# Reading F:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do ep5_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep5/stopwatch {F:/FPGA Project/ep5/stopwatch/stopwatch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:24 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep5/stopwatch" F:/FPGA Project/ep5/stopwatch/stopwatch.v 
# -- Compiling module stopwatch
# 
# Top level modules:
# 	stopwatch
# End time: 21:12:24 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep5/stopwatch {F:/FPGA Project/ep5/stopwatch/ep5_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:24 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep5/stopwatch" F:/FPGA Project/ep5/stopwatch/ep5_1.v 
# -- Compiling module ep5_1
# 
# Top level modules:
# 	ep5_1
# End time: 21:12:24 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep5/stopwatch/simulation/modelsim {F:/FPGA Project/ep5/stopwatch/simulation/modelsim/ep5_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:24 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep5/stopwatch/simulation/modelsim" F:/FPGA Project/ep5/stopwatch/simulation/modelsim/ep5_1.vt 
# -- Compiling module ep5_1_vlg_tst
# 
# Top level modules:
# 	ep5_1_vlg_tst
# End time: 21:12:24 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ep5_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ep5_1_vlg_tst 
# Start time: 21:12:24 on Oct 21,2019
# Loading work.ep5_1_vlg_tst
# Loading work.ep5_1
# Loading work.stopwatch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA Project/ep5/stopwatch/simulation/modelsim/ep5_1.vt(74)
#    Time: 910 ns  Iteration: 0  Instance: /ep5_1_vlg_tst
# Break in Module ep5_1_vlg_tst at F:/FPGA Project/ep5/stopwatch/simulation/modelsim/ep5_1.vt line 74
# End time: 21:23:03 on Oct 21,2019, Elapsed time: 0:10:39
# Errors: 0, Warnings: 0
