

Implementation tool: Xilinx Vivado v.2025.1
Project:             chunkIteration
Solution:            hls
Device target:       xa7s6-cpga196-2I
Report date:         Mon Jul 14 16:51:11 -0400 2025

#=== Post-Implementation Resource usage ===
SLICE:          124
LUT:            409
FF:             262
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.432
CP achieved post-implementation: 5.182
Timing met
