INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:36:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.475ns period=6.950ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.475ns period=6.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.950ns  (clk rise@6.950ns - clk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.370ns (35.168%)  route 4.369ns (64.832%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.433 - 6.950 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2306, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y119        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=44, routed)          0.446     1.170    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X23Y119        LUT5 (Prop_lut5_I1_O)        0.043     1.213 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.213    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.470 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.470    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.519 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.568 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.568    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.617 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.617    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.666 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.715 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.007     1.721    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.825 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.363     2.188    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X20Y121        LUT3 (Prop_lut3_I1_O)        0.120     2.308 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_15/O
                         net (fo=63, routed)          0.589     2.897    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X17Y127        LUT6 (Prop_lut6_I0_O)        0.043     2.940 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18/O
                         net (fo=1, routed)           0.341     3.282    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I5_O)        0.043     3.325 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.256     3.580    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X19Y127        LUT4 (Prop_lut4_I0_O)        0.043     3.623 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11/O
                         net (fo=12, routed)          0.332     3.955    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11_n_0
    SLICE_X20Y128        LUT6 (Prop_lut6_I0_O)        0.043     3.998 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.340     4.338    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X20Y129        LUT3 (Prop_lut3_I1_O)        0.043     4.381 r  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.304     4.686    load1/data_tehb/control/ltOp_carry
    SLICE_X19Y129        LUT6 (Prop_lut6_I3_O)        0.043     4.729 r  load1/data_tehb/control/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     4.729    addf0/operator/S[3]
    SLICE_X19Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.916 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.916    addf0/operator/ltOp_carry_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.965 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.965    addf0/operator/ltOp_carry__0_n_0
    SLICE_X19Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.014 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.014    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.063 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.063    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.190 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.431     5.620    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X20Y132        LUT2 (Prop_lut2_I0_O)        0.137     5.757 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.757    addf0/operator/ps_c1_reg[3][0]
    SLICE_X20Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.979 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.979    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.081 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.326     6.407    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X21Y133        LUT4 (Prop_lut4_I2_O)        0.119     6.526 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.104     6.630    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X21Y133        LUT5 (Prop_lut5_I0_O)        0.043     6.673 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.179     6.851    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X21Y134        LUT3 (Prop_lut3_I1_O)        0.043     6.894 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.353     7.247    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X20Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.950     6.950 r  
                                                      0.000     6.950 r  clk (IN)
                         net (fo=2306, unset)         0.483     7.433    addf0/operator/RightShifterComponent/clk
    SLICE_X20Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.433    
                         clock uncertainty           -0.035     7.397    
    SLICE_X20Y134        FDRE (Setup_fdre_C_R)       -0.271     7.126    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 -0.121    




