// Seed: 4021821292
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3
    , id_5
);
  always begin
    id_5 <= 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    output wire id_8,
    output supply1 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    output supply1 id_16,
    input wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    input tri id_20,
    input wire id_21
);
  assign id_11 = 1;
  module_0(
      id_3, id_6, id_5, id_18
  );
endmodule
