#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 14 11:11:34 2021
# Process ID: 20392
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/InvSqrRoot
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16196 E:\elektronika-notatki\Rok_IV\SDUP\SDUP-FPGA\Lab7\InvSqrRoot\InvSqrRoot.xpr
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/InvSqrRoot/vivado.log
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/InvSqrRoot\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Lab7/InvSqrRoot/InvSqrRoot.xpr
update_compile_order -fileset sources_1
launch_simulation
source MSE_InvSqrRoot_TB.tcl
run 1000 us
relaunch_sim
run 10 us
run 10 us
close_sim
launch_simulation
source MSE_InvSqrRoot_TB.tcl
relaunch_sim
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
run 10 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
launch_simulation -mode post-implementation -type timing
source MSE_InvSqrRoot_TB.tcl
run 10 us
relaunch_sim
run 10 us
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source MSE_InvSqrRoot_TB.tcl
run 10 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
launch_simulation
source MSE_InvSqrRoot_TB.tcl
run 10 us
relaunch_sim
run 10 us
close_sim
