INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/student/Downloads/delitelj32/delitelj32.srcs/sim_1/new/divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_tb'
