;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB #416, 0
	JMZ 37, 9
	JMZ 37, 9
	CMP 6, @10
	SUB #416, 0
	JMN @-107, 100
	JMN @-107, 100
	JMN @-107, 100
	SUB #416, 0
	CMP @0, @2
	DJN -1, @-20
	JMP -7, @-20
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 106
	MOV #271, <1
	SUB <2, @-80
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	JMP -7, @-20
	JMN -127, #100
	SPL @300, 90
	SLT 270, 60
	JMN 120, 303
	SUB @121, 103
	CMP @121, 103
	ADD 270, 60
	ADD 210, 60
	ADD 210, 31
	CMP -217, <-137
	JMP -7, @-20
	ADD 270, 60
	SLT <0, @2
	SPL 0, <402
	CMP -217, <-138
	SUB @0, @2
	CMP -217, <-138
	SPL 0, <402
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	CMP -217, <-138
	MOV -1, <-20
