<?xml version="1.0"?>
<link_info>
   <banner>TI ARM Linker PC v5.0.4</banner>
   <copyright>Copyright (c) 1996-2013 Texas Instruments Incorporated</copyright>
   <link_time>0x5ca5c2d5</link_time>
   <output_file>ARM_HW3.out</output_file>
   <input_file_list>
      <input_file id="fl-2">
         <path>.\</path>
         <kind>object</kind>
         <file>ARM_HW3.obj</file>
         <name>ARM_HW3.obj</name>
      </input_file>
   </input_file_list>
   <object_component_list>
      <object_component id="oc-e">
         <name>.text</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x5c4</size>
         <input_file_ref idref="fl-2"/>
      </object_component>
      <object_component id="oc-f">
         <name>.debug_info</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x29e</size>
         <input_file_ref idref="fl-2"/>
      </object_component>
      <object_component id="oc-27">
         <name>.debug_info</name>
         <load_address>0x29e</load_address>
         <run_address>0x29e</run_address>
         <size>0x9c</size>
      </object_component>
      <object_component id="oc-10">
         <name>.debug_line</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x213</size>
         <input_file_ref idref="fl-2"/>
      </object_component>
      <object_component id="oc-11">
         <name>.debug_aranges</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x20</size>
         <input_file_ref idref="fl-2"/>
      </object_component>
      <object_component id="oc-12">
         <name>.debug_abbrev</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x34</size>
         <input_file_ref idref="fl-2"/>
      </object_component>
      <object_component id="oc-28">
         <name>.debug_abbrev</name>
         <load_address>0x34</load_address>
         <run_address>0x34</run_address>
         <size>0xf</size>
      </object_component>
   </object_component_list>
   <logical_group_list>
      <logical_group id="lg-3">
         <name>.intvecs</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-4">
         <name>.text</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x5c4</size>
         <contents>
            <object_component_ref idref="oc-e"/>
         </contents>
      </logical_group>
      <logical_group id="lg-5">
         <name>.const</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-6">
         <name>.cinit</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-7">
         <name>.pinit</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-8">
         <name>.init_array</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-9">
         <name>.vtable</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-a">
         <name>.data</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-b">
         <name>.bss</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-c">
         <name>.sysmem</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-d">
         <name>.stack</name>
         <run_address>0x0</run_address>
         <size>0x0</size>
         <contents>
         </contents>
      </logical_group>
      <logical_group id="lg-1f">
         <name>.debug_info</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x33a</size>
         <contents>
            <object_component_ref idref="oc-f"/>
            <object_component_ref idref="oc-27"/>
         </contents>
      </logical_group>
      <logical_group id="lg-21">
         <name>.debug_line</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x213</size>
         <contents>
            <object_component_ref idref="oc-10"/>
         </contents>
      </logical_group>
      <logical_group id="lg-23">
         <name>.debug_aranges</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x20</size>
         <contents>
            <object_component_ref idref="oc-11"/>
         </contents>
      </logical_group>
      <logical_group id="lg-25">
         <name>.debug_abbrev</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x43</size>
         <contents>
            <object_component_ref idref="oc-12"/>
            <object_component_ref idref="oc-28"/>
         </contents>
      </logical_group>
      <load_segment id="lg-29">
         <name>SEGMENT_0</name>
         <load_address>0x0</load_address>
         <run_address>0x0</run_address>
         <size>0x5c4</size>
         <flags>0x5</flags>
         <contents>
            <logical_group_ref idref="lg-4"/>
         </contents>
      </load_segment>
   </logical_group_list>
   <placement_map>
      <memory_area>
         <name>FLASH</name>
         <page_id>0x0</page_id>
         <origin>0x0</origin>
         <length>0x40000</length>
         <used_space>0x5c4</used_space>
         <unused_space>0x3fa3c</unused_space>
         <attributes>RX</attributes>
         <usage_details>
            <allocated_space>
               <start_address>0x0</start_address>
               <size>0x5c4</size>
               <logical_group_ref idref="lg-4"/>
            </allocated_space>
            <available_space>
               <start_address>0x5c4</start_address>
               <size>0x3fa3c</size>
            </available_space>
         </usage_details>
      </memory_area>
      <memory_area>
         <name>SRAM</name>
         <page_id>0x0</page_id>
         <origin>0x20000000</origin>
         <length>0x8000</length>
         <used_space>0x0</used_space>
         <unused_space>0x8000</unused_space>
         <attributes>RWX</attributes>
         <usage_details>
         </usage_details>
      </memory_area>
   </placement_map>
   <symbol_table>
      <symbol id="sm-1">
         <name>__STACK_TOP</name>
         <value>0x201</value>
      </symbol>
      <symbol id="sm-2">
         <name>binit</name>
         <value>0xffffffff</value>
      </symbol>
      <symbol id="sm-3">
         <name>__binit__</name>
         <value>0xffffffff</value>
      </symbol>
      <symbol id="sm-4">
         <name>__c_args__</name>
         <value>0xffffffff</value>
      </symbol>
      <symbol id="sm-5">
         <name>__TI_static_base__</name>
         <value>0x0</value>
      </symbol>
      <symbol id="sm-2c">
         <name>__stack</name>
         <value>0x1</value>
         <object_component_ref idref="oc-e"/>
      </symbol>
   </symbol_table>
</link_info>
