;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 102, 0
	ADD 200, <61
	SLT 102, 0
	SLT 102, 0
	SUB -200, 1
	CMP 1, 20
	CMP 1, 20
	ADD 200, <61
	SLT @20, 2
	SUB 2, -1
	SUB @1, 90
	SLT @20, 2
	SUB @1, 90
	ADD 10, 1
	SUB 102, 0
	SUB @1, 0
	SUB @1, 0
	SUB 102, 0
	CMP 2, -1
	SUB 102, 0
	CMP @1, 0
	SLT 102, 0
	CMP 2, -1
	CMP 102, 0
	CMP 2, -1
	SUB #100, -100
	CMP 102, 0
	SUB #100, -100
	SUB -100, -610
	SPL 0, <112
	MOV @-127, @100
	ADD 210, 60
	CMP -277, <-126
	CMP -277, <-126
	SUB 20, 0
	CMP -277, <-126
	CMP -277, <-126
	SUB 2, -0
	SLT -102, 0
	CMP -277, <-126
	MOV -1, <-20
	MOV -1, <-20
	SPL -0, <802
	MOV -1, <-20
	MOV -1, <-20
