Return-Path: <nvdimm+bounces-3106-lists+linux-nvdimm=lfdr.de@lists.linux.dev>
X-Original-To: lists+linux-nvdimm@lfdr.de
Delivered-To: lists+linux-nvdimm@lfdr.de
Received: from sjc.edge.kernel.org (sjc.edge.kernel.org [IPv6:2604:1380:1000:8100::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 913AD4C1B6B
	for <lists+linux-nvdimm@lfdr.de>; Wed, 23 Feb 2022 20:08:13 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sjc.edge.kernel.org (Postfix) with ESMTPS id DC4E93E0F00
	for <lists+linux-nvdimm@lfdr.de>; Wed, 23 Feb 2022 19:08:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 1B4F26AA6;
	Wed, 23 Feb 2022 19:08:05 +0000 (UTC)
X-Original-To: nvdimm@lists.linux.dev
Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B0A66AA3
	for <nvdimm@lists.linux.dev>; Wed, 23 Feb 2022 19:08:03 +0000 (UTC)
Received: by mail-pl1-f170.google.com with SMTP id c9so7672971pll.0
        for <nvdimm@lists.linux.dev>; Wed, 23 Feb 2022 11:08:03 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=intel-com.20210112.gappssmtp.com; s=20210112;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=s5kpUzxnrVzEuxJL9YdhAPavDhDEx3huwZzW3QhMnqc=;
        b=oOBuralfQkRqJWEG6w3RE13fM87S4Bdw+VaWFv6W0Tbu+D/QPJMcbmtJv4uAhVSD5q
         pBuHfW73zvDqJ4Nglp7r8ruPaHFT/vEyOhuapkzxExi1NLkhKjU7uVr5gIopZMBoWWzY
         g6esTKz5FreNqArsjrHzMTmfLlBifKZdqyAHRqEra5OS35E8dn9j3FXhLL9ZFvlimty9
         ERaCqlFGR+j8PzpXswl6kgQfEhYY3XtCT4v425MgCKDhoWRCcl+xBnI8ZAU/5Nj1AgSV
         6k2ExjHuFWfxWhgt6nJK2ZXjCjTGO1XRNV8t7wGz5+dY52NWGX/TA+63KYTmcepcS7N+
         TdDg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=s5kpUzxnrVzEuxJL9YdhAPavDhDEx3huwZzW3QhMnqc=;
        b=06sOzqT/GS+xpLQU8PzHDCiL+8tX2vvvl+veAqM25yIVeiTnbEhBPRxmKQHp44lmwb
         fJTR+4MFM7uptaHXLxJvFNuGNExzEu8uAmuyfJU2e+Ev55jafJCBdSnBw2cU0qJd6/z9
         T5nbVO9/mk40EpJD0rlwUa6x9Tswz8fo1TrIXuek9HamPZc4G3r5jMgTME4hME+puGZ1
         SMuNTDCRxWl6j8eHUlPFsxJdNh6AQksXQQNYedufITkZb+9GXG6DKzqjgjpHoh4cFXFa
         mSuRBGDsF1b9dv62HPUaXQt607zSFsvqik7gkW+EP6vJCJmKFL3x006RoS6tAtZD0SnF
         okLg==
X-Gm-Message-State: AOAM531ZgVOTOQOawLLsaR1UvD4LDWlwZQBiIDwHp1Y+gv9bAqQEDl8R
	OoOOq1Yn0+sit+IUawDvYvPhl/Mfra50+uuN8ZdFSQ==
X-Google-Smtp-Source: ABdhPJzhtUBaBdesBQ5pwR9+dzHt8CxKBDk+IB3hd3lqfzeO01k3FItoDCHj4NIADGDpXtkD3/zVT/o5qkswbWwGdHI=
X-Received: by 2002:a17:903:32c1:b0:14f:8ba2:2326 with SMTP id
 i1-20020a17090332c100b0014f8ba22326mr420585plr.34.1645643282781; Wed, 23 Feb
 2022 11:08:02 -0800 (PST)
Precedence: bulk
X-Mailing-List: nvdimm@lists.linux.dev
List-Id: <nvdimm.lists.linux.dev>
List-Subscribe: <mailto:nvdimm+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:nvdimm+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
References: <20220217163357.276036-1-kjain@linux.ibm.com> <CAPcyv4jwpMbz0woftSfm3EO05pr3ZG9rVMJCkYVsapKYSOn3xw@mail.gmail.com>
In-Reply-To: <CAPcyv4jwpMbz0woftSfm3EO05pr3ZG9rVMJCkYVsapKYSOn3xw@mail.gmail.com>
From: Dan Williams <dan.j.williams@intel.com>
Date: Wed, 23 Feb 2022 11:07:52 -0800
Message-ID: <CAPcyv4hkLA_KJsKO_avTDZCVL2zGhcRNxVc+2P2uR6-5b2uwVA@mail.gmail.com>
Subject: Re: [PATCH v6 0/4] Add perf interface to expose nvdimm
To: Kajol Jain <kjain@linux.ibm.com>
Cc: Michael Ellerman <mpe@ellerman.id.au>, linuxppc-dev <linuxppc-dev@lists.ozlabs.org>, 
	Linux NVDIMM <nvdimm@lists.linux.dev>, 
	Linux Kernel Mailing List <linux-kernel@vger.kernel.org>, Peter Zijlstra <peterz@infradead.org>, 
	"Weiny, Ira" <ira.weiny@intel.com>, Vishal L Verma <vishal.l.verma@intel.com>, 
	Santosh Sivaraj <santosh@fossix.org>, maddy@linux.ibm.com, rnsastry@linux.ibm.com, 
	"Aneesh Kumar K.V" <aneesh.kumar@linux.ibm.com>, atrajeev@linux.vnet.ibm.com, 
	Vaibhav Jain <vaibhav@linux.ibm.com>, Thomas Gleixner <tglx@linutronix.de>
Content-Type: text/plain; charset="UTF-8"

On Fri, Feb 18, 2022 at 10:06 AM Dan Williams <dan.j.williams@intel.com> wrote:
>
> On Thu, Feb 17, 2022 at 8:34 AM Kajol Jain <kjain@linux.ibm.com> wrote:
> >
> > Patchset adds performance stats reporting support for nvdimm.
> > Added interface includes support for pmu register/unregister
> > functions. A structure is added called nvdimm_pmu to be used for
> > adding arch/platform specific data such as cpumask, nvdimm device
> > pointer and pmu event functions like event_init/add/read/del.
> > User could use the standard perf tool to access perf events
> > exposed via pmu.
> >
> > Interface also defines supported event list, config fields for the
> > event attributes and their corresponding bit values which are exported
> > via sysfs. Patch 3 exposes IBM pseries platform nmem* device
> > performance stats using this interface.
> >
> > Result from power9 pseries lpar with 2 nvdimm device:
> >
> > Ex: List all event by perf list
> >
> > command:# perf list nmem
> >
> >   nmem0/cache_rh_cnt/                                [Kernel PMU event]
> >   nmem0/cache_wh_cnt/                                [Kernel PMU event]
> >   nmem0/cri_res_util/                                [Kernel PMU event]
> >   nmem0/ctl_res_cnt/                                 [Kernel PMU event]
> >   nmem0/ctl_res_tm/                                  [Kernel PMU event]
> >   nmem0/fast_w_cnt/                                  [Kernel PMU event]
> >   nmem0/host_l_cnt/                                  [Kernel PMU event]
> >   nmem0/host_l_dur/                                  [Kernel PMU event]
> >   nmem0/host_s_cnt/                                  [Kernel PMU event]
> >   nmem0/host_s_dur/                                  [Kernel PMU event]
> >   nmem0/med_r_cnt/                                   [Kernel PMU event]
> >   nmem0/med_r_dur/                                   [Kernel PMU event]
> >   nmem0/med_w_cnt/                                   [Kernel PMU event]
> >   nmem0/med_w_dur/                                   [Kernel PMU event]
> >   nmem0/mem_life/                                    [Kernel PMU event]
> >   nmem0/poweron_secs/                                [Kernel PMU event]
> >   ...
> >   nmem1/mem_life/                                    [Kernel PMU event]
> >   nmem1/poweron_secs/                                [Kernel PMU event]
> >
> > Patch1:
> >         Introduces the nvdimm_pmu structure
> > Patch2:
> >         Adds common interface to add arch/platform specific data
> >         includes nvdimm device pointer, pmu data along with
> >         pmu event functions. It also defines supported event list
> >         and adds attribute groups for format, events and cpumask.
> >         It also adds code for cpu hotplug support.
> > Patch3:
> >         Add code in arch/powerpc/platform/pseries/papr_scm.c to expose
> >         nmem* pmu. It fills in the nvdimm_pmu structure with pmu name,
> >         capabilities, cpumask and event functions and then registers
> >         the pmu by adding callbacks to register_nvdimm_pmu.
> > Patch4:
> >         Sysfs documentation patch
> >
> > Changelog
> > ---
> > Resend v5 -> v6
> > - No logic change, just a rebase to latest upstream and
> >   tested the patchset.
> >
> > - Link to the patchset Resend v5: https://lkml.org/lkml/2021/11/15/3979
> >
> > v5 -> Resend v5
> > - Resend the patchset
> >
> > - Link to the patchset v5: https://lkml.org/lkml/2021/9/28/643
> >
> > v4 -> v5:
> > - Remove multiple variables defined in nvdimm_pmu structure include
> >   name and pmu functions(event_int/add/del/read) as they are just
> >   used to copy them again in pmu variable. Now we are directly doing
> >   this step in arch specific code as suggested by Dan Williams.
> >
> > - Remove attribute group field from nvdimm pmu structure and
> >   defined these attribute groups in common interface which
> >   includes format, event list along with cpumask as suggested by
> >   Dan Williams.
> >   Since we added static defination for attrbute groups needed in
> >   common interface, removes corresponding code from papr.
> >
> > - Add nvdimm pmu event list with event codes in the common interface.
> >
> > - Remove Acked-by/Reviewed-by/Tested-by tags as code is refactored
> >   to handle review comments from Dan.
>
> I don't think review comments should invalidate the Acked-by tags in
> this case. Nothing fundamentally changed in the approach, and I would
> like to have the perf ack before taking this through the nvdimm tree.
>
> Otherwise this looks good to me.
>
> Peter, might you have a chance to re-Ack this series, or any concerns
> about me retrieving those Acks from the previous postings?

Reached Peter offline and he refreshed his Acked-by.

