<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_dpram_out_DFT</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_dpram_out_DFT'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_dpram_out_DFT')">cdnsusbhs_dpram_out_DFT</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"><a href="mod105.html#Line" > 70.83</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod105.html#Toggle" > 18.48</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/cdnsusbhs_dpram_out_buf.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/cdnsusbhs_dpram_out_buf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod105.html#inst_tag_2793"  onclick="showContent('inst_tag_2793')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT</a></td>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"><a href="mod105.html#Line" > 70.83</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod105.html#Toggle" > 18.48</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_cdnsusbhs_dpram_out_DFT'>
<hr>
<a name="inst_tag_2793"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_2793" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"><a href="mod105.html#Line" > 70.83</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod105.html#Toggle" > 18.48</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod105.html#Branch" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.99</td>
<td class="s7 cl rt"> 72.61</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.72</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1597.html#inst_tag_81524" >U_CDNSUSBHS_USBHS_RAM</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86938" id="tag_urg_inst_86938">\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></td>
<td class="s5 cl rt"> 54.58</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86939" id="tag_urg_inst_86939">\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86940" id="tag_urg_inst_86940">\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86941" id="tag_urg_inst_86941">\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86942" id="tag_urg_inst_86942">\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86943" id="tag_urg_inst_86943">\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86944" id="tag_urg_inst_86944">\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_86945" id="tag_urg_inst_86945">\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></td>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_dpram_out_DFT'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod105.html" >cdnsusbhs_dpram_out_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>24</td><td>17</td><td>70.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>699</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>791</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>883</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>975</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1067</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1159</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1251</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
606                             @(posedge clkb)
607        1/1                  if ((!ceb_n[mem_inst_num]))
608        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;
609                             else
610        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
611                            
612                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9(       
613                                 .A_A(addra[8:0]),       
614                                 .A_B(addrb[8:0]),       
615                                 .BYWE_N_A(byte_en_n),       
616                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
617                                 .CE_N_A(cea_n[mem_inst_num]),       
618                                 .CE_N_B(ceb_n[mem_inst_num]),       
619                                 .CLK_A(clka),       
620                                 .CLK_A_int(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_CLK_A_int),       
621                                 .CLK_B(clkb),       
622                                 .CLK_B_int(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_CLK_B_int),       
623                                 .DI_A(dina),       
624                                 .DI_B(32'h0),       
625                                 .DO_A(_dp_512x32__0__ep_buf_u_DO_A),       
626                                 .DO_B(dob_w[mem_inst_num]),       
627                                 .GWE_N_A(wea_n[mem_inst_num]),       
628                                 .GWE_N_B(1'b1),       
629                                 .OE_N_A(1'b0),       
630                                 .OE_N_B(1'b0),       
631                                 .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_biste_delayed),       
632                                 .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_biste_r),       
633                                 .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_capt_enA),       
634                                 .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_capt_enB),       
635                                 .dm0(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm0),       
636                                 .dm1(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm1),       
637                                 .dm2(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm2),       
638                                 .err_data_out(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_err_data_out),       
639                                 .int_A_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_A_A),       
640                                 .int_A_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_A_B),       
641                                 .int_BYWE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_BYWE_N_A),       
642                                 .int_BYWE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_BYWE_N_B),       
643                                 .int_CE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_CE_N_A),       
644                                 .int_CE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_CE_N_B),       
645                                 .int_DI_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_DI_A),       
646                                 .int_DI_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_DI_B),       
647                                 .int_GWE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_GWE_N_A),       
648                                 .int_GWE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_GWE_N_B),       
649                                 .int_OE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_OE_N_A),       
650                                 .int_OE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_int_OE_N_B),       
651                                 .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_addr_sh_bus),       
652                                 .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_col_lsbA),       
653                                 .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_col_lsbB),       
654                                 .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_meA),       
655                                 .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_meB),       
656                                 .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_row_lsbA),       
657                                 .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_row_lsbB),       
658                                 .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_weA),       
659                                 .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_weB),       
660                                 .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tclk_sms),       
661                                 .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdc2bits),       
662                                 .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdw2bitsA),       
663                                 .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdw2bitsB),       
664                                 .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_twem_short)       
665                             );
666                         end
667                     
668                         if(1) begin : \_dp_512x32_[1] 
669                         localparam mem_inst_num  = 1;
670                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
671                            
672                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
673                            
674                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
675                            
676                             // dual-port Endpoint RAM: port A - write op, port B - read op
677                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
678                                 .A_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_A_A),       
679                                 .A_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_A_B),       
680                                 .BYWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_BYWE_N_A),       
681                                 .BYWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_BYWE_N_B),       
682                                 .CE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_CE_N_A),       
683                                 .CE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_CE_N_B),       
684                                 .CLK_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_CLK_A_int),       
685                                 .CLK_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_CLK_B_int),       
686                                 .DI_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_DI_A),       
687                                 .DI_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_DI_B),       
688                                 .DO_A(_dp_512x32__1__ep_buf_u_DO_A),       
689                                 .DO_B(dob_w[mem_inst_num]),       
690                                 .GWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_GWE_N_A),       
691                                 .GWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_GWE_N_B),       
692                                 .OE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_OE_N_A),       
693                                 .OE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_OE_N_B),       
694                                 .T_RWM_A(margin_ctrl[5:3] ),       
695                                 .T_RWM_B(margin_ctrl[5:3] )       
696                             );
697                             always
698                             @(posedge clkb)
699        1/1                  if ((!ceb_n[mem_inst_num]))
700        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
701                             else
702        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
703                            
704                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10(       
705                                 .A_A(addra[8:0]),       
706                                 .A_B(addrb[8:0]),       
707                                 .BYWE_N_A(byte_en_n),       
708                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
709                                 .CE_N_A(cea_n[mem_inst_num]),       
710                                 .CE_N_B(ceb_n[mem_inst_num]),       
711                                 .CLK_A(clka),       
712                                 .CLK_A_int(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_CLK_A_int),       
713                                 .CLK_B(clkb),       
714                                 .CLK_B_int(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_CLK_B_int),       
715                                 .DI_A(dina),       
716                                 .DI_B(32'h0),       
717                                 .DO_A(_dp_512x32__1__ep_buf_u_DO_A),       
718                                 .DO_B(dob_w[mem_inst_num]),       
719                                 .GWE_N_A(wea_n[mem_inst_num]),       
720                                 .GWE_N_B(1'b1),       
721                                 .OE_N_A(1'b0),       
722                                 .OE_N_B(1'b0),       
723                                 .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_biste_delayed),       
724                                 .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_biste_r),       
725                                 .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_capt_enA),       
726                                 .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_capt_enB),       
727                                 .dm0(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm0),       
728                                 .dm1(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm1),       
729                                 .dm2(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm2),       
730                                 .err_data_out(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_err_data_out),       
731                                 .int_A_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_A_A),       
732                                 .int_A_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_A_B),       
733                                 .int_BYWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_BYWE_N_A),       
734                                 .int_BYWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_BYWE_N_B),       
735                                 .int_CE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_CE_N_A),       
736                                 .int_CE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_CE_N_B),       
737                                 .int_DI_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_DI_A),       
738                                 .int_DI_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_DI_B),       
739                                 .int_GWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_GWE_N_A),       
740                                 .int_GWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_GWE_N_B),       
741                                 .int_OE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_OE_N_A),       
742                                 .int_OE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_int_OE_N_B),       
743                                 .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_addr_sh_bus),       
744                                 .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_col_lsbA),       
745                                 .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_col_lsbB),       
746                                 .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_meA),       
747                                 .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_meB),       
748                                 .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_row_lsbA),       
749                                 .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_row_lsbB),       
750                                 .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_weA),       
751                                 .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_weB),       
752                                 .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tclk_sms),       
753                                 .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdc2bits),       
754                                 .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdw2bitsA),       
755                                 .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdw2bitsB),       
756                                 .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_twem_short)       
757                             );
758                         end
759                     
760                         if(1) begin : \_dp_512x32_[2] 
761                         localparam mem_inst_num  = 2;
762                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
763                            
764                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
765                            
766                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
767                            
768                             // dual-port Endpoint RAM: port A - write op, port B - read op
769                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
770                                 .A_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_A_A),       
771                                 .A_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_A_B),       
772                                 .BYWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_BYWE_N_A),       
773                                 .BYWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_BYWE_N_B),       
774                                 .CE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_CE_N_A),       
775                                 .CE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_CE_N_B),       
776                                 .CLK_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_CLK_A_int),       
777                                 .CLK_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_CLK_B_int),       
778                                 .DI_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_DI_A),       
779                                 .DI_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_DI_B),       
780                                 .DO_A(_dp_512x32__2__ep_buf_u_DO_A),       
781                                 .DO_B(dob_w[mem_inst_num]),       
782                                 .GWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_GWE_N_A),       
783                                 .GWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_GWE_N_B),       
784                                 .OE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_OE_N_A),       
785                                 .OE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_OE_N_B),       
786                                 .T_RWM_A(margin_ctrl[5:3] ),       
787                                 .T_RWM_B(margin_ctrl[5:3] )       
788                             );
789                             always
790                             @(posedge clkb)
791        1/1                  if ((!ceb_n[mem_inst_num]))
792        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
793                             else
794        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
795                            
796                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11(       
797                                 .A_A(addra[8:0]),       
798                                 .A_B(addrb[8:0]),       
799                                 .BYWE_N_A(byte_en_n),       
800                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
801                                 .CE_N_A(cea_n[mem_inst_num]),       
802                                 .CE_N_B(ceb_n[mem_inst_num]),       
803                                 .CLK_A(clka),       
804                                 .CLK_A_int(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_CLK_A_int),       
805                                 .CLK_B(clkb),       
806                                 .CLK_B_int(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_CLK_B_int),       
807                                 .DI_A(dina),       
808                                 .DI_B(32'h0),       
809                                 .DO_A(_dp_512x32__2__ep_buf_u_DO_A),       
810                                 .DO_B(dob_w[mem_inst_num]),       
811                                 .GWE_N_A(wea_n[mem_inst_num]),       
812                                 .GWE_N_B(1'b1),       
813                                 .OE_N_A(1'b0),       
814                                 .OE_N_B(1'b0),       
815                                 .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_biste_delayed),       
816                                 .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_biste_r),       
817                                 .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_capt_enA),       
818                                 .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_capt_enB),       
819                                 .dm0(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm0),       
820                                 .dm1(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm1),       
821                                 .dm2(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm2),       
822                                 .err_data_out(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_err_data_out),       
823                                 .int_A_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_A_A),       
824                                 .int_A_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_A_B),       
825                                 .int_BYWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_BYWE_N_A),       
826                                 .int_BYWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_BYWE_N_B),       
827                                 .int_CE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_CE_N_A),       
828                                 .int_CE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_CE_N_B),       
829                                 .int_DI_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_DI_A),       
830                                 .int_DI_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_DI_B),       
831                                 .int_GWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_GWE_N_A),       
832                                 .int_GWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_GWE_N_B),       
833                                 .int_OE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_OE_N_A),       
834                                 .int_OE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_int_OE_N_B),       
835                                 .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_addr_sh_bus),       
836                                 .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_col_lsbA),       
837                                 .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_col_lsbB),       
838                                 .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_meA),       
839                                 .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_meB),       
840                                 .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_row_lsbA),       
841                                 .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_row_lsbB),       
842                                 .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_weA),       
843                                 .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_weB),       
844                                 .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tclk_sms),       
845                                 .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdc2bits),       
846                                 .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdw2bitsA),       
847                                 .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdw2bitsB),       
848                                 .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_twem_short)       
849                             );
850                         end
851                     
852                         if(1) begin : \_dp_512x32_[3] 
853                         localparam mem_inst_num  = 3;
854                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
855                            
856                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
857                            
858                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
859                            
860                             // dual-port Endpoint RAM: port A - write op, port B - read op
861                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
862                                 .A_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_A_A),       
863                                 .A_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_A_B),       
864                                 .BYWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_BYWE_N_A),       
865                                 .BYWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_BYWE_N_B),       
866                                 .CE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_CE_N_A),       
867                                 .CE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_CE_N_B),       
868                                 .CLK_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_CLK_A_int),       
869                                 .CLK_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_CLK_B_int),       
870                                 .DI_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_DI_A),       
871                                 .DI_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_DI_B),       
872                                 .DO_A(_dp_512x32__3__ep_buf_u_DO_A),       
873                                 .DO_B(dob_w[mem_inst_num]),       
874                                 .GWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_GWE_N_A),       
875                                 .GWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_GWE_N_B),       
876                                 .OE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_OE_N_A),       
877                                 .OE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_OE_N_B),       
878                                 .T_RWM_A(margin_ctrl[5:3] ),       
879                                 .T_RWM_B(margin_ctrl[5:3] )       
880                             );
881                             always
882                             @(posedge clkb)
883        1/1                  if ((!ceb_n[mem_inst_num]))
884        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
885                             else
886        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
887                            
888                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12(       
889                                 .A_A(addra[8:0]),       
890                                 .A_B(addrb[8:0]),       
891                                 .BYWE_N_A(byte_en_n),       
892                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
893                                 .CE_N_A(cea_n[mem_inst_num]),       
894                                 .CE_N_B(ceb_n[mem_inst_num]),       
895                                 .CLK_A(clka),       
896                                 .CLK_A_int(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_CLK_A_int),       
897                                 .CLK_B(clkb),       
898                                 .CLK_B_int(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_CLK_B_int),       
899                                 .DI_A(dina),       
900                                 .DI_B(32'h0),       
901                                 .DO_A(_dp_512x32__3__ep_buf_u_DO_A),       
902                                 .DO_B(dob_w[mem_inst_num]),       
903                                 .GWE_N_A(wea_n[mem_inst_num]),       
904                                 .GWE_N_B(1'b1),       
905                                 .OE_N_A(1'b0),       
906                                 .OE_N_B(1'b0),       
907                                 .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_biste_delayed),       
908                                 .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_biste_r),       
909                                 .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_capt_enA),       
910                                 .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_capt_enB),       
911                                 .dm0(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm0),       
912                                 .dm1(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm1),       
913                                 .dm2(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm2),       
914                                 .err_data_out(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_err_data_out),       
915                                 .int_A_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_A_A),       
916                                 .int_A_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_A_B),       
917                                 .int_BYWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_BYWE_N_A),       
918                                 .int_BYWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_BYWE_N_B),       
919                                 .int_CE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_CE_N_A),       
920                                 .int_CE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_CE_N_B),       
921                                 .int_DI_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_DI_A),       
922                                 .int_DI_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_DI_B),       
923                                 .int_GWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_GWE_N_A),       
924                                 .int_GWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_GWE_N_B),       
925                                 .int_OE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_OE_N_A),       
926                                 .int_OE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_int_OE_N_B),       
927                                 .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_addr_sh_bus),       
928                                 .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_col_lsbA),       
929                                 .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_col_lsbB),       
930                                 .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_meA),       
931                                 .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_meB),       
932                                 .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_row_lsbA),       
933                                 .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_row_lsbB),       
934                                 .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_weA),       
935                                 .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_weB),       
936                                 .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tclk_sms),       
937                                 .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdc2bits),       
938                                 .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdw2bitsA),       
939                                 .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdw2bitsB),       
940                                 .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_twem_short)       
941                             );
942                         end
943                     
944                         if(1) begin : \_dp_512x32_[4] 
945                         localparam mem_inst_num  = 4;
946                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
947                            
948                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
949                            
950                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
951                            
952                             // dual-port Endpoint RAM: port A - write op, port B - read op
953                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
954                                 .A_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_A_A),       
955                                 .A_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_A_B),       
956                                 .BYWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_BYWE_N_A),       
957                                 .BYWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_BYWE_N_B),       
958                                 .CE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_CE_N_A),       
959                                 .CE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_CE_N_B),       
960                                 .CLK_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_CLK_A_int),       
961                                 .CLK_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_CLK_B_int),       
962                                 .DI_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_DI_A),       
963                                 .DI_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_DI_B),       
964                                 .DO_A(_dp_512x32__4__ep_buf_u_DO_A),       
965                                 .DO_B(dob_w[mem_inst_num]),       
966                                 .GWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_GWE_N_A),       
967                                 .GWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_GWE_N_B),       
968                                 .OE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_OE_N_A),       
969                                 .OE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_OE_N_B),       
970                                 .T_RWM_A(margin_ctrl[5:3] ),       
971                                 .T_RWM_B(margin_ctrl[5:3] )       
972                             );
973                             always
974                             @(posedge clkb)
975        1/1                  if ((!ceb_n[mem_inst_num]))
976        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
977                             else
978        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
979                            
980                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13(       
981                                 .A_A(addra[8:0]),       
982                                 .A_B(addrb[8:0]),       
983                                 .BYWE_N_A(byte_en_n),       
984                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
985                                 .CE_N_A(cea_n[mem_inst_num]),       
986                                 .CE_N_B(ceb_n[mem_inst_num]),       
987                                 .CLK_A(clka),       
988                                 .CLK_A_int(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_CLK_A_int),       
989                                 .CLK_B(clkb),       
990                                 .CLK_B_int(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_CLK_B_int),       
991                                 .DI_A(dina),       
992                                 .DI_B(32'h0),       
993                                 .DO_A(_dp_512x32__4__ep_buf_u_DO_A),       
994                                 .DO_B(dob_w[mem_inst_num]),       
995                                 .GWE_N_A(wea_n[mem_inst_num]),       
996                                 .GWE_N_B(1'b1),       
997                                 .OE_N_A(1'b0),       
998                                 .OE_N_B(1'b0),       
999                                 .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_biste_delayed),       
1000                                .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_biste_r),       
1001                                .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_capt_enA),       
1002                                .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_capt_enB),       
1003                                .dm0(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm0),       
1004                                .dm1(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm1),       
1005                                .dm2(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm2),       
1006                                .err_data_out(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_err_data_out),       
1007                                .int_A_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_A_A),       
1008                                .int_A_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_A_B),       
1009                                .int_BYWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_BYWE_N_A),       
1010                                .int_BYWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_BYWE_N_B),       
1011                                .int_CE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_CE_N_A),       
1012                                .int_CE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_CE_N_B),       
1013                                .int_DI_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_DI_A),       
1014                                .int_DI_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_DI_B),       
1015                                .int_GWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_GWE_N_A),       
1016                                .int_GWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_GWE_N_B),       
1017                                .int_OE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_OE_N_A),       
1018                                .int_OE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_int_OE_N_B),       
1019                                .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_addr_sh_bus),       
1020                                .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_col_lsbA),       
1021                                .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_col_lsbB),       
1022                                .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_meA),       
1023                                .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_meB),       
1024                                .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_row_lsbA),       
1025                                .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_row_lsbB),       
1026                                .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_weA),       
1027                                .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_weB),       
1028                                .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tclk_sms),       
1029                                .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdc2bits),       
1030                                .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdw2bitsA),       
1031                                .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdw2bitsB),       
1032                                .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_twem_short)       
1033                            );
1034                        end
1035                    
1036                        if(1) begin : \_dp_512x32_[5] 
1037                        localparam mem_inst_num  = 5;
1038                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1039                           
1040                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1041                           
1042                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1043                           
1044                            // dual-port Endpoint RAM: port A - write op, port B - read op
1045                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1046                                .A_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_A_A),       
1047                                .A_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_A_B),       
1048                                .BYWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_BYWE_N_A),       
1049                                .BYWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_BYWE_N_B),       
1050                                .CE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_CE_N_A),       
1051                                .CE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_CE_N_B),       
1052                                .CLK_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_CLK_A_int),       
1053                                .CLK_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_CLK_B_int),       
1054                                .DI_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_DI_A),       
1055                                .DI_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_DI_B),       
1056                                .DO_A(_dp_512x32__5__ep_buf_u_DO_A),       
1057                                .DO_B(dob_w[mem_inst_num]),       
1058                                .GWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_GWE_N_A),       
1059                                .GWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_GWE_N_B),       
1060                                .OE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_OE_N_A),       
1061                                .OE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_OE_N_B),       
1062                                .T_RWM_A(margin_ctrl[5:3] ),       
1063                                .T_RWM_B(margin_ctrl[5:3] )       
1064                            );
1065                            always
1066                            @(posedge clkb)
1067       1/1                  if ((!ceb_n[mem_inst_num]))
1068       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1069                            else
1070       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
1071                           
1072                            wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14(       
1073                                .A_A(addra[8:0]),       
1074                                .A_B(addrb[8:0]),       
1075                                .BYWE_N_A(byte_en_n),       
1076                                .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
1077                                .CE_N_A(cea_n[mem_inst_num]),       
1078                                .CE_N_B(ceb_n[mem_inst_num]),       
1079                                .CLK_A(clka),       
1080                                .CLK_A_int(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_CLK_A_int),       
1081                                .CLK_B(clkb),       
1082                                .CLK_B_int(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_CLK_B_int),       
1083                                .DI_A(dina),       
1084                                .DI_B(32'h0),       
1085                                .DO_A(_dp_512x32__5__ep_buf_u_DO_A),       
1086                                .DO_B(dob_w[mem_inst_num]),       
1087                                .GWE_N_A(wea_n[mem_inst_num]),       
1088                                .GWE_N_B(1'b1),       
1089                                .OE_N_A(1'b0),       
1090                                .OE_N_B(1'b0),       
1091                                .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_biste_delayed),       
1092                                .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_biste_r),       
1093                                .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_capt_enA),       
1094                                .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_capt_enB),       
1095                                .dm0(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm0),       
1096                                .dm1(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm1),       
1097                                .dm2(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm2),       
1098                                .err_data_out(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_err_data_out),       
1099                                .int_A_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_A_A),       
1100                                .int_A_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_A_B),       
1101                                .int_BYWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_BYWE_N_A),       
1102                                .int_BYWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_BYWE_N_B),       
1103                                .int_CE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_CE_N_A),       
1104                                .int_CE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_CE_N_B),       
1105                                .int_DI_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_DI_A),       
1106                                .int_DI_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_DI_B),       
1107                                .int_GWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_GWE_N_A),       
1108                                .int_GWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_GWE_N_B),       
1109                                .int_OE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_OE_N_A),       
1110                                .int_OE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_int_OE_N_B),       
1111                                .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_addr_sh_bus),       
1112                                .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_col_lsbA),       
1113                                .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_col_lsbB),       
1114                                .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_meA),       
1115                                .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_meB),       
1116                                .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_row_lsbA),       
1117                                .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_row_lsbB),       
1118                                .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_weA),       
1119                                .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_weB),       
1120                                .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tclk_sms),       
1121                                .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdc2bits),       
1122                                .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdw2bitsA),       
1123                                .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdw2bitsB),       
1124                                .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_twem_short)       
1125                            );
1126                        end
1127                    
1128                        if(1) begin : \_dp_512x32_[6] 
1129                        localparam mem_inst_num  = 6;
1130                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1131                           
1132                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1133                           
1134                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1135                           
1136                            // dual-port Endpoint RAM: port A - write op, port B - read op
1137                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1138                                .A_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_A_A),       
1139                                .A_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_A_B),       
1140                                .BYWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_BYWE_N_A),       
1141                                .BYWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_BYWE_N_B),       
1142                                .CE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_CE_N_A),       
1143                                .CE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_CE_N_B),       
1144                                .CLK_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_CLK_A_int),       
1145                                .CLK_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_CLK_B_int),       
1146                                .DI_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_DI_A),       
1147                                .DI_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_DI_B),       
1148                                .DO_A(_dp_512x32__6__ep_buf_u_DO_A),       
1149                                .DO_B(dob_w[mem_inst_num]),       
1150                                .GWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_GWE_N_A),       
1151                                .GWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_GWE_N_B),       
1152                                .OE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_OE_N_A),       
1153                                .OE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_OE_N_B),       
1154                                .T_RWM_A(margin_ctrl[5:3] ),       
1155                                .T_RWM_B(margin_ctrl[5:3] )       
1156                            );
1157                            always
1158                            @(posedge clkb)
1159       1/1                  if ((!ceb_n[mem_inst_num]))
1160       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1161                            else
1162       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
1163                           
1164                            wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15(       
1165                                .A_A(addra[8:0]),       
1166                                .A_B(addrb[8:0]),       
1167                                .BYWE_N_A(byte_en_n),       
1168                                .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
1169                                .CE_N_A(cea_n[mem_inst_num]),       
1170                                .CE_N_B(ceb_n[mem_inst_num]),       
1171                                .CLK_A(clka),       
1172                                .CLK_A_int(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_CLK_A_int),       
1173                                .CLK_B(clkb),       
1174                                .CLK_B_int(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_CLK_B_int),       
1175                                .DI_A(dina),       
1176                                .DI_B(32'h0),       
1177                                .DO_A(_dp_512x32__6__ep_buf_u_DO_A),       
1178                                .DO_B(dob_w[mem_inst_num]),       
1179                                .GWE_N_A(wea_n[mem_inst_num]),       
1180                                .GWE_N_B(1'b1),       
1181                                .OE_N_A(1'b0),       
1182                                .OE_N_B(1'b0),       
1183                                .biste_delayed(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_biste_delayed),       
1184                                .biste_r(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_biste_r),       
1185                                .capt_enA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_capt_enA),       
1186                                .capt_enB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_capt_enB),       
1187                                .dm0(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm0),       
1188                                .dm1(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm1),       
1189                                .dm2(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm2),       
1190                                .err_data_out(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_err_data_out),       
1191                                .int_A_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_A_A),       
1192                                .int_A_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_A_B),       
1193                                .int_BYWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_BYWE_N_A),       
1194                                .int_BYWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_BYWE_N_B),       
1195                                .int_CE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_CE_N_A),       
1196                                .int_CE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_CE_N_B),       
1197                                .int_DI_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_DI_A),       
1198                                .int_DI_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_DI_B),       
1199                                .int_GWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_GWE_N_A),       
1200                                .int_GWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_GWE_N_B),       
1201                                .int_OE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_OE_N_A),       
1202                                .int_OE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_int_OE_N_B),       
1203                                .t_addr_sh_bus(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_addr_sh_bus),       
1204                                .t_col_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_col_lsbA),       
1205                                .t_col_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_col_lsbB),       
1206                                .t_meA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_meA),       
1207                                .t_meB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_meB),       
1208                                .t_row_lsbA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_row_lsbA),       
1209                                .t_row_lsbB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_row_lsbB),       
1210                                .t_weA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_weA),       
1211                                .t_weB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_weB),       
1212                                .tclk_sms(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tclk_sms),       
1213                                .tdc2bits(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdc2bits),       
1214                                .tdw2bitsA(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdw2bitsA),       
1215                                .tdw2bitsB(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdw2bitsB),       
1216                                .twem_short(genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_twem_short)       
1217                            );
1218                        end
1219                    
1220                        if(1) begin : \_dp_512x32_[7] 
1221                        localparam mem_inst_num  = 7;
1222                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1223                           
1224                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1225                           
1226                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1227                           
1228                            // dual-port Endpoint RAM: port A - write op, port B - read op
1229                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1230                                .A_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_A_A),       
1231                                .A_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_A_B),       
1232                                .BYWE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_BYWE_N_A),       
1233                                .BYWE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_BYWE_N_B),       
1234                                .CE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_CE_N_A),       
1235                                .CE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_CE_N_B),       
1236                                .CLK_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_CLK_A_int),       
1237                                .CLK_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_CLK_B_int),       
1238                                .DI_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_DI_A),       
1239                                .DI_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_DI_B),       
1240                                .DO_A(_dp_512x32__7__ep_buf_u_DO_A),       
1241                                .DO_B(dob_w[mem_inst_num]),       
1242                                .GWE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_GWE_N_A),       
1243                                .GWE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_GWE_N_B),       
1244                                .OE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_OE_N_A),       
1245                                .OE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_int_OE_N_B),       
1246                                .T_RWM_A(margin_ctrl[5:3] ),       
1247                                .T_RWM_B(margin_ctrl[5:3] )       
1248                            );
1249                            always
1250                            @(posedge clkb)
1251       1/1                  if ((!ceb_n[mem_inst_num]))
1252       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1253                            else
1254       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod105.html" >cdnsusbhs_dpram_out_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">185</td>
<td class="rt">23</td>
<td class="rt">12.43 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1234</td>
<td class="rt">228</td>
<td class="rt">18.48 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">617</td>
<td class="rt">114</td>
<td class="rt">18.48 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">617</td>
<td class="rt">114</td>
<td class="rt">18.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">185</td>
<td class="rt">23</td>
<td class="rt">12.43 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1234</td>
<td class="rt">228</td>
<td class="rt">18.48 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">617</td>
<td class="rt">114</td>
<td class="rt">18.48 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">617</td>
<td class="rt">114</td>
<td class="rt">18.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>genesis__dp_512x32_M1_inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clka</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addra[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addra[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addra[12:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>dina[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wea[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clkb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[12:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dob[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>margin_ctrl[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[31:9]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod105.html" >cdnsusbhs_dpram_out_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">791</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">883</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1159</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1251</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
607                if ((!ceb_n[mem_inst_num]))
                   <font color = "green">-1-</font>  
608                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "green">        ==></font>
609                else
610                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
699                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
700                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
701                else
702                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
791                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
792                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
793                else
794                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
883                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
884                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
885                else
886                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
976                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
977                else
978                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1067               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1068               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1069               else
1070               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1159               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1160               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1161               else
1162               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1251               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1252               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1253               else
1254               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2793">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_cdnsusbhs_dpram_out_DFT">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
