{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 15:27:39 2018 " "Info: Processing started: Sat Feb 10 15:27:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR -c IR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR " "Info: Elaborating entity \"IR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led3 IR.v(31) " "Warning (10036): Verilog HDL or VHDL warning at IR.v(31): object \"led3\" assigned a value but never read" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led4 IR.v(31) " "Warning (10036): Verilog HDL or VHDL warning at IR.v(31): object \"led4\" assigned a value but never read" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irda_data IR.v(32) " "Warning (10036): Verilog HDL or VHDL warning at IR.v(32): object \"irda_data\" assigned a value but never read" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IR.v(224) " "Warning (10230): Verilog HDL assignment warning at IR.v(224): truncated value with size 32 to match size of target (16)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led1 IR.v(251) " "Warning (10235): Verilog HDL Always Construct warning at IR.v(251): variable \"led1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led2 IR.v(253) " "Warning (10235): Verilog HDL Always Construct warning at IR.v(253): variable \"led2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IR.v(249) " "Warning (10270): Verilog HDL Case Statement warning at IR.v(249): incomplete case statement has no default case item" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_db IR.v(247) " "Warning (10240): Verilog HDL Always Construct warning at IR.v(247): inferring latch(es) for variable \"led_db\", which holds its previous value in one or more paths through the always construct" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[0\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[0\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[1\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[1\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[2\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[2\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[3\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[3\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[4\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[4\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[5\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[5\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[6\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[6\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_db\[7\] IR.v(247) " "Info (10041): Inferred latch for \"led_db\[7\]\" at IR.v(247)" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[7\]\$latch " "Warning: LATCH primitive \"led_db\[7\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[6\]\$latch " "Warning: LATCH primitive \"led_db\[6\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[5\]\$latch " "Warning: LATCH primitive \"led_db\[5\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[4\]\$latch " "Warning: LATCH primitive \"led_db\[4\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[3\]\$latch " "Warning: LATCH primitive \"led_db\[3\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[2\]\$latch " "Warning: LATCH primitive \"led_db\[2\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[1\]\$latch " "Warning: LATCH primitive \"led_db\[1\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[0\]\$latch " "Warning: LATCH primitive \"led_db\[0\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[7\]\$latch " "Warning: LATCH primitive \"led_db\[7\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[6\]\$latch " "Warning: LATCH primitive \"led_db\[6\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[5\]\$latch " "Warning: LATCH primitive \"led_db\[5\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[4\]\$latch " "Warning: LATCH primitive \"led_db\[4\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[3\]\$latch " "Warning: LATCH primitive \"led_db\[3\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[2\]\$latch " "Warning: LATCH primitive \"led_db\[2\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[1\]\$latch " "Warning: LATCH primitive \"led_db\[1\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led_db\[0\]\$latch " "Warning: LATCH primitive \"led_db\[0\]\$latch\" is permanently enabled" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 247 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "U2_138_select VCC " "Warning (13410): Pin \"U2_138_select\" is stuck at VCC" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "U3_138_select GND " "Warning (13410): Pin \"U3_138_select\" is stuck at GND" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "U2_138_A\[1\] GND " "Warning (13410): Pin \"U2_138_A\[1\]\" is stuck at GND" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "U2_138_A\[2\] GND " "Warning (13410): Pin \"U2_138_A\[2\]\" is stuck at GND" {  } { { "IR.v" "" { Text "E:/E22_BGA256/IR/IR.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Info: Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Info: Implemented 124 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 15:27:41 2018 " "Info: Processing ended: Sat Feb 10 15:27:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
