Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 10 17:18:16 2018
| Host         : ESL15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 143 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PWM_FSM/State_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PWM_FSM/State_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.633        0.000                      0                   86        0.092        0.000                      0                   86        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.633        0.000                      0                   86        0.092        0.000                      0                   86        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.684ns (24.120%)  route 2.152ns (75.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.567     7.089    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.684ns (24.120%)  route 2.152ns (75.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.567     7.089    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[18]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.684ns (24.120%)  route 2.152ns (75.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.567     7.089    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[19]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.684ns (24.120%)  route 2.152ns (75.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.567     7.089    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[20]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.684ns (25.074%)  route 2.044ns (74.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.459     6.981    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[21]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.684ns (25.074%)  route 2.044ns (74.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.459     6.981    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[22]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.684ns (25.074%)  route 2.044ns (74.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.459     6.981    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[23]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.684ns (25.074%)  route 2.044ns (74.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.459     6.981    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.199    13.977    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[24]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.373    13.722    Clock5Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.684ns (25.169%)  route 2.034ns (74.831%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.449     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.220    13.998    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[5]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.373    13.845    Clock5Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.684ns (25.169%)  route 2.034ns (74.831%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.322     4.254    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.393     4.647 r  Clock5Hz/count_reg[8]/Q
                         net (fo=3, routed)           0.605     5.251    Clock5Hz/count[8]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.097     5.348 f  Clock5Hz/count[0]_i_7/O
                         net (fo=1, routed)           0.588     5.937    Clock5Hz/count[0]_i_7_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.097     6.034 f  Clock5Hz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.392     6.426    Clock5Hz/count[0]_i_3__0_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.097     6.523 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.449     6.971    Clock5Hz/count[24]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.220    13.998    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Clock5Hz/count_reg[6]/C
                         clock pessimism              0.256    14.254    
                         clock uncertainty           -0.035    14.218    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.373    13.845    Clock5Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  6.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.373ns (75.711%)  route 0.120ns (24.289%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  Clock5Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.017    Clock5Hz/data0[17]
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.386ns (76.336%)  route 0.120ns (23.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.030 r  Clock5Hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.030    Clock5Hz/data0[19]
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.254ns (51.780%)  route 0.237ns (48.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Clock5Hz/count_reg[23]/Q
                         net (fo=3, routed)           0.125     1.808    Clock5Hz/count[23]
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  Clock5Hz/out_clock_i_4__0/O
                         net (fo=2, routed)           0.111     1.964    Clock5Hz/out_clock_i_4__0_n_0
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.045     2.009 r  Clock5Hz/out_clock_i_2__0/O
                         net (fo=1, routed)           0.000     2.009    Clock5Hz/out_clock
    SLICE_X3Y98          FDRE                                         r  Clock5Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  Clock5Hz/out_clock_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.091     1.888    Clock5Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.409ns (77.365%)  route 0.120ns (22.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.053 r  Clock5Hz/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.053    Clock5Hz/data0[18]
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.411ns (77.451%)  route 0.120ns (22.549%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.055 r  Clock5Hz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.055    Clock5Hz/data0[20]
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock5Hz/count_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.413ns (77.535%)  route 0.120ns (22.465%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  Clock5Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.004    Clock5Hz/count0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.057 r  Clock5Hz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.057    Clock5Hz/data0[21]
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.426ns (78.070%)  route 0.120ns (21.929%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  Clock5Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.004    Clock5Hz/count0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.070 r  Clock5Hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.070    Clock5Hz/data0[23]
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.449ns (78.957%)  route 0.120ns (21.043%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  Clock5Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.004    Clock5Hz/count0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.093 r  Clock5Hz/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.093    Clock5Hz/data0[22]
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.451ns (79.031%)  route 0.120ns (20.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.963 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.964    Clock5Hz/count0_carry__2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  Clock5Hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.004    Clock5Hz/count0_carry__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.095 r  Clock5Hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.095    Clock5Hz/data0[24]
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock5Hz/count_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock5Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.726%)  route 0.119ns (30.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock5Hz/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.807    Clock5Hz/count[15]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  Clock5Hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.917    Clock5Hz/data0[15]
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock5Hz/count_reg[15]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134     1.658    Clock5Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    Clock1000Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    Clock1000Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    Clock1000Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    Clock1000Hz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    Clock1000Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Clock1000Hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    Clock1000Hz/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    Clock1000Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    Clock5Hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    Clock5Hz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    Clock5Hz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    Clock5Hz/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    Clock5Hz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    Clock5Hz/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    Clock5Hz/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    Clock5Hz/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    Clock1000Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    Clock1000Hz/count_reg[0]/C



