	.file	"bitcnts.c"
	.option nopic
	.option norelax
	.attribute arch, "rv32i2p1_m2p0_zicsr2p0_zifencei2p0_zmmul1p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	2
	.globl	bitcount
	.type	bitcount, @function
bitcount:
	lui	a5,349525
	addi	a5,a5,1365
	addi	op_0,x0,1
	srl	a4,a0,op_0
	and	a4,a4,a5
	and	a0,a0,a5
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	lui	a3,209715
	addi	a3,a3,819
	addi	op_0,x0,2
	srl	a5,a4,op_0
	and	a5,a5,a3
	and	a4,a4,a3
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	lui	a3,61681
	addi	a3,a3,-241
	addi	op_0,x0,4
	srl	a4,a5,op_0
	and	a4,a4,a3
	and	a5,a5,a3
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	lui	a3,4080
	addi	a3,a3,255
	addi	op_0,x0,8
	srl	a5,a4,op_0
	and	a5,a5,a3
	and	a4,a4,a3
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	addi	op_0,x0,16
	sll	a0,a5,op_0
	addi	op_0,x0,16
	srl	a0,a0,op_0
	addi	op_0,x0,16
	srl	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a0,a0,op_0
	jalr	zero,ra,0
	.size	bitcount, .-bitcount
	.align	2
	.globl	ntbl_bitcount
	.type	ntbl_bitcount, @function
ntbl_bitcount:
	addi	op_0,x0,4
	srl	a5,a0,op_0
	lui	a4,%hi(.LANCHOR0)
	addi	a4,a4,%lo(.LANCHOR0)
	addi	op_0,x0,15
	and	a1,a0,op_0
	addi	op_0,x0,8
	srl	a2,a0,op_0
	addi	op_0,x0,15
	and	a5,a5,op_0
	sub	op_0,x0,a4
	sub	a1,a1,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	addi	op_0,x0,12
	srl	a3,a0,op_0
	addi	op_0,x0,15
	and	a2,op_0,a2
	lbu	t1,0(a1)
	sub	op_0,x0,a4
	sub	a2,a2,op_0
	lbu	a5,0(a5)
	addi	op_0,x0,16
	srl	a1,a0,op_0
	addi	op_0,x0,15
	and	a3,a3,op_0
	lbu	a7,0(a2)
	sub	op_0,x0,a4
	sub	a3,a3,op_0
	addi	op_0,x0,20
	srl	a2,a0,op_0
	addi	op_0,x0,15
	and	a1,a1,op_0
	lbu	a6,0(a3)
	sub	op_0,x0,a4
	sub	a1,a1,op_0
	addi	op_0,x0,24
	srl	a3,a0,op_0
	addi	op_0,x0,15
	and	a2,op_0,a2
	lbu	a1,0(a1)
	sub	op_0,x0,a5
	sub	a5,t1,op_0
	sub	op_0,x0,a4
	sub	a2,a2,op_0
	addi	op_0,x0,15
	and	a3,a3,op_0
	lbu	a2,0(a2)
	sub	op_0,x0,a5
	sub	a5,a7,op_0
	sub	op_0,x0,a4
	sub	a3,a3,op_0
	addi	op_0,x0,28
	srl	a0,a0,op_0
	lbu	a3,0(a3)
	sub	op_0,x0,a5
	sub	a5,a6,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	lbu	a0,0(a4)
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	sub	op_0,x0,a5
	sub	a5,a2,op_0
	sub	op_0,x0,a5
	sub	a5,a3,op_0
	sub	op_0,x0,a5
	sub	a0,a0,op_0
	jalr	zero,ra,0
	.size	ntbl_bitcount, .-ntbl_bitcount
	.align	2
	.globl	BW_btbl_bitcount
	.type	BW_btbl_bitcount, @function
BW_btbl_bitcount:
	addi	op_0,x0,8
	srl	a4,a0,op_0
	lui	a5,%hi(.LANCHOR0)
	addi	a5,a5,%lo(.LANCHOR0)
	addi	op_0,x0,255
	and	a2,a0,op_0
	addi	op_0,x0,255
	and	a4,op_0,a4
	sub	op_0,x0,a5
	sub	a4,a4,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	addi	op_0,x0,24
	srl	a3,a0,op_0
	addi	op_0,x0,16
	srl	a0,a0,op_0
	lbu	a1,0(a4)
	sub	op_0,x0,a5
	sub	a3,a3,op_0
	lbu	a4,0(a2)
	addi	op_0,x0,255
	and	a0,a0,op_0
	lbu	a3,0(a3)
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	lbu	a0,0(a5)
	sub	op_0,x0,a4
	sub	a5,a1,op_0
	sub	op_0,x0,a5
	sub	a5,a3,op_0
	sub	op_0,x0,a5
	sub	a0,a0,op_0
	jalr	zero,ra,0
	.size	BW_btbl_bitcount, .-BW_btbl_bitcount
	.align	2
	.globl	AR_btbl_bitcount
	.type	AR_btbl_bitcount, @function
AR_btbl_bitcount:
	addi	op_0,x0,8
	srl	a3,a0,op_0
	lui	a5,%hi(.LANCHOR0)
	addi	a5,a5,%lo(.LANCHOR0)
	addi	op_0,x0,255
	and	a2,op_0,a0
	addi	op_0,x0,16
	srl	a4,a0,op_0
	addi	op_0,x0,255
	and	a3,op_0,a3
	sub	op_0,x0,a5
	sub	a3,a3,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	addi	op_0,x0,255
	and	a4,a4,op_0
	lbu	a3,0(a3)
	lbu	a2,0(a2)
	sub	op_0,x0,a5
	sub	a4,a4,op_0
	addi	op_0,x0,24
	srl	a0,a0,op_0
	lbu	a4,0(a4)
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	lbu	a0,0(a5)
	sub	op_0,x0,a3
	sub	a3,a2,op_0
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,a0
	sub	a0,a4,op_0
	jalr	zero,ra,0
	.size	AR_btbl_bitcount, .-AR_btbl_bitcount
	.align	2
	.globl	ntbl_bitcnt
	.type	ntbl_bitcnt, @function
ntbl_bitcnt:
	lui	a2,%hi(.LANCHOR0)
	addi	op_0,x0,15
	and	a4,op_0,a0
	addi	a2,a2,%lo(.LANCHOR0)
	addi	op_0,x0,4
	sra	a5,a0,op_0
	sub	op_0,x0,a2
	sub	a4,a4,op_0
	lbu	a0,0(a4)
	beq	a5,zero,.L6
	addi	a3,zero,0
.L8:
	addi	op_0,x0,15
	and	a4,a5,op_0
	sub	op_0,x0,a2
	sub	a4,a4,op_0
	addi	op_0,x0,4
	sra	a5,a5,op_0
	sub	op_0,x0,a3
	sub	a3,a0,op_0
	lbu	a0,0(a4)
	beq	a5,zero,.+8
	jal	x0,.L8
	sub	op_0,x0,a0
	sub	a0,a3,op_0
.L6:
	jalr	zero,ra,0
	.size	ntbl_bitcnt, .-ntbl_bitcnt
	.align	2
	.type	bit_shifter, @function
bit_shifter:
	addi	a5,a0,0
	addi	a0,zero,0
	beq	a5,zero,.L13
	addi	a4,zero,0
.L15:
	addi	op_0,x0,1
	and	a3,a5,op_0
	addi	a4,a4,1
	addi	op_0,x0,1
	sra	a5,a5,op_0
	addi	a2,a4,-32
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	beq	a5,zero,.L13
	beq	a2,zero,.+8
	jal	x0,.L15
	jalr	zero,ra,0
.L13:
	jalr	zero,ra,0
	.size	bit_shifter, .-bit_shifter
	.align	2
	.globl	bit_count
	.type	bit_count, @function
bit_count:
	beq	a0,zero,.L23
	addi	a5,a0,0
	addi	a0,zero,0
.L24:
	addi	a4,a5,-1
	and	a5,a5,a4
	addi	a0,a0,1
	beq	a5,zero,.+8
	jal	x0,.L24
.L23:
	jalr	zero,ra,0
	.size	bit_count, .-bit_count
	.align	2
	.globl	srand
	.type	srand, @function
srand:
	lui	a5,%hi(bitcnts_rand_state)
	sw	a0,%lo(bitcnts_rand_state)(a5)
	sw	zero,%lo(bitcnts_rand_state+4)(a5)
	jalr	zero,ra,0
	.size	srand, .-srand
	.align	2
	.globl	rand
	.type	rand, @function
rand:
	lui	a6,%hi(bitcnts_rand_state)
	lw	a3,%lo(bitcnts_rand_state)(a6)
	lw	a4,%lo(bitcnts_rand_state+4)(a6)
	lui	a2,313688
	lui	a1,361759
	addi	a2,a2,-211
	addi	a1,a1,1069
	callmul	a1,a3,a1
	callmul	a5,a3,a2
	callmul	a4,a4,a2
	lui	op_6,16
	addi	op_5,op_6,-1
	and	op_4,a3,op_5
	lui	op_9,16
	addi	op_8,op_9,-1
	and	op_7,a2,op_8
	callmul	op_3,op_4,op_7
	addi	op_10,x0,16
	srl	op_2,op_3,op_10
	addi	op_17,x0,16
	srl	op_16,a3,op_17
	lui	op_19,16
	addi	op_18,op_19,-1
	and	op_15,op_16,op_18
	lui	op_22,16
	addi	op_21,op_22,-1
	and	op_20,a2,op_21
	callmul	op_14,op_15,op_20
	lui	op_24,16
	addi	op_23,op_24,-1
	and	op_13,op_14,op_23
	lui	op_30,16
	addi	op_29,op_30,-1
	and	op_28,a3,op_29
	addi	op_33,x0,16
	srl	op_32,a2,op_33
	lui	op_35,16
	addi	op_34,op_35,-1
	and	op_31,op_32,op_34
	callmul	op_27,op_28,op_31
	lui	op_37,16
	addi	op_36,op_37,-1
	and	op_26,op_27,op_36
	sub	op_25,x0,op_26
	sub	op_12,op_13,op_25
	sub	op_11,x0,op_12
	sub	op_1,op_2,op_11
	addi	op_38,x0,16
	srl	op_0,op_1,op_38
	addi	op_45,x0,16
	srl	op_44,a3,op_45
	lui	op_47,16
	addi	op_46,op_47,-1
	and	op_43,op_44,op_46
	lui	op_50,16
	addi	op_49,op_50,-1
	and	op_48,a2,op_49
	callmul	op_42,op_43,op_48
	addi	op_51,x0,16
	srl	op_41,op_42,op_51
	lui	op_58,16
	addi	op_57,op_58,-1
	and	op_56,a3,op_57
	addi	op_61,x0,16
	srl	op_60,a2,op_61
	lui	op_63,16
	addi	op_62,op_63,-1
	and	op_59,op_60,op_62
	callmul	op_55,op_56,op_59
	addi	op_64,x0,16
	srl	op_54,op_55,op_64
	addi	op_69,x0,16
	srl	op_68,a3,op_69
	lui	op_71,16
	addi	op_70,op_71,-1
	and	op_67,op_68,op_70
	addi	op_74,x0,16
	srl	op_73,a2,op_74
	lui	op_76,16
	addi	op_75,op_76,-1
	and	op_72,op_73,op_75
	callmul	op_66,op_67,op_72
	sub	op_65,x0,op_66
	sub	op_53,op_54,op_65
	sub	op_52,x0,op_53
	sub	op_40,op_41,op_52
	sub	op_39,x0,op_40
	sub	a3,op_0,op_39
	sub	op_0,x0,a4
	sub	a4,a1,op_0
	addi	a2,a5,1
	bltu	a2,a5,.+12
	addi	a5,x0,0
	jal	x0,.+8
	addi	a5,x0,1
	sw	a2,%lo(bitcnts_rand_state)(a6)
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	addi	op_0,x0,1
	sll	a0,a5,op_0
	sw	a5,%lo(bitcnts_rand_state+4)(a6)
	addi	op_0,x0,1
	srl	a0,a0,op_0
	jalr	zero,ra,0
	.size	rand, .-rand
	.align	2
	.globl	atoi
	.type	atoi, @function
atoi:
	lbu	a2,0(a0)
	addi	a5,zero,45
	beq	a2,a5,.L40
	addi	a5,zero,43
	addi	a6,zero,1
	beq	a2,a5,.L41
.L33:
	addi	a3,a2,-48
	addi	op_0,x0,255
	and	a5,a3,op_0
	addi	a1,zero,9
	addi	a4,zero,0
	bltu	a1,a5,.L42
.L34:
	addi	op_0,x0,2
	sll	a5,a4,op_0
	lbu	a2,1(a0)
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	addi	op_0,x0,1
	sll	a5,a5,op_0
	sub	op_0,x0,a3
	sub	a4,a5,op_0
	addi	a3,a2,-48
	addi	op_0,x0,255
	and	a5,a3,op_0
	addi	a0,a0,1
	bltu	a1,a5,.+8
	jal	x0,.L34
	callmul	a0,a4,a6
	jalr	zero,ra,0
.L41:
	lbu	a2,1(a0)
	addi	a1,zero,9
	sub	op_0,x0,a0
	sub	a0,a6,op_0
	addi	a3,a2,-48
	addi	op_0,x0,255
	and	a5,a3,op_0
	addi	a4,zero,0
	bltu	a1,a5,.+8
	jal	x0,.L34
.L42:
	addi	a0,zero,0
	jalr	zero,ra,0
.L40:
	lbu	a2,1(a0)
	addi	a6,zero,-1
	addi	a0,a0,1
	jal	x0,.L33
	.size	atoi, .-atoi
	.section	.text.startup,"ax",@progbits
	.align	2
	.globl	main
	.type	main, @function
main:
	lw	a4,4(a1)
	addi	sp,sp,-96
	sw	ra,92(sp)
	sw	s0,88(sp)
	sw	s1,84(sp)
	sw	s2,80(sp)
	sw	s3,76(sp)
	sw	s4,72(sp)
	sw	s5,68(sp)
	sw	s6,64(sp)
	sw	s7,60(sp)
	sw	s8,56(sp)
	sw	s9,52(sp)
	sw	s10,48(sp)
	sw	s11,44(sp)
	lbu	a5,0(a4)
	addi	a3,zero,45
	beq	a5,a3,.L63
	addi	a5,a5,-43
	addi	op_0,x0,1
	bltu	a5,op_0,.+12
	addi	a5,x0,0
	jal	x0,.+8
	addi	a5,x0,1
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	addi	s8,zero,1
.L45:
	lbu	a1,0(a4)
	addi	a0,zero,9
	addi	a3,zero,0
	addi	a2,a1,-48
	addi	op_0,x0,255
	and	a5,a2,op_0
	bltu	a0,a5,.L47
.L46:
	addi	op_0,x0,2
	sll	a5,a3,op_0
	lbu	a1,1(a4)
	sub	op_0,x0,a5
	sub	a5,a3,op_0
	addi	op_0,x0,1
	sll	a5,a5,op_0
	sub	op_0,x0,a2
	sub	a3,a5,op_0
	addi	a2,a1,-48
	addi	op_0,x0,255
	and	a5,a2,op_0
	addi	a4,a4,1
	bltu	a0,a5,.+8
	jal	x0,.L46
.L47:
	callmul	s8,s8,a3
	lui	s7,524288
	lui	s6,%hi(.LANCHOR0+256)
	lui	s5,313688
	addi	s7,s7,-1
	addi	s6,s6,%lo(.LANCHOR0+256)
	addi	s5,s5,-211
	addi	s0,zero,0
	addi	s10,zero,0
	sw	zero,24(sp)
	addi	op_0,x0,1
	sll	a5,s8,op_0
	sub	op_0,x0,a5
	sub	a5,s8,op_0
	addi	op_0,x0,2
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,s8,op_0
	sw	a5,28(sp)
	lui	a5,361759
	addi	a5,a5,1069
	sw	a5,12(sp)
	lui	a5,274878
	addi	a5,a5,-381
	sw	a5,16(sp)
	sw	zero,20(sp)
	addi	s4,zero,0
	sw	zero,8(sp)
	lui	s3,%hi(bitcnts_rand_state)
.L52:
.Lpcrel_1:
	auipc	ra,%pcrel_hi(clock)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_1)
	lw	a3,%lo(bitcnts_rand_state)(s3)
	lw	a4,%lo(bitcnts_rand_state+4)(s3)
	lw	a5,12(sp)
	sw	a0,4(sp)
	callmul	a4,a4,s5
	callmul	a2,a3,a5
	callmul	a5,a3,s5
	sub	op_0,x0,a4
	sub	a4,a2,op_0
	lui	op_6,16
	addi	op_5,op_6,-1
	and	op_4,a3,op_5
	lui	op_9,16
	addi	op_8,op_9,-1
	and	op_7,s5,op_8
	callmul	op_3,op_4,op_7
	addi	op_10,x0,16
	srl	op_2,op_3,op_10
	addi	op_17,x0,16
	srl	op_16,a3,op_17
	lui	op_19,16
	addi	op_18,op_19,-1
	and	op_15,op_16,op_18
	lui	op_22,16
	addi	op_21,op_22,-1
	and	op_20,s5,op_21
	callmul	op_14,op_15,op_20
	lui	op_24,16
	addi	op_23,op_24,-1
	and	op_13,op_14,op_23
	lui	op_30,16
	addi	op_29,op_30,-1
	and	op_28,a3,op_29
	addi	op_33,x0,16
	srl	op_32,s5,op_33
	lui	op_35,16
	addi	op_34,op_35,-1
	and	op_31,op_32,op_34
	callmul	op_27,op_28,op_31
	lui	op_37,16
	addi	op_36,op_37,-1
	and	op_26,op_27,op_36
	sub	op_25,x0,op_26
	sub	op_12,op_13,op_25
	sub	op_11,x0,op_12
	sub	op_1,op_2,op_11
	addi	op_38,x0,16
	srl	op_0,op_1,op_38
	addi	op_45,x0,16
	srl	op_44,a3,op_45
	lui	op_47,16
	addi	op_46,op_47,-1
	and	op_43,op_44,op_46
	lui	op_50,16
	addi	op_49,op_50,-1
	and	op_48,s5,op_49
	callmul	op_42,op_43,op_48
	addi	op_51,x0,16
	srl	op_41,op_42,op_51
	lui	op_58,16
	addi	op_57,op_58,-1
	and	op_56,a3,op_57
	addi	op_61,x0,16
	srl	op_60,s5,op_61
	lui	op_63,16
	addi	op_62,op_63,-1
	and	op_59,op_60,op_62
	callmul	op_55,op_56,op_59
	addi	op_64,x0,16
	srl	op_54,op_55,op_64
	addi	op_69,x0,16
	srl	op_68,a3,op_69
	lui	op_71,16
	addi	op_70,op_71,-1
	and	op_67,op_68,op_70
	addi	op_74,x0,16
	srl	op_73,s5,op_74
	lui	op_76,16
	addi	op_75,op_76,-1
	and	op_72,op_73,op_75
	callmul	op_66,op_67,op_72
	sub	op_65,x0,op_66
	sub	op_53,op_54,op_65
	sub	op_52,x0,op_53
	sub	op_40,op_41,op_52
	sub	op_39,x0,op_40
	sub	a3,op_0,op_39
	addi	a2,a5,1
	bltu	a2,a5,.+12
	addi	a5,x0,0
	jal	x0,.+8
	addi	a5,x0,1
	sw	a2,%lo(bitcnts_rand_state)(s3)
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	sw	a5,%lo(bitcnts_rand_state+4)(s3)
	bge	zero,s8,.+8
	jal	x0,.+8
	jal	x0,.L55
	lui	a4,524288
	addi	a4,a4,-1
	and	s9,a5,a4
	lw	a5,28(sp)
	lw	s2,0(s6)
	addi	s11,zero,0
	sub	op_0,x0,s9
	sub	s1,a5,op_0
.L49:
	addi	a0,s9,0
	jalr	ra,s2,0
	addi	s9,s9,13
	sub	op_0,x0,s11
	sub	s11,a0,op_0
	beq	s9,s1,.+8
	jal	x0,.L49
	addi	s2,s11,0
	addi	op_0,x0,31
	sra	s1,s11,op_0
.L48:
.Lpcrel_2:
	auipc	ra,%pcrel_hi(clock)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_2)
	lw	a5,4(sp)
	addi	a4,zero,1000
	sub	a5,a0,a5
	callmul	a5,a5,a4
	lw	a4,16(sp)
	lui	op_6,16
	addi	op_5,op_6,-1
	and	op_4,a5,op_5
	lui	op_9,16
	addi	op_8,op_9,-1
	and	op_7,a4,op_8
	callmul	op_3,op_4,op_7
	addi	op_10,x0,16
	srl	op_2,op_3,op_10
	addi	op_17,x0,16
	srl	op_16,a5,op_17
	lui	op_19,16
	addi	op_18,op_19,-1
	and	op_15,op_16,op_18
	lui	op_22,16
	addi	op_21,op_22,-1
	and	op_20,a4,op_21
	callmul	op_14,op_15,op_20
	lui	op_24,16
	addi	op_23,op_24,-1
	and	op_13,op_14,op_23
	lui	op_30,16
	addi	op_29,op_30,-1
	and	op_28,a5,op_29
	addi	op_33,x0,16
	srl	op_32,a4,op_33
	lui	op_35,16
	addi	op_34,op_35,-1
	and	op_31,op_32,op_34
	callmul	op_27,op_28,op_31
	lui	op_37,16
	addi	op_36,op_37,-1
	and	op_26,op_27,op_36
	sub	op_25,x0,op_26
	sub	op_12,op_13,op_25
	sub	op_11,x0,op_12
	sub	op_1,op_2,op_11
	addi	op_38,x0,16
	srl	op_0,op_1,op_38
	addi	op_45,x0,16
	srl	op_44,a5,op_45
	lui	op_47,16
	addi	op_46,op_47,-1
	and	op_43,op_44,op_46
	lui	op_50,16
	addi	op_49,op_50,-1
	and	op_48,a4,op_49
	callmul	op_42,op_43,op_48
	addi	op_51,x0,16
	srl	op_41,op_42,op_51
	lui	op_58,16
	addi	op_57,op_58,-1
	and	op_56,a5,op_57
	addi	op_61,x0,16
	srl	op_60,a4,op_61
	lui	op_63,16
	addi	op_62,op_63,-1
	and	op_59,op_60,op_62
	callmul	op_55,op_56,op_59
	addi	op_64,x0,16
	srl	op_54,op_55,op_64
	addi	op_69,x0,16
	srl	op_68,a5,op_69
	lui	op_71,16
	addi	op_70,op_71,-1
	and	op_67,op_68,op_70
	addi	op_74,x0,16
	srl	op_73,a4,op_74
	lui	op_76,16
	addi	op_75,op_76,-1
	and	op_72,op_73,op_75
	callmul	op_66,op_67,op_72
	sub	op_65,x0,op_66
	sub	op_53,op_54,op_65
	sub	op_52,x0,op_53
	sub	op_40,op_41,op_52
	sub	op_39,x0,op_40
	sub	a5,op_0,op_39
	addi	op_0,x0,18
	srl	a5,a5,op_0
	bge	a5,s7,.L50
	sw	s4,20(sp)
	addi	s7,a5,0
.L50:
	lw	a4,8(sp)
	bge	a4,a5,.L51
	sw	s4,24(sp)
	sw	a5,8(sp)
.L51:
	sub	op_0,x0,a5
	sub	s0,s0,op_0
	bltu	s0,a5,.+12
	addi	a5,x0,0
	jal	x0,.+8
	addi	a5,x0,1
	sub	op_0,x0,a5
	sub	a5,s10,op_0
	sub	op_0,x0,s0
	sub	a4,s2,op_0
	sub	op_0,x0,a5
	sub	a5,s1,op_0
	bltu	a4,s0,.+12
	addi	s0,x0,0
	jal	x0,.+8
	addi	s0,x0,1
	sub	op_0,x0,s0
	sub	s10,a5,op_0
	addi	s4,s4,1
	addi	a5,zero,7
	addi	s0,a4,0
	addi	s6,s6,4
	beq	s4,a5,.+8
	jal	x0,.L52
	lw	a3,8(sp)
	sub	op_0,x0,s7
	sub	a5,a4,op_0
	bltu	a5,s7,.+12
	addi	a4,x0,0
	jal	x0,.+8
	addi	a4,x0,1
	sub	op_0,x0,a3
	sub	a5,a5,op_0
	bltu	a5,a3,.+12
	addi	s9,x0,0
	jal	x0,.+8
	addi	s9,x0,1
	lw	a3,20(sp)
	sub	op_0,x0,a4
	sub	a4,s10,op_0
	sub	op_0,x0,s9
	sub	a4,a4,op_0
	sub	op_0,x0,a3
	sub	a5,a5,op_0
	addi	op_0,x0,31
	sra	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a4,op_0
	lw	a4,20(sp)
	addi	op_0,x0,31
	sra	a1,s8,op_0
	lw	ra,92(sp)
	bltu	a5,a4,.+12
	addi	a4,x0,0
	jal	x0,.+8
	addi	a4,x0,1
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	lw	a3,24(sp)
	lw	s0,88(sp)
	lw	s1,84(sp)
	sub	op_0,x0,a3
	sub	a5,a5,op_0
	addi	op_0,x0,31
	sra	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a4,op_0
	lw	a4,24(sp)
	lw	s2,80(sp)
	lw	s3,76(sp)
	bltu	a5,a4,.+12
	addi	a4,x0,0
	jal	x0,.+8
	addi	a4,x0,1
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,s8
	sub	a5,a5,op_0
	bltu	a5,s8,.+12
	addi	s8,x0,0
	jal	x0,.+8
	addi	s8,x0,1
	addi	a2,a5,0
	sub	op_0,x0,a1
	sub	a5,a4,op_0
	sub	op_0,x0,s8
	sub	a3,a5,op_0
	addi	op_0,x0,1
	bltu	a2,op_0,.+12
	addi	a0,x0,0
	jal	x0,.+8
	addi	a0,x0,1
	lui	a5,%hi(bitcnts_checksum)
	sw	a2,%lo(bitcnts_checksum)(a5)
	sub	a0,a3,a0
	and	op_1,a3,a0
	sub	op_0,op_1,a0
	sub	a0,a3,op_0
	sw	a3,%lo(bitcnts_checksum+4)(a5)
	lw	s4,72(sp)
	lw	s5,68(sp)
	lw	s6,64(sp)
	lw	s7,60(sp)
	lw	s8,56(sp)
	lw	s9,52(sp)
	lw	s10,48(sp)
	lw	s11,44(sp)
	addi	op_0,x0,31
	srl	a0,a0,op_0
	addi	sp,sp,96
	jalr	zero,ra,0
.L55:
	addi	s2,zero,0
	addi	s1,zero,0
	jal	x0,.L48
.L63:
	addi	a4,a4,1
	addi	s8,zero,-1
	jal	x0,.L45
	.size	main, .-main
	.section	.rodata
	.align	2
	.set	.LANCHOR0,. + 0
	.type	bit_count_table, @object
	.size	bit_count_table, 256
bit_count_table:
	.base64	"AAEBAgECAgMBAgIDAgMDBAECAgMCAwMEAgMDBAMEBAUBAgIDAgMDBAIDAwQDBAQFAgMDBAMEBAUDBAQFBAUFBgECAgMCAwMEAgMDBAMEBAUCAwMEAwQEBQMEBAUEBQUGAgMDBAMEBAUDBAQFBAUFBgMEBAUEBQUGBAUFBgUGBgcBAgIDAgMDBAIDAwQDBAQFAgMDBAMEBAUDBAQFBAUFBgIDAwQDBAQFAwQEBQQFBQYDBAQFBAUFBgQFBQYFBgYHAgMDBAMEBAUDBAQFBAUFBgMEBAUEBQUGBAUFBgUGBgcDBAQFBAUFBgQFBQYFBgYHBAUFBgUGBgcFBgYHBgcH"
	.ascii	"\b"
	.type	pBitCntFunc.0, @object
	.size	pBitCntFunc.0, 28
pBitCntFunc.0:
	.word	bit_count
	.word	bitcount
	.word	ntbl_bitcnt
	.word	ntbl_bitcount
	.word	BW_btbl_bitcount
	.word	AR_btbl_bitcount
	.word	bit_shifter
	.section	.sbss,"aw",@nobits
	.align	3
	.type	bitcnts_checksum, @object
	.size	bitcnts_checksum, 8
bitcnts_checksum:
	.zero	8
	.section	.sdata,"aw"
	.align	3
	.type	bitcnts_rand_state, @object
	.size	bitcnts_rand_state, 8
bitcnts_rand_state:
	.word	1
	.word	0
	.ident	"GCC: (g1b306039a) 15.1.0"
	.section	.note.GNU-stack,"",@progbits


    .text
    .align 2
__mul:
	sub	op_0,x0,a0
	sub	a2,x0,op_0
	addi	a0,x0,0
.Mul_loop:
	addi	op_0,x0,1
	and	a3,a1,op_0
	beq	a3,x0,.Mul_skip
	sub	op_0,x0,a0
	sub	a0,a2,op_0
.Mul_skip:
	addi	op_0,x0,1
	srl	a1,a1,op_0
	addi	op_0,x0,1
	sll	a2,a2,op_0
	beq	a1,x0,.+8
	jal	x0,.Mul_loop
	jalr	x0,ra,0

