#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c01b81b910 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x55c01b79ba20_0 .var/i "file", 31 0;
v0x55c01b79bae0_0 .var/i "i", 31 0;
v0x55c01b79bbc0_0 .net "sig_../toggle-re.aig_!Q", 0 0, L_0x55c01b7a10a0;  1 drivers
v0x55c01b79dea0_0 .net "sig_../toggle-re.aig_Q", 0 0, v0x55c01b7e2d20_0;  1 drivers
v0x55c01b79df60_0 .var "sig_../toggle-re.aig_clk", 0 0;
v0x55c01b79e070_0 .var "sig_../toggle-re.aig_enable", 0 0;
v0x55c01b79e130_0 .var "sig_../toggle-re.aig_reset", 0 0;
v0x55c01b7df8d0_0 .var "xorshift128_t", 31 0;
v0x55c01b7df9b0_0 .var "xorshift128_w", 31 0;
v0x55c01b7dfa90_0 .var "xorshift128_x", 31 0;
v0x55c01b7dfb70_0 .var "xorshift128_y", 31 0;
v0x55c01b7dfc50_0 .var "xorshift128_z", 31 0;
S_0x55c01b81baa0 .scope task, "../toggle-re.aig_print_header" "../toggle-re.aig_print_header" 2 78, 2 78 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_header ;
    %vpi_call 2 80 "$fdisplay", v0x55c01b79ba20_0, "#OUT#" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x55c01b79ba20_0, "#OUT#   A   sig_../toggle-re.aig_enable " {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x55c01b79ba20_0, "#OUT#   B   sig_../toggle-re.aig_reset " {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x55c01b79ba20_0, "#OUT#   C   sig_../toggle-re.aig_clk " {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x55c01b79ba20_0, "#OUT#   D   sig_../toggle-re.aig_!Q " {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x55c01b79ba20_0, "#OUT#   E   sig_../toggle-re.aig_Q " {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x55c01b79ba20_0, "#OUT#" {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x55c01b79ba20_0, "#OUT# AB C DE" {0 0 0};
    %end;
S_0x55c01b82c7c0 .scope task, "../toggle-re.aig_print_status" "../toggle-re.aig_print_status" 2 72, 2 72 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_status ;
    %load/vec4 v0x55c01b79e070_0;
    %load/vec4 v0x55c01b79e130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c01b79df60_0;
    %load/vec4 v0x55c01b79bbc0_0;
    %load/vec4 v0x55c01b79dea0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 74 "$fdisplay", v0x55c01b79ba20_0, "#OUT# %b %b %b %t %d", S<2,vec4,u2>, S<1,vec4,u1>, S<0,vec4,u2>, $time, v0x55c01b79bae0_0 {3 0 0};
    %end;
S_0x55c01b82c9a0 .scope task, "../toggle-re.aig_reset" "../toggle-re.aig_reset" 2 38, 2 38 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c01b79e070_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c01b79e130_0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c01b79df60_0, 6;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c01b79df60_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c01b79df60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c01b79e070_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c01b79e130_0, 4;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c01b79df60_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c01b79df60_0, 0;
    %delay 0, 0;
    %end;
S_0x55c01b82e640 .scope task, "../toggle-re.aig_test" "../toggle-re.aig_test" 2 91, 2 91 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_test ;
    %vpi_call 2 93 "$fdisplay", v0x55c01b79ba20_0, "#OUT#\012#OUT# ==== ../toggle-re.aig  ====" {0 0 0};
    %fork TD_testbench...\/toggle\x2Dre.aig_reset, S_0x55c01b82c9a0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c01b79bae0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55c01b79bae0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55c01b79bae0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_header, S_0x55c01b81baa0;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_data, S_0x55c01b81a340;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_clock, S_0x55c01b82e820;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_status, S_0x55c01b82c7c0;
    %join;
    %load/vec4 v0x55c01b79bae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c01b79bae0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x55c01b82e820 .scope task, "../toggle-re.aig_update_clock" "../toggle-re.aig_update_clock" 2 65, 2 65 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_clock ;
    %fork TD_testbench.xorshift128, S_0x55c01b79b840;
    %join;
    %load/vec4 v0x55c01b79df60_0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c01b7df9b0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55c01b79df60_0, 0, 1;
    %end;
S_0x55c01b81a340 .scope task, "../toggle-re.aig_update_data" "../toggle-re.aig_update_data" 2 55, 2 55 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x55c01b79b840;
    %join;
    %load/vec4 v0x55c01b7dfa90_0;
    %load/vec4 v0x55c01b7dfb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c01b7dfc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c01b7df9b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55c01b79e070_0, 2;
    %fork TD_testbench.xorshift128, S_0x55c01b79b840;
    %join;
    %load/vec4 v0x55c01b7dfa90_0;
    %load/vec4 v0x55c01b7dfb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c01b7dfc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c01b7df9b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55c01b79e130_0, 4;
    %delay 100, 0;
    %end;
S_0x55c01b81a520 .scope module, "uut_../toggle-re.aig" "../toggle-re.aig" 2 30, 3 3 0, S_0x55c01b81b910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "!Q";
    .port_info 4 /INPUT 1 "enable";
v0x55c01b7ed890_0 .net "!Q", 0 0, L_0x55c01b7a10a0;  alias, 1 drivers
v0x55c01b7f4610_0 .net "Q", 0 0, v0x55c01b7e2d20_0;  alias, 1 drivers
v0x55c01b7eb6e0_0 .net "clk", 0 0, v0x55c01b79df60_0;  1 drivers
v0x55c01b7de7d0_0 .net "enable", 0 0, v0x55c01b79e070_0;  1 drivers
v0x55c01b7de8c0_0 .net "n1_inv", 0 0, L_0x55c01b7a0f90;  1 drivers
v0x55c01b7dea00_0 .net "n4", 0 0, L_0x55c01b7f2260;  1 drivers
v0x55c01b7deaf0_0 .net "n4_inv", 0 0, L_0x55c01b81a290;  1 drivers
v0x55c01b7f9ca0_0 .net "n5", 0 0, L_0x55c01b7a0c60;  1 drivers
v0x55c01b7f9d90_0 .net "n5_inv", 0 0, L_0x55c01b782810;  1 drivers
v0x55c01b7f9e30_0 .net "n6", 0 0, L_0x55c01b7a0e80;  1 drivers
v0x55c01b7f9f20_0 .net "n7", 0 0, L_0x55c01b7a0d70;  1 drivers
v0x55c01b7fa010_0 .net "reset", 0 0, v0x55c01b79e130_0;  1 drivers
S_0x55c01b839ac0 .scope module, "Q_reg" "$dff" 3 95, 4 1463 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
P_0x55c01b86bf10 .param/l "CLK_POLARITY" 0 4 1466, C4<1>;
P_0x55c01b86bf50 .param/l "WIDTH" 0 4 1465, C4<00000000000000000000000000000001>;
L_0x7f76d1d45018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c01b78f9a0 .functor XNOR 1, v0x55c01b79df60_0, L_0x7f76d1d45018, C4<0>, C4<0>;
v0x55c01b806a80_0 .net "CLK", 0 0, v0x55c01b79df60_0;  alias, 1 drivers
v0x55c01b7f1d30_0 .net "D", 0 0, L_0x55c01b7a0d70;  alias, 1 drivers
v0x55c01b7e2d20_0 .var "Q", 0 0;
v0x55c01b7e2de0_0 .net/2u *"_s0", 0 0, L_0x7f76d1d45018;  1 drivers
v0x55c01b7e2ec0_0 .net "pos_clk", 0 0, L_0x55c01b78f9a0;  1 drivers
E_0x55c01b8213a0 .event posedge, v0x55c01b7e2ec0_0;
S_0x55c01b7e38c0 .scope module, "_0_" "$and" 3 22, 4 124 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55c01b7e3aa0 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x55c01b7e3ae0 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x55c01b7e3b20 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x55c01b7e3b60 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x55c01b7e3ba0 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x55c01b785c80_0 .net "A", 0 0, v0x55c01b7e2d20_0;  alias, 1 drivers
v0x55c01b75eca0_0 .net "B", 0 0, v0x55c01b79e070_0;  alias, 1 drivers
v0x55c01b75ed60_0 .net "Y", 0 0, L_0x55c01b7f2260;  alias, 1 drivers
S_0x55c01b785a80 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x55c01b7e38c0;
 .timescale 0 0;
L_0x55c01b7f2260 .functor AND 1, v0x55c01b7e2d20_0, v0x55c01b79e070_0, C4<1>, C4<1>;
S_0x55c01b75eed0 .scope module, "_1_" "$and" 3 33, 4 124 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55c01b7e1540 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x55c01b7e1580 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x55c01b7e15c0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x55c01b7e1600 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x55c01b7e1640 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x55c01b7e2320_0 .net "A", 0 0, L_0x55c01b7a10a0;  alias, 1 drivers
v0x55c01b7e2420_0 .net "B", 0 0, L_0x55c01b7a0f90;  alias, 1 drivers
v0x55c01b7db6d0_0 .net "Y", 0 0, L_0x55c01b7a0c60;  alias, 1 drivers
S_0x55c01b7e2140 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x55c01b75eed0;
 .timescale 0 0;
L_0x55c01b7a0c60 .functor AND 1, L_0x55c01b7a10a0, L_0x55c01b7a0f90, C4<1>, C4<1>;
S_0x55c01b7db840 .scope module, "_2_" "$and" 3 44, 4 124 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55c01b7dcaf0 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x55c01b7dcb30 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x55c01b7dcb70 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x55c01b7dcbb0 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x55c01b7dcbf0 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x55c01b7cb680_0 .net "A", 0 0, L_0x55c01b782810;  alias, 1 drivers
v0x55c01b7cb780_0 .net "B", 0 0, L_0x55c01b81a290;  alias, 1 drivers
v0x55c01b7dba20_0 .net "Y", 0 0, L_0x55c01b7a0e80;  alias, 1 drivers
S_0x55c01b7cb480 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x55c01b7db840;
 .timescale 0 0;
L_0x55c01b7a0e80 .functor AND 1, L_0x55c01b782810, L_0x55c01b81a290, C4<1>, C4<1>;
S_0x55c01b7df050 .scope module, "_3_" "$and" 3 55, 4 124 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55c01b7df280 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x55c01b7df2c0 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x55c01b7df300 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x55c01b7df340 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x55c01b7df380 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x55c01b7eb3b0_0 .net "A", 0 0, L_0x55c01b7a0e80;  alias, 1 drivers
v0x55c01b7eb4c0_0 .net "B", 0 0, v0x55c01b79e130_0;  alias, 1 drivers
v0x55c01b7eb580_0 .net "Y", 0 0, L_0x55c01b7a0d70;  alias, 1 drivers
S_0x55c01b7e98d0 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x55c01b7df050;
 .timescale 0 0;
L_0x55c01b7a0d70 .functor AND 1, L_0x55c01b7a0e80, v0x55c01b79e130_0, C4<1>, C4<1>;
S_0x55c01b7ed530 .scope module, "_4_" "$not" 3 64, 4 42 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x55c01b742f80 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x55c01b742fc0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x55c01b743000 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x55c01b7bb0e0_0 .net "A", 0 0, v0x55c01b79e070_0;  alias, 1 drivers
v0x55c01b7bb1f0_0 .net "Y", 0 0, L_0x55c01b7a0f90;  alias, 1 drivers
S_0x55c01b7baee0 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x55c01b7ed530;
 .timescale 0 0;
L_0x55c01b7a0f90 .functor NOT 1, v0x55c01b79e070_0, C4<0>, C4<0>, C4<0>;
S_0x55c01b7f42b0 .scope module, "_5_" "$not" 3 72, 4 42 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x55c01b742e60 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x55c01b742ea0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x55c01b742ee0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x55c01b7f5d50_0 .net "A", 0 0, v0x55c01b7e2d20_0;  alias, 1 drivers
v0x55c01b7f5e80_0 .net "Y", 0 0, L_0x55c01b7a10a0;  alias, 1 drivers
S_0x55c01b7f5b50 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x55c01b7f42b0;
 .timescale 0 0;
L_0x55c01b7a10a0 .functor NOT 1, v0x55c01b7e2d20_0, C4<0>, C4<0>, C4<0>;
S_0x55c01b791ec0 .scope module, "_6_" "$not" 3 80, 4 42 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x55c01b7920a0 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x55c01b7920e0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x55c01b792120 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x55c01b7e4680_0 .net "A", 0 0, L_0x55c01b7f2260;  alias, 1 drivers
v0x55c01b7e4790_0 .net "Y", 0 0, L_0x55c01b81a290;  alias, 1 drivers
S_0x55c01b7e4480 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x55c01b791ec0;
 .timescale 0 0;
L_0x55c01b81a290 .functor NOT 1, L_0x55c01b7f2260, C4<0>, C4<0>, C4<0>;
S_0x55c01b796b80 .scope module, "_7_" "$not" 3 88, 4 42 0, S_0x55c01b81a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x55c01b796d60 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x55c01b796da0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x55c01b796de0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x55c01b77fa90_0 .net "A", 0 0, L_0x55c01b7a0c60;  alias, 1 drivers
v0x55c01b77fba0_0 .net "Y", 0 0, L_0x55c01b782810;  alias, 1 drivers
S_0x55c01b77f900 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x55c01b796b80;
 .timescale 0 0;
L_0x55c01b782810 .functor NOT 1, L_0x55c01b7a0c60, C4<0>, C4<0>, C4<0>;
S_0x55c01b79b840 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x55c01b81b910;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x55c01b7dfa90_0;
    %load/vec4 v0x55c01b7dfa90_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55c01b7df8d0_0, 0, 32;
    %load/vec4 v0x55c01b7dfb70_0;
    %store/vec4 v0x55c01b7dfa90_0, 0, 32;
    %load/vec4 v0x55c01b7dfc50_0;
    %store/vec4 v0x55c01b7dfb70_0, 0, 32;
    %load/vec4 v0x55c01b7df9b0_0;
    %store/vec4 v0x55c01b7dfc50_0, 0, 32;
    %load/vec4 v0x55c01b7df9b0_0;
    %load/vec4 v0x55c01b7df9b0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x55c01b7df8d0_0;
    %xor;
    %load/vec4 v0x55c01b7df8d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x55c01b7df9b0_0, 0, 32;
    %end;
    .scope S_0x55c01b839ac0;
T_7 ;
    %wait E_0x55c01b8213a0;
    %load/vec4 v0x55c01b7f1d30_0;
    %assign/vec4 v0x55c01b7e2d20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c01b81a520;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c01b7e2d20_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55c01b81b910;
T_9 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x55c01b7dfa90_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x55c01b7dfb70_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x55c01b7dfc50_0, 0, 32;
    %pushi/vec4 1554578920, 0, 32;
    %store/vec4 v0x55c01b7df9b0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55c01b81b910;
T_10 ;
    %vpi_func 2 107 "$fopen" 32, "toggle-re_out_syn0" {0 0 0};
    %store/vec4 v0x55c01b79ba20_0, 0, 32;
    %fork TD_testbench...\/toggle\x2Dre.aig_test, S_0x55c01b82e640;
    %join;
    %vpi_call 2 109 "$fclose", v0x55c01b79ba20_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "toggle-re_tb.v";
    "toggle-re_syn0.v";
    "/home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v";
