# Tiny Tapeout project information
project:
  title:        "Aegis-X Turbo Miner"      # Project title
  author:       "Tarush Kalihari"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "High-hashrate 4-bit pipelined RandomX-style miner core."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_tarush_aegis_turbo"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  ui[0]: "data_in[0]"
  ui[1]: "data_in[1]"
  ui[2]: "data_in[2]"
  ui[3]: "data_in[3]"
  ui[4]: "start_pulse"
  ui[5]: "mode_select"
  ui[6]: "unused"
  ui[7]: "unused"

  # Outputs
  uo[0]: "hash_out[0]"
  uo[1]: "hash_out[1]"
  uo[2]: "hash_out[2]"
  uo[3]: "hash_out[3]"
  uo[4]: "hash_out[4]"
  uo[5]: "hash_out[5]"
  uo[6]: "hash_out[6]"
  uo[7]: "hash_out[7]"

  # Bidirectional pins
  uio[0]: "unused"
  uio[1]: "unused"
  uio[2]: "unused"
  uio[3]: "unused"
  uio[4]: "unused"
  uio[5]: "unused"
  uio[6]: "unused"
  uio[7]: "unused"

# Do not change!
yaml_version: 6
