Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 5089c41ae14b4eecbe5ebc217a5f9c89 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_with_bram_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.sim_with_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <bram> [C:/Users/SKL/Desktop/ECE532/quadencoder/encoder_ip_prj/encoder_ip_prj.srcs/sim_1/sim_with_bram_tb.sv:140]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
