// Seed: 2170971841
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output wire id_11
);
  assign module_1.id_2 = 0;
  assign id_2 = -1'h0;
  wire id_13 = id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply0 id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    input tri1 id_6
);
  wire id_8;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_2,
      id_3,
      id_2,
      id_0,
      id_4
  );
  assign id_2 = -1;
endmodule
