Design Name: user_project_wrapper
Run Directory: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper
----------------------------------------

Magic DRC Summary:
Source: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/reports/finishing/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/logs/finishing/30-user_project_wrapper.lvs.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/reports/finishing/antenna.rpt
Number of pins violated: 0
Number of nets violated: 0