// Seed: 1544631310
module module_0 #(
    parameter id_6 = 32'd73
) (
    input tri1 id_0,
    input supply1 id_1
    , _id_6,
    input tri1 id_2,
    input wire id_3,
    output wire id_4
);
  wire id_7;
  logic [id_6 : 1] id_8;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output wire id_3,
    output wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output wor id_9
);
  initial begin : LABEL_0
    $unsigned(54);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_1,
      id_9
  );
  logic id_11;
  ;
  assign id_9 = -1;
endmodule
