
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017917                       # Number of seconds simulated
sim_ticks                                 17916953500                       # Number of ticks simulated
final_tick                                17916953500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72055                       # Simulator instruction rate (inst/s)
host_op_rate                                   114597                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49259279                       # Simulator tick rate (ticks/s)
host_mem_usage                                4391612                       # Number of bytes of host memory used
host_seconds                                   363.73                       # Real time elapsed on the host
sim_insts                                    26208445                       # Number of instructions simulated
sim_ops                                      41682235                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          123968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          814336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             938304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       123968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14661                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6919033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45450584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52369617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6919033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6919033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6919033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45450584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52369617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 938304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  938304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17916833000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.737717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.555008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.981984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2519     47.60%     47.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1665     31.46%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          723     13.66%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      0.87%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           37      0.70%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.42%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      0.38%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.32%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          243      4.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5292                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    271880000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               546773750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18544.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37294.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        52.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1222074.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 18392640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9749355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                49187460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         565468800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            201241350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13824960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2315467680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       575861760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2615766840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6364960845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            355.247941                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          17439824000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9857500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     239320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  10862213250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1499632250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     227899250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5078031250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19499340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10333785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55492080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         566083440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            210778020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2303629350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       572196480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2620776360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6372852855                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            355.688419                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          17418009750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     10651000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     239580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10876183250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1490152500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     248482000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5051904750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                13740314                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13740314                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            865087                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9727567                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1149816                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              12398                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         9727567                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6879442                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2848125                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       284429                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8595455                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3363076                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9242                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7674                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8678909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           532                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         35833908                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9168369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       82337680                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13740314                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8029258                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25004224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3037340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  646                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2191                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          460                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8678532                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                688898                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           35694572                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.671951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.576547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15223442     42.65%     42.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1054813      2.96%     45.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   959668      2.69%     48.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1050161      2.94%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   737142      2.07%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1793526      5.02%     58.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2261023      6.33%     64.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1456626      4.08%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11158171     31.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             35694572                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.383444                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.297759                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6820971                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9921281                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15946505                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1487145                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1518670                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              123040759                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1518670                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7794030                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8023915                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2532                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16162527                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2192898                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              116534885                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1265                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 430900                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  78061                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1425192                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           166228514                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             276743921                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        172652209                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            646257                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              59626155                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                106602359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3105417                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9569860                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4609856                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1141922                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1034051                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  104554801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 594                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  83972409                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            832073                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        62873159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     79345166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            530                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      35694572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.352526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.636486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16229692     45.47%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2396912      6.72%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2101866      5.89%     58.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2696929      7.56%     65.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2781235      7.79%     73.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2908483      8.15%     81.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3809436     10.67%     92.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1403145      3.93%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1366874      3.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35694572                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1638803     99.39%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   550      0.03%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1812      0.11%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   237      0.01%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6222      0.38%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1168      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1440608      1.72%      1.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              69794223     83.12%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4241      0.01%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 36817      0.04%     84.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              184936      0.22%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8890250     10.59%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3497510      4.17%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           88303      0.11%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35505      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               83972409                       # Type of FU issued
system.cpu.iq.rate                           2.343378                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1648792                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019635                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          205314363                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         166975217                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     78740714                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              805892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             454051                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       373147                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               83775326                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  405267                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                  84804482                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads          1214960                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads       281220                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5521773                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       143320                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          826                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2699758                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1518670                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7805003                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                481873                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           104555395                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19396                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9569860                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4609856                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                470174                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            826                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         407413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       685578                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1092991                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              80417956                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7768947                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2731324                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11130789                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7468350                       # Number of branches executed
system.cpu.iew.exec_stores                    3361842                       # Number of stores executed
system.cpu.iew.exec_rate                     2.244186                       # Inst execution rate
system.cpu.iew.wb_sent                       79794533                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      79440260                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  61302496                       # num instructions producing a value
system.cpu.iew.wb_consumers                  98255852                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.216902                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623907                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        62873401                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            865385                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations             653284                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts       110828                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples     26464553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.575021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.145057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10858449     41.03%     41.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6844261     25.86%     66.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3098928     11.71%     78.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1983240      7.49%     86.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       856481      3.24%     89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       898611      3.40%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       184092      0.70%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       257061      0.97%     94.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1483430      5.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26464553                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26208445                       # Number of instructions committed
system.cpu.commit.committedOps               41682235                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5958185                       # Number of memory references committed
system.cpu.commit.loads                       4048087                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    4164694                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     368449                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  40947457                       # Number of committed integer instructions.
system.cpu.commit.function_calls               376593                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       466126      1.12%      1.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         35042652     84.07%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3994      0.01%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            30943      0.07%     85.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         180335      0.43%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3982499      9.55%     95.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1876084      4.50%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        65588      0.16%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        34014      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          41682235                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1483430                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    129536759                       # The number of ROB reads
system.cpu.rob.rob_writes                   218729828                       # The number of ROB writes
system.cpu.timesIdled                            1322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26208445                       # Number of Instructions Simulated
system.cpu.committedOps                      41682235                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.367266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.367266                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.731387                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.731387                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                108287393                       # number of integer regfile reads
system.cpu.int_regfile_writes                67943825                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    617027                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   341154                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  36376392                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39690941                       # number of cc regfile writes
system.cpu.misc_regfile_reads                28336856                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             61589                       # number of replacements
system.cpu.dcache.tags.tagsinuse           990.565038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8749538                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.063323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   990.565038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.967349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19186313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19186313                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7538460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7538460                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1883938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1883938                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       9422398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9422398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      9422398                       # number of overall hits
system.cpu.dcache.overall_hits::total         9422398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112135                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27317                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       139452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         139452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       139452                       # number of overall misses
system.cpu.dcache.overall_misses::total        139452                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1272136500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1272136500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1308620499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1308620499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2580756999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2580756999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2580756999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2580756999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7650595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7650595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1911255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1911255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      9561850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9561850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      9561850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9561850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014657                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014293                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014584                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11344.687207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11344.687207                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47904.985870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47904.985870                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18506.417972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18506.417972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18506.417972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18506.417972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.695925                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        61289                       # number of writebacks
system.cpu.dcache.writebacks::total             61289                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        76833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        76833                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        76839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        76839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76839                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        35302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27311                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        62613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        62613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62613                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    453378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    453378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1281143999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1281143999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1734521999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1734521999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1734521999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1734521999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006548                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12842.841765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12842.841765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46909.450368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46909.450368                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27702.266287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27702.266287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27702.266287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27702.266287                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2469                       # number of replacements
system.cpu.icache.tags.tagsinuse           503.047435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8162041                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3305.808424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   503.047435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.982515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17360035                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17360035                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      8674720                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8674720                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8674720                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8674720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8674720                       # number of overall hits
system.cpu.icache.overall_hits::total         8674720                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3808                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3808                       # number of overall misses
system.cpu.icache.overall_misses::total          3808                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    260584495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260584495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    260584495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260584495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    260584495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260584495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8678528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8678528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8678528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8678528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8678528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8678528                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000439                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000439                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68430.802258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68430.802258                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68430.802258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68430.802258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68430.802258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68430.802258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2683                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.587302                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2469                       # number of writebacks
system.cpu.icache.writebacks::total              2469                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          828                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          828                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          828                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          828                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          828                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          828                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2980                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2980                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2980                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2980                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2980                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    197749995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    197749995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    197749995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    197749995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    197749995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    197749995                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66359.058725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66359.058725                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66359.058725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66359.058725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66359.058725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66359.058725                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  6574.268110                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1469.137875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5105.130235                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.044835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.155796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.200631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4737                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.447418                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1051789                       # Number of tag accesses
system.l2.tags.data_accesses                  1051789                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        61289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            61289                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2463                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14894                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1042                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          34995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34995                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1042                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 49889                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50931                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1042                       # number of overall hits
system.l2.overall_hits::cpu.data                49889                       # number of overall hits
system.l2.overall_hits::total                   50931                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12417                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1938                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             307                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1938                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12724                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14662                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1938                       # number of overall misses
system.l2.overall_misses::cpu.data              12724                       # number of overall misses
system.l2.overall_misses::total                 14662                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1082553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1082553500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    182232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182232000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     31036000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31036000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     182232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1113589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1295821500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    182232000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1113589500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1295821500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        61289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        61289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2463                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          27311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        35302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2980                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             62613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65593                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2980                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            62613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65593                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.454652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.454652                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.650336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650336                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.008696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008696                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.650336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.203217                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223530                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.650336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.203217                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223530                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87183.176291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87183.176291                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94030.959752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94030.959752                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101094.462541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101094.462541                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94030.959752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87518.822697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88379.586687                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94030.959752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87518.822697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88379.586687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data        12417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12417                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1938                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          307                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14662                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    958383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    958383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    162862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    162862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     27966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    162862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    986349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1149211500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    162862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    986349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1149211500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.454652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.454652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.650336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.008696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008696                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.650336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.203217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.650336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.203217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223530                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77183.176291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77183.176291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84036.119711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84036.119711                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91094.462541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91094.462541                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84036.119711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77518.822697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78380.268722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84036.119711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77518.822697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78380.268722                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2244                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14661                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17803500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78622750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       129651                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        64060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17916953500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27311                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2980                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       186815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                195243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       348672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7929728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8278400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            65593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  65581     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              65593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          128583500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4470995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93920498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
