# Reading D:/Quartus/fpgalite/modelsim_ase/tcl/vsim/pref.tcl
# do simple_alu_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Quartus/fpgalite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {simple_alu.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:46 on Oct 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." simple_alu.vo 
# -- Compiling module simple_alu
# 
# Top level modules:
# 	simple_alu
# End time: 10:33:46 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_vhdl/baivn2-3 {D:/fpga_vhdl/baivn2-3/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:46 on Oct 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpga_vhdl/baivn2-3" D:/fpga_vhdl/baivn2-3/testbench.v 
# -- Compiling module simple_alu_tb
# 
# Top level modules:
# 	simple_alu_tb
# End time: 10:33:46 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  simple_alu_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" simple_alu_tb 
# Start time: 10:33:46 on Oct 02,2025
# Loading work.simple_alu_tb
# Loading work.simple_alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# sel |  calculation  |  y(hex)
# --------------------------------
# 0000 | y=a | a5
# 0001 | y=a+1 | a6
# 0010 | y=a-1 | a4
# 0011 | y=b | f0
# 0100 | y=b+1 | f1
# 0101 | y=b-1 | ef
# 0110 | y=a+b | 95
# 0111 | y=a+b+c_in | 96
# 1000 | y=~a | 5a
# 1001 | y=~b | 0f
# 1010 | y=a&b | a0
# 1011 | y=a|b | f5
# 1100 | y=~(a&b) | 5f
# 1101 | y=~(a|b) | 0a
# 1110 | y=a^b | 55
# 1111 | y=~(a^b) | aa
# ** Note: $finish    : D:/fpga_vhdl/baivn2-3/testbench.v(42)
#    Time: 160 ns  Iteration: 0  Instance: /simple_alu_tb
# 1
# Break in Module simple_alu_tb at D:/fpga_vhdl/baivn2-3/testbench.v line 42
# End time: 10:59:40 on Oct 02,2025, Elapsed time: 0:25:54
# Errors: 0, Warnings: 0
