// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include "device_fixture.hpp"
#include "tt_metal/test_utils/comparison.hpp"
#include "tt_metal/test_utils/stimulus.hpp"
#include "tt_metal/test_utils/print_helpers.hpp"
#include "dm_common.hpp"

namespace tt::tt_metal {

using namespace std;
using namespace tt;
using namespace tt::test_utils;

namespace unit_tests::dm::interleaved_tile {
// Test config, i.e. test parameters
struct InterleavedConfig {
    uint32_t test_id = 0;
    uint32_t num_of_transactions = 0;
    uint32_t num_tiles = 0;
    uint32_t tile_size_bytes = 0;
    DataFormat l1_data_format = DataFormat::Invalid;
    CoreRangeSet cores = CoreRangeSet();
    bool is_dram = true;  // else is L1
    bool read_kernel = true;
    bool write_kernel = true;
};

/// @brief Does Interleaved buffer --> Reader --> L1 --> Writer --> Interleaved buffer
/// @param device
/// @param test_config - Configuration of the test -- see struct
/// @return
bool run_dm(IDevice* device, const InterleavedConfig& test_config) {
    // Program
    Program program = CreateProgram();

    const size_t total_size_bytes = test_config.num_tiles * test_config.tile_size_bytes;

    InterleavedBufferConfig interleaved_buffer_config{
        .device = device,
        .size = total_size_bytes,
        .page_size = test_config.tile_size_bytes,
        .buffer_type = test_config.is_dram ? BufferType::DRAM : BufferType::L1};
    std::shared_ptr<Buffer> input_buffer;
    input_buffer = CreateBuffer(interleaved_buffer_config);
    uint32_t input_buffer_address = input_buffer->address();

    auto output_buffer = CreateBuffer(interleaved_buffer_config);
    uint32_t output_buffer_address = output_buffer->address();

    assert(input_buffer_address != output_buffer_address);
    assert(test_config.read_kernel || test_config.write_kernel);  // At least one kernel must run

    // Input
    vector<uint32_t> packed_input = generate_packed_uniform_random_vector<uint32_t, bfloat16>(
        -100.0f, 100.0f, total_size_bytes / bfloat16::SIZEOF, chrono::system_clock::now().time_since_epoch().count());

    // Golden output
    // NOLINTNEXTLINE(performance-unnecessary-copy-initialization)
    vector<uint32_t> packed_golden = packed_input;

    uint8_t l1_cb_index = CBIndex::c_0;
    bool sync = test_config.read_kernel == test_config.write_kernel;

    // Compile-time arguments for kernels
    vector<uint32_t> reader_compile_args = {
        (uint32_t)test_config.num_of_transactions,
        (uint32_t)test_config.num_tiles,
        (uint32_t)test_config.tile_size_bytes,
        (uint32_t)l1_cb_index,
        (uint32_t)test_config.test_id,
        (uint32_t)test_config.is_dram,
        (uint32_t)sync};

    vector<uint32_t> writer_compile_args = {
        (uint32_t)test_config.num_of_transactions,
        (uint32_t)test_config.num_tiles,
        (uint32_t)test_config.tile_size_bytes,
        (uint32_t)l1_cb_index,
        (uint32_t)test_config.test_id,
        (uint32_t)test_config.is_dram,
        (uint32_t)sync};

    if (sync) {
        // Create circular buffers
        CircularBufferConfig l1_cb_config =
            CircularBufferConfig(total_size_bytes, {{l1_cb_index, test_config.l1_data_format}})
                .set_page_size(l1_cb_index, test_config.tile_size_bytes);
        auto l1_cb = CreateCircularBuffer(program, test_config.cores, l1_cb_config);
    }

    uint32_t l1_addr = get_l1_address_and_size(device, corerange_to_cores(test_config.cores)[0]).base_address;

    assert(l1_addr + total_size_bytes < input_buffer_address);
    assert(l1_addr + total_size_bytes < output_buffer_address);

    // Kernels
    if (test_config.read_kernel) {
        auto reader_kernel = CreateKernel(
            program,
            "tests/tt_metal/tt_metal/data_movement/interleaved/kernels/interleaved_tile_read.cpp",
            test_config.cores,
            DataMovementConfig{
                .processor = DataMovementProcessor::RISCV_1,
                .noc = NOC::RISCV_1_default,
                .compile_args = reader_compile_args});

        std::vector<uint32_t> reader_run_time_args = {input_buffer_address, l1_addr};
        tt::tt_metal::SetRuntimeArgs(program, reader_kernel, test_config.cores, reader_run_time_args);
    }

    if (test_config.write_kernel) {
        auto writer_kernel = CreateKernel(
            program,
            "tests/tt_metal/tt_metal/data_movement/interleaved/kernels/interleaved_tile_write.cpp",
            test_config.cores,
            DataMovementConfig{
                .processor = DataMovementProcessor::RISCV_0,
                .noc = NOC::RISCV_0_default,
                .compile_args = writer_compile_args});

        std::vector<uint32_t> writer_run_time_args = {output_buffer_address, l1_addr};
        tt::tt_metal::SetRuntimeArgs(program, writer_kernel, test_config.cores, writer_run_time_args);
    }

    // log_info(tt::LogTest, "Input buffer addr: {}, Output buffer addr: {}", input_buffer_address,
    // output_buffer_address);

    // Assign unique id
    log_info(tt::LogTest, "Running Test ID: {}, Run ID: {}", test_config.test_id, unit_tests::dm::runtime_host_id);
    program.set_runtime_id(unit_tests::dm::runtime_host_id++);

    // Launch program and record outputs
    vector<uint32_t> packed_output;

    if (test_config.read_kernel) {
        detail::WriteToBuffer(input_buffer, packed_input);
        if (test_config.is_dram) {
            MetalContext::instance().get_cluster().dram_barrier(device->id());
        } else {
            MetalContext::instance().get_cluster().l1_barrier(device->id());
        }
    } else {
        detail::WriteToDeviceL1(device, corerange_to_cores(test_config.cores)[0], l1_addr, packed_input);
        MetalContext::instance().get_cluster().l1_barrier(device->id());
    }

    detail::LaunchProgram(device, program);

    if (test_config.write_kernel) {
        detail::ReadFromBuffer(output_buffer, packed_output);
    } else {
        detail::ReadFromDeviceL1(
            device, corerange_to_cores(test_config.cores)[0], l1_addr, total_size_bytes, packed_output);
    }

    // Results comparison
    bool pcc = is_close_packed_vectors<bfloat16, uint32_t>(
        packed_output, packed_golden, [&](const bfloat16& a, const bfloat16& b) { return is_close(a, b); });

    if (!pcc) {
        log_error(tt::LogTest, "PCC Check failed");
        log_info(tt::LogTest, "Golden vector");
        print_vector<uint32_t>(packed_golden);
        log_info(tt::LogTest, "Output vector");
        print_vector<uint32_t>(packed_output);
    }

    return pcc;
}
}  // namespace unit_tests::dm::interleaved_tile

/* ========== INTERLEAVED DRAM TESTS ========== */

/* ========== Test case for varying number of tiles; Test id = 61 ========== */
TEST_F(DeviceFixture, TensixDataMovementDRAMInterleavedTileNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 61,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}

/* ========== Test case for varying core location; Test id = 62 ========== */
TEST_F(DeviceFixture, TensixDataMovementDRAMInterleavedTileCoreLocations) {
    // Parameters
    uint32_t num_tiles = 16;
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_of_transactions = 16;

    for (unsigned int id = 0; id < num_devices_; id++) {
        // Cores
        auto grid_size = devices_.at(id)->compute_with_storage_grid_size();
        log_info(tt::LogTest, "Grid size x: {}, y: {}", grid_size.x, grid_size.y);
        for (unsigned int x = 0; x < grid_size.x; x++) {
            for (unsigned int y = 0; y < grid_size.y; y++) {
                CoreRangeSet core_range_set({CoreRange({x, y}, {x, y})});
                log_info(tt::LogTest, "Core Location x: {}, y: {}", x, y);
                // Test config
                unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
                    .test_id = 62,
                    .num_of_transactions = num_of_transactions,
                    .num_tiles = num_tiles,
                    .tile_size_bytes = tile_size_bytes,
                    .l1_data_format = DataFormat::Float16_b,
                    .cores = core_range_set};

                // Run
                EXPECT_TRUE(run_dm(devices_.at(id), test_config));
            }
        }
    }
}

/* ========== Test noc_async_read_tile kernel only; Test id = 63 ========== */
TEST_F(DeviceFixture, TensixDataMovementDRAMInterleavedTileReadNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 63,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set,
            .is_dram = true,
            .read_kernel = true,
            .write_kernel = false};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}

/* ========== Test noc_async_write_tile kernel only; Test id = 64 ========== */
TEST_F(DeviceFixture, TensixDataMovementDRAMInterleavedTileWriteNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 64,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set,
            .is_dram = true,
            .read_kernel = false,
            .write_kernel = true};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}

/* ========== Directed Ideal Test Case; Test id = 65 ========== */
TEST_F(DeviceFixture, TensixDataMovementDRAMInterleavedTileDirectedIdeal) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t num_of_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    // Test config
    unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
        .test_id = 65,
        .num_of_transactions = num_of_transactions,
        .num_tiles = num_tiles,
        .tile_size_bytes = tile_size_bytes,
        .l1_data_format = DataFormat::Float16_b,
        .cores = core_range_set};

    // Run
    for (unsigned int id = 0; id < num_devices_; id++) {
        EXPECT_TRUE(run_dm(devices_.at(id), test_config));
    }
}

/* ========== INTERLEAVED L1 TESTS ========== */

/* ========== Test case for varying number of tiles using interleaved L1; Test id = 66 ========== */
TEST_F(DeviceFixture, TensixDataMovementL1InterleavedTileNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 66,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set,
            .is_dram = false};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}

/* ========== Test case for varying core location; Test id = 67 ========== */
TEST_F(DeviceFixture, TensixDataMovementL1InterleavedTileCoreLocations) {
    // Parameters
    uint32_t num_tiles = 16;
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_of_transactions = 16;

    for (unsigned int id = 0; id < num_devices_; id++) {
        // Cores
        auto grid_size = devices_.at(id)->compute_with_storage_grid_size();
        log_info(tt::LogTest, "Grid size x: {}, y: {}", grid_size.x, grid_size.y);
        for (unsigned int x = 0; x < grid_size.x; x++) {
            for (unsigned int y = 0; y < grid_size.y; y++) {
                CoreRangeSet core_range_set({CoreRange({x, y}, {x, y})});
                log_info(tt::LogTest, "Core Location x: {}, y: {}", x, y);
                // Test config
                unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
                    .test_id = 67,
                    .num_of_transactions = 16,
                    .num_tiles = num_tiles,
                    .tile_size_bytes = tile_size_bytes,
                    .l1_data_format = DataFormat::Float16_b,
                    .cores = core_range_set,
                    .is_dram = false};

                // Run
                EXPECT_TRUE(run_dm(devices_.at(id), test_config));
            }
        }
    }
}

/* ========== Test noc_async_read_tile only; Test id = 68 ========== */
TEST_F(DeviceFixture, TensixDataMovementL1InterleavedTileReadNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 68,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set,
            .is_dram = false,
            .read_kernel = true,
            .write_kernel = false};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}
/* ========== Test noc_async_write_tile only; Test id = 69 ========== */
TEST_F(DeviceFixture, TensixDataMovementL1InterleavedTileWriteNumbers) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t max_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    for (uint32_t num_of_transactions = 1; num_of_transactions <= max_transactions; num_of_transactions *= 2) {
        // Test config
        unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
            .test_id = 69,
            .num_of_transactions = num_of_transactions,
            .num_tiles = num_tiles,
            .tile_size_bytes = tile_size_bytes,
            .l1_data_format = DataFormat::Float16_b,
            .cores = core_range_set,
            .is_dram = false,
            .read_kernel = false,
            .write_kernel = true};

        // Run
        for (unsigned int id = 0; id < num_devices_; id++) {
            EXPECT_TRUE(run_dm(devices_.at(id), test_config));
        }
    }
}

/* ========== Directed Ideal Test Case; Test id = 71 ========== */
TEST_F(DeviceFixture, TensixDataMovementL1InterleavedTileDirectedIdeal) {
    // Parameters
    uint32_t tile_size_bytes = 32 * 32 * 2;  // = tile size, since bfloat16 is 2 bytes
    uint32_t num_tiles = 16;
    uint32_t num_of_transactions = 64;

    // Cores
    CoreRange core_range({0, 0}, {0, 0});
    CoreRangeSet core_range_set({core_range});

    // Test config
    unit_tests::dm::interleaved_tile::InterleavedConfig test_config = {
        .test_id = 71,
        .num_of_transactions = num_of_transactions,
        .num_tiles = num_tiles,
        .tile_size_bytes = tile_size_bytes,
        .l1_data_format = DataFormat::Float16_b,
        .cores = core_range_set,
        .is_dram = false};

    // Run
    for (unsigned int id = 0; id < num_devices_; id++) {
        EXPECT_TRUE(run_dm(devices_.at(id), test_config));
    }
}

}  // namespace tt::tt_metal
