Block,,Address,Description,Type,Bits,Endian Type,Access Mode,Valid for sub-modules,Default,"Constraints, Remarks"
,,,,,,,,,,
TIMESTAMP,ctrl_regs0,0,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs1,4,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs2,8,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs3,C,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs4,10,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs5,14,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,ctrl_regs6,18,,Reg,31:0,Little,RWA,,32'h0,
TIMESTAMP,return_regs0,1C,,Reg,31:0,Little,RO,,32'h0,
TIMESTAMP,return_regs1,20,,Reg,31:0,Little,RO,,32'h0,
TIMESTAMP,return_regs2,24,,Reg,31:0,Little,RO,,32'h0,
TIMESTAMP,return_regs3,28,,Reg,31:0,Little,RO,,32'h0,
TIMESTAMP,mem0,3014,Base address for Indirect access of memory Testmem,Mem,31:0,Little,9:0,,32'h0,
