// Seed: 1344016122
module module_0;
  tri0 id_1 = -1'b0 - -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  function id_9(input id_10);
    id_4 <= id_8;
    id_5 <= id_7;
    if (~id_7) if (1) id_5 <= -1;
  endfunction
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
endmodule
