<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EFR32 Blue Gecko 1 Software Documentation: CORE</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EFR32 Blue Gecko 1 Software Documentation
   &#160;<span id="projectnumber">efr32bg1-doc-5.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__CORE.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CORE<div class="ingroups"><a class="el" href="group__emlib.html">EMLIB</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Core interrupt handling API. </p>
<ul>
<li><a class="el" href="group__CORE.html#core_intro">Introduction</a> </li>
<li><a class="el" href="group__CORE.html#core_conf">Compile time configuration</a> </li>
<li><a class="el" href="group__CORE.html#core_macro_api">The macro API</a> </li>
<li><a class="el" href="group__CORE.html#core_reimplementation">API reimplementation</a> </li>
<li><a class="el" href="group__CORE.html#core_vector_tables">Interrupt vector tables</a> </li>
<li><a class="el" href="group__CORE.html#core_examples">Examples</a> </li>
<li><a class="el" href="group__CORE.html#core_porting">Porting from em_int</a></li>
</ul>
<p><br />
 </p>
<h1><a class="anchor" id="core_intro"></a>
Introduction</h1>
<p>The purpose of the CORE interrupt API is to provide simple and safe means to disable and enable interrupts to protect sections of code.</p>
<p>This is often referred to as "critical sections" and this module provide support for three types of critical sections, each with different interrupt blocking capabilities.</p>
<ul>
<li><b>CRITICAL</b> section: Inside a critical sections all interrupts are disabled (except for fault handlers). The PRIMASK register is used for interrupt disable/enable. </li>
<li><b>ATOMIC</b> section: Interrupts with priority equal to or lower than a given level are disabled. The interrupt disable priority level is defined at compile time. The BASEPRI register is used for interrupt disable/enable. </li>
<li><b>NVIC mask</b> section: Disable NVIC (external interrupts) on an individual manner.</li>
</ul>
<p>em_core also has an API for manipulating RAM based interrupt vector tables.</p>
<p><br />
 </p>
<h1><a class="anchor" id="core_conf"></a>
Compile time configuration</h1>
<p>The following #defines  are used to configure em_core: </p><pre class="fragment">  // The interrupt priority level used inside ATOMIC sections.
  #define CORE_ATOMIC_BASE_PRIORITY_LEVEL    3

  // Method used for interrupt disable/enable within ATOMIC sections.
  #define CORE_ATOMIC_METHOD                 CORE_ATOMIC_METHOD_PRIMASK</pre><p>If the default values does not support your needs, they can be overridden by supplying -D compiler flags on the compiler command line or by collecting all macro redefinitions in a file named <em>emlib_config.h</em> and then supplying -DEMLIB_USER_CONFIG on compiler command line.</p>
<dl class="section note"><dt>Note</dt><dd>The default emlib configuration for ATOMIC section interrupt disable method is using PRIMASK, i.e. ATOMIC sections are implemented as CRITICAL sections.</dd>
<dd>
Due to architectural limitations Cortex-M0+ devices does not support ATOMIC type critical sections using the BASEPRI register. On M0+ devices ATOMIC section helper macros are available but they are implemented as CRITICAL sections using PRIMASK register.</dd></dl>
<p><br />
 </p>
<h1><a class="anchor" id="core_macro_api"></a>
The macro API</h1>
<p>The primary em_core API is the macro API. The macro API will map to correct CORE functions according to the selected <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> and similar configurations (the full CORE API is of course also available). The most useful macros are:</p>
<p><a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> <br />
 <a class="el" href="group__CORE.html#gafd6d1639ca2bcc25fcf654431e8479cb">CORE_ENTER_ATOMIC()</a> <br />
 <a class="el" href="group__CORE.html#ga1d8489590f6414297183c63928b76708">CORE_EXIT_ATOMIC()</a><br />
 Used together to implement an ATOMIC section. </p><pre class="fragment">  {
    CORE_DECLARE_IRQ_STATE;           // Storage for saving IRQ state prior
                                      // atomic section entry.

    CORE_ENTER_ATOMIC();              // Enter atomic section

    ...
    ... your code goes here ...
    ...

    CORE_EXIT_ATOMIC();               // Exit atomic section, IRQ state is restored
  }</pre><p><br />
 <a class="el" href="group__CORE.html#ga3b0354ed174362818a7e22916917d43a">CORE_ATOMIC_SECTION(yourcode)</a><br />
 A concatenation of all three macros above. </p><pre class="fragment">  {
    CORE_ATOMIC_SECTION(
      ...
      ... your code goes here ...
      ...
    )
  }</pre><p><br />
 <a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> <br />
 <a class="el" href="group__CORE.html#ga104c343f87cc88f212ed0288c34605b6">CORE_ENTER_CRITICAL()</a> <br />
 <a class="el" href="group__CORE.html#ga601f69551d42ed58ec0fe19bbb160fc9">CORE_EXIT_CRITICAL()</a> <br />
 <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION(yourcode)</a><br />
 These macros implement CRITICAL sections in a similar fashion as described above for ATOMIC sections.</p>
<p><br />
 <a class="el" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> <br />
 <a class="el" href="group__CORE.html#gaed344c90cda4ba26bc1753621404ef3f">CORE_ENTER_NVIC()</a> <br />
 <a class="el" href="group__CORE.html#ga7ddc8f41b2279dc722951f70e1b4d360">CORE_EXIT_NVIC()</a> <br />
 <a class="el" href="group__CORE.html#ga4c0bca677a57296417a006814d216cae">CORE_NVIC_SECTION(yourcode)</a><br />
 These macros implement NVIC mask sections in a similar fashion as described above for ATOMIC sections. See <a class="el" href="group__CORE.html#core_examples">Examples</a> for an example.</p>
<p>Refer to <em>Macros</em> or <em>Macro Definition Documentation</em> below for a full list of macros.</p>
<p><br />
 </p>
<h1><a class="anchor" id="core_reimplementation"></a>
API reimplementation</h1>
<p>Most of the functions in the API are implemented as weak functions. This means that it is easy to reimplement them when special needs arise. Shown below is a reimplementation of CRITICAL sections suitable if FreeRTOS is used: </p><pre class="fragment">  CORE_irqState_t CORE_EnterCritical(void)
  {
    vPortEnterCritical();
    return 0;
  }

  void CORE_ExitCritical(CORE_irqState_t irqState)
  {
    (void)irqState;
    vPortExitCritical();
  }</pre><p> Also note that CORE_Enter/ExitCritical() are not implemented as inline functions. As a result, reimplementations will be possible even when original implementations reside inside a linked library.</p>
<p>Some RTOS'es must be notified on interrupt handler entry and exit. Macros <a class="el" href="group__CORE.html#gae4ec0cf323631243d122be29ed5624c6">CORE_INTERRUPT_ENTRY()</a> and <a class="el" href="group__CORE.html#ga672ddcad939a4b922b35204d6a857027">CORE_INTERRUPT_EXIT()</a> are suitable placeholders for inserting such code. Insert these macros in all your interrupt handlers and then override the default macro implementations. Here is an example suitable if uC/OS is used: </p><pre class="fragment">  // In emlib_config.h:

  #define CORE_INTERRUPT_ENTRY()   OSIntEnter()
  #define CORE_INTERRUPT_EXIT()    OSIntExit()</pre><p><br />
 </p>
<h1><a class="anchor" id="core_vector_tables"></a>
Interrupt vector tables</h1>
<p>When using RAM based interrupt vector tables it is the users responsibility to allocate the table space correctly. The tables must be aligned as specified in the cpu reference manual.</p>
<p><a class="el" href="group__CORE.html#gaea8eb75f2f2a86503a47bf96c76ae332">CORE_InitNvicVectorTable()</a><br />
 Initialize a RAM based vector table by copying table entries from a source vector table to a target table. VTOR is set to the address of the target vector table.</p>
<p><br />
 <a class="el" href="group__CORE.html#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler()</a> <br />
 <a class="el" href="group__CORE.html#gaff18df16b51922db178fed08846f2814">CORE_SetNvicRamTableHandler()</a><br />
 Use these functions to get or set the interrupt handler for a specific IRQn. They both use the interrupt vector table defined by current VTOR register value.</p>
<p><br />
 </p>
<h1><a class="anchor" id="core_examples"></a>
Examples</h1>
<p>Implement a NVIC critical section: </p><pre class="fragment">  {
    CORE_DECLARE_NVIC_ZEROMASK(mask); // A zero initialized NVIC disable mask

    // Set mask bits for IRQ's we wish to block in the NVIC critical section
    // In many cases you can create the disable mask once upon application
    // startup and use the mask globally throughout application lifetime.
    CORE_NvicMaskSetIRQ(LEUART0_IRQn, &amp;mask);
    CORE_NvicMaskSetIRQ(VCMP_IRQn,    &amp;mask);

    // Enter NVIC critical section with the disable mask
    CORE_NVIC_SECTION(&amp;mask,
      ...
      ... your code goes here ...
      ...
    )
  }</pre><p><br />
 </p>
<h1><a class="anchor" id="core_porting"></a>
Porting from em_int</h1>
<p>Existing code using <a class="el" href="group__INT.html#gafba0338f70b8fab23d8b5c00ec15df56" title="Enable interrupts. ">INT_Enable()</a> and <a class="el" href="group__INT.html#gaa46adfbe58501552a0614c3f7adda6a5" title="Disable interrupts. ">INT_Disable()</a> must be ported to the em_core API. While em_int used a global counter to store the interrupt state, em_core uses a local variable. Any usage of <a class="el" href="group__INT.html#gaa46adfbe58501552a0614c3f7adda6a5" title="Disable interrupts. ">INT_Disable()</a> therefore needs to be replaced with a declaration of the interrupt state variable before entering the critical section.</p>
<p>Since the state variable is in the local scope, the critical section exit needs to occur within the scope of the variable. If multiple nested critical sections are used, each needs to have its own state variable in its own scope.</p>
<p>In many cases, completely disabling all interrupts using CRITICAL sections might be more heavy-handed than needed. When porting, consider whether other types of sections, like ATOMIC or NVIC mask, can be used to only disable a subset of the interrupts.</p>
<p>Replacing em_int calls with em_core function calls: </p><pre class="fragment">  void func(void)
  {
    // INT_Disable();
    CORE_DECLARE_IRQ_STATE;
    CORE_ENTER_ATOMIC();
      .
      .
      .
    // INT_Enable();
    CORE_EXIT_ATOMIC();
  }</pre> <table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadf7237e6f40425caeb2ac56efb97b43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadf7237e6f40425caeb2ac56efb97b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f64d43ec58a00b2802a06661482f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga2f64d43ec58a00b2802a06661482f360">CORE_ATOMIC_IRQ_DISABLE</a>()  &#160;&#160;&#160;<a class="el" href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">CORE_AtomicDisableIrq</a>()</td></tr>
<tr class="separator:ga2f64d43ec58a00b2802a06661482f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05397e4e56ec8bcc7428cbc348675c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaa05397e4e56ec8bcc7428cbc348675c5">CORE_ATOMIC_IRQ_ENABLE</a>()    &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga82849c67cf5d03bf6d9e8b56d3d9008d">CORE_AtomicEnableIrq</a>()</td></tr>
<tr class="separator:gaa05397e4e56ec8bcc7428cbc348675c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a></td></tr>
<tr class="separator:ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18143c65838eabfc2388d2344dc429d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gac18143c65838eabfc2388d2344dc429d">CORE_ATOMIC_METHOD_BASEPRI</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac18143c65838eabfc2388d2344dc429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba348aed5c4f0007a030f1c8820ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaeba348aed5c4f0007a030f1c8820ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0354ed174362818a7e22916917d43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga3b0354ed174362818a7e22916917d43a">CORE_ATOMIC_SECTION</a>(yourcode)</td></tr>
<tr class="separator:ga3b0354ed174362818a7e22916917d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3c7fbc4fd8df38110da033d99d9193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafb3c7fbc4fd8df38110da033d99d9193">CORE_CRITICAL_IRQ_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">CORE_CriticalDisableIrq</a>()</td></tr>
<tr class="separator:gafb3c7fbc4fd8df38110da033d99d9193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0a41dba824d038ae5c6dd71135f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga2d0a41dba824d038ae5c6dd71135f6c9">CORE_CRITICAL_IRQ_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">CORE_CriticalEnableIrq</a>()</td></tr>
<tr class="separator:ga2d0a41dba824d038ae5c6dd71135f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad817d908619afc82a790744650da0e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>(yourcode)</td></tr>
<tr class="separator:gad817d908619afc82a790744650da0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770acbc9bf18f2204fd1d81c65bcad07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState</td></tr>
<tr class="separator:ga770acbc9bf18f2204fd1d81c65bcad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ad5b77c1ba6261c46b8cd857c70e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae27ad5b77c1ba6261c46b8cd857c70e8">CORE_DECLARE_NVIC_MASK</a>(x)      &#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> x</td></tr>
<tr class="separator:gae27ad5b77c1ba6261c46b8cd857c70e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fa5531aa876b474dcb262d883a49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a>&#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> nvicState</td></tr>
<tr class="separator:ga48fa5531aa876b474dcb262d883a49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116f3ebd47a391ed8f3eeccdc7b644bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga116f3ebd47a391ed8f3eeccdc7b644bc">CORE_DECLARE_NVIC_ZEROMASK</a>(x)&#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> x = {{0}}</td></tr>
<tr class="separator:ga116f3ebd47a391ed8f3eeccdc7b644bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6140d4c99fe9fb63c6575e063d8e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga7e6140d4c99fe9fb63c6575e063d8e52">CORE_DEFAULT_VECTOR_TABLE_ENTRIES</a>&#160;&#160;&#160;(<a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 16)</td></tr>
<tr class="separator:ga7e6140d4c99fe9fb63c6575e063d8e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6d1639ca2bcc25fcf654431e8479cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafd6d1639ca2bcc25fcf654431e8479cb">CORE_ENTER_ATOMIC</a>()  &#160;&#160;&#160;irqState = <a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic</a>()</td></tr>
<tr class="separator:gafd6d1639ca2bcc25fcf654431e8479cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104c343f87cc88f212ed0288c34605b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga104c343f87cc88f212ed0288c34605b6">CORE_ENTER_CRITICAL</a>()  &#160;&#160;&#160;irqState = <a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical</a>()</td></tr>
<tr class="separator:ga104c343f87cc88f212ed0288c34605b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed344c90cda4ba26bc1753621404ef3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaed344c90cda4ba26bc1753621404ef3f">CORE_ENTER_NVIC</a>(disable)&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a>(&amp;nvicState,disable)</td></tr>
<tr class="separator:gaed344c90cda4ba26bc1753621404ef3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8489590f6414297183c63928b76708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga1d8489590f6414297183c63928b76708">CORE_EXIT_ATOMIC</a>()    &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga669cd1707198be603ef5d36605d0d20b">CORE_ExitAtomic</a>(irqState)</td></tr>
<tr class="separator:ga1d8489590f6414297183c63928b76708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f69551d42ed58ec0fe19bbb160fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga601f69551d42ed58ec0fe19bbb160fc9">CORE_EXIT_CRITICAL</a>()    &#160;&#160;&#160;<a class="el" href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">CORE_ExitCritical</a>(irqState)</td></tr>
<tr class="separator:ga601f69551d42ed58ec0fe19bbb160fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddc8f41b2279dc722951f70e1b4d360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga7ddc8f41b2279dc722951f70e1b4d360">CORE_EXIT_NVIC</a>()                &#160;&#160;&#160;<a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(&amp;nvicState)</td></tr>
<tr class="separator:ga7ddc8f41b2279dc722951f70e1b4d360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3647caacba87489cde4ad619b4648f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaa3647caacba87489cde4ad619b4648f9">CORE_IN_IRQ_CONTEXT</a>()      &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga34622f7414387576c9f16a0ec5770db8">CORE_InIrqContext</a>()</td></tr>
<tr class="separator:gaa3647caacba87489cde4ad619b4648f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ec0cf323631243d122be29ed5624c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae4ec0cf323631243d122be29ed5624c6">CORE_INTERRUPT_ENTRY</a>()</td></tr>
<tr class="separator:gae4ec0cf323631243d122be29ed5624c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ddcad939a4b922b35204d6a857027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga672ddcad939a4b922b35204d6a857027">CORE_INTERRUPT_EXIT</a>()</td></tr>
<tr class="separator:ga672ddcad939a4b922b35204d6a857027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf623664dc4f7330771673351533b1f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaf623664dc4f7330771673351533b1f00">CORE_IRQ_DISABLED</a>()          &#160;&#160;&#160;<a class="el" href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">CORE_IrqIsDisabled</a>()</td></tr>
<tr class="separator:gaf623664dc4f7330771673351533b1f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35546df26cd66e630f0f9d72e184a78f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga35546df26cd66e630f0f9d72e184a78f">CORE_NVIC_DISABLE</a>(mask)  &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a>(mask)</td></tr>
<tr class="separator:ga35546df26cd66e630f0f9d72e184a78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59861bfde8b24cb757ee618ba8ed267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gab59861bfde8b24cb757ee618ba8ed267">CORE_NVIC_ENABLE</a>(mask)    &#160;&#160;&#160;<a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(mask)</td></tr>
<tr class="separator:gab59861bfde8b24cb757ee618ba8ed267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507bd4d5cc348a56722265d6b45994f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga507bd4d5cc348a56722265d6b45994f2">CORE_NVIC_REG_WORDS</a>&#160;&#160;&#160;((<a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 31) / 32)</td></tr>
<tr class="separator:ga507bd4d5cc348a56722265d6b45994f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0bca677a57296417a006814d216cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga4c0bca677a57296417a006814d216cae">CORE_NVIC_SECTION</a>(mask,  yourcode)  </td></tr>
<tr class="separator:ga4c0bca677a57296417a006814d216cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0133147f95d9e0a8c2f4a27ea687b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga7e0133147f95d9e0a8c2f4a27ea687b1">CORE_YIELD_ATOMIC</a>()  &#160;&#160;&#160;<a class="el" href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">CORE_YieldAtomic</a>(void)</td></tr>
<tr class="separator:ga7e0133147f95d9e0a8c2f4a27ea687b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0241da47b2e862f408427f6774e85d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gac0241da47b2e862f408427f6774e85d6">CORE_YIELD_CRITICAL</a>()  &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga768aa167717431945535a3677f6c6797">CORE_YieldCritical</a>(void)</td></tr>
<tr class="separator:gac0241da47b2e862f408427f6774e85d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962e9521116075baf35aeeb234652d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga962e9521116075baf35aeeb234652d90">CORE_YIELD_NVIC</a>(enable)  &#160;&#160;&#160;<a class="el" href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a>(enable)</td></tr>
<tr class="separator:ga962e9521116075baf35aeeb234652d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4b715be4b95b8b0ac6c7b188f517177b"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td></tr>
<tr class="separator:ga4b715be4b95b8b0ac6c7b188f517177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafdfbbd11ed59822d754a25ddd9805b38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">CORE_AtomicDisableIrq</a> (void)</td></tr>
<tr class="memdesc:gafdfbbd11ed59822d754a25ddd9805b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <a href="#gafdfbbd11ed59822d754a25ddd9805b38">More...</a><br /></td></tr>
<tr class="separator:gafdfbbd11ed59822d754a25ddd9805b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga82849c67cf5d03bf6d9e8b56d3d9008d">CORE_AtomicEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="#ga82849c67cf5d03bf6d9e8b56d3d9008d">More...</a><br /></td></tr>
<tr class="separator:ga82849c67cf5d03bf6d9e8b56d3d9008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">CORE_CriticalDisableIrq</a> (void)</td></tr>
<tr class="memdesc:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <a href="#ga27d5f5d8592e4d6de95a50c44a51ce9f">More...</a><br /></td></tr>
<tr class="separator:ga27d5f5d8592e4d6de95a50c44a51ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b01a782ebe5720b3505c30126c7596"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">CORE_CriticalEnableIrq</a> (void)</td></tr>
<tr class="memdesc:gad9b01a782ebe5720b3505c30126c7596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="#gad9b01a782ebe5720b3505c30126c7596">More...</a><br /></td></tr>
<tr class="separator:gad9b01a782ebe5720b3505c30126c7596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bd0aa238e5eed1e725c007755576a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic</a> (void)</td></tr>
<tr class="memdesc:ga61bd0aa238e5eed1e725c007755576a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter an ATOMIC section.  <a href="#ga61bd0aa238e5eed1e725c007755576a5">More...</a><br /></td></tr>
<tr class="separator:ga61bd0aa238e5eed1e725c007755576a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420c5e796d60862f374fe02797bc67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical</a> (void)</td></tr>
<tr class="memdesc:ga420c5e796d60862f374fe02797bc67cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a CRITICAL section.  <a href="#ga420c5e796d60862f374fe02797bc67cc">More...</a><br /></td></tr>
<tr class="separator:ga420c5e796d60862f374fe02797bc67cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a> (<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *nvicState, const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a NVIC mask section.  <a href="#ga510268c9357cb2cffddd9dd75ddf7fab">More...</a><br /></td></tr>
<tr class="separator:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669cd1707198be603ef5d36605d0d20b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga669cd1707198be603ef5d36605d0d20b">CORE_ExitAtomic</a> (<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:ga669cd1707198be603ef5d36605d0d20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit an ATOMIC section.  <a href="#ga669cd1707198be603ef5d36605d0d20b">More...</a><br /></td></tr>
<tr class="separator:ga669cd1707198be603ef5d36605d0d20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3486ed889fc97ae4dcbc840fedb9421"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">CORE_ExitCritical</a> (<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:gae3486ed889fc97ae4dcbc840fedb9421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit a CRITICAL section.  <a href="#gae3486ed889fc97ae4dcbc840fedb9421">More...</a><br /></td></tr>
<tr class="separator:gae3486ed889fc97ae4dcbc840fedb9421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaaa32f111ee6cdd5e854b489a04a79b68">CORE_GetNvicEnabledMask</a> (<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current NVIC enable mask state.  <a href="#gaaa32f111ee6cdd5e854b489a04a79b68">More...</a><br /></td></tr>
<tr class="separator:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaadb9b9a49a92a6857c600cffb4a8b384">CORE_GetNvicMaskDisableState</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NVIC disable state for a given mask.  <a href="#gaadb9b9a49a92a6857c600cffb4a8b384">More...</a><br /></td></tr>
<tr class="separator:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to get the handler for a specific interrupt.  <a href="#ga68c6a016bb6c8b59618aa256a718e8f0">More...</a><br /></td></tr>
<tr class="separator:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34622f7414387576c9f16a0ec5770db8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga34622f7414387576c9f16a0ec5770db8">CORE_InIrqContext</a> (void)</td></tr>
<tr class="memdesc:ga34622f7414387576c9f16a0ec5770db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if current cpu operation mode is handler mode.  <a href="#ga34622f7414387576c9f16a0ec5770db8">More...</a><br /></td></tr>
<tr class="separator:ga34622f7414387576c9f16a0ec5770db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaea8eb75f2f2a86503a47bf96c76ae332">CORE_InitNvicVectorTable</a> (uint32_t *sourceTable, uint32_t sourceSize, uint32_t *targetTable, uint32_t targetSize, void *defaultHandler, bool overwriteActive)</td></tr>
<tr class="memdesc:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an interrupt vector table by copying table entries from a source to a target table.  <a href="#gaea8eb75f2f2a86503a47bf96c76ae332">More...</a><br /></td></tr>
<tr class="separator:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gad0e48322a9b05fd1d265e55a1c38af8a">CORE_IrqIsBlocked</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a specific interrupt is disabled or blocked.  <a href="#gad0e48322a9b05fd1d265e55a1c38af8a">More...</a><br /></td></tr>
<tr class="separator:gad0e48322a9b05fd1d265e55a1c38af8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">CORE_IrqIsDisabled</a> (void)</td></tr>
<tr class="memdesc:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are disabled.  <a href="#gadae68b1a852ef2fd42d15dd7d5ee9933">More...</a><br /></td></tr>
<tr class="separator:gadae68b1a852ef2fd42d15dd7d5ee9933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818266df617b6e900b124d30f4cf7db4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga818266df617b6e900b124d30f4cf7db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NVIC interrupts.  <a href="#ga818266df617b6e900b124d30f4cf7db4">More...</a><br /></td></tr>
<tr class="separator:ga818266df617b6e900b124d30f4cf7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd594b0671e10977a3655f289439af09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:gafd594b0671e10977a3655f289439af09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current NVIC interrupt enable mask.  <a href="#gafd594b0671e10977a3655f289439af09">More...</a><br /></td></tr>
<tr class="separator:gafd594b0671e10977a3655f289439af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga788fc3ea8bf0a931e5b3c9266a543c25">CORE_NvicIRQDisabled</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a NVIC interrupt is disabled.  <a href="#ga788fc3ea8bf0a931e5b3c9266a543c25">More...</a><br /></td></tr>
<tr class="separator:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf82cce035328e4558db771ecfe8720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga9cf82cce035328e4558db771ecfe8720">CORE_NvicMaskClearIRQ</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga9cf82cce035328e4558db771ecfe8720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to clear an IRQn bit in a NVIC enable/disable mask.  <a href="#ga9cf82cce035328e4558db771ecfe8720">More...</a><br /></td></tr>
<tr class="separator:ga9cf82cce035328e4558db771ecfe8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set an IRQn bit in a NVIC enable/disable mask.  <a href="#ga74cc1f2c3a9c786f1108eba8305b4a02">More...</a><br /></td></tr>
<tr class="separator:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18df16b51922db178fed08846f2814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gaff18df16b51922db178fed08846f2814">CORE_SetNvicRamTableHandler</a> (<a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irqN, void *handler)</td></tr>
<tr class="memdesc:gaff18df16b51922db178fed08846f2814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set the handler for a specific interrupt.  <a href="#gaff18df16b51922db178fed08846f2814">More...</a><br /></td></tr>
<tr class="separator:gaff18df16b51922db178fed08846f2814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae827216d8f44d661d6ff49a5cf5ce025"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">CORE_YieldAtomic</a> (void)</td></tr>
<tr class="memdesc:gae827216d8f44d661d6ff49a5cf5ce025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="#gae827216d8f44d661d6ff49a5cf5ce025">More...</a><br /></td></tr>
<tr class="separator:gae827216d8f44d661d6ff49a5cf5ce025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768aa167717431945535a3677f6c6797"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga768aa167717431945535a3677f6c6797">CORE_YieldCritical</a> (void)</td></tr>
<tr class="memdesc:ga768aa167717431945535a3677f6c6797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="#ga768aa167717431945535a3677f6c6797">More...</a><br /></td></tr>
<tr class="separator:ga768aa167717431945535a3677f6c6797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a> (const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts.  <a href="#ga3c84177a6c8922b997d9a0bb94ec0ff9">More...</a><br /></td></tr>
<tr class="separator:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gadf7237e6f40425caeb2ac56efb97b43b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_BASE_PRIORITY_LEVEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The interrupt priority level disabled within ATOMIC regions. Interrupts with priority level equal to or lower than this definition will be disabled within ATOMIC regions. </p>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00269">269</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>Referenced by <a class="el" href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">CORE_AtomicDisableIrq()</a>, <a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic()</a>, <a class="el" href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">CORE_IrqIsDisabled()</a>, and <a class="el" href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">CORE_YieldAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f64d43ec58a00b2802a06661482f360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_IRQ_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gafdfbbd11ed59822d754a25ddd9805b38">CORE_AtomicDisableIrq</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATOMIC style interrupt disable. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00120">120</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa05397e4e56ec8bcc7428cbc348675c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_IRQ_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga82849c67cf5d03bf6d9e8b56d3d9008d">CORE_AtomicEnableIrq</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATOMIC style interrupt enable. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00123">123</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a3362b0f3a8415dcae958dfda16b8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD&#160;&#160;&#160;<a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specify which method to use when implementing ATOMIC sections. You can select between BASEPRI or PRIMASK method. </p><dl class="section note"><dt>Note</dt><dd>On Cortex-M0+ devices only PRIMASK can be used. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00276">276</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac18143c65838eabfc2388d2344dc429d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD_BASEPRI&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use BASEPRI register to disable interrupts in ATOMIC sections. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00058">58</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeba348aed5c4f0007a030f1c8820ee60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD_PRIMASK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use PRIMASK register to disable interrupts in ATOMIC sections. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00055">55</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b0354ed174362818a7e22916917d43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_SECTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">yourcode</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                     <a class="code" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">  CORE_DECLARE_IRQ_STATE</a>;             <a class="code" href="group__CORE.html#gafd6d1639ca2bcc25fcf654431e8479cb">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#gafd6d1639ca2bcc25fcf654431e8479cb">  CORE_ENTER_ATOMIC</a>();                \</div>
<div class="line">  {                                   \</div>
<div class="line">    yourcode                          \</div>
<div class="line">  }                                   <a class="code" href="group__CORE.html#ga1d8489590f6414297183c63928b76708">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga1d8489590f6414297183c63928b76708">  CORE_EXIT_ATOMIC</a>();                 \</div>
<div class="line">}</div>
<div class="ttc" id="group__CORE_html_ga770acbc9bf18f2204fd1d81c65bcad07"><div class="ttname"><a href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_IRQ_STATE</div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00085">em_core.h:85</a></div></div>
<div class="ttc" id="group__CORE_html_gafd6d1639ca2bcc25fcf654431e8479cb"><div class="ttname"><a href="group__CORE.html#gafd6d1639ca2bcc25fcf654431e8479cb">CORE_ENTER_ATOMIC</a></div><div class="ttdeci">#define CORE_ENTER_ATOMIC()  </div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00138">em_core.h:138</a></div></div>
<div class="ttc" id="group__CORE_html_ga1d8489590f6414297183c63928b76708"><div class="ttname"><a href="group__CORE.html#ga1d8489590f6414297183c63928b76708">CORE_EXIT_ATOMIC</a></div><div class="ttdeci">#define CORE_EXIT_ATOMIC()    </div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00142">em_core.h:142</a></div></div>
</div><!-- fragment --><p>Convenience macro for implementing an ATOMIC section. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00126">126</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

<p>Referenced by <a class="el" href="group__DMADRV.html#gaa46714c6a19608cff3058c386f1e4c03">DMADRV_TransferDone()</a>, <a class="el" href="group__DMADRV.html#ga9a253b47872d205a76b6f1b7b486194d">DMADRV_TransferRemainingCount()</a>, <a class="el" href="group__GPIOINT.html#gaffd9a793482ef44c0871654a9e60836e">GPIOINT_CallbackRegister()</a>, <a class="el" href="group__LDMA.html#ga94f7cafc791d8ddb5858dafee6a94ada">LDMA_StopTransfer()</a>, <a class="el" href="group__LDMA.html#ga361b5d96651a907354f242c7945dd7d5">LDMA_TransferDone()</a>, <a class="el" href="group__LDMA.html#gabfd6f1003414438b5c234f2bec304511">LDMA_TransferRemainingCount()</a>, <a class="el" href="group__RTCDRV.html#gaa783bf476e7a815f6177c626fef0ac98">RTCDRV_FreeTimer()</a>, <a class="el" href="group__SPIDRV.html#ga7d440db45246649580c6c5b08eb332da">SPIDRV_GetTransferStatus()</a>, and <a class="el" href="group__UARTDRV.html#ga484ac0b78a9eccb0ec6a1d30b7cc3232">UARTDRV_Transmit()</a>.</p>

</div>
</div>
<a class="anchor" id="gafb3c7fbc4fd8df38110da033d99d9193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_IRQ_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">CORE_CriticalDisableIrq</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRITICAL style interrupt disable. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00088">88</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d0a41dba824d038ae5c6dd71135f6c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_IRQ_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">CORE_CriticalEnableIrq</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRITICAL style interrupt enable. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00091">91</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad817d908619afc82a790744650da0e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_SECTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">yourcode</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                       <a class="code" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">  CORE_DECLARE_IRQ_STATE</a>;               <a class="code" href="group__CORE.html#ga104c343f87cc88f212ed0288c34605b6">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga104c343f87cc88f212ed0288c34605b6">  CORE_ENTER_CRITICAL</a>();                \</div>
<div class="line">  {                                     \</div>
<div class="line">    yourcode                            \</div>
<div class="line">  }                                     <a class="code" href="group__CORE.html#ga601f69551d42ed58ec0fe19bbb160fc9">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga601f69551d42ed58ec0fe19bbb160fc9">  CORE_EXIT_CRITICAL</a>();                 \</div>
<div class="line">}</div>
<div class="ttc" id="group__CORE_html_ga770acbc9bf18f2204fd1d81c65bcad07"><div class="ttname"><a href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_IRQ_STATE</div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00085">em_core.h:85</a></div></div>
<div class="ttc" id="group__CORE_html_ga601f69551d42ed58ec0fe19bbb160fc9"><div class="ttname"><a href="group__CORE.html#ga601f69551d42ed58ec0fe19bbb160fc9">CORE_EXIT_CRITICAL</a></div><div class="ttdeci">#define CORE_EXIT_CRITICAL()    </div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00110">em_core.h:110</a></div></div>
<div class="ttc" id="group__CORE_html_ga104c343f87cc88f212ed0288c34605b6"><div class="ttname"><a href="group__CORE.html#ga104c343f87cc88f212ed0288c34605b6">CORE_ENTER_CRITICAL</a></div><div class="ttdeci">#define CORE_ENTER_CRITICAL()  </div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00106">em_core.h:106</a></div></div>
</div><!-- fragment --><p>Convenience macro for implementing a CRITICAL section. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00094">94</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

<p>Referenced by <a class="el" href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask()</a>, <a class="el" href="group__CORE.html#gaaa32f111ee6cdd5e854b489a04a79b68">CORE_GetNvicEnabledMask()</a>, <a class="el" href="group__CORE.html#gaadb9b9a49a92a6857c600cffb4a8b384">CORE_GetNvicMaskDisableState()</a>, <a class="el" href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask()</a>, <a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask()</a>, and <a class="el" href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask()</a>.</p>

</div>
</div>
<a class="anchor" id="ga770acbc9bf18f2204fd1d81c65bcad07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_IRQ_STATE&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for PRIMASK or BASEPRI value for use by CORE_ENTER/EXIT_ATOMIC() and CORE_ENTER/EXIT_CRITICAL() macros. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00085">85</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

<p>Referenced by <a class="el" href="group__CapSense.html#ga4a9a1233a70703ca91a6bc9fcf05ec19">CAPLESENSE_Init()</a>, <a class="el" href="group__DMADRV.html#gab503e066820cd13fd612f4365d4d07b2">DMADRV_AllocateChannel()</a>, <a class="el" href="group__DMADRV.html#ga73633db63cfd99ba01a68b05c24094ec">DMADRV_DeInit()</a>, <a class="el" href="group__DMADRV.html#gab4453539f4d22aa650324685a9f197e3">DMADRV_FreeChannel()</a>, <a class="el" href="group__DMADRV.html#ga43d0052d81f16e72914f85248a8554b1">DMADRV_Init()</a>, <a class="el" href="group__LDMA.html#ga0b27c0375b6e3f6a862f9317a7d04fba">LDMA_StartTransfer()</a>, <a class="el" href="group__RetargetIo.html#ga5af724185f484056b02b42f4ab184bfb">RETARGET_ReadChar()</a>, <a class="el" href="group__RTCDRV.html#gaef2d97c6223617d158b05e03ee35950a">RTCDRV_AllocateTimer()</a>, <a class="el" href="group__RTCDRV.html#ga0ad8d9097523a568e484ad9f6920ba88">RTCDRV_IsRunning()</a>, <a class="el" href="group__RTCDRV.html#gaeee47cebc2ca33e571c965b90e1386d9">RTCDRV_StartTimer()</a>, <a class="el" href="group__RTCDRV.html#ga7d3614e56f17c24103336a37891579a4">RTCDRV_StopTimer()</a>, <a class="el" href="group__RTCDRV.html#ga3d7c481309659eeada554be33854c103">RTCDRV_TimeRemaining()</a>, <a class="el" href="group__SLEEP.html#ga2845d5d6d00f408dda6894a654fd1adf">SLEEP_Sleep()</a>, <a class="el" href="group__SPIDRV.html#ga071d128b28b8acff08396fb090b8025a">SPIDRV_AbortTransfer()</a>, <a class="el" href="group__SPIDRV.html#gae1bf2b297eca13e7e46cbbcb66202239">SPIDRV_Init()</a>, <a class="el" href="group__SPIDRV.html#gaea943a66137078855a6511a75fb27437">SPIDRV_MTransferSingleItemB()</a>, <a class="el" href="group__SPIDRV.html#ga3e6e2f999eb2ef0fd16df41339e6dc84">SPIDRV_SetBitrate()</a>, <a class="el" href="group__SPIDRV.html#ga54ce984fad9b30b3e8e860b6ada5b77a">SPIDRV_SetFramelength()</a>, <a class="el" href="group__UARTDRV.html#ga0abd859c2a17dafe03abceeb4c96a12a">UARTDRV_Abort()</a>, <a class="el" href="group__UARTDRV.html#ga431b9aab5c3ed4d3fdb272889de50c92">UARTDRV_InitLeuart()</a>, <a class="el" href="group__UARTDRV.html#gab1eef6fe085ae579747d5dcc52026e6d">UARTDRV_InitUart()</a>, and <a class="el" href="group__Udelay.html#ga523f858d15b74728046ceca9796f3046">UDELAY_Calibrate()</a>.</p>

</div>
</div>
<a class="anchor" id="gae27ad5b77c1ba6261c46b8cd857c70e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> x</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for NVIC interrupt masks. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>The storage variable name to use. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00158">158</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48fa5531aa876b474dcb262d883a49fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_STATE&#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> nvicState</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for NVIC interrupt masks for use by CORE_ENTER/EXIT_NVIC() macros. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00153">153</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga116f3ebd47a391ed8f3eeccdc7b644bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_ZEROMASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> x = {{0}}</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for and zero initialize NVIC interrupt mask. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>The storage variable name to use. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00163">163</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e6140d4c99fe9fb63c6575e063d8e52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DEFAULT_VECTOR_TABLE_ENTRIES&#160;&#160;&#160;(<a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of entries in a default interrupt vector table. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00064">64</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd6d1639ca2bcc25fcf654431e8479cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_ATOMIC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;irqState = <a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enter ATOMIC section. Assumes that a <a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00138">138</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

<p>Referenced by <a class="el" href="group__CapSense.html#ga4a9a1233a70703ca91a6bc9fcf05ec19">CAPLESENSE_Init()</a>, <a class="el" href="group__DMADRV.html#gab503e066820cd13fd612f4365d4d07b2">DMADRV_AllocateChannel()</a>, <a class="el" href="group__DMADRV.html#ga73633db63cfd99ba01a68b05c24094ec">DMADRV_DeInit()</a>, <a class="el" href="group__DMADRV.html#gab4453539f4d22aa650324685a9f197e3">DMADRV_FreeChannel()</a>, <a class="el" href="group__DMADRV.html#ga43d0052d81f16e72914f85248a8554b1">DMADRV_Init()</a>, <a class="el" href="group__LDMA.html#ga0b27c0375b6e3f6a862f9317a7d04fba">LDMA_StartTransfer()</a>, <a class="el" href="group__RetargetIo.html#ga5af724185f484056b02b42f4ab184bfb">RETARGET_ReadChar()</a>, <a class="el" href="group__RTCDRV.html#gaef2d97c6223617d158b05e03ee35950a">RTCDRV_AllocateTimer()</a>, <a class="el" href="group__RTCDRV.html#ga0ad8d9097523a568e484ad9f6920ba88">RTCDRV_IsRunning()</a>, <a class="el" href="group__RTCDRV.html#gaeee47cebc2ca33e571c965b90e1386d9">RTCDRV_StartTimer()</a>, <a class="el" href="group__RTCDRV.html#ga7d3614e56f17c24103336a37891579a4">RTCDRV_StopTimer()</a>, <a class="el" href="group__RTCDRV.html#ga3d7c481309659eeada554be33854c103">RTCDRV_TimeRemaining()</a>, <a class="el" href="group__SLEEP.html#ga2845d5d6d00f408dda6894a654fd1adf">SLEEP_Sleep()</a>, <a class="el" href="group__SPIDRV.html#ga071d128b28b8acff08396fb090b8025a">SPIDRV_AbortTransfer()</a>, <a class="el" href="group__SPIDRV.html#gae1bf2b297eca13e7e46cbbcb66202239">SPIDRV_Init()</a>, <a class="el" href="group__SPIDRV.html#gaea943a66137078855a6511a75fb27437">SPIDRV_MTransferSingleItemB()</a>, <a class="el" href="group__SPIDRV.html#ga3e6e2f999eb2ef0fd16df41339e6dc84">SPIDRV_SetBitrate()</a>, <a class="el" href="group__SPIDRV.html#ga54ce984fad9b30b3e8e860b6ada5b77a">SPIDRV_SetFramelength()</a>, <a class="el" href="group__UARTDRV.html#ga0abd859c2a17dafe03abceeb4c96a12a">UARTDRV_Abort()</a>, <a class="el" href="group__UARTDRV.html#ga431b9aab5c3ed4d3fdb272889de50c92">UARTDRV_InitLeuart()</a>, <a class="el" href="group__UARTDRV.html#gab1eef6fe085ae579747d5dcc52026e6d">UARTDRV_InitUart()</a>, and <a class="el" href="group__Udelay.html#ga523f858d15b74728046ceca9796f3046">UDELAY_Calibrate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga104c343f87cc88f212ed0288c34605b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_CRITICAL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;irqState = <a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enter CRITICAL section. Assumes that a <a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00106">106</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed344c90cda4ba26bc1753621404ef3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_NVIC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">disable</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a>(&amp;nvicState,disable)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enter NVIC mask section. Assumes that a <a class="el" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> exist in scope. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>Mask specifying which NVIC interrupts to disable within the section. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00194">194</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d8489590f6414297183c63928b76708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_ATOMIC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga669cd1707198be603ef5d36605d0d20b">CORE_ExitAtomic</a>(irqState)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Exit ATOMIC section. Assumes that a <a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00142">142</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

<p>Referenced by <a class="el" href="group__CapSense.html#ga4a9a1233a70703ca91a6bc9fcf05ec19">CAPLESENSE_Init()</a>, <a class="el" href="group__DMADRV.html#gab503e066820cd13fd612f4365d4d07b2">DMADRV_AllocateChannel()</a>, <a class="el" href="group__DMADRV.html#ga73633db63cfd99ba01a68b05c24094ec">DMADRV_DeInit()</a>, <a class="el" href="group__DMADRV.html#gab4453539f4d22aa650324685a9f197e3">DMADRV_FreeChannel()</a>, <a class="el" href="group__DMADRV.html#ga43d0052d81f16e72914f85248a8554b1">DMADRV_Init()</a>, <a class="el" href="group__LDMA.html#ga0b27c0375b6e3f6a862f9317a7d04fba">LDMA_StartTransfer()</a>, <a class="el" href="group__RetargetIo.html#ga5af724185f484056b02b42f4ab184bfb">RETARGET_ReadChar()</a>, <a class="el" href="group__RTCDRV.html#gaef2d97c6223617d158b05e03ee35950a">RTCDRV_AllocateTimer()</a>, <a class="el" href="group__RTCDRV.html#ga0ad8d9097523a568e484ad9f6920ba88">RTCDRV_IsRunning()</a>, <a class="el" href="group__RTCDRV.html#gaeee47cebc2ca33e571c965b90e1386d9">RTCDRV_StartTimer()</a>, <a class="el" href="group__RTCDRV.html#ga7d3614e56f17c24103336a37891579a4">RTCDRV_StopTimer()</a>, <a class="el" href="group__RTCDRV.html#ga3d7c481309659eeada554be33854c103">RTCDRV_TimeRemaining()</a>, <a class="el" href="group__SLEEP.html#ga2845d5d6d00f408dda6894a654fd1adf">SLEEP_Sleep()</a>, <a class="el" href="group__SPIDRV.html#ga071d128b28b8acff08396fb090b8025a">SPIDRV_AbortTransfer()</a>, <a class="el" href="group__SPIDRV.html#gae1bf2b297eca13e7e46cbbcb66202239">SPIDRV_Init()</a>, <a class="el" href="group__SPIDRV.html#gaea943a66137078855a6511a75fb27437">SPIDRV_MTransferSingleItemB()</a>, <a class="el" href="group__SPIDRV.html#ga3e6e2f999eb2ef0fd16df41339e6dc84">SPIDRV_SetBitrate()</a>, <a class="el" href="group__SPIDRV.html#ga54ce984fad9b30b3e8e860b6ada5b77a">SPIDRV_SetFramelength()</a>, <a class="el" href="group__UARTDRV.html#ga0abd859c2a17dafe03abceeb4c96a12a">UARTDRV_Abort()</a>, <a class="el" href="group__UARTDRV.html#ga431b9aab5c3ed4d3fdb272889de50c92">UARTDRV_InitLeuart()</a>, <a class="el" href="group__UARTDRV.html#gab1eef6fe085ae579747d5dcc52026e6d">UARTDRV_InitUart()</a>, and <a class="el" href="group__Udelay.html#ga523f858d15b74728046ceca9796f3046">UDELAY_Calibrate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga601f69551d42ed58ec0fe19bbb160fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_CRITICAL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">CORE_ExitCritical</a>(irqState)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Exit CRITICAL section. Assumes that a <a class="el" href="group__CORE.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00110">110</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ddc8f41b2279dc722951f70e1b4d360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_NVIC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(&amp;nvicState)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Exit NVIC mask section. Assumes that a <a class="el" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> exist in scope. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00198">198</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3647caacba87489cde4ad619b4648f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_IN_IRQ_CONTEXT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga34622f7414387576c9f16a0ec5770db8">CORE_InIrqContext</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if inside an IRQ handler. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00213">213</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4ec0cf323631243d122be29ed5624c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_INTERRUPT_ENTRY</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Placeholder for optional interrupt handler entry code. This might be needed when working with an RTOS. </p>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00285">285</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga672ddcad939a4b922b35204d6a857027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_INTERRUPT_EXIT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Placeholder for optional interrupt handler exit code. This might be needed when working with an RTOS. </p>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00291">291</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf623664dc4f7330771673351533b1f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_IRQ_DISABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gadae68b1a852ef2fd42d15dd7d5ee9933">CORE_IrqIsDisabled</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if IRQ is disabled. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00210">210</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35546df26cd66e630f0f9d72e184a78f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_DISABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a>(mask)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC mask style interrupt disable. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to disable. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00168">168</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab59861bfde8b24cb757ee618ba8ed267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(mask)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC mask style interrupt enable. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to enable. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00173">173</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga507bd4d5cc348a56722265d6b45994f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_REG_WORDS&#160;&#160;&#160;((<a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 31) / 32)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of words in a NVIC mask set. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00061">61</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c0bca677a57296417a006814d216cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_SECTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">yourcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                           <a class="code" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">  CORE_DECLARE_NVIC_STATE</a>;                  <a class="code" href="group__CORE.html#gaed344c90cda4ba26bc1753621404ef3f">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#gaed344c90cda4ba26bc1753621404ef3f">  CORE_ENTER_NVIC</a>(mask);                    \</div>
<div class="line">  {                                         \</div>
<div class="line">    yourcode                                \</div>
<div class="line">  }                                         <a class="code" href="group__CORE.html#ga7ddc8f41b2279dc722951f70e1b4d360">\</a></div>
<div class="line"><a class="code" href="group__CORE.html#ga7ddc8f41b2279dc722951f70e1b4d360">  CORE_EXIT_NVIC</a>();                         \</div>
<div class="line">}</div>
<div class="ttc" id="group__CORE_html_ga48fa5531aa876b474dcb262d883a49fb"><div class="ttname"><a href="group__CORE.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_NVIC_STATE</div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00153">em_core.h:153</a></div></div>
<div class="ttc" id="group__CORE_html_ga7ddc8f41b2279dc722951f70e1b4d360"><div class="ttname"><a href="group__CORE.html#ga7ddc8f41b2279dc722951f70e1b4d360">CORE_EXIT_NVIC</a></div><div class="ttdeci">#define CORE_EXIT_NVIC()                </div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00198">em_core.h:198</a></div></div>
<div class="ttc" id="group__CORE_html_gaed344c90cda4ba26bc1753621404ef3f"><div class="ttname"><a href="group__CORE.html#gaed344c90cda4ba26bc1753621404ef3f">CORE_ENTER_NVIC</a></div><div class="ttdeci">#define CORE_ENTER_NVIC(disable)</div><div class="ttdef"><b>Definition:</b> <a href="em__core_8h_source.html#l00194">em_core.h:194</a></div></div>
</div><!-- fragment --><p>Convenience macro for implementing a NVIC mask section. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to disable within the section. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">yourcode</td><td>The code for the section. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00180">180</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e0133147f95d9e0a8c2f4a27ea687b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_ATOMIC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#gae827216d8f44d661d6ff49a5cf5ce025">CORE_YieldAtomic</a>(void)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ATOMIC style yield. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00145">145</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0241da47b2e862f408427f6774e85d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_CRITICAL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga768aa167717431945535a3677f6c6797">CORE_YieldCritical</a>(void)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRITICAL style yield. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00113">113</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga962e9521116075baf35aeeb234652d90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_NVIC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">enable</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__CORE.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a>(enable)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC maks style yield. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>Mask specifying which NVIC interrupts to briefly enable. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00203">203</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4b715be4b95b8b0ac6c7b188f517177b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Storage for PRIMASK or BASEPRI value. </p>

<p>Definition at line <a class="el" href="em__core_8h_source.html#l00220">220</a> of file <a class="el" href="em__core_8h_source.html">em_core.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gafdfbbd11ed59822d754a25ddd9805b38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_AtomicDisableIrq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupts. </p>
<p>Disable interrupts with priority lower or equal to <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>. Sets core BASEPRI register to CORE_ATOMIC_BASE_PRIORITY_LEVEL.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="group__CORE.html#ga27d5f5d8592e4d6de95a50c44a51ce9f">CORE_CriticalDisableIrq()</a>. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00388">388</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Core.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>, and <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>.</p>

</div>
</div>
<a class="anchor" id="ga82849c67cf5d03bf6d9e8b56d3d9008d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_AtomicEnableIrq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<p>Enable interrupts by setting core BASEPRI register to 0.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="group__CORE.html#gac18143c65838eabfc2388d2344dc429d">CORE_ATOMIC_METHOD_BASEPRI</a> and PRIMASK is set (cpu is inside a CRITICAL section), interrupts will still be disabled after calling this function.</dd>
<dd>
If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="group__CORE.html#gad9b01a782ebe5720b3505c30126c7596">CORE_CriticalEnableIrq()</a>. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00412">412</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga27d5f5d8592e4d6de95a50c44a51ce9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_CriticalDisableIrq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupts. </p>
<p>Disable all interrupts by setting PRIMASK. (Fault exception handlers will still be enabled). </p>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00311">311</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad9b01a782ebe5720b3505c30126c7596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_CriticalEnableIrq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<p>Enable interrupts by clearing PRIMASK. </p>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00322">322</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga61bd0aa238e5eed1e725c007755576a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> <a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> CORE_EnterAtomic </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter an ATOMIC section. </p>
<p>When an ATOMIC section is entered, interrupts with priority lower or equal to <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a> are disabled.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical()</a>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The value of BASEPRI register prior to ATOMIC section entry. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00435">435</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Core.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>, and <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>.</p>

</div>
</div>
<a class="anchor" id="ga420c5e796d60862f374fe02797bc67cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> <a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> CORE_EnterCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter a CRITICAL section. </p>
<p>When a CRITICAL section is entered, all interrupts (except fault handlers) are disabled.</p>
<dl class="section return"><dt>Returns</dt><dd>The value of PRIMASK register prior to CRITICAL section entry. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00337">337</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga510268c9357cb2cffddd9dd75ddf7fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_EnterNvicMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>nvicState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>disable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter a NVIC mask section. </p>
<p>When a NVIC mask section is entered, specified NVIC interrupts are disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">nvicState</td><td>Return NVIC interrupts enable mask prior to section entry.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>Mask specifying which NVIC interrupts to disable within the section. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00513">513</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
<a class="anchor" id="ga669cd1707198be603ef5d36605d0d20b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_ExitAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td>
          <td class="paramname"><em>irqState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit an ATOMIC section. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqState</td><td>The interrupt priority blocking level to restore to BASEPRI when exiting the ATOMIC section. This value is usually the one returned by a prior call to <a class="el" href="group__CORE.html#ga61bd0aa238e5eed1e725c007755576a5">CORE_EnterAtomic()</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is set to <a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="group__CORE.html#gae3486ed889fc97ae4dcbc840fedb9421">CORE_ExitCritical()</a>. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00461">461</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae3486ed889fc97ae4dcbc840fedb9421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_ExitCritical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CORE.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td>
          <td class="paramname"><em>irqState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit a CRITICAL section. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqState</td><td>The interrupt priority blocking level to restore to PRIMASK when exiting the CRITICAL section. This value is usually the one returned by a prior call to <a class="el" href="group__CORE.html#ga420c5e796d60862f374fe02797bc67cc">CORE_EnterCritical()</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00353">353</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa32f111ee6cdd5e854b489a04a79b68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_GetNvicEnabledMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current NVIC enable mask state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">mask</td><td>Current NVIC enable mask. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00726">726</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
<a class="anchor" id="gaadb9b9a49a92a6857c600cffb4a8b384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_GetNvicMaskDisableState </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get NVIC disable state for a given mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>NVIC mask to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if all NVIC interrupt mask bits are clear. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00743">743</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="structCORE__nvicMask__t.html#a4cccf12e99e45609625447624e39a22b">CORE_nvicMask_t::a</a>, and <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
<a class="anchor" id="ga68c6a016bb6c8b59618aa256a718e8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void * CORE_GetNvicRamTableHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to get the handler for a specific interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The handler address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Uses the interrupt vector table defined by current VTOR register value. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00798">798</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>.</p>

</div>
</div>
<a class="anchor" id="ga34622f7414387576c9f16a0ec5770db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> bool CORE_InIrqContext </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if current cpu operation mode is handler mode. </p>
<dl class="section return"><dt>Returns</dt><dd>True if cpu in handler mode (currently executing an interrupt handler). <br />
 False if cpu in thread mode. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00645">645</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaea8eb75f2f2a86503a47bf96c76ae332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_InitNvicVectorTable </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>sourceTable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>targetTable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>targetSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>defaultHandler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>overwriteActive</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize an interrupt vector table by copying table entries from a source to a target table. </p>
<dl class="section note"><dt>Note</dt><dd>This function will set a new VTOR register value.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sourceTable</td><td>Address of source vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sourceSize</td><td>Number of entries is source vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">targetTable</td><td>Address of target (new) vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">targetSize</td><td>Number of entries is target vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">defaultHandler</td><td>Address of interrupt handler used for target entries for which where there is no corresponding source entry (i.e. target table is larger than source table).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">overwriteActive</td><td>When true, a target table entry is always overwritten with the corresponding source entry. If false, a target table entry is only overwritten if it is zero. This makes it possible for an application to partly initialize a target table before passing it to this function. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00854">854</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#gaaabb815afa7349a3515b55233083b28d">RAM_MEM_BASE</a>, and <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga0e28b64b617c6ed6cd921da22b52280d">RAM_MEM_SIZE</a>.</p>

</div>
</div>
<a class="anchor" id="gad0e48322a9b05fd1d265e55a1c38af8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> bool CORE_IrqIsBlocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if a specific interrupt is disabled or blocked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if interrupt disabled or blocked. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00660">660</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Core.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>, <a class="el" href="group__CORE.html#ga788fc3ea8bf0a931e5b3c9266a543c25">CORE_NvicIRQDisabled()</a>, <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>, <a class="el" href="group__EFR32BG1P333F256GM48.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>, and <a class="el" href="group__EFR32BG1P333F256GM48.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>.</p>

</div>
</div>
<a class="anchor" id="gadae68b1a852ef2fd42d15dd7d5ee9933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> bool CORE_IrqIsDisabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if interrupts are disabled. </p>
<dl class="section return"><dt>Returns</dt><dd>True if interrupts are disabled. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00707">707</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Core.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>, and <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>.</p>

</div>
</div>
<a class="anchor" id="ga818266df617b6e900b124d30f4cf7db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicDisableMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>disable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable NVIC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>Mask specifying which NVIC interrupts to disable. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00529">529</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
<a class="anchor" id="gafd594b0671e10977a3655f289439af09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicEnableMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current NVIC interrupt enable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">enable</td><td>Mask specifying which NVIC interrupts are currently enabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00543">543</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
<a class="anchor" id="ga788fc3ea8bf0a931e5b3c9266a543c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_NvicIRQDisabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if a NVIC interrupt is disabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if interrupt disabled. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00776">776</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="structCORE__nvicMask__t.html#a4cccf12e99e45609625447624e39a22b">CORE_nvicMask_t::a</a>, and <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>.</p>

<p>Referenced by <a class="el" href="group__CORE.html#gad0e48322a9b05fd1d265e55a1c38af8a">CORE_IrqIsBlocked()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf82cce035328e4558db771ecfe8720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicMaskClearIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to clear an IRQn bit in a NVIC enable/disable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">mask</td><td>The mask to clear interrupt bit in. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00631">631</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="structCORE__nvicMask__t.html#a4cccf12e99e45609625447624e39a22b">CORE_nvicMask_t::a</a>, and <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>.</p>

</div>
</div>
<a class="anchor" id="ga74cc1f2c3a9c786f1108eba8305b4a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicMaskSetIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to set an IRQn bit in a NVIC enable/disable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">mask</td><td>The mask to set interrupt bit in. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00615">615</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="structCORE__nvicMask__t.html#a4cccf12e99e45609625447624e39a22b">CORE_nvicMask_t::a</a>, and <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>.</p>

</div>
</div>
<a class="anchor" id="gaff18df16b51922db178fed08846f2814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_SetNvicRamTableHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irqN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>handler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to set the handler for a specific interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The <a class="el" href="group__EFR32BG1P333F256GM48.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">handler</td><td>The handler address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Uses the interrupt vector table defined by current VTOR register value. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00817">817</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a>.</p>

</div>
</div>
<a class="anchor" id="gae827216d8f44d661d6ff49a5cf5ce025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_YieldAtomic </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="section note"><dt>Note</dt><dd>Usully used within an ATOMIC section.</dd>
<dd>
If <a class="el" href="group__CORE.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="group__CORE.html#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="group__CORE.html#ga768aa167717431945535a3677f6c6797">CORE_YieldCritical()</a>. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00484">484</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="group__EFR32BG1P333F256GM48__Core.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>, and <a class="el" href="group__CORE.html#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>.</p>

</div>
</div>
<a class="anchor" id="ga768aa167717431945535a3677f6c6797"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__COMMON.html#ga6e33efc3fbeb9ceb617349303d98796a">SL_WEAK</a> void CORE_YieldCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="section note"><dt>Note</dt><dd>Usully used within a CRITICAL section. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00368">368</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c84177a6c8922b997d9a0bb94ec0ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_YieldNvicMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCORE__nvicMask__t.html">CORE_nvicMask_t</a> *&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>Mask specifying which NVIC interrupts to briefly enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Usully used within a NVIC mask section. </dd></dl>

<p>Definition at line <a class="el" href="em__core_8c_source.html#l00561">561</a> of file <a class="el" href="em__core_8c_source.html">em_core.c</a>.</p>

<p>References <a class="el" href="structCORE__nvicMask__t.html#a4cccf12e99e45609625447624e39a22b">CORE_nvicMask_t::a</a>, and <a class="el" href="group__CORE.html#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Sep 27 2016 15:52:35 for EFR32 Blue Gecko 1 Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
