
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045745                       # Number of seconds simulated
sim_ticks                                 45744974500                       # Number of ticks simulated
final_tick                                45744974500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95833                       # Simulator instruction rate (inst/s)
host_op_rate                                   156279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43838608                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215252                       # Number of bytes of host memory used
host_seconds                                  1043.49                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     163075150                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             16192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             11456                       # Number of bytes read from this memory
system.physmem.bytes_read::total                27648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        16192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           16192                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                253                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                179                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   432                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               353962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               250432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  604394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          353962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             353962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              353962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              250432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 604394                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        356.454899                       # Cycle average of tags in use
system.l2.total_refs                                1                       # Total number of references to valid blocks.
system.l2.sampled_refs                            357                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.002801                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             252.483055                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             103.971844                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.015410                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.006346                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.021756                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       1                       # number of ReadReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                253                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                104                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   357                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 179                       # number of demand (read+write) misses
system.l2.demand_misses::total                    432                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                253                       # number of overall misses
system.l2.overall_misses::cpu.data                179                       # number of overall misses
system.l2.overall_misses::total                   432                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     13589000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5744500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        19333500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4045500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      13589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       9790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         23379000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     13589000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      9790000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        23379000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               254                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  433                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              254                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 433                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.997207                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997691                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997691                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53711.462451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55235.576923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54155.462185                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        53940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53940                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53711.462451                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54692.737430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54118.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53711.462451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54692.737430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54118.055556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           253                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              357                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              432                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     10510000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4480500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14990500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3142500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3142500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     10510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     18133000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     10510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     18133000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.997207                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997691                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41541.501976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43081.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41990.196078                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41900                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41900                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41541.501976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42586.592179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41974.537037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41541.501976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42586.592179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41974.537037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                28316564                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28316564                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1562925                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13821689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13529359                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.884991                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 4325                       # Number of system calls
system.cpu.numCycles                         91489950                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21582644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      182172462                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28316564                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13529359                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44763320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15056218                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               11637476                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            12                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  20468807                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                404971                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           91476706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.225175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.559823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 46715700     51.07%     51.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177713      0.19%     51.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1693404      1.85%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3819668      4.18%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1773941      1.94%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4087322      4.47%     63.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5730655      6.26%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1737824      1.90%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 25740479     28.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             91476706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.309505                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.991175                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24904967                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9391842                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  41677826                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2008820                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               13493251                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              287757377                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               13493251                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 27851165                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  647325                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          78845                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40731517                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8674603                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              280159114                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7883486                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  7663                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           446247044                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             816538873                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        816538245                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               628                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             257876877                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                188370006                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4385                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4386                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19683020                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             10416843                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1711796                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  266012303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4386                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 210568714                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            219545                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       102940035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    235978609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      91476706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.301883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.886918                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24993394     27.32%     27.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9596469     10.49%     37.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14112504     15.43%     53.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17169269     18.77%     72.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12158638     13.29%     85.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8089826      8.84%     94.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5341867      5.84%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13366      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1373      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        91476706                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1384545    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5260      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             202881490     96.35%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 162      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     96.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6559061      3.11%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1122741      0.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              210568714                       # Type of FU issued
system.cpu.iq.rate                           2.301550                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1384563                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006575                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          514217806                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         368956394                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    208341871                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 431                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                331                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              211947796                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     221                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               84                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3906444                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       605639                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            99                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               13493251                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2780                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           266016689                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             21373                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              10416843                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1711796                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4372                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         925466                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       775703                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1701169                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             208349258                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6518589                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2219451                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7639771                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18544002                       # Number of branches executed
system.cpu.iew.exec_stores                    1121182                       # Number of stores executed
system.cpu.iew.exec_rate                     2.277291                       # Inst execution rate
system.cpu.iew.wb_sent                      208348224                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     208342059                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 175228503                       # num instructions producing a value
system.cpu.iew.wb_consumers                 340611811                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.277213                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.514452                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts       102941466                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1562926                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     77983455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.091151                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.294461                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22121317     28.37%     28.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21370859     27.40%     55.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5665426      7.26%     63.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17294592     22.18%     85.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1038161      1.33%     86.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       381005      0.49%     87.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2770122      3.55%     90.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2924522      3.75%     94.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4417451      5.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     77983455                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              163075150                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7616552                       # Number of memory references committed
system.cpu.commit.loads                       6510396                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16231301                       # Number of branches committed
system.cpu.commit.fp_insts                        135                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163075044                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               4417451                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    339582620                       # The number of ROB reads
system.cpu.rob.rob_writes                   545526816                       # The number of ROB writes
system.cpu.timesIdled                             166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           13244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     163075150                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               0.914899                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.914899                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.093016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.093016                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                484485014                       # number of integer regfile reads
system.cpu.int_regfile_writes               321603936                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       294                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      151                       # number of floating regfile writes
system.cpu.misc_regfile_reads                51373773                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                253.482719                       # Cycle average of tags in use
system.cpu.icache.total_refs                 20468438                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    254                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               80584.401575                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     253.482719                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.247542                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.247542                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     20468438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20468438                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      20468438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20468438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     20468438                       # number of overall hits
system.cpu.icache.overall_hits::total        20468438                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           369                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          369                       # number of overall misses
system.cpu.icache.overall_misses::total           369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     18667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18667500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     18667500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18667500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     18667500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18667500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     20468807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20468807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     20468807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20468807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     20468807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20468807                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50589.430894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50589.430894                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50589.430894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50589.430894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50589.430894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50589.430894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     13853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     13853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     13853000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13853000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54539.370079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54539.370079                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54539.370079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54539.370079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54539.370079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54539.370079                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                178.957028                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7624287                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    179                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42593.782123                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     178.957028                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.174763                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.174763                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      6518207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6518207                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1106080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106080                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7624287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7624287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7624287                       # number of overall hits
system.cpu.dcache.overall_hits::total         7624287                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          244                       # number of overall misses
system.cpu.dcache.overall_misses::total           244                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8765500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8765500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4300000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     13065500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13065500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     13065500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13065500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      6518375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6518375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7624531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7624531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7624531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7624531                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000069                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52175.595238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52175.595238                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56578.947368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56578.947368                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53547.131148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53547.131148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53547.131148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53547.131148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           64                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           65                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4120500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4120500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9970000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9970000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56245.192308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56245.192308                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        54940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54940                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55698.324022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55698.324022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55698.324022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55698.324022                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
