|TFT_display_top
clk_50m => clk_50m.IN1
rst_n => rst_n.IN4
sdram_clk <= sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_control_top:comb_7.sdram_cke
sdram_cs_n <= sdram_control_top:comb_7.sdram_cs_n
sdram_we_n <= sdram_control_top:comb_7.sdram_we_n
sdram_cas_n <= sdram_control_top:comb_7.sdram_cas_n
sdram_ras_n <= sdram_control_top:comb_7.sdram_ras_n
sdram_dqm[0] <= sdram_control_top:comb_7.sdram_dqm
sdram_dqm[1] <= sdram_control_top:comb_7.sdram_dqm
sdram_ba[0] <= sdram_control_top:comb_7.sdram_ba
sdram_ba[1] <= sdram_control_top:comb_7.sdram_ba
sdram_addr[0] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[1] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[2] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[3] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[4] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[5] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[6] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[7] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[8] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[9] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[10] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[11] <= sdram_control_top:comb_7.sdram_addr
sdram_addr[12] <= sdram_control_top:comb_7.sdram_addr
sdram_dq[0] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[1] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[2] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[3] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[4] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[5] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[6] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[7] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[8] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[9] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[10] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[11] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[12] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[13] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[14] <> sdram_control_top:comb_7.sdram_dq
sdram_dq[15] <> sdram_control_top:comb_7.sdram_dq
tft_rgb[0] <= TFT_driver:u1.tft_rgb
tft_rgb[1] <= TFT_driver:u1.tft_rgb
tft_rgb[2] <= TFT_driver:u1.tft_rgb
tft_rgb[3] <= TFT_driver:u1.tft_rgb
tft_rgb[4] <= TFT_driver:u1.tft_rgb
tft_rgb[5] <= TFT_driver:u1.tft_rgb
tft_rgb[6] <= TFT_driver:u1.tft_rgb
tft_rgb[7] <= TFT_driver:u1.tft_rgb
tft_rgb[8] <= TFT_driver:u1.tft_rgb
tft_rgb[9] <= TFT_driver:u1.tft_rgb
tft_rgb[10] <= TFT_driver:u1.tft_rgb
tft_rgb[11] <= TFT_driver:u1.tft_rgb
tft_rgb[12] <= TFT_driver:u1.tft_rgb
tft_rgb[13] <= TFT_driver:u1.tft_rgb
tft_rgb[14] <= TFT_driver:u1.tft_rgb
tft_rgb[15] <= TFT_driver:u1.tft_rgb
tft_vsync <= TFT_driver:u1.tft_vs
tft_hsync <= TFT_driver:u1.tft_hs
tft_clk <= TFT_driver:u1.tft_clk
tft_de <= TFT_driver:u1.tft_de
tft_pwm <= TFT_driver:u1.tft_pwm
tft_blank_n <= TFT_driver:u1.tft_blank_n


|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll
clk => clk.IN2
rst_n => rst_nr1.DATAIN
rst_n => rst_nr2.OUTPUTSELECT
sys_rst_n <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= pll:pll_inst.c0
clk_c1 <= pll:pll_inst.c1
clk_c2 <= pll:pll_inst.c2
clk_c3 <= pll:pll_inst.c3
clk_c4 <= pll:pll_inst.c4


|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => delay_cnt[17].CLK
clk => delay_cnt[18].CLK
clk => delay_cnt[19].CLK
clk => delay_cnt[20].CLK
clk => delay_cnt[21].CLK
clk => delay_cnt[22].CLK
clk => delay_cnt[23].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
delay_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
areset => generic_pll4.I_RST
areset => generic_pll5.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= generic_pll4.O_OUTCLK
clk[4] <= generic_pll5.O_OUTCLK
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[0] => generic_pll4.I_REFCLK
inclk[0] => generic_pll5.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|TFT_display_top|image_generate:image_generator
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => en.ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
data_out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
data_en <= en.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7
clk => clk.IN2
rst_n => rst_n.IN1
sdram_clk => sdram_clk.IN1
Wr_data[0] => Wr_data[0].IN1
Wr_data[1] => Wr_data[1].IN1
Wr_data[2] => Wr_data[2].IN1
Wr_data[3] => Wr_data[3].IN1
Wr_data[4] => Wr_data[4].IN1
Wr_data[5] => Wr_data[5].IN1
Wr_data[6] => Wr_data[6].IN1
Wr_data[7] => Wr_data[7].IN1
Wr_data[8] => Wr_data[8].IN1
Wr_data[9] => Wr_data[9].IN1
Wr_data[10] => Wr_data[10].IN1
Wr_data[11] => Wr_data[11].IN1
Wr_data[12] => Wr_data[12].IN1
Wr_data[13] => Wr_data[13].IN1
Wr_data[14] => Wr_data[14].IN1
Wr_data[15] => Wr_data[15].IN1
Wr_en => Wr_en.IN1
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr[0].ADATA
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr[1].ADATA
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr[2].ADATA
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr[3].ADATA
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr[4].ADATA
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr[5].ADATA
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr[6].ADATA
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr[7].ADATA
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr[8].ADATA
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr[9].ADATA
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr[10].ADATA
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr[11].ADATA
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr[12].ADATA
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr[13].ADATA
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr[14].ADATA
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr[15].ADATA
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr[16].ADATA
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr[17].ADATA
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr[18].ADATA
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr[19].ADATA
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr[20].ADATA
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr[21].ADATA
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr[22].ADATA
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr[23].ADATA
Wr_max_addr[0] => Equal0.IN39
Wr_max_addr[1] => Equal0.IN38
Wr_max_addr[2] => Equal0.IN37
Wr_max_addr[3] => Add0.IN42
Wr_max_addr[4] => Add0.IN41
Wr_max_addr[5] => Add0.IN40
Wr_max_addr[6] => Add0.IN39
Wr_max_addr[7] => Add0.IN38
Wr_max_addr[8] => Add0.IN37
Wr_max_addr[9] => Add0.IN36
Wr_max_addr[10] => Add0.IN35
Wr_max_addr[11] => Add0.IN34
Wr_max_addr[12] => Add0.IN33
Wr_max_addr[13] => Add0.IN32
Wr_max_addr[14] => Add0.IN31
Wr_max_addr[15] => Add0.IN30
Wr_max_addr[16] => Add0.IN29
Wr_max_addr[17] => Add0.IN28
Wr_max_addr[18] => Add0.IN27
Wr_max_addr[19] => Add0.IN26
Wr_max_addr[20] => Add0.IN25
Wr_max_addr[21] => Add0.IN24
Wr_max_addr[22] => Add0.IN23
Wr_max_addr[23] => Add0.IN22
Wr_load => Wr_load.IN1
Wr_clk => Wr_clk.IN1
Wr_full <= fifo_wr:sd_wr_fifo.wrfull
Wr_use[0] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[1] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[2] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[3] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[4] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[5] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[6] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[7] <= fifo_wr:sd_wr_fifo.wrusedw
Rd_data[0] <= fifo_rd:sd_rd_fifo.q
Rd_data[1] <= fifo_rd:sd_rd_fifo.q
Rd_data[2] <= fifo_rd:sd_rd_fifo.q
Rd_data[3] <= fifo_rd:sd_rd_fifo.q
Rd_data[4] <= fifo_rd:sd_rd_fifo.q
Rd_data[5] <= fifo_rd:sd_rd_fifo.q
Rd_data[6] <= fifo_rd:sd_rd_fifo.q
Rd_data[7] <= fifo_rd:sd_rd_fifo.q
Rd_data[8] <= fifo_rd:sd_rd_fifo.q
Rd_data[9] <= fifo_rd:sd_rd_fifo.q
Rd_data[10] <= fifo_rd:sd_rd_fifo.q
Rd_data[11] <= fifo_rd:sd_rd_fifo.q
Rd_data[12] <= fifo_rd:sd_rd_fifo.q
Rd_data[13] <= fifo_rd:sd_rd_fifo.q
Rd_data[14] <= fifo_rd:sd_rd_fifo.q
Rd_data[15] <= fifo_rd:sd_rd_fifo.q
Rd_en => Rd_en.IN1
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr[0].ADATA
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr[1].ADATA
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr[2].ADATA
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr[3].ADATA
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr[4].ADATA
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr[5].ADATA
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr[6].ADATA
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr[7].ADATA
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr[8].ADATA
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr[9].ADATA
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr[10].ADATA
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr[11].ADATA
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr[12].ADATA
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr[13].ADATA
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr[14].ADATA
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr[15].ADATA
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr[16].ADATA
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr[17].ADATA
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr[18].ADATA
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr[19].ADATA
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr[20].ADATA
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr[21].ADATA
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr[22].ADATA
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr[23].ADATA
Rd_max_addr[0] => Equal1.IN39
Rd_max_addr[1] => Equal1.IN38
Rd_max_addr[2] => Equal1.IN37
Rd_max_addr[3] => Add2.IN42
Rd_max_addr[4] => Add2.IN41
Rd_max_addr[5] => Add2.IN40
Rd_max_addr[6] => Add2.IN39
Rd_max_addr[7] => Add2.IN38
Rd_max_addr[8] => Add2.IN37
Rd_max_addr[9] => Add2.IN36
Rd_max_addr[10] => Add2.IN35
Rd_max_addr[11] => Add2.IN34
Rd_max_addr[12] => Add2.IN33
Rd_max_addr[13] => Add2.IN32
Rd_max_addr[14] => Add2.IN31
Rd_max_addr[15] => Add2.IN30
Rd_max_addr[16] => Add2.IN29
Rd_max_addr[17] => Add2.IN28
Rd_max_addr[18] => Add2.IN27
Rd_max_addr[19] => Add2.IN26
Rd_max_addr[20] => Add2.IN25
Rd_max_addr[21] => Add2.IN24
Rd_max_addr[22] => Add2.IN23
Rd_max_addr[23] => Add2.IN22
Rd_load => Rd_load.IN1
Rd_clk => Rd_clk.IN1
Rd_empty <= fifo_rd:sd_rd_fifo.rdempty
Rd_use[0] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[1] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[2] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[3] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[4] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[5] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[6] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[7] <= fifo_rd:sd_rd_fifo.rdusedw
sdram_addr[0] <= sdram_control:sdram_control.Sa
sdram_addr[1] <= sdram_control:sdram_control.Sa
sdram_addr[2] <= sdram_control:sdram_control.Sa
sdram_addr[3] <= sdram_control:sdram_control.Sa
sdram_addr[4] <= sdram_control:sdram_control.Sa
sdram_addr[5] <= sdram_control:sdram_control.Sa
sdram_addr[6] <= sdram_control:sdram_control.Sa
sdram_addr[7] <= sdram_control:sdram_control.Sa
sdram_addr[8] <= sdram_control:sdram_control.Sa
sdram_addr[9] <= sdram_control:sdram_control.Sa
sdram_addr[10] <= sdram_control:sdram_control.Sa
sdram_addr[11] <= sdram_control:sdram_control.Sa
sdram_addr[12] <= sdram_control:sdram_control.Sa
sdram_ba[0] <= sdram_control:sdram_control.Ba
sdram_ba[1] <= sdram_control:sdram_control.Ba
sdram_cs_n <= sdram_control:sdram_control.Cs_n
sdram_cke <= sdram_control:sdram_control.Cke
sdram_ras_n <= sdram_control:sdram_control.Ras_n
sdram_cas_n <= sdram_control:sdram_control.Cas_n
sdram_we_n <= sdram_control:sdram_control.We_n
sdram_dq[0] <> sdram_control:sdram_control.Dq
sdram_dq[1] <> sdram_control:sdram_control.Dq
sdram_dq[2] <> sdram_control:sdram_control.Dq
sdram_dq[3] <> sdram_control:sdram_control.Dq
sdram_dq[4] <> sdram_control:sdram_control.Dq
sdram_dq[5] <> sdram_control:sdram_control.Dq
sdram_dq[6] <> sdram_control:sdram_control.Dq
sdram_dq[7] <> sdram_control:sdram_control.Dq
sdram_dq[8] <> sdram_control:sdram_control.Dq
sdram_dq[9] <> sdram_control:sdram_control.Dq
sdram_dq[10] <> sdram_control:sdram_control.Dq
sdram_dq[11] <> sdram_control:sdram_control.Dq
sdram_dq[12] <> sdram_control:sdram_control.Dq
sdram_dq[13] <> sdram_control:sdram_control.Dq
sdram_dq[14] <> sdram_control:sdram_control.Dq
sdram_dq[15] <> sdram_control:sdram_control.Dq
sdram_dqm[0] <= sdram_control:sdram_control.Dqm
sdram_dqm[1] <= sdram_control:sdram_control.Dqm


|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Wr => wr_break_ref.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always16.IN1
Wr => always16.IN1
Wr => always16.IN1
Rd => rd_break_ref.IN1
Rd => always16.IN1
Rd => always16.IN1
Rd => always16.IN1
Caddr[0] => caddr_r[0].DATAIN
Caddr[1] => caddr_r[1].DATAIN
Caddr[2] => caddr_r[2].DATAIN
Caddr[3] => caddr_r[3].DATAIN
Caddr[4] => caddr_r[4].DATAIN
Caddr[5] => caddr_r[5].DATAIN
Caddr[6] => caddr_r[6].DATAIN
Caddr[7] => caddr_r[7].DATAIN
Caddr[8] => caddr_r[8].DATAIN
Caddr[9] => ~NO_FANOUT~
Caddr[10] => ~NO_FANOUT~
Caddr[11] => ~NO_FANOUT~
Caddr[12] => ~NO_FANOUT~
Raddr[0] => raddr_r[0].DATAIN
Raddr[1] => raddr_r[1].DATAIN
Raddr[2] => raddr_r[2].DATAIN
Raddr[3] => raddr_r[3].DATAIN
Raddr[4] => raddr_r[4].DATAIN
Raddr[5] => raddr_r[5].DATAIN
Raddr[6] => raddr_r[6].DATAIN
Raddr[7] => raddr_r[7].DATAIN
Raddr[8] => raddr_r[8].DATAIN
Raddr[9] => raddr_r[9].DATAIN
Raddr[10] => raddr_r[10].DATAIN
Raddr[11] => raddr_r[11].DATAIN
Raddr[12] => raddr_r[12].DATAIN
Baddr[0] => baddr_r[0].DATAIN
Baddr[1] => baddr_r[1].DATAIN
Wr_data[0] => Dq[0].DATAIN
Wr_data[1] => Dq[1].DATAIN
Wr_data[2] => Dq[2].DATAIN
Wr_data[3] => Dq[3].DATAIN
Wr_data[4] => Dq[4].DATAIN
Wr_data[5] => Dq[5].DATAIN
Wr_data[6] => Dq[6].DATAIN
Wr_data[7] => Dq[7].DATAIN
Wr_data[8] => Dq[8].DATAIN
Wr_data[9] => Dq[9].DATAIN
Wr_data[10] => Dq[10].DATAIN
Wr_data[11] => Dq[11].DATAIN
Wr_data[12] => Dq[12].DATAIN
Wr_data[13] => Dq[13].DATAIN
Wr_data[14] => Dq[14].DATAIN
Wr_data[15] => Dq[15].DATAIN
Rd_data[0] <= Rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[8] <= Rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[9] <= Rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[10] <= Rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[11] <= Rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[12] <= Rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[13] <= Rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[14] <= Rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[15] <= Rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wr_data_vaild <= Wr_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdata_done <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
Rdata_done <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
Sa[0] <= Sa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[1] <= Sa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[2] <= Sa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[3] <= Sa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[4] <= Sa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[5] <= Sa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[6] <= Sa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[7] <= Sa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[8] <= Sa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[9] <= Sa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[10] <= Sa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[11] <= Sa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[12] <= Sa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[0] <= Ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[1] <= Ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cs_n <= Command[3].DB_MAX_OUTPUT_PORT_TYPE
Cke <= Rst_n.DB_MAX_OUTPUT_PORT_TYPE
Ras_n <= Command[2].DB_MAX_OUTPUT_PORT_TYPE
Cas_n <= Command[1].DB_MAX_OUTPUT_PORT_TYPE
We_n <= Command[0].DB_MAX_OUTPUT_PORT_TYPE
Dq[0] <> Dq[0]
Dq[1] <> Dq[1]
Dq[2] <> Dq[2]
Dq[3] <> Dq[3]
Dq[4] <> Dq[4]
Dq[5] <> Dq[5]
Dq[6] <> Dq[6]
Dq[7] <> Dq[7]
Dq[8] <> Dq[8]
Dq[9] <> Dq[9]
Dq[10] <> Dq[10]
Dq[11] <> Dq[11]
Dq[12] <> Dq[12]
Dq[13] <> Dq[13]
Dq[14] <> Dq[14]
Dq[15] <> Dq[15]
Dqm[0] <= <GND>
Dqm[1] <= <GND>


|TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init
Clk => Saddr[0]~reg0.CLK
Clk => Saddr[1]~reg0.CLK
Clk => Saddr[2]~reg0.CLK
Clk => Saddr[3]~reg0.CLK
Clk => Saddr[4]~reg0.CLK
Clk => Saddr[5]~reg0.CLK
Clk => Saddr[6]~reg0.CLK
Clk => Saddr[7]~reg0.CLK
Clk => Saddr[8]~reg0.CLK
Clk => Saddr[9]~reg0.CLK
Clk => Saddr[10]~reg0.CLK
Clk => Saddr[11]~reg0.CLK
Clk => Saddr[12]~reg0.CLK
Clk => Command[0]~reg0.CLK
Clk => Command[1]~reg0.CLK
Clk => Command[2]~reg0.CLK
Clk => Command[3]~reg0.CLK
Clk => init_cnt[0].CLK
Clk => init_cnt[1].CLK
Clk => init_cnt[2].CLK
Clk => init_cnt[3].CLK
Clk => init_cnt[4].CLK
Clk => init_cnt[5].CLK
Clk => init_cnt[6].CLK
Clk => init_cnt[7].CLK
Clk => init_cnt[8].CLK
Clk => init_cnt[9].CLK
Clk => init_cnt[10].CLK
Clk => init_cnt[11].CLK
Clk => init_cnt[12].CLK
Clk => init_cnt[13].CLK
Clk => init_cnt[14].CLK
Clk => init_cnt[15].CLK
Rst_n => Saddr[0]~reg0.ACLR
Rst_n => Saddr[1]~reg0.ACLR
Rst_n => Saddr[2]~reg0.ACLR
Rst_n => Saddr[3]~reg0.ACLR
Rst_n => Saddr[4]~reg0.ACLR
Rst_n => Saddr[5]~reg0.ACLR
Rst_n => Saddr[6]~reg0.ACLR
Rst_n => Saddr[7]~reg0.ACLR
Rst_n => Saddr[8]~reg0.ACLR
Rst_n => Saddr[9]~reg0.ACLR
Rst_n => Saddr[10]~reg0.ACLR
Rst_n => Saddr[11]~reg0.ACLR
Rst_n => Saddr[12]~reg0.ACLR
Rst_n => Command[0]~reg0.PRESET
Rst_n => Command[1]~reg0.PRESET
Rst_n => Command[2]~reg0.PRESET
Rst_n => Command[3]~reg0.ACLR
Rst_n => init_cnt[0].ACLR
Rst_n => init_cnt[1].ACLR
Rst_n => init_cnt[2].ACLR
Rst_n => init_cnt[3].ACLR
Rst_n => init_cnt[4].ACLR
Rst_n => init_cnt[5].ACLR
Rst_n => init_cnt[6].ACLR
Rst_n => init_cnt[7].ACLR
Rst_n => init_cnt[8].ACLR
Rst_n => init_cnt[9].ACLR
Rst_n => init_cnt[10].ACLR
Rst_n => init_cnt[11].ACLR
Rst_n => init_cnt[12].ACLR
Rst_n => init_cnt[13].ACLR
Rst_n => init_cnt[14].ACLR
Rst_n => init_cnt[15].ACLR
Command[0] <= Command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= Command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= Command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= Command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[0] <= Saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[1] <= Saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[2] <= Saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[3] <= Saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[4] <= Saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[5] <= Saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[6] <= Saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[7] <= Saddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[8] <= Saddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[9] <= Saddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[10] <= Saddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[11] <= Saddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[12] <= Saddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Init_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_0or1:auto_generated.data[0]
data[1] => dcfifo_0or1:auto_generated.data[1]
data[2] => dcfifo_0or1:auto_generated.data[2]
data[3] => dcfifo_0or1:auto_generated.data[3]
data[4] => dcfifo_0or1:auto_generated.data[4]
data[5] => dcfifo_0or1:auto_generated.data[5]
data[6] => dcfifo_0or1:auto_generated.data[6]
data[7] => dcfifo_0or1:auto_generated.data[7]
data[8] => dcfifo_0or1:auto_generated.data[8]
data[9] => dcfifo_0or1:auto_generated.data[9]
data[10] => dcfifo_0or1:auto_generated.data[10]
data[11] => dcfifo_0or1:auto_generated.data[11]
data[12] => dcfifo_0or1:auto_generated.data[12]
data[13] => dcfifo_0or1:auto_generated.data[13]
data[14] => dcfifo_0or1:auto_generated.data[14]
data[15] => dcfifo_0or1:auto_generated.data[15]
q[0] <= dcfifo_0or1:auto_generated.q[0]
q[1] <= dcfifo_0or1:auto_generated.q[1]
q[2] <= dcfifo_0or1:auto_generated.q[2]
q[3] <= dcfifo_0or1:auto_generated.q[3]
q[4] <= dcfifo_0or1:auto_generated.q[4]
q[5] <= dcfifo_0or1:auto_generated.q[5]
q[6] <= dcfifo_0or1:auto_generated.q[6]
q[7] <= dcfifo_0or1:auto_generated.q[7]
q[8] <= dcfifo_0or1:auto_generated.q[8]
q[9] <= dcfifo_0or1:auto_generated.q[9]
q[10] <= dcfifo_0or1:auto_generated.q[10]
q[11] <= dcfifo_0or1:auto_generated.q[11]
q[12] <= dcfifo_0or1:auto_generated.q[12]
q[13] <= dcfifo_0or1:auto_generated.q[13]
q[14] <= dcfifo_0or1:auto_generated.q[14]
q[15] <= dcfifo_0or1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_0or1:auto_generated.rdclk
rdreq => dcfifo_0or1:auto_generated.rdreq
wrclk => dcfifo_0or1:auto_generated.wrclk
wrreq => dcfifo_0or1:auto_generated.wrreq
aclr => dcfifo_0or1:auto_generated.aclr
rdempty <= dcfifo_0or1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_0or1:auto_generated.wrfull
rdusedw[0] <= dcfifo_0or1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0or1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0or1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0or1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0or1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0or1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0or1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_0or1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_0or1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_0or1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_0or1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_0or1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_0or1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_0or1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_0or1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_0or1:auto_generated.wrusedw[7]


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_tua1:fifo_ram.data_a[0]
data[1] => altsyncram_tua1:fifo_ram.data_a[1]
data[2] => altsyncram_tua1:fifo_ram.data_a[2]
data[3] => altsyncram_tua1:fifo_ram.data_a[3]
data[4] => altsyncram_tua1:fifo_ram.data_a[4]
data[5] => altsyncram_tua1:fifo_ram.data_a[5]
data[6] => altsyncram_tua1:fifo_ram.data_a[6]
data[7] => altsyncram_tua1:fifo_ram.data_a[7]
data[8] => altsyncram_tua1:fifo_ram.data_a[8]
data[9] => altsyncram_tua1:fifo_ram.data_a[9]
data[10] => altsyncram_tua1:fifo_ram.data_a[10]
data[11] => altsyncram_tua1:fifo_ram.data_a[11]
data[12] => altsyncram_tua1:fifo_ram.data_a[12]
data[13] => altsyncram_tua1:fifo_ram.data_a[13]
data[14] => altsyncram_tua1:fifo_ram.data_a[14]
data[15] => altsyncram_tua1:fifo_ram.data_a[15]
q[0] <= altsyncram_tua1:fifo_ram.q_b[0]
q[1] <= altsyncram_tua1:fifo_ram.q_b[1]
q[2] <= altsyncram_tua1:fifo_ram.q_b[2]
q[3] <= altsyncram_tua1:fifo_ram.q_b[3]
q[4] <= altsyncram_tua1:fifo_ram.q_b[4]
q[5] <= altsyncram_tua1:fifo_ram.q_b[5]
q[6] <= altsyncram_tua1:fifo_ram.q_b[6]
q[7] <= altsyncram_tua1:fifo_ram.q_b[7]
q[8] <= altsyncram_tua1:fifo_ram.q_b[8]
q[9] <= altsyncram_tua1:fifo_ram.q_b[9]
q[10] <= altsyncram_tua1:fifo_ram.q_b[10]
q[11] <= altsyncram_tua1:fifo_ram.q_b[11]
q[12] <= altsyncram_tua1:fifo_ram.q_b[12]
q[13] <= altsyncram_tua1:fifo_ram.q_b[13]
q[14] <= altsyncram_tua1:fifo_ram.q_b[14]
q[15] <= altsyncram_tua1:fifo_ram.q_b[15]
rdclk => a_graycounter_fu6:rdptr_g1p.clock
rdclk => altsyncram_tua1:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_2ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_bcc:wrptr_g1p.clock
wrclk => altsyncram_tua1:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_3ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram
aclr1 => ram_block8a0.CLR1
aclr1 => ram_block8a1.CLR1
aclr1 => ram_block8a2.CLR1
aclr1 => ram_block8a3.CLR1
aclr1 => ram_block8a4.CLR1
aclr1 => ram_block8a5.CLR1
aclr1 => ram_block8a6.CLR1
aclr1 => ram_block8a7.CLR1
aclr1 => ram_block8a8.CLR1
aclr1 => ram_block8a9.CLR1
aclr1 => ram_block8a10.CLR1
aclr1 => ram_block8a11.CLR1
aclr1 => ram_block8a12.CLR1
aclr1 => ram_block8a13.CLR1
aclr1 => ram_block8a14.CLR1
aclr1 => ram_block8a15.CLR1
address_a[0] => ram_block8a0.PORTAADDR
address_a[0] => ram_block8a1.PORTAADDR
address_a[0] => ram_block8a2.PORTAADDR
address_a[0] => ram_block8a3.PORTAADDR
address_a[0] => ram_block8a4.PORTAADDR
address_a[0] => ram_block8a5.PORTAADDR
address_a[0] => ram_block8a6.PORTAADDR
address_a[0] => ram_block8a7.PORTAADDR
address_a[0] => ram_block8a8.PORTAADDR
address_a[0] => ram_block8a9.PORTAADDR
address_a[0] => ram_block8a10.PORTAADDR
address_a[0] => ram_block8a11.PORTAADDR
address_a[0] => ram_block8a12.PORTAADDR
address_a[0] => ram_block8a13.PORTAADDR
address_a[0] => ram_block8a14.PORTAADDR
address_a[0] => ram_block8a15.PORTAADDR
address_a[1] => ram_block8a0.PORTAADDR1
address_a[1] => ram_block8a1.PORTAADDR1
address_a[1] => ram_block8a2.PORTAADDR1
address_a[1] => ram_block8a3.PORTAADDR1
address_a[1] => ram_block8a4.PORTAADDR1
address_a[1] => ram_block8a5.PORTAADDR1
address_a[1] => ram_block8a6.PORTAADDR1
address_a[1] => ram_block8a7.PORTAADDR1
address_a[1] => ram_block8a8.PORTAADDR1
address_a[1] => ram_block8a9.PORTAADDR1
address_a[1] => ram_block8a10.PORTAADDR1
address_a[1] => ram_block8a11.PORTAADDR1
address_a[1] => ram_block8a12.PORTAADDR1
address_a[1] => ram_block8a13.PORTAADDR1
address_a[1] => ram_block8a14.PORTAADDR1
address_a[1] => ram_block8a15.PORTAADDR1
address_a[2] => ram_block8a0.PORTAADDR2
address_a[2] => ram_block8a1.PORTAADDR2
address_a[2] => ram_block8a2.PORTAADDR2
address_a[2] => ram_block8a3.PORTAADDR2
address_a[2] => ram_block8a4.PORTAADDR2
address_a[2] => ram_block8a5.PORTAADDR2
address_a[2] => ram_block8a6.PORTAADDR2
address_a[2] => ram_block8a7.PORTAADDR2
address_a[2] => ram_block8a8.PORTAADDR2
address_a[2] => ram_block8a9.PORTAADDR2
address_a[2] => ram_block8a10.PORTAADDR2
address_a[2] => ram_block8a11.PORTAADDR2
address_a[2] => ram_block8a12.PORTAADDR2
address_a[2] => ram_block8a13.PORTAADDR2
address_a[2] => ram_block8a14.PORTAADDR2
address_a[2] => ram_block8a15.PORTAADDR2
address_a[3] => ram_block8a0.PORTAADDR3
address_a[3] => ram_block8a1.PORTAADDR3
address_a[3] => ram_block8a2.PORTAADDR3
address_a[3] => ram_block8a3.PORTAADDR3
address_a[3] => ram_block8a4.PORTAADDR3
address_a[3] => ram_block8a5.PORTAADDR3
address_a[3] => ram_block8a6.PORTAADDR3
address_a[3] => ram_block8a7.PORTAADDR3
address_a[3] => ram_block8a8.PORTAADDR3
address_a[3] => ram_block8a9.PORTAADDR3
address_a[3] => ram_block8a10.PORTAADDR3
address_a[3] => ram_block8a11.PORTAADDR3
address_a[3] => ram_block8a12.PORTAADDR3
address_a[3] => ram_block8a13.PORTAADDR3
address_a[3] => ram_block8a14.PORTAADDR3
address_a[3] => ram_block8a15.PORTAADDR3
address_a[4] => ram_block8a0.PORTAADDR4
address_a[4] => ram_block8a1.PORTAADDR4
address_a[4] => ram_block8a2.PORTAADDR4
address_a[4] => ram_block8a3.PORTAADDR4
address_a[4] => ram_block8a4.PORTAADDR4
address_a[4] => ram_block8a5.PORTAADDR4
address_a[4] => ram_block8a6.PORTAADDR4
address_a[4] => ram_block8a7.PORTAADDR4
address_a[4] => ram_block8a8.PORTAADDR4
address_a[4] => ram_block8a9.PORTAADDR4
address_a[4] => ram_block8a10.PORTAADDR4
address_a[4] => ram_block8a11.PORTAADDR4
address_a[4] => ram_block8a12.PORTAADDR4
address_a[4] => ram_block8a13.PORTAADDR4
address_a[4] => ram_block8a14.PORTAADDR4
address_a[4] => ram_block8a15.PORTAADDR4
address_a[5] => ram_block8a0.PORTAADDR5
address_a[5] => ram_block8a1.PORTAADDR5
address_a[5] => ram_block8a2.PORTAADDR5
address_a[5] => ram_block8a3.PORTAADDR5
address_a[5] => ram_block8a4.PORTAADDR5
address_a[5] => ram_block8a5.PORTAADDR5
address_a[5] => ram_block8a6.PORTAADDR5
address_a[5] => ram_block8a7.PORTAADDR5
address_a[5] => ram_block8a8.PORTAADDR5
address_a[5] => ram_block8a9.PORTAADDR5
address_a[5] => ram_block8a10.PORTAADDR5
address_a[5] => ram_block8a11.PORTAADDR5
address_a[5] => ram_block8a12.PORTAADDR5
address_a[5] => ram_block8a13.PORTAADDR5
address_a[5] => ram_block8a14.PORTAADDR5
address_a[5] => ram_block8a15.PORTAADDR5
address_a[6] => ram_block8a0.PORTAADDR6
address_a[6] => ram_block8a1.PORTAADDR6
address_a[6] => ram_block8a2.PORTAADDR6
address_a[6] => ram_block8a3.PORTAADDR6
address_a[6] => ram_block8a4.PORTAADDR6
address_a[6] => ram_block8a5.PORTAADDR6
address_a[6] => ram_block8a6.PORTAADDR6
address_a[6] => ram_block8a7.PORTAADDR6
address_a[6] => ram_block8a8.PORTAADDR6
address_a[6] => ram_block8a9.PORTAADDR6
address_a[6] => ram_block8a10.PORTAADDR6
address_a[6] => ram_block8a11.PORTAADDR6
address_a[6] => ram_block8a12.PORTAADDR6
address_a[6] => ram_block8a13.PORTAADDR6
address_a[6] => ram_block8a14.PORTAADDR6
address_a[6] => ram_block8a15.PORTAADDR6
address_a[7] => ram_block8a0.PORTAADDR7
address_a[7] => ram_block8a1.PORTAADDR7
address_a[7] => ram_block8a2.PORTAADDR7
address_a[7] => ram_block8a3.PORTAADDR7
address_a[7] => ram_block8a4.PORTAADDR7
address_a[7] => ram_block8a5.PORTAADDR7
address_a[7] => ram_block8a6.PORTAADDR7
address_a[7] => ram_block8a7.PORTAADDR7
address_a[7] => ram_block8a8.PORTAADDR7
address_a[7] => ram_block8a9.PORTAADDR7
address_a[7] => ram_block8a10.PORTAADDR7
address_a[7] => ram_block8a11.PORTAADDR7
address_a[7] => ram_block8a12.PORTAADDR7
address_a[7] => ram_block8a13.PORTAADDR7
address_a[7] => ram_block8a14.PORTAADDR7
address_a[7] => ram_block8a15.PORTAADDR7
address_b[0] => ram_block8a0.PORTBADDR
address_b[0] => ram_block8a1.PORTBADDR
address_b[0] => ram_block8a2.PORTBADDR
address_b[0] => ram_block8a3.PORTBADDR
address_b[0] => ram_block8a4.PORTBADDR
address_b[0] => ram_block8a5.PORTBADDR
address_b[0] => ram_block8a6.PORTBADDR
address_b[0] => ram_block8a7.PORTBADDR
address_b[0] => ram_block8a8.PORTBADDR
address_b[0] => ram_block8a9.PORTBADDR
address_b[0] => ram_block8a10.PORTBADDR
address_b[0] => ram_block8a11.PORTBADDR
address_b[0] => ram_block8a12.PORTBADDR
address_b[0] => ram_block8a13.PORTBADDR
address_b[0] => ram_block8a14.PORTBADDR
address_b[0] => ram_block8a15.PORTBADDR
address_b[1] => ram_block8a0.PORTBADDR1
address_b[1] => ram_block8a1.PORTBADDR1
address_b[1] => ram_block8a2.PORTBADDR1
address_b[1] => ram_block8a3.PORTBADDR1
address_b[1] => ram_block8a4.PORTBADDR1
address_b[1] => ram_block8a5.PORTBADDR1
address_b[1] => ram_block8a6.PORTBADDR1
address_b[1] => ram_block8a7.PORTBADDR1
address_b[1] => ram_block8a8.PORTBADDR1
address_b[1] => ram_block8a9.PORTBADDR1
address_b[1] => ram_block8a10.PORTBADDR1
address_b[1] => ram_block8a11.PORTBADDR1
address_b[1] => ram_block8a12.PORTBADDR1
address_b[1] => ram_block8a13.PORTBADDR1
address_b[1] => ram_block8a14.PORTBADDR1
address_b[1] => ram_block8a15.PORTBADDR1
address_b[2] => ram_block8a0.PORTBADDR2
address_b[2] => ram_block8a1.PORTBADDR2
address_b[2] => ram_block8a2.PORTBADDR2
address_b[2] => ram_block8a3.PORTBADDR2
address_b[2] => ram_block8a4.PORTBADDR2
address_b[2] => ram_block8a5.PORTBADDR2
address_b[2] => ram_block8a6.PORTBADDR2
address_b[2] => ram_block8a7.PORTBADDR2
address_b[2] => ram_block8a8.PORTBADDR2
address_b[2] => ram_block8a9.PORTBADDR2
address_b[2] => ram_block8a10.PORTBADDR2
address_b[2] => ram_block8a11.PORTBADDR2
address_b[2] => ram_block8a12.PORTBADDR2
address_b[2] => ram_block8a13.PORTBADDR2
address_b[2] => ram_block8a14.PORTBADDR2
address_b[2] => ram_block8a15.PORTBADDR2
address_b[3] => ram_block8a0.PORTBADDR3
address_b[3] => ram_block8a1.PORTBADDR3
address_b[3] => ram_block8a2.PORTBADDR3
address_b[3] => ram_block8a3.PORTBADDR3
address_b[3] => ram_block8a4.PORTBADDR3
address_b[3] => ram_block8a5.PORTBADDR3
address_b[3] => ram_block8a6.PORTBADDR3
address_b[3] => ram_block8a7.PORTBADDR3
address_b[3] => ram_block8a8.PORTBADDR3
address_b[3] => ram_block8a9.PORTBADDR3
address_b[3] => ram_block8a10.PORTBADDR3
address_b[3] => ram_block8a11.PORTBADDR3
address_b[3] => ram_block8a12.PORTBADDR3
address_b[3] => ram_block8a13.PORTBADDR3
address_b[3] => ram_block8a14.PORTBADDR3
address_b[3] => ram_block8a15.PORTBADDR3
address_b[4] => ram_block8a0.PORTBADDR4
address_b[4] => ram_block8a1.PORTBADDR4
address_b[4] => ram_block8a2.PORTBADDR4
address_b[4] => ram_block8a3.PORTBADDR4
address_b[4] => ram_block8a4.PORTBADDR4
address_b[4] => ram_block8a5.PORTBADDR4
address_b[4] => ram_block8a6.PORTBADDR4
address_b[4] => ram_block8a7.PORTBADDR4
address_b[4] => ram_block8a8.PORTBADDR4
address_b[4] => ram_block8a9.PORTBADDR4
address_b[4] => ram_block8a10.PORTBADDR4
address_b[4] => ram_block8a11.PORTBADDR4
address_b[4] => ram_block8a12.PORTBADDR4
address_b[4] => ram_block8a13.PORTBADDR4
address_b[4] => ram_block8a14.PORTBADDR4
address_b[4] => ram_block8a15.PORTBADDR4
address_b[5] => ram_block8a0.PORTBADDR5
address_b[5] => ram_block8a1.PORTBADDR5
address_b[5] => ram_block8a2.PORTBADDR5
address_b[5] => ram_block8a3.PORTBADDR5
address_b[5] => ram_block8a4.PORTBADDR5
address_b[5] => ram_block8a5.PORTBADDR5
address_b[5] => ram_block8a6.PORTBADDR5
address_b[5] => ram_block8a7.PORTBADDR5
address_b[5] => ram_block8a8.PORTBADDR5
address_b[5] => ram_block8a9.PORTBADDR5
address_b[5] => ram_block8a10.PORTBADDR5
address_b[5] => ram_block8a11.PORTBADDR5
address_b[5] => ram_block8a12.PORTBADDR5
address_b[5] => ram_block8a13.PORTBADDR5
address_b[5] => ram_block8a14.PORTBADDR5
address_b[5] => ram_block8a15.PORTBADDR5
address_b[6] => ram_block8a0.PORTBADDR6
address_b[6] => ram_block8a1.PORTBADDR6
address_b[6] => ram_block8a2.PORTBADDR6
address_b[6] => ram_block8a3.PORTBADDR6
address_b[6] => ram_block8a4.PORTBADDR6
address_b[6] => ram_block8a5.PORTBADDR6
address_b[6] => ram_block8a6.PORTBADDR6
address_b[6] => ram_block8a7.PORTBADDR6
address_b[6] => ram_block8a8.PORTBADDR6
address_b[6] => ram_block8a9.PORTBADDR6
address_b[6] => ram_block8a10.PORTBADDR6
address_b[6] => ram_block8a11.PORTBADDR6
address_b[6] => ram_block8a12.PORTBADDR6
address_b[6] => ram_block8a13.PORTBADDR6
address_b[6] => ram_block8a14.PORTBADDR6
address_b[6] => ram_block8a15.PORTBADDR6
address_b[7] => ram_block8a0.PORTBADDR7
address_b[7] => ram_block8a1.PORTBADDR7
address_b[7] => ram_block8a2.PORTBADDR7
address_b[7] => ram_block8a3.PORTBADDR7
address_b[7] => ram_block8a4.PORTBADDR7
address_b[7] => ram_block8a5.PORTBADDR7
address_b[7] => ram_block8a6.PORTBADDR7
address_b[7] => ram_block8a7.PORTBADDR7
address_b[7] => ram_block8a8.PORTBADDR7
address_b[7] => ram_block8a9.PORTBADDR7
address_b[7] => ram_block8a10.PORTBADDR7
address_b[7] => ram_block8a11.PORTBADDR7
address_b[7] => ram_block8a12.PORTBADDR7
address_b[7] => ram_block8a13.PORTBADDR7
address_b[7] => ram_block8a14.PORTBADDR7
address_b[7] => ram_block8a15.PORTBADDR7
addressstall_b => ram_block8a0.PORTBADDRSTALL
addressstall_b => ram_block8a1.PORTBADDRSTALL
addressstall_b => ram_block8a2.PORTBADDRSTALL
addressstall_b => ram_block8a3.PORTBADDRSTALL
addressstall_b => ram_block8a4.PORTBADDRSTALL
addressstall_b => ram_block8a5.PORTBADDRSTALL
addressstall_b => ram_block8a6.PORTBADDRSTALL
addressstall_b => ram_block8a7.PORTBADDRSTALL
addressstall_b => ram_block8a8.PORTBADDRSTALL
addressstall_b => ram_block8a9.PORTBADDRSTALL
addressstall_b => ram_block8a10.PORTBADDRSTALL
addressstall_b => ram_block8a11.PORTBADDRSTALL
addressstall_b => ram_block8a12.PORTBADDRSTALL
addressstall_b => ram_block8a13.PORTBADDRSTALL
addressstall_b => ram_block8a14.PORTBADDRSTALL
addressstall_b => ram_block8a15.PORTBADDRSTALL
clock0 => ram_block8a0.CLK0
clock0 => ram_block8a1.CLK0
clock0 => ram_block8a2.CLK0
clock0 => ram_block8a3.CLK0
clock0 => ram_block8a4.CLK0
clock0 => ram_block8a5.CLK0
clock0 => ram_block8a6.CLK0
clock0 => ram_block8a7.CLK0
clock0 => ram_block8a8.CLK0
clock0 => ram_block8a9.CLK0
clock0 => ram_block8a10.CLK0
clock0 => ram_block8a11.CLK0
clock0 => ram_block8a12.CLK0
clock0 => ram_block8a13.CLK0
clock0 => ram_block8a14.CLK0
clock0 => ram_block8a15.CLK0
clock1 => ram_block8a0.CLK1
clock1 => ram_block8a1.CLK1
clock1 => ram_block8a2.CLK1
clock1 => ram_block8a3.CLK1
clock1 => ram_block8a4.CLK1
clock1 => ram_block8a5.CLK1
clock1 => ram_block8a6.CLK1
clock1 => ram_block8a7.CLK1
clock1 => ram_block8a8.CLK1
clock1 => ram_block8a9.CLK1
clock1 => ram_block8a10.CLK1
clock1 => ram_block8a11.CLK1
clock1 => ram_block8a12.CLK1
clock1 => ram_block8a13.CLK1
clock1 => ram_block8a14.CLK1
clock1 => ram_block8a15.CLK1
data_a[0] => ram_block8a0.PORTADATAIN
data_a[1] => ram_block8a1.PORTADATAIN
data_a[2] => ram_block8a2.PORTADATAIN
data_a[3] => ram_block8a3.PORTADATAIN
data_a[4] => ram_block8a4.PORTADATAIN
data_a[5] => ram_block8a5.PORTADATAIN
data_a[6] => ram_block8a6.PORTADATAIN
data_a[7] => ram_block8a7.PORTADATAIN
data_a[8] => ram_block8a8.PORTADATAIN
data_a[9] => ram_block8a9.PORTADATAIN
data_a[10] => ram_block8a10.PORTADATAIN
data_a[11] => ram_block8a11.PORTADATAIN
data_a[12] => ram_block8a12.PORTADATAIN
data_a[13] => ram_block8a13.PORTADATAIN
data_a[14] => ram_block8a14.PORTADATAIN
data_a[15] => ram_block8a15.PORTADATAIN
q_b[0] <= ram_block8a0.PORTBDATAOUT
q_b[1] <= ram_block8a1.PORTBDATAOUT
q_b[2] <= ram_block8a2.PORTBDATAOUT
q_b[3] <= ram_block8a3.PORTBDATAOUT
q_b[4] <= ram_block8a4.PORTBDATAOUT
q_b[5] <= ram_block8a5.PORTBDATAOUT
q_b[6] <= ram_block8a6.PORTBDATAOUT
q_b[7] <= ram_block8a7.PORTBDATAOUT
q_b[8] <= ram_block8a8.PORTBDATAOUT
q_b[9] <= ram_block8a9.PORTBDATAOUT
q_b[10] <= ram_block8a10.PORTBDATAOUT
q_b[11] <= ram_block8a11.PORTBDATAOUT
q_b[12] <= ram_block8a12.PORTBDATAOUT
q_b[13] <= ram_block8a13.PORTBDATAOUT
q_b[14] <= ram_block8a14.PORTBDATAOUT
q_b[15] <= ram_block8a15.PORTBDATAOUT
wren_a => ram_block8a0.PORTAWE
wren_a => ram_block8a0.ENA0
wren_a => ram_block8a1.PORTAWE
wren_a => ram_block8a1.ENA0
wren_a => ram_block8a2.PORTAWE
wren_a => ram_block8a2.ENA0
wren_a => ram_block8a3.PORTAWE
wren_a => ram_block8a3.ENA0
wren_a => ram_block8a4.PORTAWE
wren_a => ram_block8a4.ENA0
wren_a => ram_block8a5.PORTAWE
wren_a => ram_block8a5.ENA0
wren_a => ram_block8a6.PORTAWE
wren_a => ram_block8a6.ENA0
wren_a => ram_block8a7.PORTAWE
wren_a => ram_block8a7.ENA0
wren_a => ram_block8a8.PORTAWE
wren_a => ram_block8a8.ENA0
wren_a => ram_block8a9.PORTAWE
wren_a => ram_block8a9.ENA0
wren_a => ram_block8a10.PORTAWE
wren_a => ram_block8a10.ENA0
wren_a => ram_block8a11.PORTAWE
wren_a => ram_block8a11.ENA0
wren_a => ram_block8a12.PORTAWE
wren_a => ram_block8a12.ENA0
wren_a => ram_block8a13.PORTAWE
wren_a => ram_block8a13.ENA0
wren_a => ram_block8a14.PORTAWE
wren_a => ram_block8a14.ENA0
wren_a => ram_block8a15.PORTAWE
wren_a => ram_block8a15.ENA0


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe10a[0].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[0].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
clock => dffpipe_jd9:dffpipe11.clock
clrn => dffpipe_jd9:dffpipe11.clrn
d[0] => dffpipe_jd9:dffpipe11.d[0]
d[1] => dffpipe_jd9:dffpipe11.d[1]
d[2] => dffpipe_jd9:dffpipe11.d[2]
d[3] => dffpipe_jd9:dffpipe11.d[3]
d[4] => dffpipe_jd9:dffpipe11.d[4]
d[5] => dffpipe_jd9:dffpipe11.d[5]
d[6] => dffpipe_jd9:dffpipe11.d[6]
d[7] => dffpipe_jd9:dffpipe11.d[7]
d[8] => dffpipe_jd9:dffpipe11.d[8]
q[0] <= dffpipe_jd9:dffpipe11.q[0]
q[1] <= dffpipe_jd9:dffpipe11.q[1]
q[2] <= dffpipe_jd9:dffpipe11.q[2]
q[3] <= dffpipe_jd9:dffpipe11.q[3]
q[4] <= dffpipe_jd9:dffpipe11.q[4]
q[5] <= dffpipe_jd9:dffpipe11.q[5]
q[6] <= dffpipe_jd9:dffpipe11.q[6]
q[7] <= dffpipe_jd9:dffpipe11.q[7]
q[8] <= dffpipe_jd9:dffpipe11.q[8]


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
clock => dffe10a[0].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[0].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
clock => dffpipe_kd9:dffpipe14.clock
clrn => dffpipe_kd9:dffpipe14.clrn
d[0] => dffpipe_kd9:dffpipe14.d[0]
d[1] => dffpipe_kd9:dffpipe14.d[1]
d[2] => dffpipe_kd9:dffpipe14.d[2]
d[3] => dffpipe_kd9:dffpipe14.d[3]
d[4] => dffpipe_kd9:dffpipe14.d[4]
d[5] => dffpipe_kd9:dffpipe14.d[5]
d[6] => dffpipe_kd9:dffpipe14.d[6]
d[7] => dffpipe_kd9:dffpipe14.d[7]
d[8] => dffpipe_kd9:dffpipe14.d[8]
q[0] <= dffpipe_kd9:dffpipe14.q[0]
q[1] <= dffpipe_kd9:dffpipe14.q[1]
q[2] <= dffpipe_kd9:dffpipe14.q[2]
q[3] <= dffpipe_kd9:dffpipe14.q[3]
q[4] <= dffpipe_kd9:dffpipe14.q[4]
q[5] <= dffpipe_kd9:dffpipe14.q[5]
q[6] <= dffpipe_kd9:dffpipe14.q[6]
q[7] <= dffpipe_kd9:dffpipe14.q[7]
q[8] <= dffpipe_kd9:dffpipe14.q[8]


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_0or1:auto_generated.data[0]
data[1] => dcfifo_0or1:auto_generated.data[1]
data[2] => dcfifo_0or1:auto_generated.data[2]
data[3] => dcfifo_0or1:auto_generated.data[3]
data[4] => dcfifo_0or1:auto_generated.data[4]
data[5] => dcfifo_0or1:auto_generated.data[5]
data[6] => dcfifo_0or1:auto_generated.data[6]
data[7] => dcfifo_0or1:auto_generated.data[7]
data[8] => dcfifo_0or1:auto_generated.data[8]
data[9] => dcfifo_0or1:auto_generated.data[9]
data[10] => dcfifo_0or1:auto_generated.data[10]
data[11] => dcfifo_0or1:auto_generated.data[11]
data[12] => dcfifo_0or1:auto_generated.data[12]
data[13] => dcfifo_0or1:auto_generated.data[13]
data[14] => dcfifo_0or1:auto_generated.data[14]
data[15] => dcfifo_0or1:auto_generated.data[15]
q[0] <= dcfifo_0or1:auto_generated.q[0]
q[1] <= dcfifo_0or1:auto_generated.q[1]
q[2] <= dcfifo_0or1:auto_generated.q[2]
q[3] <= dcfifo_0or1:auto_generated.q[3]
q[4] <= dcfifo_0or1:auto_generated.q[4]
q[5] <= dcfifo_0or1:auto_generated.q[5]
q[6] <= dcfifo_0or1:auto_generated.q[6]
q[7] <= dcfifo_0or1:auto_generated.q[7]
q[8] <= dcfifo_0or1:auto_generated.q[8]
q[9] <= dcfifo_0or1:auto_generated.q[9]
q[10] <= dcfifo_0or1:auto_generated.q[10]
q[11] <= dcfifo_0or1:auto_generated.q[11]
q[12] <= dcfifo_0or1:auto_generated.q[12]
q[13] <= dcfifo_0or1:auto_generated.q[13]
q[14] <= dcfifo_0or1:auto_generated.q[14]
q[15] <= dcfifo_0or1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_0or1:auto_generated.rdclk
rdreq => dcfifo_0or1:auto_generated.rdreq
wrclk => dcfifo_0or1:auto_generated.wrclk
wrreq => dcfifo_0or1:auto_generated.wrreq
aclr => dcfifo_0or1:auto_generated.aclr
rdempty <= dcfifo_0or1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_0or1:auto_generated.wrfull
rdusedw[0] <= dcfifo_0or1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0or1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0or1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0or1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0or1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0or1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0or1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_0or1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_0or1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_0or1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_0or1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_0or1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_0or1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_0or1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_0or1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_0or1:auto_generated.wrusedw[7]


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_tua1:fifo_ram.data_a[0]
data[1] => altsyncram_tua1:fifo_ram.data_a[1]
data[2] => altsyncram_tua1:fifo_ram.data_a[2]
data[3] => altsyncram_tua1:fifo_ram.data_a[3]
data[4] => altsyncram_tua1:fifo_ram.data_a[4]
data[5] => altsyncram_tua1:fifo_ram.data_a[5]
data[6] => altsyncram_tua1:fifo_ram.data_a[6]
data[7] => altsyncram_tua1:fifo_ram.data_a[7]
data[8] => altsyncram_tua1:fifo_ram.data_a[8]
data[9] => altsyncram_tua1:fifo_ram.data_a[9]
data[10] => altsyncram_tua1:fifo_ram.data_a[10]
data[11] => altsyncram_tua1:fifo_ram.data_a[11]
data[12] => altsyncram_tua1:fifo_ram.data_a[12]
data[13] => altsyncram_tua1:fifo_ram.data_a[13]
data[14] => altsyncram_tua1:fifo_ram.data_a[14]
data[15] => altsyncram_tua1:fifo_ram.data_a[15]
q[0] <= altsyncram_tua1:fifo_ram.q_b[0]
q[1] <= altsyncram_tua1:fifo_ram.q_b[1]
q[2] <= altsyncram_tua1:fifo_ram.q_b[2]
q[3] <= altsyncram_tua1:fifo_ram.q_b[3]
q[4] <= altsyncram_tua1:fifo_ram.q_b[4]
q[5] <= altsyncram_tua1:fifo_ram.q_b[5]
q[6] <= altsyncram_tua1:fifo_ram.q_b[6]
q[7] <= altsyncram_tua1:fifo_ram.q_b[7]
q[8] <= altsyncram_tua1:fifo_ram.q_b[8]
q[9] <= altsyncram_tua1:fifo_ram.q_b[9]
q[10] <= altsyncram_tua1:fifo_ram.q_b[10]
q[11] <= altsyncram_tua1:fifo_ram.q_b[11]
q[12] <= altsyncram_tua1:fifo_ram.q_b[12]
q[13] <= altsyncram_tua1:fifo_ram.q_b[13]
q[14] <= altsyncram_tua1:fifo_ram.q_b[14]
q[15] <= altsyncram_tua1:fifo_ram.q_b[15]
rdclk => a_graycounter_fu6:rdptr_g1p.clock
rdclk => altsyncram_tua1:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_2ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_bcc:wrptr_g1p.clock
wrclk => altsyncram_tua1:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_3ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram
aclr1 => ram_block8a0.CLR1
aclr1 => ram_block8a1.CLR1
aclr1 => ram_block8a2.CLR1
aclr1 => ram_block8a3.CLR1
aclr1 => ram_block8a4.CLR1
aclr1 => ram_block8a5.CLR1
aclr1 => ram_block8a6.CLR1
aclr1 => ram_block8a7.CLR1
aclr1 => ram_block8a8.CLR1
aclr1 => ram_block8a9.CLR1
aclr1 => ram_block8a10.CLR1
aclr1 => ram_block8a11.CLR1
aclr1 => ram_block8a12.CLR1
aclr1 => ram_block8a13.CLR1
aclr1 => ram_block8a14.CLR1
aclr1 => ram_block8a15.CLR1
address_a[0] => ram_block8a0.PORTAADDR
address_a[0] => ram_block8a1.PORTAADDR
address_a[0] => ram_block8a2.PORTAADDR
address_a[0] => ram_block8a3.PORTAADDR
address_a[0] => ram_block8a4.PORTAADDR
address_a[0] => ram_block8a5.PORTAADDR
address_a[0] => ram_block8a6.PORTAADDR
address_a[0] => ram_block8a7.PORTAADDR
address_a[0] => ram_block8a8.PORTAADDR
address_a[0] => ram_block8a9.PORTAADDR
address_a[0] => ram_block8a10.PORTAADDR
address_a[0] => ram_block8a11.PORTAADDR
address_a[0] => ram_block8a12.PORTAADDR
address_a[0] => ram_block8a13.PORTAADDR
address_a[0] => ram_block8a14.PORTAADDR
address_a[0] => ram_block8a15.PORTAADDR
address_a[1] => ram_block8a0.PORTAADDR1
address_a[1] => ram_block8a1.PORTAADDR1
address_a[1] => ram_block8a2.PORTAADDR1
address_a[1] => ram_block8a3.PORTAADDR1
address_a[1] => ram_block8a4.PORTAADDR1
address_a[1] => ram_block8a5.PORTAADDR1
address_a[1] => ram_block8a6.PORTAADDR1
address_a[1] => ram_block8a7.PORTAADDR1
address_a[1] => ram_block8a8.PORTAADDR1
address_a[1] => ram_block8a9.PORTAADDR1
address_a[1] => ram_block8a10.PORTAADDR1
address_a[1] => ram_block8a11.PORTAADDR1
address_a[1] => ram_block8a12.PORTAADDR1
address_a[1] => ram_block8a13.PORTAADDR1
address_a[1] => ram_block8a14.PORTAADDR1
address_a[1] => ram_block8a15.PORTAADDR1
address_a[2] => ram_block8a0.PORTAADDR2
address_a[2] => ram_block8a1.PORTAADDR2
address_a[2] => ram_block8a2.PORTAADDR2
address_a[2] => ram_block8a3.PORTAADDR2
address_a[2] => ram_block8a4.PORTAADDR2
address_a[2] => ram_block8a5.PORTAADDR2
address_a[2] => ram_block8a6.PORTAADDR2
address_a[2] => ram_block8a7.PORTAADDR2
address_a[2] => ram_block8a8.PORTAADDR2
address_a[2] => ram_block8a9.PORTAADDR2
address_a[2] => ram_block8a10.PORTAADDR2
address_a[2] => ram_block8a11.PORTAADDR2
address_a[2] => ram_block8a12.PORTAADDR2
address_a[2] => ram_block8a13.PORTAADDR2
address_a[2] => ram_block8a14.PORTAADDR2
address_a[2] => ram_block8a15.PORTAADDR2
address_a[3] => ram_block8a0.PORTAADDR3
address_a[3] => ram_block8a1.PORTAADDR3
address_a[3] => ram_block8a2.PORTAADDR3
address_a[3] => ram_block8a3.PORTAADDR3
address_a[3] => ram_block8a4.PORTAADDR3
address_a[3] => ram_block8a5.PORTAADDR3
address_a[3] => ram_block8a6.PORTAADDR3
address_a[3] => ram_block8a7.PORTAADDR3
address_a[3] => ram_block8a8.PORTAADDR3
address_a[3] => ram_block8a9.PORTAADDR3
address_a[3] => ram_block8a10.PORTAADDR3
address_a[3] => ram_block8a11.PORTAADDR3
address_a[3] => ram_block8a12.PORTAADDR3
address_a[3] => ram_block8a13.PORTAADDR3
address_a[3] => ram_block8a14.PORTAADDR3
address_a[3] => ram_block8a15.PORTAADDR3
address_a[4] => ram_block8a0.PORTAADDR4
address_a[4] => ram_block8a1.PORTAADDR4
address_a[4] => ram_block8a2.PORTAADDR4
address_a[4] => ram_block8a3.PORTAADDR4
address_a[4] => ram_block8a4.PORTAADDR4
address_a[4] => ram_block8a5.PORTAADDR4
address_a[4] => ram_block8a6.PORTAADDR4
address_a[4] => ram_block8a7.PORTAADDR4
address_a[4] => ram_block8a8.PORTAADDR4
address_a[4] => ram_block8a9.PORTAADDR4
address_a[4] => ram_block8a10.PORTAADDR4
address_a[4] => ram_block8a11.PORTAADDR4
address_a[4] => ram_block8a12.PORTAADDR4
address_a[4] => ram_block8a13.PORTAADDR4
address_a[4] => ram_block8a14.PORTAADDR4
address_a[4] => ram_block8a15.PORTAADDR4
address_a[5] => ram_block8a0.PORTAADDR5
address_a[5] => ram_block8a1.PORTAADDR5
address_a[5] => ram_block8a2.PORTAADDR5
address_a[5] => ram_block8a3.PORTAADDR5
address_a[5] => ram_block8a4.PORTAADDR5
address_a[5] => ram_block8a5.PORTAADDR5
address_a[5] => ram_block8a6.PORTAADDR5
address_a[5] => ram_block8a7.PORTAADDR5
address_a[5] => ram_block8a8.PORTAADDR5
address_a[5] => ram_block8a9.PORTAADDR5
address_a[5] => ram_block8a10.PORTAADDR5
address_a[5] => ram_block8a11.PORTAADDR5
address_a[5] => ram_block8a12.PORTAADDR5
address_a[5] => ram_block8a13.PORTAADDR5
address_a[5] => ram_block8a14.PORTAADDR5
address_a[5] => ram_block8a15.PORTAADDR5
address_a[6] => ram_block8a0.PORTAADDR6
address_a[6] => ram_block8a1.PORTAADDR6
address_a[6] => ram_block8a2.PORTAADDR6
address_a[6] => ram_block8a3.PORTAADDR6
address_a[6] => ram_block8a4.PORTAADDR6
address_a[6] => ram_block8a5.PORTAADDR6
address_a[6] => ram_block8a6.PORTAADDR6
address_a[6] => ram_block8a7.PORTAADDR6
address_a[6] => ram_block8a8.PORTAADDR6
address_a[6] => ram_block8a9.PORTAADDR6
address_a[6] => ram_block8a10.PORTAADDR6
address_a[6] => ram_block8a11.PORTAADDR6
address_a[6] => ram_block8a12.PORTAADDR6
address_a[6] => ram_block8a13.PORTAADDR6
address_a[6] => ram_block8a14.PORTAADDR6
address_a[6] => ram_block8a15.PORTAADDR6
address_a[7] => ram_block8a0.PORTAADDR7
address_a[7] => ram_block8a1.PORTAADDR7
address_a[7] => ram_block8a2.PORTAADDR7
address_a[7] => ram_block8a3.PORTAADDR7
address_a[7] => ram_block8a4.PORTAADDR7
address_a[7] => ram_block8a5.PORTAADDR7
address_a[7] => ram_block8a6.PORTAADDR7
address_a[7] => ram_block8a7.PORTAADDR7
address_a[7] => ram_block8a8.PORTAADDR7
address_a[7] => ram_block8a9.PORTAADDR7
address_a[7] => ram_block8a10.PORTAADDR7
address_a[7] => ram_block8a11.PORTAADDR7
address_a[7] => ram_block8a12.PORTAADDR7
address_a[7] => ram_block8a13.PORTAADDR7
address_a[7] => ram_block8a14.PORTAADDR7
address_a[7] => ram_block8a15.PORTAADDR7
address_b[0] => ram_block8a0.PORTBADDR
address_b[0] => ram_block8a1.PORTBADDR
address_b[0] => ram_block8a2.PORTBADDR
address_b[0] => ram_block8a3.PORTBADDR
address_b[0] => ram_block8a4.PORTBADDR
address_b[0] => ram_block8a5.PORTBADDR
address_b[0] => ram_block8a6.PORTBADDR
address_b[0] => ram_block8a7.PORTBADDR
address_b[0] => ram_block8a8.PORTBADDR
address_b[0] => ram_block8a9.PORTBADDR
address_b[0] => ram_block8a10.PORTBADDR
address_b[0] => ram_block8a11.PORTBADDR
address_b[0] => ram_block8a12.PORTBADDR
address_b[0] => ram_block8a13.PORTBADDR
address_b[0] => ram_block8a14.PORTBADDR
address_b[0] => ram_block8a15.PORTBADDR
address_b[1] => ram_block8a0.PORTBADDR1
address_b[1] => ram_block8a1.PORTBADDR1
address_b[1] => ram_block8a2.PORTBADDR1
address_b[1] => ram_block8a3.PORTBADDR1
address_b[1] => ram_block8a4.PORTBADDR1
address_b[1] => ram_block8a5.PORTBADDR1
address_b[1] => ram_block8a6.PORTBADDR1
address_b[1] => ram_block8a7.PORTBADDR1
address_b[1] => ram_block8a8.PORTBADDR1
address_b[1] => ram_block8a9.PORTBADDR1
address_b[1] => ram_block8a10.PORTBADDR1
address_b[1] => ram_block8a11.PORTBADDR1
address_b[1] => ram_block8a12.PORTBADDR1
address_b[1] => ram_block8a13.PORTBADDR1
address_b[1] => ram_block8a14.PORTBADDR1
address_b[1] => ram_block8a15.PORTBADDR1
address_b[2] => ram_block8a0.PORTBADDR2
address_b[2] => ram_block8a1.PORTBADDR2
address_b[2] => ram_block8a2.PORTBADDR2
address_b[2] => ram_block8a3.PORTBADDR2
address_b[2] => ram_block8a4.PORTBADDR2
address_b[2] => ram_block8a5.PORTBADDR2
address_b[2] => ram_block8a6.PORTBADDR2
address_b[2] => ram_block8a7.PORTBADDR2
address_b[2] => ram_block8a8.PORTBADDR2
address_b[2] => ram_block8a9.PORTBADDR2
address_b[2] => ram_block8a10.PORTBADDR2
address_b[2] => ram_block8a11.PORTBADDR2
address_b[2] => ram_block8a12.PORTBADDR2
address_b[2] => ram_block8a13.PORTBADDR2
address_b[2] => ram_block8a14.PORTBADDR2
address_b[2] => ram_block8a15.PORTBADDR2
address_b[3] => ram_block8a0.PORTBADDR3
address_b[3] => ram_block8a1.PORTBADDR3
address_b[3] => ram_block8a2.PORTBADDR3
address_b[3] => ram_block8a3.PORTBADDR3
address_b[3] => ram_block8a4.PORTBADDR3
address_b[3] => ram_block8a5.PORTBADDR3
address_b[3] => ram_block8a6.PORTBADDR3
address_b[3] => ram_block8a7.PORTBADDR3
address_b[3] => ram_block8a8.PORTBADDR3
address_b[3] => ram_block8a9.PORTBADDR3
address_b[3] => ram_block8a10.PORTBADDR3
address_b[3] => ram_block8a11.PORTBADDR3
address_b[3] => ram_block8a12.PORTBADDR3
address_b[3] => ram_block8a13.PORTBADDR3
address_b[3] => ram_block8a14.PORTBADDR3
address_b[3] => ram_block8a15.PORTBADDR3
address_b[4] => ram_block8a0.PORTBADDR4
address_b[4] => ram_block8a1.PORTBADDR4
address_b[4] => ram_block8a2.PORTBADDR4
address_b[4] => ram_block8a3.PORTBADDR4
address_b[4] => ram_block8a4.PORTBADDR4
address_b[4] => ram_block8a5.PORTBADDR4
address_b[4] => ram_block8a6.PORTBADDR4
address_b[4] => ram_block8a7.PORTBADDR4
address_b[4] => ram_block8a8.PORTBADDR4
address_b[4] => ram_block8a9.PORTBADDR4
address_b[4] => ram_block8a10.PORTBADDR4
address_b[4] => ram_block8a11.PORTBADDR4
address_b[4] => ram_block8a12.PORTBADDR4
address_b[4] => ram_block8a13.PORTBADDR4
address_b[4] => ram_block8a14.PORTBADDR4
address_b[4] => ram_block8a15.PORTBADDR4
address_b[5] => ram_block8a0.PORTBADDR5
address_b[5] => ram_block8a1.PORTBADDR5
address_b[5] => ram_block8a2.PORTBADDR5
address_b[5] => ram_block8a3.PORTBADDR5
address_b[5] => ram_block8a4.PORTBADDR5
address_b[5] => ram_block8a5.PORTBADDR5
address_b[5] => ram_block8a6.PORTBADDR5
address_b[5] => ram_block8a7.PORTBADDR5
address_b[5] => ram_block8a8.PORTBADDR5
address_b[5] => ram_block8a9.PORTBADDR5
address_b[5] => ram_block8a10.PORTBADDR5
address_b[5] => ram_block8a11.PORTBADDR5
address_b[5] => ram_block8a12.PORTBADDR5
address_b[5] => ram_block8a13.PORTBADDR5
address_b[5] => ram_block8a14.PORTBADDR5
address_b[5] => ram_block8a15.PORTBADDR5
address_b[6] => ram_block8a0.PORTBADDR6
address_b[6] => ram_block8a1.PORTBADDR6
address_b[6] => ram_block8a2.PORTBADDR6
address_b[6] => ram_block8a3.PORTBADDR6
address_b[6] => ram_block8a4.PORTBADDR6
address_b[6] => ram_block8a5.PORTBADDR6
address_b[6] => ram_block8a6.PORTBADDR6
address_b[6] => ram_block8a7.PORTBADDR6
address_b[6] => ram_block8a8.PORTBADDR6
address_b[6] => ram_block8a9.PORTBADDR6
address_b[6] => ram_block8a10.PORTBADDR6
address_b[6] => ram_block8a11.PORTBADDR6
address_b[6] => ram_block8a12.PORTBADDR6
address_b[6] => ram_block8a13.PORTBADDR6
address_b[6] => ram_block8a14.PORTBADDR6
address_b[6] => ram_block8a15.PORTBADDR6
address_b[7] => ram_block8a0.PORTBADDR7
address_b[7] => ram_block8a1.PORTBADDR7
address_b[7] => ram_block8a2.PORTBADDR7
address_b[7] => ram_block8a3.PORTBADDR7
address_b[7] => ram_block8a4.PORTBADDR7
address_b[7] => ram_block8a5.PORTBADDR7
address_b[7] => ram_block8a6.PORTBADDR7
address_b[7] => ram_block8a7.PORTBADDR7
address_b[7] => ram_block8a8.PORTBADDR7
address_b[7] => ram_block8a9.PORTBADDR7
address_b[7] => ram_block8a10.PORTBADDR7
address_b[7] => ram_block8a11.PORTBADDR7
address_b[7] => ram_block8a12.PORTBADDR7
address_b[7] => ram_block8a13.PORTBADDR7
address_b[7] => ram_block8a14.PORTBADDR7
address_b[7] => ram_block8a15.PORTBADDR7
addressstall_b => ram_block8a0.PORTBADDRSTALL
addressstall_b => ram_block8a1.PORTBADDRSTALL
addressstall_b => ram_block8a2.PORTBADDRSTALL
addressstall_b => ram_block8a3.PORTBADDRSTALL
addressstall_b => ram_block8a4.PORTBADDRSTALL
addressstall_b => ram_block8a5.PORTBADDRSTALL
addressstall_b => ram_block8a6.PORTBADDRSTALL
addressstall_b => ram_block8a7.PORTBADDRSTALL
addressstall_b => ram_block8a8.PORTBADDRSTALL
addressstall_b => ram_block8a9.PORTBADDRSTALL
addressstall_b => ram_block8a10.PORTBADDRSTALL
addressstall_b => ram_block8a11.PORTBADDRSTALL
addressstall_b => ram_block8a12.PORTBADDRSTALL
addressstall_b => ram_block8a13.PORTBADDRSTALL
addressstall_b => ram_block8a14.PORTBADDRSTALL
addressstall_b => ram_block8a15.PORTBADDRSTALL
clock0 => ram_block8a0.CLK0
clock0 => ram_block8a1.CLK0
clock0 => ram_block8a2.CLK0
clock0 => ram_block8a3.CLK0
clock0 => ram_block8a4.CLK0
clock0 => ram_block8a5.CLK0
clock0 => ram_block8a6.CLK0
clock0 => ram_block8a7.CLK0
clock0 => ram_block8a8.CLK0
clock0 => ram_block8a9.CLK0
clock0 => ram_block8a10.CLK0
clock0 => ram_block8a11.CLK0
clock0 => ram_block8a12.CLK0
clock0 => ram_block8a13.CLK0
clock0 => ram_block8a14.CLK0
clock0 => ram_block8a15.CLK0
clock1 => ram_block8a0.CLK1
clock1 => ram_block8a1.CLK1
clock1 => ram_block8a2.CLK1
clock1 => ram_block8a3.CLK1
clock1 => ram_block8a4.CLK1
clock1 => ram_block8a5.CLK1
clock1 => ram_block8a6.CLK1
clock1 => ram_block8a7.CLK1
clock1 => ram_block8a8.CLK1
clock1 => ram_block8a9.CLK1
clock1 => ram_block8a10.CLK1
clock1 => ram_block8a11.CLK1
clock1 => ram_block8a12.CLK1
clock1 => ram_block8a13.CLK1
clock1 => ram_block8a14.CLK1
clock1 => ram_block8a15.CLK1
data_a[0] => ram_block8a0.PORTADATAIN
data_a[1] => ram_block8a1.PORTADATAIN
data_a[2] => ram_block8a2.PORTADATAIN
data_a[3] => ram_block8a3.PORTADATAIN
data_a[4] => ram_block8a4.PORTADATAIN
data_a[5] => ram_block8a5.PORTADATAIN
data_a[6] => ram_block8a6.PORTADATAIN
data_a[7] => ram_block8a7.PORTADATAIN
data_a[8] => ram_block8a8.PORTADATAIN
data_a[9] => ram_block8a9.PORTADATAIN
data_a[10] => ram_block8a10.PORTADATAIN
data_a[11] => ram_block8a11.PORTADATAIN
data_a[12] => ram_block8a12.PORTADATAIN
data_a[13] => ram_block8a13.PORTADATAIN
data_a[14] => ram_block8a14.PORTADATAIN
data_a[15] => ram_block8a15.PORTADATAIN
q_b[0] <= ram_block8a0.PORTBDATAOUT
q_b[1] <= ram_block8a1.PORTBDATAOUT
q_b[2] <= ram_block8a2.PORTBDATAOUT
q_b[3] <= ram_block8a3.PORTBDATAOUT
q_b[4] <= ram_block8a4.PORTBDATAOUT
q_b[5] <= ram_block8a5.PORTBDATAOUT
q_b[6] <= ram_block8a6.PORTBDATAOUT
q_b[7] <= ram_block8a7.PORTBDATAOUT
q_b[8] <= ram_block8a8.PORTBDATAOUT
q_b[9] <= ram_block8a9.PORTBDATAOUT
q_b[10] <= ram_block8a10.PORTBDATAOUT
q_b[11] <= ram_block8a11.PORTBDATAOUT
q_b[12] <= ram_block8a12.PORTBDATAOUT
q_b[13] <= ram_block8a13.PORTBDATAOUT
q_b[14] <= ram_block8a14.PORTBDATAOUT
q_b[15] <= ram_block8a15.PORTBDATAOUT
wren_a => ram_block8a0.PORTAWE
wren_a => ram_block8a0.ENA0
wren_a => ram_block8a1.PORTAWE
wren_a => ram_block8a1.ENA0
wren_a => ram_block8a2.PORTAWE
wren_a => ram_block8a2.ENA0
wren_a => ram_block8a3.PORTAWE
wren_a => ram_block8a3.ENA0
wren_a => ram_block8a4.PORTAWE
wren_a => ram_block8a4.ENA0
wren_a => ram_block8a5.PORTAWE
wren_a => ram_block8a5.ENA0
wren_a => ram_block8a6.PORTAWE
wren_a => ram_block8a6.ENA0
wren_a => ram_block8a7.PORTAWE
wren_a => ram_block8a7.ENA0
wren_a => ram_block8a8.PORTAWE
wren_a => ram_block8a8.ENA0
wren_a => ram_block8a9.PORTAWE
wren_a => ram_block8a9.ENA0
wren_a => ram_block8a10.PORTAWE
wren_a => ram_block8a10.ENA0
wren_a => ram_block8a11.PORTAWE
wren_a => ram_block8a11.ENA0
wren_a => ram_block8a12.PORTAWE
wren_a => ram_block8a12.ENA0
wren_a => ram_block8a13.PORTAWE
wren_a => ram_block8a13.ENA0
wren_a => ram_block8a14.PORTAWE
wren_a => ram_block8a14.ENA0
wren_a => ram_block8a15.PORTAWE
wren_a => ram_block8a15.ENA0


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe10a[0].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[0].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
clock => dffpipe_jd9:dffpipe11.clock
clrn => dffpipe_jd9:dffpipe11.clrn
d[0] => dffpipe_jd9:dffpipe11.d[0]
d[1] => dffpipe_jd9:dffpipe11.d[1]
d[2] => dffpipe_jd9:dffpipe11.d[2]
d[3] => dffpipe_jd9:dffpipe11.d[3]
d[4] => dffpipe_jd9:dffpipe11.d[4]
d[5] => dffpipe_jd9:dffpipe11.d[5]
d[6] => dffpipe_jd9:dffpipe11.d[6]
d[7] => dffpipe_jd9:dffpipe11.d[7]
d[8] => dffpipe_jd9:dffpipe11.d[8]
q[0] <= dffpipe_jd9:dffpipe11.q[0]
q[1] <= dffpipe_jd9:dffpipe11.q[1]
q[2] <= dffpipe_jd9:dffpipe11.q[2]
q[3] <= dffpipe_jd9:dffpipe11.q[3]
q[4] <= dffpipe_jd9:dffpipe11.q[4]
q[5] <= dffpipe_jd9:dffpipe11.q[5]
q[6] <= dffpipe_jd9:dffpipe11.q[6]
q[7] <= dffpipe_jd9:dffpipe11.q[7]
q[8] <= dffpipe_jd9:dffpipe11.q[8]


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
clock => dffe10a[0].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[0].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
clock => dffpipe_kd9:dffpipe14.clock
clrn => dffpipe_kd9:dffpipe14.clrn
d[0] => dffpipe_kd9:dffpipe14.d[0]
d[1] => dffpipe_kd9:dffpipe14.d[1]
d[2] => dffpipe_kd9:dffpipe14.d[2]
d[3] => dffpipe_kd9:dffpipe14.d[3]
d[4] => dffpipe_kd9:dffpipe14.d[4]
d[5] => dffpipe_kd9:dffpipe14.d[5]
d[6] => dffpipe_kd9:dffpipe14.d[6]
d[7] => dffpipe_kd9:dffpipe14.d[7]
d[8] => dffpipe_kd9:dffpipe14.d[8]
q[0] <= dffpipe_kd9:dffpipe14.q[0]
q[1] <= dffpipe_kd9:dffpipe14.q[1]
q[2] <= dffpipe_kd9:dffpipe14.q[2]
q[3] <= dffpipe_kd9:dffpipe14.q[3]
q[4] <= dffpipe_kd9:dffpipe14.q[4]
q[5] <= dffpipe_kd9:dffpipe14.q[5]
q[6] <= dffpipe_kd9:dffpipe14.q[6]
q[7] <= dffpipe_kd9:dffpipe14.q[7]
q[8] <= dffpipe_kd9:dffpipe14.q[8]


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|TFT_display_top|TFT_image:u0
clk_vga => clk_vga.IN11
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
tft_req_veneno => Equal2.IN2
tft_req_veneno => Equal3.IN2
tft_req_veneno => Mux1.IN13
tft_req_veneno => Mux2.IN13
tft_req_veneno => Mux3.IN13
tft_req_veneno => Mux4.IN13
tft_req_veneno => Mux5.IN13
tft_req_veneno => Mux6.IN14
tft_req_veneno => Mux7.IN14
tft_req_veneno => Mux8.IN14
tft_req_veneno => Mux9.IN14
tft_req_veneno => Mux10.IN14
tft_req_veneno => Mux11.IN14
tft_req_veneno => Mux12.IN13
tft_req_veneno => Mux13.IN13
tft_req_veneno => Mux14.IN13
tft_req_veneno => Mux15.IN13
tft_req_veneno => Mux16.IN13
hcount_veneno[0] => Selector13.IN4
hcount_veneno[1] => Selector12.IN4
hcount_veneno[2] => Selector11.IN4
hcount_veneno[3] => Selector10.IN4
hcount_veneno[4] => Add3.IN25
hcount_veneno[5] => Add3.IN24
hcount_veneno[6] => Add3.IN23
hcount_veneno[7] => Add3.IN22
hcount_veneno[8] => Add3.IN21
hcount_veneno[9] => Add3.IN20
hcount_veneno[10] => Add3.IN19
vcount_veneno[0] => Add2.IN22
vcount_veneno[0] => Add3.IN26
vcount_veneno[1] => Add2.IN20
vcount_veneno[1] => Add2.IN21
vcount_veneno[2] => Add2.IN18
vcount_veneno[2] => Add2.IN19
vcount_veneno[3] => Add2.IN16
vcount_veneno[3] => Add2.IN17
vcount_veneno[4] => Add2.IN14
vcount_veneno[4] => Add2.IN15
vcount_veneno[5] => Add2.IN12
vcount_veneno[5] => Add2.IN13
vcount_veneno[6] => Add2.IN10
vcount_veneno[6] => Add2.IN11
vcount_veneno[7] => Add2.IN8
vcount_veneno[7] => Add2.IN9
vcount_veneno[8] => Add2.IN6
vcount_veneno[8] => Add2.IN7
vcount_veneno[9] => Add2.IN4
vcount_veneno[9] => Add2.IN5
vcount_veneno[10] => Add2.IN2
vcount_veneno[10] => Add2.IN3
tft_req_xiaofang => Equal2.IN3
tft_req_xiaofang => Equal3.IN3
tft_req_xiaofang => Mux1.IN14
tft_req_xiaofang => Mux2.IN14
tft_req_xiaofang => Mux3.IN14
tft_req_xiaofang => Mux4.IN14
tft_req_xiaofang => Mux5.IN14
tft_req_xiaofang => Mux6.IN15
tft_req_xiaofang => Mux7.IN15
tft_req_xiaofang => Mux8.IN15
tft_req_xiaofang => Mux9.IN15
tft_req_xiaofang => Mux10.IN15
tft_req_xiaofang => Mux11.IN15
tft_req_xiaofang => Mux12.IN14
tft_req_xiaofang => Mux13.IN14
tft_req_xiaofang => Mux14.IN14
tft_req_xiaofang => Mux15.IN14
tft_req_xiaofang => Mux16.IN14
hcount_xiaofang[0] => Selector13.IN5
hcount_xiaofang[1] => Selector12.IN5
hcount_xiaofang[2] => Selector11.IN5
hcount_xiaofang[3] => Selector10.IN5
hcount_xiaofang[4] => Selector9.IN5
hcount_xiaofang[5] => Add4.IN11
hcount_xiaofang[6] => Add4.IN10
hcount_xiaofang[7] => Add4.IN9
hcount_xiaofang[8] => Add4.IN8
hcount_xiaofang[9] => Add4.IN7
hcount_xiaofang[10] => Add4.IN6
vcount_xiaofang[0] => Add4.IN22
vcount_xiaofang[1] => Add4.IN21
vcount_xiaofang[2] => Add4.IN20
vcount_xiaofang[3] => Add4.IN19
vcount_xiaofang[4] => Add4.IN18
vcount_xiaofang[5] => Add4.IN17
vcount_xiaofang[6] => Add4.IN16
vcount_xiaofang[7] => Add4.IN15
vcount_xiaofang[8] => Add4.IN14
vcount_xiaofang[9] => Add4.IN13
vcount_xiaofang[10] => Add4.IN12
tft_req_num => Mux1.IN15
tft_req_num => Mux2.IN15
tft_req_num => Mux3.IN15
tft_req_num => Mux4.IN15
tft_req_num => Mux5.IN15
tft_req_num => Mux6.IN16
tft_req_num => Mux7.IN16
tft_req_num => Mux8.IN16
tft_req_num => Mux9.IN16
tft_req_num => Mux10.IN16
tft_req_num => Mux11.IN16
tft_req_num => Mux12.IN15
tft_req_num => Mux13.IN15
tft_req_num => Mux14.IN15
tft_req_num => Mux15.IN15
tft_req_num => Mux16.IN15
hcount_num[0] => rdaddress_num[0].IN10
hcount_num[1] => rdaddress_num[1].IN10
hcount_num[2] => rdaddress_num[2].IN10
hcount_num[3] => Add6.IN11
hcount_num[4] => Add6.IN10
hcount_num[5] => Add6.IN9
hcount_num[6] => Add6.IN8
hcount_num[7] => Add6.IN7
hcount_num[8] => Add6.IN6
hcount_num[9] => Add6.IN5
hcount_num[10] => Add6.IN4
vcount_num[0] => Add6.IN22
vcount_num[1] => Add6.IN21
vcount_num[2] => Add6.IN20
vcount_num[3] => Add6.IN19
vcount_num[4] => Add6.IN18
vcount_num[5] => Add6.IN17
vcount_num[6] => Add6.IN16
vcount_num[7] => Add6.IN15
vcount_num[8] => Add6.IN14
vcount_num[9] => Add6.IN13
vcount_num[10] => Add6.IN12
tft_req_image => Mux1.IN16
tft_req_image => Mux2.IN16
tft_req_image => Mux3.IN16
tft_req_image => Mux4.IN16
tft_req_image => Mux5.IN16
tft_req_image => Mux6.IN17
tft_req_image => Mux7.IN17
tft_req_image => Mux8.IN17
tft_req_image => Mux9.IN17
tft_req_image => Mux10.IN17
tft_req_image => Mux11.IN17
tft_req_image => Mux12.IN16
tft_req_image => Mux13.IN16
tft_req_image => Mux14.IN16
tft_req_image => Mux15.IN16
tft_req_image => Mux16.IN16
image_data[0] => Mux16.IN17
image_data[1] => Mux15.IN17
image_data[2] => Mux14.IN17
image_data[3] => Mux13.IN17
image_data[4] => Mux12.IN17
image_data[5] => Mux11.IN18
image_data[6] => Mux10.IN18
image_data[7] => Mux9.IN18
image_data[8] => Mux8.IN18
image_data[9] => Mux7.IN18
image_data[10] => Mux6.IN18
image_data[11] => Mux5.IN17
image_data[12] => Mux4.IN17
image_data[13] => Mux3.IN17
image_data[14] => Mux2.IN17
image_data[15] => Mux1.IN17
display_data[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
display_data[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
display_data[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
display_data[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
display_data[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
display_data[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
display_data[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
display_data[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
display_data[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
display_data[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
display_data[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
display_data[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
display_data[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
display_data[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
display_data[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
display_data[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dgg1:auto_generated.address_a[0]
address_a[1] => altsyncram_dgg1:auto_generated.address_a[1]
address_a[2] => altsyncram_dgg1:auto_generated.address_a[2]
address_a[3] => altsyncram_dgg1:auto_generated.address_a[3]
address_a[4] => altsyncram_dgg1:auto_generated.address_a[4]
address_a[5] => altsyncram_dgg1:auto_generated.address_a[5]
address_a[6] => altsyncram_dgg1:auto_generated.address_a[6]
address_a[7] => altsyncram_dgg1:auto_generated.address_a[7]
address_a[8] => altsyncram_dgg1:auto_generated.address_a[8]
address_a[9] => altsyncram_dgg1:auto_generated.address_a[9]
address_a[10] => altsyncram_dgg1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dgg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dgg1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|TFT_display_top|TFT_image:u0|ROM_0:ROM_0_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_1:ROM_1_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_2:ROM_2_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_3:ROM_3_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_4:ROM_4_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_5:ROM_5_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_6:ROM_6_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_7:ROM_7_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_8:ROM_8_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_image:u0|ROM_9:ROM_9_inst
address[0] => Decoder0.IN6
address[1] => Decoder0.IN5
address[2] => Decoder0.IN4
address[3] => Decoder0.IN3
address[4] => Decoder0.IN2
address[5] => Decoder0.IN1
address[6] => Decoder0.IN0
clock => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_display_top|TFT_driver:u1
clk_vga => vcount_r[0].CLK
clk_vga => vcount_r[1].CLK
clk_vga => vcount_r[2].CLK
clk_vga => vcount_r[3].CLK
clk_vga => vcount_r[4].CLK
clk_vga => vcount_r[5].CLK
clk_vga => vcount_r[6].CLK
clk_vga => vcount_r[7].CLK
clk_vga => vcount_r[8].CLK
clk_vga => vcount_r[9].CLK
clk_vga => vcount_r[10].CLK
clk_vga => hcount_r[0].CLK
clk_vga => hcount_r[1].CLK
clk_vga => hcount_r[2].CLK
clk_vga => hcount_r[3].CLK
clk_vga => hcount_r[4].CLK
clk_vga => hcount_r[5].CLK
clk_vga => hcount_r[6].CLK
clk_vga => hcount_r[7].CLK
clk_vga => hcount_r[8].CLK
clk_vga => hcount_r[9].CLK
clk_vga => hcount_r[10].CLK
clk_vga => tft_clk.DATAIN
rst_n => tft_pwm.DATAIN
rst_n => hcount_r[0].ACLR
rst_n => hcount_r[1].ACLR
rst_n => hcount_r[2].ACLR
rst_n => hcount_r[3].ACLR
rst_n => hcount_r[4].ACLR
rst_n => hcount_r[5].ACLR
rst_n => hcount_r[6].ACLR
rst_n => hcount_r[7].ACLR
rst_n => hcount_r[8].ACLR
rst_n => hcount_r[9].ACLR
rst_n => hcount_r[10].ACLR
rst_n => vcount_r[0].ACLR
rst_n => vcount_r[1].ACLR
rst_n => vcount_r[2].ACLR
rst_n => vcount_r[3].ACLR
rst_n => vcount_r[4].ACLR
rst_n => vcount_r[5].ACLR
rst_n => vcount_r[6].ACLR
rst_n => vcount_r[7].ACLR
rst_n => vcount_r[8].ACLR
rst_n => vcount_r[9].ACLR
rst_n => vcount_r[10].ACLR
data_in[0] => tft_rgb.DATAB
data_in[1] => tft_rgb.DATAB
data_in[2] => tft_rgb.DATAB
data_in[3] => tft_rgb.DATAB
data_in[4] => tft_rgb.DATAB
data_in[5] => tft_rgb.DATAB
data_in[6] => tft_rgb.DATAB
data_in[7] => tft_rgb.DATAB
data_in[8] => tft_rgb.DATAB
data_in[9] => tft_rgb.DATAB
data_in[10] => tft_rgb.DATAB
data_in[11] => tft_rgb.DATAB
data_in[12] => tft_rgb.DATAB
data_in[13] => tft_rgb.DATAB
data_in[14] => tft_rgb.DATAB
data_in[15] => tft_rgb.DATAB
tft_req <= tft_req.DB_MAX_OUTPUT_PORT_TYPE
tft_req_veneno <= tft_req_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[0] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[1] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[2] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[3] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[4] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[5] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[6] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[7] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[8] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[9] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
hcount_veneno[10] <= hcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[0] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[1] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[2] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[3] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[4] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[5] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[6] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[7] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[8] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[9] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
vcount_veneno[10] <= vcount_veneno.DB_MAX_OUTPUT_PORT_TYPE
tft_req_xiaofang <= tft_req_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[0] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[1] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[2] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[3] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[4] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[5] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[6] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[7] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[8] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[9] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
hcount_xiaofang[10] <= hcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[0] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[1] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[2] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[3] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[4] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[5] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[6] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[7] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[8] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[9] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
vcount_xiaofang[10] <= vcount_xiaofang.DB_MAX_OUTPUT_PORT_TYPE
tft_req_num <= tft_req_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[0] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[1] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[2] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[3] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[4] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[5] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[6] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[7] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[8] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[9] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
hcount_num[10] <= hcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[0] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[1] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[2] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[3] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[4] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[5] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[6] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[7] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[8] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[9] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
vcount_num[10] <= vcount_num.DB_MAX_OUTPUT_PORT_TYPE
tft_req_image <= tft_req_image.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[0] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[1] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[2] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[3] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[4] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[5] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[6] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[7] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[8] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[9] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[10] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[11] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[12] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[13] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[14] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[15] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_hs <= LessThan17.DB_MAX_OUTPUT_PORT_TYPE
tft_vs <= LessThan18.DB_MAX_OUTPUT_PORT_TYPE
tft_clk <= clk_vga.DB_MAX_OUTPUT_PORT_TYPE
tft_de <= tft_de.DB_MAX_OUTPUT_PORT_TYPE
tft_pwm <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
tft_blank_n <= tft_de.DB_MAX_OUTPUT_PORT_TYPE


