# I2C Master-Slave Communication for Basys3

Basys3 FPGA ë³´ë“œë¥¼ ì‚¬ìš©í•œ I2C í†µì‹  í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

## í”„ë¡œì íŠ¸ ê°œìš”

Basys3 FPGA ë³´ë“œë¥¼ ì‚¬ìš©í•œ I2C í†µì‹  í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. ë‘ ê°€ì§€ ì•„í‚¤í…ì²˜ë¥¼ ì§€ì›í•©ë‹ˆë‹¤:

### A. Standalone Hardware êµ¬ì„±
ì§ì ‘ í•˜ë“œì›¨ì–´ ì œì–´ (ë²„íŠ¼/ìŠ¤ìœ„ì¹˜)

**1. ì´ì¤‘ ë³´ë“œ êµ¬ì„± (Two-Board Setup)**
- **Master Board**: I2C ë§ˆìŠ¤í„°ë¡œ ë™ì‘, ë°ì´í„° ì „ì†¡ ì£¼ë„
- **Slave Board**: I2C ìŠ¬ë ˆì´ë¸Œë¡œ ë™ì‘, ì£¼ì†Œ 0x55ë¡œ ì‘ë‹µ
- PMOD í•€ìœ¼ë¡œ ë‘ ë³´ë“œ ì—°ê²°

**2. ë‹¨ì¼ ë³´ë“œ êµ¬ì„± (Single-Board Loopback)**
- **í•˜ë‚˜ì˜ ë³´ë“œ**ì—ì„œ Masterì™€ Slave ëª¨ë‘ êµ¬í˜„
- ë‚´ë¶€ loopback ëª¨ë“œë¡œ ì¦‰ì‹œ í…ŒìŠ¤íŠ¸ ê°€ëŠ¥
- ì™¸ë¶€ PMODë¡œ ì‹ í˜¸ ëª¨ë‹ˆí„°ë§ ê°€ëŠ¥

### B. SoC êµ¬ì„± (MicroBlaze + AXI-Lite)
ì†Œí”„íŠ¸ì›¨ì–´ ì œì–´ (ë ˆì§€ìŠ¤í„° ê¸°ë°˜)

**ì‹œìŠ¤í…œ êµ¬ì¡°**:
```
MicroBlaze CPU
    |
    | (AXI-Lite Bus)
    |
    +--- axi_i2c_master (AXI-Lite Slave)
    |       |
    |       +--- I2C Bus (SCL/SDA)
    |
    +--- axi_i2c_slave (AXI-Lite Slave)
            |
            +--- I2C Bus (SCL/SDA)
```

**íŠ¹ì§•**:
- C í”„ë¡œê·¸ë¨ìœ¼ë¡œ I2C ì œì–´
- ë ˆì§€ìŠ¤í„° ë§µ ê¸°ë°˜ ì¸í„°í˜ì´ìŠ¤
- ì¸í„°ëŸ½íŠ¸ ì§€ì›
- Xilinx SDK/Vitis í™˜ê²½ì—ì„œ ê°œë°œ

## ì£¼ìš” ì‚¬ì–‘

- **System Clock**: 100 MHz
- **SCL Frequency**: 100 kHz (í‘œì¤€ ëª¨ë“œ)
- **Data Transfer**: 1 byte per transaction
- **Addressing**: 7-bit (0x55)
- **Bus Control**: Tri-state SDA, open-drain emulation

## íŒŒì¼ êµ¬ì¡°

```
â”œâ”€â”€ docs/                           # ë¬¸ì„œ
â”‚   â””â”€â”€ spec.md                    # ìƒì„¸ ìŠ¤í™
â”œâ”€â”€ rtl/                           # RTL ì†ŒìŠ¤
â”‚   â”œâ”€â”€ i2c_master.sv              # I2C Master Core (standalone)
â”‚   â”œâ”€â”€ i2c_slave.sv               # I2C Slave Core (standalone)
â”‚   â”œâ”€â”€ axi_i2c_master.sv          # AXI-Lite I2C Master Wrapper
â”‚   â”œâ”€â”€ axi_i2c_slave.sv           # AXI-Lite I2C Slave Wrapper
â”‚   â””â”€â”€ i2c_single_board_top.sv    # ë‹¨ì¼ ë³´ë“œ Top ëª¨ë“ˆ (standalone)
â”œâ”€â”€ tb/                            # í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â”œâ”€â”€ i2c_master_tb.sv           # Master TB
â”‚   â”œâ”€â”€ i2c_system_tb.sv           # Master + Slave í†µí•© TB
â”‚   â””â”€â”€ i2c_single_board_tb.sv     # ë‹¨ì¼ ë³´ë“œ TB
â”œâ”€â”€ sw/                            # ì†Œí”„íŠ¸ì›¨ì–´ (MicroBlazeìš©)
â”‚   â”œâ”€â”€ i2c_regs.h                 # ë ˆì§€ìŠ¤í„° ì •ì˜
â”‚   â”œâ”€â”€ i2c_driver.h               # ë“œë¼ì´ë²„ í—¤ë”
â”‚   â”œâ”€â”€ i2c_driver.c               # ë“œë¼ì´ë²„ êµ¬í˜„
â”‚   â””â”€â”€ main.c                     # ì˜ˆì œ í”„ë¡œê·¸ë¨
â”œâ”€â”€ constraints/                   # XDC ì œì•½ íŒŒì¼
â”‚   â”œâ”€â”€ basys3_i2c_master.xdc      # Master ì „ìš© (standalone)
â”‚   â”œâ”€â”€ basys3_i2c_slave.xdc       # Slave ì „ìš© (standalone)
â”‚   â””â”€â”€ basys3_i2c_single_board.xdc # ë‹¨ì¼ ë³´ë“œ (standalone)
â””â”€â”€ hw/                            # Vivado í”„ë¡œì íŠ¸
```

## í•€ ë°°ì¹˜

### ì´ì¤‘ ë³´ë“œ êµ¬ì„±

**Master Board (JB PMOD)**
- **JB1 (A14)**: SCL
- **JB2 (A16)**: SDA
- **GND**: Common ground

**Slave Board (JA PMOD)**
- **JA1 (J1)**: SCL
- **JA2 (L2)**: SDA
- **GND**: Common ground

### ë‹¨ì¼ ë³´ë“œ êµ¬ì„±

**ë²„íŠ¼ ì œì–´**
- **BTNC (U18)**: Reset
- **BTNU (T18)**: I2C Start
- **BTNL (W19)**: Display Mode Toggle (Master TX â†” Slave RX)
- **BTNR (T17)**: Loopback Enable/Disable

**ìŠ¤ìœ„ì¹˜ ì„¤ì •**
- **SW[7:0]**: Master TX ë°ì´í„°
- **SW8**: Read/Write bit (0=Write, 1=Read)
- **SW[15:9]**: Slave ì£¼ì†Œ (0ì´ë©´ ê¸°ë³¸ê°’ 0x55 ì‚¬ìš©)

**LED í‘œì‹œ**
- **LED[7:0]**: ë°ì´í„° í‘œì‹œ (ëª¨ë“œì— ë”°ë¼ Master TX ë˜ëŠ” Slave RX)
- **LED8**: Master Busy
- **LED9**: Master Done
- **LED10**: Master ACK
- **LED11**: Slave Address Match
- **LED12**: Slave Data Valid
- **LED13**: SCL ëª¨ë‹ˆí„°
- **LED14**: SDA ëª¨ë‹ˆí„°
- **LED15**: Loopback ìƒíƒœ

**External PMOD (Optional)**
- **JB1 (A14)**: SCL output (monitoring)
- **JB2 (A16)**: SDA output (monitoring)

## ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰

```bash
cd tb/

# 1. Master ë‹¨ë… í…ŒìŠ¤íŠ¸
iverilog -g2012 -o i2c_master_tb.out \
    ../rtl/i2c_master.sv \
    i2c_master_tb.sv
vvp i2c_master_tb.out
gtkwave i2c_master_tb.vcd

# 2. Master + Slave í†µí•© í…ŒìŠ¤íŠ¸
iverilog -g2012 -o i2c_system_tb.out \
    ../rtl/i2c_master.sv \
    ../rtl/i2c_slave.sv \
    i2c_system_tb.sv
vvp i2c_system_tb.out
gtkwave i2c_system_tb.vcd

# 3. ë‹¨ì¼ ë³´ë“œ (Top ëª¨ë“ˆ) í…ŒìŠ¤íŠ¸
iverilog -g2012 -o i2c_single_board_tb.out \
    ../rtl/i2c_master.sv \
    ../rtl/i2c_slave.sv \
    ../rtl/i2c_single_board_top.sv \
    i2c_single_board_tb.sv
vvp i2c_single_board_tb.out
gtkwave i2c_single_board_tb.vcd
```

## êµ¬í˜„ ìƒíƒœ

### RTL ëª¨ë“ˆ
- âœ… I2C Master Core (standalone, ë‹¨ì¼ íŒŒì¼)
- âœ… I2C Slave Core (standalone, ë‹¨ì¼ íŒŒì¼)
- âœ… AXI-Lite I2C Master Wrapper
- âœ… AXI-Lite I2C Slave Wrapper
- âœ… ë‹¨ì¼ ë³´ë“œ Top ëª¨ë“ˆ (standalone)

### ì†Œí”„íŠ¸ì›¨ì–´
- âœ… ë ˆì§€ìŠ¤í„° ì •ì˜ (i2c_regs.h)
- âœ… ë“œë¼ì´ë²„ í•¨ìˆ˜ (i2c_driver.h/c)
- âœ… ì˜ˆì œ í”„ë¡œê·¸ë¨ (main.c)

### í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- âœ… Master ë‹¨ë… í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- âœ… Master + Slave í†µí•© í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- âœ… ë‹¨ì¼ ë³´ë“œ Top í…ŒìŠ¤íŠ¸ë²¤ì¹˜

### ì œì•½ íŒŒì¼
- âœ… Master ì „ìš© (standalone)
- âœ… Slave ì „ìš© (standalone)
- âœ… ë‹¨ì¼ ë³´ë“œ (standalone)

### ë‹¤ìŒ ë‹¨ê³„
- ğŸ“‹ Vivado Block Design ìƒì„± (MicroBlaze + AXI Interconnect)
- ğŸ“‹ ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„± ë° ë‹¤ìš´ë¡œë“œ
- ğŸ“‹ SDK/Vitis í”„ë¡œì íŠ¸ ìƒì„±
- ğŸ“‹ í•˜ë“œì›¨ì–´ ê²€ì¦

## ì‚¬ìš© ë°©ë²•

### A. Standalone êµ¬ì„± (í•˜ë“œì›¨ì–´ ì§ì ‘ ì œì–´)

**ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±**:
1. Vivadoì—ì„œ í”„ë¡œì íŠ¸ ìƒì„±
2. Top ëª¨ë“ˆ: `i2c_single_board_top.sv`
3. ì œì•½ íŒŒì¼: `basys3_i2c_single_board.xdc`
4. í•©ì„± ë° êµ¬í˜„
5. ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ë‹¤ìš´ë¡œë“œ

**ì‚¬ìš©**:
- SW[7:0]: ì „ì†¡í•  ë°ì´í„° ì„¤ì •
- SW[8]: Read(1) / Write(0) ì„ íƒ
- BTNU: I2C ì „ì†¡ ì‹œì‘
- LED[7:0]: ë°ì´í„° í‘œì‹œ
- LED[8-15]: ìƒíƒœ í‘œì‹œ

### B. SoC êµ¬ì„± (MicroBlaze + C í”„ë¡œê·¸ë˜ë°)

**Vivado Block Design**:
1. MicroBlaze í”„ë¡œì„¸ì„œ ì¶”ê°€
2. `axi_i2c_master` IP ì¶”ê°€ (RTL ì†ŒìŠ¤ì—ì„œ IP ìƒì„±)
3. `axi_i2c_slave` IP ì¶”ê°€
4. AXI Interconnectë¡œ ì—°ê²°
5. ì£¼ì†Œ í• ë‹¹ (ì˜ˆ: Master=0x44A00000, Slave=0x44A10000)
6. ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±

**SDK/Vitis í”„ë¡œì íŠ¸**:
1. Hardware Handoff (.xsa íŒŒì¼) export
2. SDK/Vitisì—ì„œ Application í”„ë¡œì íŠ¸ ìƒì„±
3. `sw/` í´ë”ì˜ ì†ŒìŠ¤ íŒŒì¼ ì¶”ê°€
4. ì»´íŒŒì¼ ë° ë‹¤ìš´ë¡œë“œ

**C í”„ë¡œê·¸ë¨ ì˜ˆì œ**:
```c
#include "i2c_driver.h"

// Write ì˜ˆì œ
i2c_master_write_byte(I2C_MASTER_BASEADDR, 0x55, 0xA5);

// Read ì˜ˆì œ
uint8_t data;
i2c_master_read_byte(I2C_MASTER_BASEADDR, 0x55, &data);
```

## ì°¸ê³  ë¬¸ì„œ

- [ìƒì„¸ ìŠ¤í™](docs/spec.md)
- [I2C Protocol Standard](https://www.nxp.com/docs/en/user-guide/UM10204.pdf)

## ë¼ì´ì„ ìŠ¤

MIT License

## ì‘ì„±ì

2025-11-11