Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 15 19:39:55 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              40 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              54 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/s_next       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/s_next       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/op_code_reg      | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/data_a_reg       | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/data_b_reg       | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/result_reg       | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/b_next       | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/b_next_0     | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/wr_en            |                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/full_reg_reg |                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                     | reset_IBUF       |               16 |             40 |         2.50 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


