
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035508                       # Number of seconds simulated
sim_ticks                                 35508329373                       # Number of ticks simulated
final_tick                               565072709310                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298285                       # Simulator instruction rate (inst/s)
host_op_rate                                   376960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3202117                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901660                       # Number of bytes of host memory used
host_seconds                                 11089.02                       # Real time elapsed on the host
sim_insts                                  3307682893                       # Number of instructions simulated
sim_ops                                    4180111205                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1693824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       720000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1096448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3515136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1793792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1793792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13233                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8566                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27462                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14014                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14014                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47702160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20276933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30878614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98994688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50467                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             136982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50517499                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50517499                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50517499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47702160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20276933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30878614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149512188                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85151870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996548                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432224                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019814                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13102267                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12089375                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158738                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87171                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32050283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170410342                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996548                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248113                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36617569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10822828                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6526260                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15676278                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83964337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47346768     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659598      4.36%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3204143      3.82%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3448505      4.11%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993163      3.56%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578380      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030265      1.23%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2707211      3.22%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996304     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83964337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364015                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001252                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33709186                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6113327                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34835754                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542291                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8763770                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073305                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6607                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202065364                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8763770                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35381582                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2627107                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       800975                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33674533                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2716362                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195220587                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14099                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          220                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271223539                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910385887                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910385887                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102964275                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33916                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7239519                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242024                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3124376                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183999960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33902                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147862045                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281754                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61048679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186554611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1858                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83964337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29739445     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17865624     21.28%     56.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11945439     14.23%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634229      9.09%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7555020      9.00%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422485      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3399835      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746739      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655521      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83964337                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083537     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202751     13.09%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262040     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121626224     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019312      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15762568     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437919      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147862045                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736451                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548367                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010472                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381518544                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245083590                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143712847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149410412                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263887                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279751                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8763770                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1865621                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161716                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184033862                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       329327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244389                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021424                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17880                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7605                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365059                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145285524                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14806406                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576517                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23004885                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588763                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198479                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706193                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143860365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143712847                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93756731                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261862402                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687724                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358038                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61615084                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045404                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75200567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172326                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29884659     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456844     27.20%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381663     11.15%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291343      5.71%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684846      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810796      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990864      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007243      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692309      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75200567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692309                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255545262                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376846166                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1187533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851519                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851519                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       656001609                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197147917                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189542990                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85151870                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31483615                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25668649                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103160                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13339613                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12313198                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3396345                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93171                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31495919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172888530                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31483615                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15709543                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38419118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11170013                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5229016                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15551337                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1022323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84185004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45765886     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2539233      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4758601      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4732083      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2937369      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2343878      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1463116      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1368122      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18276716     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84185004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369735                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030355                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32844379                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5170494                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36902218                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227216                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9040690                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5324806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207446604                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9040690                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35233283                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1002876                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       904364                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34694845                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3308940                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200001635                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1374482                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1013594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280833782                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    933014491                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    933014491                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173762003                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107071776                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35602                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17110                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9225653                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18521026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9436396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119126                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3245615                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188589931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150233156                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       293123                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63746289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195026291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84185004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28722104     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18335876     21.78%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12126763     14.40%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7933744      9.42%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8363081      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4040904      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3194044      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       726490      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741998      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84185004                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935936     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178726     13.84%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176734     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125664557     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018593      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17109      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14534578      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7998319      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150233156                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764297                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1291396                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386235835                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252370782                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146800484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151524552                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468604                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7193433                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1856                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2260419                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9040690                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520472                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90683                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188624154                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18521026                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9436396                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17110                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1315499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2484274                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148246743                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13867919                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1986413                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21677456                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21021359                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7809537                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740969                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146846394                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146800484                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93583567                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268544396                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723984                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348485                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101198570                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124605035                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64019583                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2128585                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75144313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150308                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28376293     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21115887     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8776837     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4369500      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4361016      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1762295      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1770273      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947899      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3664313      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75144313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101198570                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124605035                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18503570                       # Number of memory references committed
system.switch_cpus1.commit.loads             11327593                       # Number of loads committed
system.switch_cpus1.commit.membars              17110                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17985388                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112259561                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2569959                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3664313                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260104618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386295869                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 966866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101198570                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124605035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101198570                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841434                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841434                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188448                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188448                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665947571                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203931006                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190552344                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34220                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85151870                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31148283                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25350524                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2080504                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13288298                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12282824                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3207384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91961                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34428021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170148394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31148283                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15490208                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35756617                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10675169                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5281839                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16829658                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       837019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84025832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48269215     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1931957      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2520732      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3789147      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3678298      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2794367      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1659624      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2487099      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16895393     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84025832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365797                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998176                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35564584                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5163902                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34469452                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       268811                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8559082                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5274117                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203564733                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1353                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8559082                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37451182                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1025056                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1393836                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32807581                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2789089                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197640161                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          959                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1205571                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       875703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          129                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275411516                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    920459115                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    920459115                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171291185                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104120293                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42050                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23705                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7885366                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18314759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9710449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188197                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2973347                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183691679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148007363                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275281                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59687205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181462144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84025832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761451                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898923                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29106623     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18494995     22.01%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11889073     14.15%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8174224      9.73%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7641866      9.09%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4067946      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3002860      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       898764      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749481      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84025832                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         728140     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149650     14.19%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176593     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123145252     83.20%     83.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2091368      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16721      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14609592      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8144430      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148007363                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738158                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1054388                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007124                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381370225                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243419541                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143856112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149061751                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       503970                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7011511                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2465511                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8559082                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         596254                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98679                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183731535                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1261104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18314759                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9710449                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23131                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         74934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1275125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1170271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2445396                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145177995                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13755400                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2829366                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21716144                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20333941                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7960744                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704930                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143894184                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143856112                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92426897                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259537976                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689406                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100316291                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123293007                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60438791                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2114925                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75466750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.155403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28986627     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21726116     28.79%     67.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8017014     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4589355      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3819402      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1852246      2.45%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1890143      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       801674      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3784173      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75466750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100316291                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123293007                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18548186                       # Number of memory references committed
system.switch_cpus2.commit.loads             11303248                       # Number of loads committed
system.switch_cpus2.commit.membars              16720                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17683135                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111131871                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2515692                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3784173                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           255414375                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376027184                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1126038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100316291                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123293007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100316291                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848834                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848834                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178087                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178087                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653322672                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198679181                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188026608                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33440                       # number of misc regfile writes
system.l2.replacements                          27465                       # number of replacements
system.l2.tagsinuse                      32767.987200                       # Cycle average of tags in use
system.l2.total_refs                          1723766                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60233                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.618299                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           999.939982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.874654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6311.269595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.465772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2611.654363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.894204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3945.956292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8107.510466                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4642.523378                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6117.898494                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030516                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.192605                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.079701                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.120421                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.247422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.186703                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82228                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43807                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159789                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57872                       # number of Writeback hits
system.l2.Writeback_hits::total                 57872                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43807                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159789                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82228                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33754                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43807                       # number of overall hits
system.l2.overall_hits::total                  159789                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5625                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8564                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27460                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8566                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27462                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13233                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5625                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8566                       # number of overall misses
system.l2.overall_misses::total                 27462                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       443405                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    729843948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    322531967                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       550497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    458073693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1512039257                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        80410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         80410                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       443405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    729843948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    322531967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       550497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    458154103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1512119667                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       443405                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    729843948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    322531967                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       550497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    458154103                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1512119667                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95461                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              187249                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57872                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57872                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187251                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187251                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.138622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.142843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.163526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146650                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.138622                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.163558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146659                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.138622                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.163558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146659                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40309.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55153.324870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57339.016356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42345.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53488.287366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55063.337837                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        40205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40205                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40309.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55153.324870                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57339.016356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42345.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53485.185968                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55062.255735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40309.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55153.324870                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57339.016356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42345.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53485.185968                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55062.255735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14014                       # number of writebacks
system.l2.writebacks::total                     14014                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27460                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27462                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       380226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    653790238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    290101292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       475676                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    408269915                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1353533035                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        68810                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        68810                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       380226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    653790238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    290101292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       475676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    408338725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1353601845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       380226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    653790238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    290101292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       475676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    408338725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1353601845                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.138622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.142843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.163526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146650                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.138622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.163558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.138622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.163558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146659                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        34566                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49406.048364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36834.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51573.563022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36590.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47672.806516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49291.079206                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        34405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34405                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        34566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49406.048364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36834.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51573.563022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36590.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47669.708732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49289.995084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        34566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49406.048364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36834.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51573.563022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36590.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47669.708732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49289.995084                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996602                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683927                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843346.509982                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996602                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15676266                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15676266                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15676266                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15676266                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15676266                       # number of overall hits
system.cpu0.icache.overall_hits::total       15676266                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       533834                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       533834                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       533834                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       533834                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       533834                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       533834                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15676278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15676278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15676278                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15676278                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15676278                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15676278                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44486.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44486.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44486.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44486.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44486.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44486.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       455075                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       455075                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       455075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       455075                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       455075                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       455075                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41370.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41370.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41370.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41370.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41370.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41370.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95461                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191908356                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95717                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.955818                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482490                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517510                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11643958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11643958                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17074                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17074                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19353438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19353438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19353438                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19353438                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354241                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354286                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354286                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354286                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354286                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9947587969                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9947587969                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1740184                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1740184                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9949328153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9949328153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9949328153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9949328153                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11998199                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11998199                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19707724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19707724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19707724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19707724                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029525                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017977                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017977                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017977                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017977                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28081.413413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28081.413413                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38670.755556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38670.755556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28082.758430                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28082.758430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28082.758430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28082.758430                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22706                       # number of writebacks
system.cpu0.dcache.writebacks::total            22706                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258780                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258780                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258825                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258825                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95461                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95461                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95461                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95461                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1518664507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1518664507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1518664507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1518664507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1518664507                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1518664507                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15908.742911                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15908.742911                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15908.742911                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15908.742911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15908.742911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15908.742911                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997721                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018511194                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199808.194384                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997721                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15551320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15551320                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15551320                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15551320                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15551320                       # number of overall hits
system.cpu1.icache.overall_hits::total       15551320                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15551337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15551337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15551337                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15551337                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15551337                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15551337                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39379                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169857292                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39635                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4285.537833                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.834324                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.165676                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905603                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094397                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10580991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10580991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7142317                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7142317                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17110                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17723308                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17723308                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17723308                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17723308                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102921                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102921                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102921                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102921                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102921                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3348306169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3348306169                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3348306169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3348306169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3348306169                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3348306169                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10683912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10683912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7142317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7142317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17826229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17826229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17826229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17826229                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009633                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005774                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32532.779209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32532.779209                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32532.779209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32532.779209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32532.779209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32532.779209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10573                       # number of writebacks
system.cpu1.dcache.writebacks::total            10573                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63542                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63542                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63542                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39379                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39379                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    584894363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    584894363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    584894363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    584894363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    584894363                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    584894363                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14852.951141                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14852.951141                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14852.951141                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14852.951141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14852.951141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14852.951141                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997067                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020053063                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056558.594758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997067                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16829642                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16829642                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16829642                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16829642                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16829642                       # number of overall hits
system.cpu2.icache.overall_hits::total       16829642                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       731830                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       731830                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       731830                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       731830                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       731830                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       731830                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16829658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16829658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16829658                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16829658                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16829658                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16829658                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45739.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45739.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45739.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45739.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45739.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45739.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       565313                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       565313                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       565313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       565313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       565313                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       565313                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43485.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43485.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43485.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43485.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43485.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43485.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52373                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174174235                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52629                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3309.472629                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.219376                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.780624                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10463112                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10463112                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7207571                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7207571                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17671                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17671                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16720                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17670683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17670683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17670683                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17670683                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133385                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2916                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2916                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       136301                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136301                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       136301                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136301                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4421529880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4421529880                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    175910644                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    175910644                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4597440524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4597440524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4597440524                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4597440524                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10596497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10596497                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7210487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7210487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17806984                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17806984                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17806984                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17806984                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000404                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007654                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007654                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33148.629006                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33148.629006                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 60326.009602                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60326.009602                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33730.057182                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33730.057182                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33730.057182                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33730.057182                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       311210                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 38901.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24593                       # number of writebacks
system.cpu2.dcache.writebacks::total            24593                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81014                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81014                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2914                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2914                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52371                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52371                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52373                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52373                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    869171751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    869171751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        82410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        82410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    869254161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    869254161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    869254161                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    869254161                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16596.432205                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16596.432205                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        41205                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        41205                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16597.371947                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16597.371947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16597.371947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16597.371947                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
