#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 28 22:01:16 2023
# Process ID: 21492
# Current directory: D:/CODE/computer_organization/DigitalWatch/DigitalWatch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21080 D:\CODE\computer_organization\DigitalWatch\DigitalWatch\DigitalWatch.xpr
# Log file: D:/CODE/computer_organization/DigitalWatch/DigitalWatch/vivado.log
# Journal file: D:/CODE/computer_organization/DigitalWatch/DigitalWatch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1 -rtl_skip_ip
Command: synth_design -rtl -name rtl_1 -rtl_skip_ip
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DigitalWatch
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1 -rtl_skip_ip
Command: synth_design -rtl -name rtl_1 -rtl_skip_ip
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DigitalWatch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1323.309 ; gain = 248.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalWatch' [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:2]
WARNING: [Synth 8-3848] Net test in module/entity DigitalWatch does not have driver. [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DigitalWatch' (1#1) [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:2]
WARNING: [Synth 8-3330] design DigitalWatch has an empty top module
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port test
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port clk
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port rst
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port pause
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1371.371 ; gain = 296.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1371.371 ; gain = 296.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1371.371 ; gain = 296.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.035 ; gain = 399.465
4 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.035 ; gain = 399.465
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.781 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
close_design
close_design
synth_design -rtl -name rtl_1 -rtl_skip_ip
Command: synth_design -rtl -name rtl_1 -rtl_skip_ip
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DigitalWatch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalWatch' [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:2]
WARNING: [Synth 8-3848] Net test in module/entity DigitalWatch does not have driver. [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DigitalWatch' (1#1) [D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v:2]
WARNING: [Synth 8-3330] design DigitalWatch has an empty top module
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port test
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port clk
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port rst
WARNING: [Synth 8-3331] design DigitalWatch has unconnected port pause
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.262 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.262 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.262 ; gain = 0.000
4 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DigitalWatch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DigitalWatch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sources_1/new/DigitalWatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitalWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.srcs/sim_1/new/DigitalWatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitalWatch_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.sim/sim_1/behav/xsim'
"xelab -wto 5d6d115a65e6433a81110aa4eefb8cdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DigitalWatch_tb_behav xil_defaultlib.DigitalWatch_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d6d115a65e6433a81110aa4eefb8cdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DigitalWatch_tb_behav xil_defaultlib.DigitalWatch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DigitalWatch
Compiling module xil_defaultlib.DigitalWatch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DigitalWatch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODE/computer_organization/DigitalWatch/DigitalWatch/DigitalWatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DigitalWatch_tb_behav -key {Behavioral:sim_1:Functional:DigitalWatch_tb} -tclbatch {DigitalWatch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DigitalWatch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DigitalWatch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 22:41:01 2023...
