Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  9 23:57:16 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                357         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (376)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (654)
5. checking no_input_delay (7)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (376)
--------------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: clock/clk_16x_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tank1_control/shell_sht_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (654)
--------------------------------------------------
 There are 654 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.836        0.000                      0                  455        0.106        0.000                      0                  455        7.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.836        0.000                      0                  455        0.106        0.000                      0                  455        9.601        0.000                       0                   195  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 7.887ns (48.680%)  route 8.315ns (51.320%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 21.650 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.811    15.140    tank1_interface/DI[1]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.855 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.855    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  tank1_interface/addra0_inferred__4/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.969    tank1_interface/addra0_inferred__4/i___0_carry__6_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.191 r  tank1_interface/addra0_inferred__4/i___0_carry__7/O[0]
                         net (fo=1, routed)           0.418    16.609    u_driver_VGA/addra_reg[9]_0[0]
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.299    16.908 f  u_driver_VGA/addra[8]_i_3__2/O
                         net (fo=1, routed)           0.797    17.705    u_driver_VGA/addra[8]_i_3__2_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I4_O)        0.124    17.829 r  u_driver_VGA/addra[8]_i_1__2/O
                         net (fo=1, routed)           0.000    17.829    tank1_interface/D[8]
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.445    21.650    tank1_interface/clk_out1
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.729    
                         clock uncertainty           -0.144    21.586    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)        0.079    21.665    tank1_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 7.787ns (48.449%)  route 8.286ns (51.551%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.720 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070    12.695 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.584    14.280    u_driver_VGA/P[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.724    15.128    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.252 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    15.252    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.653 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.653    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.767 r  u_driver_VGA/addra_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.767    u_driver_VGA/addra_reg[7]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.101 r  u_driver_VGA/addra_reg[9]_i_6/O[1]
                         net (fo=1, routed)           0.441    16.542    u_driver_VGA/data3[9]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.303    16.845 r  u_driver_VGA/addra[9]_i_3__1/O
                         net (fo=1, routed)           0.731    17.576    u_driver_VGA/addra[9]_i_3__1_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124    17.700 r  u_driver_VGA/addra[9]_i_1__1/O
                         net (fo=1, routed)           0.000    17.700    mytank_interface/addra_reg[9]_0[9]
    SLICE_X6Y9           FDRE                                         r  mytank_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.515    21.720    mytank_interface/clk_out1
    SLICE_X6Y9           FDRE                                         r  mytank_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.799    
                         clock uncertainty           -0.144    21.656    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.079    21.735    mytank_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 7.647ns (47.933%)  route 8.307ns (52.067%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 21.650 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.811    15.140    tank1_interface/DI[1]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.804    15.944 r  tank1_interface/addra0_inferred__4/i___0_carry__5/O[3]
                         net (fo=1, routed)           0.418    16.363    u_driver_VGA/addra_reg[3]_0[2]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.306    16.669 f  u_driver_VGA/addra[3]_i_3__2/O
                         net (fo=1, routed)           0.788    17.457    u_driver_VGA/addra[3]_i_3__2_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I4_O)        0.124    17.581 r  u_driver_VGA/addra[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.581    tank1_interface/D[3]
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.445    21.650    tank1_interface/clk_out1
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[3]/C
                         clock pessimism              0.079    21.729    
                         clock uncertainty           -0.144    21.586    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)        0.081    21.667    tank1_interface/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                         -17.581    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 7.793ns (48.812%)  route 8.172ns (51.188%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.712 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.513    14.842    tank1_interface/DI[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.557 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.557    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.796 r  tank1_interface/addra0_inferred__4/i__carry__0/O[2]
                         net (fo=1, routed)           0.443    16.239    u_driver_VGA/addra_reg[7]_4[2]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.302    16.541 r  u_driver_VGA/addra[6]_i_2__2/O
                         net (fo=1, routed)           0.928    17.469    u_driver_VGA/addra[6]_i_2__2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124    17.593 r  u_driver_VGA/addra[6]_i_1__2/O
                         net (fo=1, routed)           0.000    17.593    tank1_interface/D[6]
    SLICE_X7Y18          FDRE                                         r  tank1_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.507    21.712    tank1_interface/clk_out1
    SLICE_X7Y18          FDRE                                         r  tank1_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.791    
                         clock uncertainty           -0.144    21.648    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.031    21.679    tank1_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.951ns  (logic 7.787ns (48.818%)  route 8.164ns (51.182%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.648 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070    12.695 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.584    14.280    u_driver_VGA/P[3]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    14.404 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.707    15.111    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  u_driver_VGA/addra[3]_i_5/O
                         net (fo=1, routed)           0.000    15.235    u_driver_VGA/addra[3]_i_5_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.636 r  u_driver_VGA/addra_reg[3]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    u_driver_VGA/addra_reg[3]_i_4__0_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  u_driver_VGA/addra_reg[7]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    u_driver_VGA/addra_reg[7]_i_4__0_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.084 r  u_driver_VGA/addra_reg[9]_i_5/O[1]
                         net (fo=1, routed)           0.530    16.613    u_driver_VGA/addra_reg[9]_i_5_n_6
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.303    16.916 f  u_driver_VGA/addra[9]_i_4__2/O
                         net (fo=1, routed)           0.538    17.455    u_driver_VGA/addra[9]_i_4__2_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.124    17.579 r  u_driver_VGA/addra[9]_i_1__2/O
                         net (fo=1, routed)           0.000    17.579    tank1_interface/D[9]
    SLICE_X8Y16          FDRE                                         r  tank1_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.443    21.648    tank1_interface/clk_out1
    SLICE_X8Y16          FDRE                                         r  tank1_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.727    
                         clock uncertainty           -0.144    21.584    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)        0.081    21.665    tank1_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -17.579    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.905ns  (logic 7.889ns (49.600%)  route 8.016ns (50.400%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.712 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.513    14.842    tank1_interface/DI[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.557 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.557    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.891 r  tank1_interface/addra0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.521    16.411    u_driver_VGA/addra_reg[7]_4[1]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.303    16.714 r  u_driver_VGA/addra[5]_i_2__2/O
                         net (fo=1, routed)           0.694    17.409    u_driver_VGA/addra[5]_i_2__2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124    17.533 r  u_driver_VGA/addra[5]_i_1__2/O
                         net (fo=1, routed)           0.000    17.533    tank1_interface/D[5]
    SLICE_X7Y18          FDRE                                         r  tank1_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.507    21.712    tank1_interface/clk_out1
    SLICE_X7Y18          FDRE                                         r  tank1_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.791    
                         clock uncertainty           -0.144    21.648    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.029    21.677    tank1_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.677    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 7.773ns (48.752%)  route 8.171ns (51.248%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.714 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.513    14.842    tank1_interface/DI[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.557 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.557    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.779 r  tank1_interface/addra0_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.440    16.219    u_driver_VGA/addra_reg[7]_4[0]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.299    16.518 r  u_driver_VGA/addra[4]_i_2__2/O
                         net (fo=1, routed)           0.930    17.447    u_driver_VGA/addra[4]_i_2__2_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124    17.571 r  u_driver_VGA/addra[4]_i_1__0/O
                         net (fo=1, routed)           0.000    17.571    tank1_interface/D[4]
    SLICE_X6Y17          FDRE                                         r  tank1_interface/addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.509    21.714    tank1_interface/clk_out1
    SLICE_X6Y17          FDRE                                         r  tank1_interface/addra_reg[4]/C
                         clock pessimism              0.079    21.793    
                         clock uncertainty           -0.144    21.650    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077    21.727    tank1_interface/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.856ns  (logic 7.584ns (47.832%)  route 8.272ns (52.168%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.649 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.811    15.140    tank1_interface/DI[1]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    15.885 r  tank1_interface/addra0_inferred__4/i___0_carry__5/O[2]
                         net (fo=1, routed)           0.492    16.377    u_driver_VGA/addra_reg[3]_0[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.302    16.679 f  u_driver_VGA/addra[2]_i_3__2/O
                         net (fo=1, routed)           0.680    17.359    u_driver_VGA/addra[2]_i_3__2_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.124    17.483 r  u_driver_VGA/addra[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.483    tank1_interface/D[2]
    SLICE_X8Y15          FDRE                                         r  tank1_interface/addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.444    21.649    tank1_interface/clk_out1
    SLICE_X8Y15          FDRE                                         r  tank1_interface/addra_reg[2]/C
                         clock pessimism              0.079    21.728    
                         clock uncertainty           -0.144    21.585    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.081    21.666    tank1_interface/addra_reg[2]
  -------------------------------------------------------------------
                         required time                         21.666    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 7.871ns (49.717%)  route 7.961ns (50.283%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.714 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.695 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.484    14.179    u_driver_VGA/P[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.150    14.329 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.513    14.842    tank1_interface/DI[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.557 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.557    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.870 r  tank1_interface/addra0_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.430    16.299    u_driver_VGA/addra_reg[7]_4[3]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.306    16.605 r  u_driver_VGA/addra[7]_i_2__2/O
                         net (fo=1, routed)           0.730    17.335    u_driver_VGA/addra[7]_i_2__2_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.124    17.459 r  u_driver_VGA/addra[7]_i_1__2/O
                         net (fo=1, routed)           0.000    17.459    tank1_interface/D[7]
    SLICE_X6Y17          FDRE                                         r  tank1_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.509    21.714    tank1_interface/clk_out1
    SLICE_X6Y17          FDRE                                         r  tank1_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.793    
                         clock uncertainty           -0.144    21.650    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081    21.731    tank1_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.731    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.748ns  (logic 7.461ns (47.379%)  route 8.287ns (52.621%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.720 - 20.202 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.625     1.627    u_driver_VGA/clk_out1
    SLICE_X3Y20          FDRE                                         r  u_driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  u_driver_VGA/hcnt_reg[0]/Q
                         net (fo=100, routed)         1.606     3.653    u_driver_VGA/hcnt_reg[0]
    SLICE_X10Y20         LUT5 (Prop_lut5_I3_O)        0.322     3.975 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.736     4.711    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.328     5.039 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.466     6.505    u_driver_VGA/addra1_i_11_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.629 r  u_driver_VGA/addra1_i_9/O
                         net (fo=3, routed)           0.996     7.625    mytank_interface/D[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070    12.695 r  mytank_interface/addra1/P[5]
                         net (fo=28, routed)          2.481    15.176    mytank_interface/P[5]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.124    15.300 r  mytank_interface/i___0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    15.300    tank1_interface/addra[4]_i_2__1_0[1]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.943 r  tank1_interface/addra0_inferred__4/i___0_carry__3/O[3]
                         net (fo=1, routed)           0.584    16.527    u_driver_VGA/data4[6]
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.307    16.834 r  u_driver_VGA/addra[7]_i_2__1/O
                         net (fo=1, routed)           0.417    17.251    u_driver_VGA/addra[7]_i_2__1_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.124    17.375 r  u_driver_VGA/addra[7]_i_1__1/O
                         net (fo=1, routed)           0.000    17.375    mytank_interface/addra_reg[9]_0[7]
    SLICE_X4Y9           FDRE                                         r  mytank_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.515    21.720    mytank_interface/clk_out1
    SLICE_X4Y9           FDRE                                         r  mytank_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.799    
                         clock uncertainty           -0.144    21.656    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.029    21.685    mytank_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                         -17.375    
  -------------------------------------------------------------------
                         slack                                  4.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.589     0.591    mytank_interface/clk_out1
    SLICE_X7Y13          FDRE                                         r  mytank_interface/douta0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mytank_interface/douta0_reg[3]/Q
                         net (fo=1, routed)           0.054     0.786    mytank_interface/douta0[3]
    SLICE_X6Y13          FDSE                                         r  mytank_interface/VGA_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.859     0.861    mytank_interface/clk_out1
    SLICE_X6Y13          FDSE                                         r  mytank_interface/VGA_data_reg[3]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X6Y13          FDSE (Hold_fdse_C_D)         0.076     0.680    mytank_interface/VGA_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/douta0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.565     0.567    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y9           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=12, routed)          0.080     0.788    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.833 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.833    mytank_display/douta[9]
    SLICE_X8Y9           FDRE                                         r  mytank_display/douta0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.835     0.837    mytank_display/clk_out1
    SLICE_X8Y9           FDRE                                         r  mytank_display/douta0_reg[9]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     0.700    mytank_display/douta0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.562     0.564    tank1_interface/clk_out1
    SLICE_X8Y15          FDRE                                         r  tank1_interface/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  tank1_interface/addra_reg[2]/Q
                         net (fo=1, routed)           0.207     0.935    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.869     0.871    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.800    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.562     0.564    tank1_interface/clk_out1
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  tank1_interface/addra_reg[8]/Q
                         net (fo=1, routed)           0.210     0.938    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.869     0.871    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.800    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.562     0.564    tank1_interface/clk_out1
    SLICE_X8Y14          FDRE                                         r  tank1_interface/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  tank1_interface/addra_reg[3]/Q
                         net (fo=1, routed)           0.210     0.938    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.869     0.871    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.800    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mytank_interface/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.506%)  route 0.245ns (63.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.590     0.592    mytank_interface/clk_out1
    SLICE_X7Y12          FDRE                                         r  mytank_interface/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  mytank_interface/addra_reg[8]/Q
                         net (fo=1, routed)           0.245     0.978    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y5          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.873     0.875    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.824    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tank1_display/douta0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/VGA_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.584     0.586    tank1_display/clk_out1
    SLICE_X7Y20          FDRE                                         r  tank1_display/douta0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  tank1_display/douta0_reg[10]/Q
                         net (fo=1, routed)           0.099     0.826    tank1_display/douta0[10]
    SLICE_X5Y19          FDSE                                         r  tank1_display/VGA_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.854     0.856    tank1_display/clk_out1
    SLICE_X5Y19          FDSE                                         r  tank1_display/VGA_data_reg[10]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.070     0.671    tank1_display/VGA_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.563     0.565    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y12          FDCE                                         r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     0.729 r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.873    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_5
    RAMB18_X0Y5          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.873     0.875    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.621    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.717    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.560     0.562    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y17          FDCE                                         r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     0.726 r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.870    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_6
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.869     0.871    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.713    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tank1_display/douta0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/VGA_data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.584     0.586    tank1_display/clk_out1
    SLICE_X7Y20          FDRE                                         r  tank1_display/douta0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  tank1_display/douta0_reg[7]/Q
                         net (fo=1, routed)           0.100     0.827    tank1_display/douta0[7]
    SLICE_X4Y20          FDSE                                         r  tank1_display/VGA_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.853     0.855    tank1_display/clk_out1
    SLICE_X4Y20          FDSE                                         r  tank1_display/VGA_data_reg[7]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X4Y20          FDSE (Hold_fdse_C_D)         0.070     0.670    tank1_display/VGA_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y0      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y0      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y5      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y5      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y5      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y5      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y10      mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y10      mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y12      mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y10      mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y10      mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X9Y11      mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



