set_min_delay 4.0 -from port* -rise_from [get_ports clk1] -fall_from core_clock -through pin* -rise_through * -to [get_ports {clk0}] -rise_to [get_ports clk*] -fall_to clk2 -ignore_clock_latency -reset_path
