
IVCIS_Edge_H753.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020a64  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003910  08020d04  08020d04  00021d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08024614  08024614  00025614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802461c  0802461c  0002561c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08024620  08024620  00025620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000094  24000000  08024624  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00014704  24000094  080246b8  00026094  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00027000  2**0
                  ALLOC
  9 .lwip_sec     00025260  30000000  30000000  00027000  2**5
                  ALLOC
 10 .axi_sram_sec 00000008  24014798  24014798  00026798  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00026094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00049861  00000000  00000000  000260c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a5bb  00000000  00000000  0006f923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f70  00000000  00000000  00079ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000254d  00000000  00000000  0007ce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004d4d5  00000000  00000000  0007f39d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000557e8  00000000  00000000  000cc872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00193ac3  00000000  00000000  0012205a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002b5b1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cd2c  00000000  00000000  002b5b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003a  00000000  00000000  002c288c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000094 	.word	0x24000094
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08020cec 	.word	0x08020cec

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000098 	.word	0x24000098
 80002dc:	08020cec 	.word	0x08020cec

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Net_Client_Init>:
/* 引用外部以太网句柄 */
extern ETH_HandleTypeDef heth;

NetCtrl_t g_net_ctrl = {0};

int8_t Net_Client_Init(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af02      	add	r7, sp, #8
    g_net_ctrl.upcb = udp_new();
 80006b2:	f01c fe1d 	bl	801d2f0 <udp_new>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4a18      	ldr	r2, [pc, #96]	@ (800071c <Net_Client_Init+0x70>)
 80006ba:	6013      	str	r3, [r2, #0]
    if (g_net_ctrl.upcb == NULL) {
 80006bc:	4b17      	ldr	r3, [pc, #92]	@ (800071c <Net_Client_Init+0x70>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d105      	bne.n	80006d0 <Net_Client_Init+0x24>
        g_net_ctrl.state = NET_ERROR;
 80006c4:	4b15      	ldr	r3, [pc, #84]	@ (800071c <Net_Client_Init+0x70>)
 80006c6:	2204      	movs	r2, #4
 80006c8:	721a      	strb	r2, [r3, #8]
        return -1;
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	e020      	b.n	8000712 <Net_Client_Init+0x66>
    }
    IP4_ADDR(&g_net_ctrl.dest_addr, DEST_IP_ADDR0, DEST_IP_ADDR1, DEST_IP_ADDR2, DEST_IP_ADDR3);
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <Net_Client_Init+0x70>)
 80006d2:	4a13      	ldr	r2, [pc, #76]	@ (8000720 <Net_Client_Init+0x74>)
 80006d4:	605a      	str	r2, [r3, #4]
    udp_bind(g_net_ctrl.upcb, IP_ADDR_ANY, UDP_LOCAL_PORT);
 80006d6:	4b11      	ldr	r3, [pc, #68]	@ (800071c <Net_Client_Init+0x70>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80006de:	4911      	ldr	r1, [pc, #68]	@ (8000724 <Net_Client_Init+0x78>)
 80006e0:	4618      	mov	r0, r3
 80006e2:	f01c fd7d 	bl	801d1e0 <udp_bind>
    
    /* 强制发起 ARP 请求，确保知道目标 MAC */
    struct netif *netif = netif_default;
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <Net_Client_Init+0x7c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	607b      	str	r3, [r7, #4]
    if (netif != NULL) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d00b      	beq.n	800070a <Net_Client_Init+0x5e>
        etharp_request(netif, &g_net_ctrl.dest_addr);
 80006f2:	490e      	ldr	r1, [pc, #56]	@ (800072c <Net_Client_Init+0x80>)
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f01d fd7d 	bl	801e1f4 <etharp_request>
        printf("[NET] ARP request sent to %d.%d.%d.%d\r\n",
 80006fa:	23ff      	movs	r3, #255	@ 0xff
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2301      	movs	r3, #1
 8000700:	22a8      	movs	r2, #168	@ 0xa8
 8000702:	21c0      	movs	r1, #192	@ 0xc0
 8000704:	480a      	ldr	r0, [pc, #40]	@ (8000730 <Net_Client_Init+0x84>)
 8000706:	f01f fba9 	bl	801fe5c <iprintf>
               DEST_IP_ADDR0, DEST_IP_ADDR1, DEST_IP_ADDR2, DEST_IP_ADDR3);
    }
    
    g_net_ctrl.state = NET_READY;
 800070a:	4b04      	ldr	r3, [pc, #16]	@ (800071c <Net_Client_Init+0x70>)
 800070c:	2202      	movs	r2, #2
 800070e:	721a      	strb	r2, [r3, #8]
    return 0;
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	240000b0 	.word	0x240000b0
 8000720:	ff01a8c0 	.word	0xff01a8c0
 8000724:	08024524 	.word	0x08024524
 8000728:	240144e4 	.word	0x240144e4
 800072c:	240000b4 	.word	0x240000b4
 8000730:	08020d04 	.word	0x08020d04

08000734 <Net_Client_SendImage>:
        heth.Instance->DMACRDLAR = run_rx_base;
        printf("Redirected -> HW_TX: 0x%lX\r\n", heth.Instance->DMACTDLAR);
    }
}

void Net_Client_SendImage(uint8_t *pData, uint32_t len, uint32_t frame_id) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b090      	sub	sp, #64	@ 0x40
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
    printf("[NET] SendImage: pData=0x%lX, len=%ld\r\n", (uint32_t)pData, len);
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	68ba      	ldr	r2, [r7, #8]
 8000744:	4619      	mov	r1, r3
 8000746:	4852      	ldr	r0, [pc, #328]	@ (8000890 <Net_Client_SendImage+0x15c>)
 8000748:	f01f fb88 	bl	801fe5c <iprintf>
    if (g_net_ctrl.state != NET_READY || pData == NULL || len == 0) {
 800074c:	4b51      	ldr	r3, [pc, #324]	@ (8000894 <Net_Client_SendImage+0x160>)
 800074e:	7a1b      	ldrb	r3, [r3, #8]
 8000750:	2b02      	cmp	r3, #2
 8000752:	d105      	bne.n	8000760 <Net_Client_SendImage+0x2c>
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <Net_Client_SendImage+0x2c>
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d103      	bne.n	8000768 <Net_Client_SendImage+0x34>
        printf("[NET] SKIP: state not ready or invalid params\r\n");
 8000760:	484d      	ldr	r0, [pc, #308]	@ (8000898 <Net_Client_SendImage+0x164>)
 8000762:	f01f fbe3 	bl	801ff2c <puts>
        return;
 8000766:	e090      	b.n	800088a <Net_Client_SendImage+0x156>
    }

    struct pbuf *ptr_pbuf;
    uint32_t bytes_left = len;
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t current_offset = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t chunk_size;
    const uint32_t max_udp_payload = 1400;
 8000770:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8000774:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t sent_ok = 0, sent_fail = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	637b      	str	r3, [r7, #52]	@ 0x34
 800077a:	2300      	movs	r3, #0
 800077c:	633b      	str	r3, [r7, #48]	@ 0x30
    err_t err;

    g_net_ctrl.state = NET_SENDING;
 800077e:	4b45      	ldr	r3, [pc, #276]	@ (8000894 <Net_Client_SendImage+0x160>)
 8000780:	2203      	movs	r2, #3
 8000782:	721a      	strb	r2, [r3, #8]
    SCB_CleanDCache_by_Addr((uint32_t*)pData, len);
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	61fa      	str	r2, [r7, #28]
 800078a:	61bb      	str	r3, [r7, #24]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800078c:	69bb      	ldr	r3, [r7, #24]
 800078e:	2b00      	cmp	r3, #0
 8000790:	dd1d      	ble.n	80007ce <Net_Client_SendImage+0x9a>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	f003 021f 	and.w	r2, r3, #31
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	4413      	add	r3, r2
 800079c:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	613b      	str	r3, [r7, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007a2:	f3bf 8f4f 	dsb	sy
}
 80007a6:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80007a8:	4a3c      	ldr	r2, [pc, #240]	@ (800089c <Net_Client_SendImage+0x168>)
 80007aa:	693b      	ldr	r3, [r7, #16]
 80007ac:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80007b0:	693b      	ldr	r3, [r7, #16]
 80007b2:	3320      	adds	r3, #32
 80007b4:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	3b20      	subs	r3, #32
 80007ba:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	dcf2      	bgt.n	80007a8 <Net_Client_SendImage+0x74>
  __ASM volatile ("dsb 0xF":::"memory");
 80007c2:	f3bf 8f4f 	dsb	sy
}
 80007c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007c8:	f3bf 8f6f 	isb	sy
}
 80007cc:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80007ce:	bf00      	nop

    while (bytes_left > 0) {
 80007d0:	e04a      	b.n	8000868 <Net_Client_SendImage+0x134>
        chunk_size = (bytes_left > max_udp_payload) ? max_udp_payload : bytes_left;
 80007d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80007d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007d6:	4293      	cmp	r3, r2
 80007d8:	bf28      	it	cs
 80007da:	4613      	movcs	r3, r2
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
        ptr_pbuf = pbuf_alloc(PBUF_TRANSPORT, chunk_size, PBUF_ROM);
 80007de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	2201      	movs	r2, #1
 80007e4:	4619      	mov	r1, r3
 80007e6:	2036      	movs	r0, #54	@ 0x36
 80007e8:	f016 f922 	bl	8016a30 <pbuf_alloc>
 80007ec:	6278      	str	r0, [r7, #36]	@ 0x24
        if (ptr_pbuf != NULL) {
 80007ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d035      	beq.n	8000860 <Net_Client_SendImage+0x12c>
            ptr_pbuf->payload = (void *)(pData + current_offset);
 80007f4:	68fa      	ldr	r2, [r7, #12]
 80007f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007f8:	441a      	add	r2, r3
 80007fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007fc:	605a      	str	r2, [r3, #4]
            err = udp_sendto(g_net_ctrl.upcb, ptr_pbuf, &g_net_ctrl.dest_addr, UDP_REMOTE_PORT);
 80007fe:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <Net_Client_SendImage+0x160>)
 8000800:	6818      	ldr	r0, [r3, #0]
 8000802:	f641 7390 	movw	r3, #8080	@ 0x1f90
 8000806:	4a26      	ldr	r2, [pc, #152]	@ (80008a0 <Net_Client_SendImage+0x16c>)
 8000808:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800080a:	f01c fb33 	bl	801ce74 <udp_sendto>
 800080e:	4603      	mov	r3, r0
 8000810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            if (err == ERR_OK) {
 8000814:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8000818:	2b00      	cmp	r3, #0
 800081a:	d10b      	bne.n	8000834 <Net_Client_SendImage+0x100>
                bytes_left -= chunk_size;
 800081c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800081e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
                current_offset += chunk_size;
 8000824:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000828:	4413      	add	r3, r2
 800082a:	63bb      	str	r3, [r7, #56]	@ 0x38
                sent_ok++;
 800082c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800082e:	3301      	adds	r3, #1
 8000830:	637b      	str	r3, [r7, #52]	@ 0x34
 8000832:	e002      	b.n	800083a <Net_Client_SendImage+0x106>
            } else {
                sent_fail++;
 8000834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000836:	3301      	adds	r3, #1
 8000838:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            pbuf_free(ptr_pbuf);
 800083a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800083c:	f016 fbdc 	bl	8016ff8 <pbuf_free>
            
            /* 每发送 10 个包后让出 CPU，防止总线饥饿导致 DCMI 卡死 */
            if (sent_ok % 10 == 0) {
 8000840:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000842:	4b18      	ldr	r3, [pc, #96]	@ (80008a4 <Net_Client_SendImage+0x170>)
 8000844:	fba3 2301 	umull	r2, r3, r3, r1
 8000848:	08da      	lsrs	r2, r3, #3
 800084a:	4613      	mov	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	4413      	add	r3, r2
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	1aca      	subs	r2, r1, r3
 8000854:	2a00      	cmp	r2, #0
 8000856:	d107      	bne.n	8000868 <Net_Client_SendImage+0x134>
                osDelay(1);
 8000858:	2001      	movs	r0, #1
 800085a:	f011 f902 	bl	8011a62 <osDelay>
 800085e:	e003      	b.n	8000868 <Net_Client_SendImage+0x134>
            }
        } else {
            sent_fail++;
 8000860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000862:	3301      	adds	r3, #1
 8000864:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8000866:	e002      	b.n	800086e <Net_Client_SendImage+0x13a>
    while (bytes_left > 0) {
 8000868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1b1      	bne.n	80007d2 <Net_Client_SendImage+0x9e>
        }
    }
    printf("[NET] Frame %ld: %ld OK, %ld FAIL\r\n", frame_id, sent_ok, sent_fail);
 800086e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000870:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	480c      	ldr	r0, [pc, #48]	@ (80008a8 <Net_Client_SendImage+0x174>)
 8000876:	f01f faf1 	bl	801fe5c <iprintf>
    g_net_ctrl.tx_frame_count++;
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <Net_Client_SendImage+0x160>)
 800087c:	68db      	ldr	r3, [r3, #12]
 800087e:	3301      	adds	r3, #1
 8000880:	4a04      	ldr	r2, [pc, #16]	@ (8000894 <Net_Client_SendImage+0x160>)
 8000882:	60d3      	str	r3, [r2, #12]
    g_net_ctrl.state = NET_READY;
 8000884:	4b03      	ldr	r3, [pc, #12]	@ (8000894 <Net_Client_SendImage+0x160>)
 8000886:	2202      	movs	r2, #2
 8000888:	721a      	strb	r2, [r3, #8]
}
 800088a:	3740      	adds	r7, #64	@ 0x40
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	08020eb8 	.word	0x08020eb8
 8000894:	240000b0 	.word	0x240000b0
 8000898:	08020ee0 	.word	0x08020ee0
 800089c:	e000ed00 	.word	0xe000ed00
 80008a0:	240000b4 	.word	0x240000b4
 80008a4:	cccccccd 	.word	0xcccccccd
 80008a8:	08020f10 	.word	0x08020f10

080008ac <HAL_JPEG_GetDataCallback>:
/* ========================================== */

/**
 * @brief  JPEG 输入回调：核心请求下一个条带
 */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbEncodedData) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
    // 800x480 共需 30 个条带 (480 / 16 = 30)
    if (jpeg_strips_fed < 30) {
 80008b6:	4b23      	ldr	r3, [pc, #140]	@ (8000944 <HAL_JPEG_GetDataCallback+0x98>)
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	2b1d      	cmp	r3, #29
 80008bc:	d83d      	bhi.n	800093a <HAL_JPEG_GetDataCallback+0x8e>
        uint8_t *p_next_strip = DCMI_Strip_Buf[jpeg_strips_fed % 2];
 80008be:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <HAL_JPEG_GetDataCallback+0x98>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 80008ca:	fb02 f303 	mul.w	r3, r2, r3
 80008ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000948 <HAL_JPEG_GetDataCallback+0x9c>)
 80008d0:	4413      	add	r3, r2
 80008d2:	61fb      	str	r3, [r7, #28]
 80008d4:	69fb      	ldr	r3, [r7, #28]
 80008d6:	61bb      	str	r3, [r7, #24]
 80008d8:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80008dc:	617b      	str	r3, [r7, #20]
    if ( dsize > 0 ) { 
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	dd1d      	ble.n	8000920 <HAL_JPEG_GetDataCallback+0x74>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80008e4:	69bb      	ldr	r3, [r7, #24]
 80008e6:	f003 021f 	and.w	r2, r3, #31
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	4413      	add	r3, r2
 80008ee:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008f4:	f3bf 8f4f 	dsb	sy
}
 80008f8:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80008fa:	4a14      	ldr	r2, [pc, #80]	@ (800094c <HAL_JPEG_GetDataCallback+0xa0>)
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	3320      	adds	r3, #32
 8000906:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	3b20      	subs	r3, #32
 800090c:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	2b00      	cmp	r3, #0
 8000912:	dcf2      	bgt.n	80008fa <HAL_JPEG_GetDataCallback+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000914:	f3bf 8f4f 	dsb	sy
}
 8000918:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800091a:	f3bf 8f6f 	isb	sy
}
 800091e:	bf00      	nop
}
 8000920:	bf00      	nop
        // 确保硬件看到的是内存中最新的像素
        SCB_CleanDCache_by_Addr((uint32_t*)p_next_strip, STRIP_BUFFER_SIZE);
        HAL_JPEG_ConfigInputBuffer(hjpeg, p_next_strip, STRIP_BUFFER_SIZE);
 8000922:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8000926:	69f9      	ldr	r1, [r7, #28]
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f008 fff9 	bl	8009920 <HAL_JPEG_ConfigInputBuffer>
        jpeg_strips_fed++;
 800092e:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <HAL_JPEG_GetDataCallback+0x98>)
 8000930:	881b      	ldrh	r3, [r3, #0]
 8000932:	3301      	adds	r3, #1
 8000934:	b29a      	uxth	r2, r3
 8000936:	4b03      	ldr	r3, [pc, #12]	@ (8000944 <HAL_JPEG_GetDataCallback+0x98>)
 8000938:	801a      	strh	r2, [r3, #0]
    }
}
 800093a:	bf00      	nop
 800093c:	3720      	adds	r7, #32
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	240000cc 	.word	0x240000cc
 8000948:	30004a60 	.word	0x30004a60
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <HAL_JPEG_DataReadyCallback>:

/**
 * @brief  JPEG 输出回调：核心产生了一段压缩数据
 */
void HAL_JPEG_DataReadyCallback(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength) {
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
     jpeg_total_out_size += OutDataLength;
 800095c:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <HAL_JPEG_DataReadyCallback+0x24>)
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4413      	add	r3, r2
 8000964:	4a03      	ldr	r2, [pc, #12]	@ (8000974 <HAL_JPEG_DataReadyCallback+0x24>)
 8000966:	6013      	str	r3, [r2, #0]
}
 8000968:	bf00      	nop
 800096a:	3714      	adds	r7, #20
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	240000d0 	.word	0x240000d0

08000978 <HAL_JPEG_EncodeCpltCallback>:
 * @note   不要在中断中直接调用 LwIP 发送函数，会导致 ETH 锁死
 */
volatile uint8_t jpeg_encode_complete = 0; // 编码完成标志
uint32_t last_jpeg_actual_size = 0;

void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
    last_jpeg_actual_size = jpeg_total_out_size;
 8000980:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <HAL_JPEG_EncodeCpltCallback+0x30>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a09      	ldr	r2, [pc, #36]	@ (80009ac <HAL_JPEG_EncodeCpltCallback+0x34>)
 8000986:	6013      	str	r3, [r2, #0]
    jpeg_encode_complete = 1; // 仅设置标志，由任务读取后发送
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <HAL_JPEG_EncodeCpltCallback+0x38>)
 800098a:	2201      	movs	r2, #1
 800098c:	701a      	strb	r2, [r3, #0]
    printf("[JPEG] Frame %ld encoded, size=%ld bytes\r\n", full_transfer_count, jpeg_total_out_size);
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_JPEG_EncodeCpltCallback+0x3c>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a05      	ldr	r2, [pc, #20]	@ (80009a8 <HAL_JPEG_EncodeCpltCallback+0x30>)
 8000994:	6812      	ldr	r2, [r2, #0]
 8000996:	4619      	mov	r1, r3
 8000998:	4807      	ldr	r0, [pc, #28]	@ (80009b8 <HAL_JPEG_EncodeCpltCallback+0x40>)
 800099a:	f01f fa5f 	bl	801fe5c <iprintf>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	240000d0 	.word	0x240000d0
 80009ac:	240000d8 	.word	0x240000d8
 80009b0:	240000d4 	.word	0x240000d4
 80009b4:	240000c8 	.word	0x240000c8
 80009b8:	08020f34 	.word	0x08020f34

080009bc <Vision_DMA_HalfTransfer_Callback>:

/* ========================================== */
/* 3. 中断回调逻辑 (DCMI 采集节拍)             */
/* ========================================== */

void Vision_DMA_HalfTransfer_Callback(DMA_HandleTypeDef *hdma) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <Vision_DMA_HalfTransfer_Callback+0x70>)
 80009c6:	617b      	str	r3, [r7, #20]
 80009c8:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80009cc:	613b      	str	r3, [r7, #16]
    if ( dsize > 0 ) { 
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	dd1d      	ble.n	8000a10 <Vision_DMA_HalfTransfer_Callback+0x54>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	f003 021f 	and.w	r2, r3, #31
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	4413      	add	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80009e4:	f3bf 8f4f 	dsb	sy
}
 80009e8:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009ea:	4a11      	ldr	r2, [pc, #68]	@ (8000a30 <Vision_DMA_HalfTransfer_Callback+0x74>)
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	3320      	adds	r3, #32
 80009f6:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	3b20      	subs	r3, #32
 80009fc:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	dcf2      	bgt.n	80009ea <Vision_DMA_HalfTransfer_Callback+0x2e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a04:	f3bf 8f4f 	dsb	sy
}
 8000a08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a0a:	f3bf 8f6f 	isb	sy
}
 8000a0e:	bf00      	nop
}
 8000a10:	bf00      	nop
    SCB_InvalidateDCache_by_Addr((uint32_t*)DCMI_Strip_Buf[0], STRIP_BUFFER_SIZE);
    half_transfer_count++;
 8000a12:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <Vision_DMA_HalfTransfer_Callback+0x78>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a06      	ldr	r2, [pc, #24]	@ (8000a34 <Vision_DMA_HalfTransfer_Callback+0x78>)
 8000a1a:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <Vision_DMA_HalfTransfer_Callback+0x7c>)
 8000a20:	f008 fbe1 	bl	80091e6 <HAL_GPIO_TogglePin>
}
 8000a24:	bf00      	nop
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	30004a60 	.word	0x30004a60
 8000a30:	e000ed00 	.word	0xe000ed00
 8000a34:	240000c4 	.word	0x240000c4
 8000a38:	58020400 	.word	0x58020400

08000a3c <Vision_DMA_FullTransfer_Callback>:

void Vision_DMA_FullTransfer_Callback(DMA_HandleTypeDef *hdma) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08e      	sub	sp, #56	@ 0x38
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	4b31      	ldr	r3, [pc, #196]	@ (8000b0c <Vision_DMA_FullTransfer_Callback+0xd0>)
 8000a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a48:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8000a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ( dsize > 0 ) { 
 8000a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	dd1d      	ble.n	8000a90 <Vision_DMA_FullTransfer_Callback+0x54>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a56:	f003 021f 	and.w	r2, r3, #31
 8000a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a5c:	4413      	add	r3, r2
 8000a5e:	627b      	str	r3, [r7, #36]	@ 0x24
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a64:	f3bf 8f4f 	dsb	sy
}
 8000a68:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a6a:	4a29      	ldr	r2, [pc, #164]	@ (8000b10 <Vision_DMA_FullTransfer_Callback+0xd4>)
 8000a6c:	6a3b      	ldr	r3, [r7, #32]
 8000a6e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a72:	6a3b      	ldr	r3, [r7, #32]
 8000a74:	3320      	adds	r3, #32
 8000a76:	623b      	str	r3, [r7, #32]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a7a:	3b20      	subs	r3, #32
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
      } while ( op_size > 0 );
 8000a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	dcf2      	bgt.n	8000a6a <Vision_DMA_FullTransfer_Callback+0x2e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a84:	f3bf 8f4f 	dsb	sy
}
 8000a88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a8a:	f3bf 8f6f 	isb	sy
}
 8000a8e:	bf00      	nop
}
 8000a90:	bf00      	nop
    SCB_InvalidateDCache_by_Addr((uint32_t*)DCMI_Strip_Buf[1], STRIP_BUFFER_SIZE);
    full_transfer_count++;
 8000a92:	4b20      	ldr	r3, [pc, #128]	@ (8000b14 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	3301      	adds	r3, #1
 8000a98:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000a9a:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a9c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aa0:	481d      	ldr	r0, [pc, #116]	@ (8000b18 <Vision_DMA_FullTransfer_Callback+0xdc>)
 8000aa2:	f008 fba0 	bl	80091e6 <HAL_GPIO_TogglePin>

    // 每 50 帧执行一次全帧压缩上报 (控制带宽占用)
    if (full_transfer_count % 50 == 0) {
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <Vision_DMA_FullTransfer_Callback+0xe0>)
 8000aac:	fba3 1302 	umull	r1, r3, r3, r2
 8000ab0:	091b      	lsrs	r3, r3, #4
 8000ab2:	2132      	movs	r1, #50	@ 0x32
 8000ab4:	fb01 f303 	mul.w	r3, r1, r3
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d121      	bne.n	8000b02 <Vision_DMA_FullTransfer_Callback+0xc6>
        JPEG_ConfTypeDef Conf;
        jpeg_strips_fed = 1; // 第一次调用 HAL_JPEG_Encode_DMA 会自动消耗第0个条带
 8000abe:	4b18      	ldr	r3, [pc, #96]	@ (8000b20 <Vision_DMA_FullTransfer_Callback+0xe4>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	801a      	strh	r2, [r3, #0]
        jpeg_total_out_size = 0;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <Vision_DMA_FullTransfer_Callback+0xe8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]

        Conf.ColorSpace = JPEG_YCBCR_COLORSPACE;
 8000aca:	2310      	movs	r3, #16
 8000acc:	60fb      	str	r3, [r7, #12]
        Conf.ChromaSubsampling = JPEG_420_SUBSAMPLING;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	613b      	str	r3, [r7, #16]
        Conf.ImageHeight = 480;
 8000ad2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ad6:	617b      	str	r3, [r7, #20]
        Conf.ImageWidth = 800;
 8000ad8:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000adc:	61bb      	str	r3, [r7, #24]
        Conf.ImageQuality = 75;
 8000ade:	234b      	movs	r3, #75	@ 0x4b
 8000ae0:	61fb      	str	r3, [r7, #28]
        HAL_JPEG_ConfigEncoding(&hjpeg, &Conf);
 8000ae2:	f107 030c 	add.w	r3, r7, #12
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480f      	ldr	r0, [pc, #60]	@ (8000b28 <Vision_DMA_FullTransfer_Callback+0xec>)
 8000aea:	f008 fc19 	bl	8009320 <HAL_JPEG_ConfigEncoding>

        // 启动异步压缩接力
        HAL_JPEG_Encode_DMA(&hjpeg, DCMI_Strip_Buf[0], STRIP_BUFFER_SIZE,
 8000aee:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	4b0d      	ldr	r3, [pc, #52]	@ (8000b2c <Vision_DMA_FullTransfer_Callback+0xf0>)
 8000af6:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8000afa:	490d      	ldr	r1, [pc, #52]	@ (8000b30 <Vision_DMA_FullTransfer_Callback+0xf4>)
 8000afc:	480a      	ldr	r0, [pc, #40]	@ (8000b28 <Vision_DMA_FullTransfer_Callback+0xec>)
 8000afe:	f008 fe47 	bl	8009790 <HAL_JPEG_Encode_DMA>
                            JPEG_Out_Buf, JPEG_OUT_BUFFER_SIZE);
    }
}
 8000b02:	bf00      	nop
 8000b04:	3730      	adds	r7, #48	@ 0x30
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	3000ae60 	.word	0x3000ae60
 8000b10:	e000ed00 	.word	0xe000ed00
 8000b14:	240000c8 	.word	0x240000c8
 8000b18:	58020400 	.word	0x58020400
 8000b1c:	51eb851f 	.word	0x51eb851f
 8000b20:	240000cc 	.word	0x240000cc
 8000b24:	240000d0 	.word	0x240000d0
 8000b28:	24000240 	.word	0x24000240
 8000b2c:	30011260 	.word	0x30011260
 8000b30:	30004a60 	.word	0x30004a60

08000b34 <Vision_Init>:

/* ========================================== */
/* 4. 初始化逻辑                              */
/* ========================================== */

int8_t Vision_Init(void) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
    if (atk_mc5640_init() != 0) return -1;
 8000b3a:	f001 fc1b 	bl	8002374 <atk_mc5640_init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <Vision_Init+0x16>
 8000b44:	f04f 33ff 	mov.w	r3, #4294967295
 8000b48:	e0d1      	b.n	8000cee <Vision_Init+0x1ba>

    // 物理层补丁：增强驱动电流 (0x302D) 并调优 PCLK
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x30); SCCB_WriteByte(0x2D); SCCB_WriteByte(0x3F); SCCB_Stop();
 8000b4a:	f001 fd55 	bl	80025f8 <SCCB_Start>
 8000b4e:	2078      	movs	r0, #120	@ 0x78
 8000b50:	f001 fdb0 	bl	80026b4 <SCCB_WriteByte>
 8000b54:	2030      	movs	r0, #48	@ 0x30
 8000b56:	f001 fdad 	bl	80026b4 <SCCB_WriteByte>
 8000b5a:	202d      	movs	r0, #45	@ 0x2d
 8000b5c:	f001 fdaa 	bl	80026b4 <SCCB_WriteByte>
 8000b60:	203f      	movs	r0, #63	@ 0x3f
 8000b62:	f001 fda7 	bl	80026b4 <SCCB_WriteByte>
 8000b66:	f001 fd69 	bl	800263c <SCCB_Stop>
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x30); SCCB_WriteByte(0x36); SCCB_WriteByte(0x30); SCCB_Stop();
 8000b6a:	f001 fd45 	bl	80025f8 <SCCB_Start>
 8000b6e:	2078      	movs	r0, #120	@ 0x78
 8000b70:	f001 fda0 	bl	80026b4 <SCCB_WriteByte>
 8000b74:	2030      	movs	r0, #48	@ 0x30
 8000b76:	f001 fd9d 	bl	80026b4 <SCCB_WriteByte>
 8000b7a:	2036      	movs	r0, #54	@ 0x36
 8000b7c:	f001 fd9a 	bl	80026b4 <SCCB_WriteByte>
 8000b80:	2030      	movs	r0, #48	@ 0x30
 8000b82:	f001 fd97 	bl	80026b4 <SCCB_WriteByte>
 8000b86:	f001 fd59 	bl	800263c <SCCB_Stop>
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x38); SCCB_WriteByte(0x24); SCCB_WriteByte(0x12); SCCB_Stop();
 8000b8a:	f001 fd35 	bl	80025f8 <SCCB_Start>
 8000b8e:	2078      	movs	r0, #120	@ 0x78
 8000b90:	f001 fd90 	bl	80026b4 <SCCB_WriteByte>
 8000b94:	2038      	movs	r0, #56	@ 0x38
 8000b96:	f001 fd8d 	bl	80026b4 <SCCB_WriteByte>
 8000b9a:	2024      	movs	r0, #36	@ 0x24
 8000b9c:	f001 fd8a 	bl	80026b4 <SCCB_WriteByte>
 8000ba0:	2012      	movs	r0, #18
 8000ba2:	f001 fd87 	bl	80026b4 <SCCB_WriteByte>
 8000ba6:	f001 fd49 	bl	800263c <SCCB_Stop>

    atk_mc5640_set_output_format(ATK_MC5640_OUTPUT_FORMAT_RGB565);
 8000baa:	2000      	movs	r0, #0
 8000bac:	f001 fc14 	bl	80023d8 <atk_mc5640_set_output_format>
    atk_mc5640_set_output_size(800, 480);
 8000bb0:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8000bb4:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000bb8:	f001 fc52 	bl	8002460 <atk_mc5640_set_output_size>
    HAL_Delay(100);
 8000bbc:	2064      	movs	r0, #100	@ 0x64
 8000bbe:	f001 fe47 	bl	8002850 <HAL_Delay>

    // DCMI 极性微调 (上升沿采样更稳)
    HAL_DCMI_DeInit(&hdcmi);
 8000bc2:	484d      	ldr	r0, [pc, #308]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bc4:	f002 f97e 	bl	8002ec4 <HAL_DCMI_DeInit>
    hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bca:	2220      	movs	r2, #32
 8000bcc:	609a      	str	r2, [r3, #8]
    hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000bce:	4b4a      	ldr	r3, [pc, #296]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bd0:	2280      	movs	r2, #128	@ 0x80
 8000bd2:	60da      	str	r2, [r3, #12]
    hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bd4:	4b48      	ldr	r3, [pc, #288]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	611a      	str	r2, [r3, #16]
    HAL_DCMI_Init(&hdcmi);
 8000bda:	4847      	ldr	r0, [pc, #284]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bdc:	f002 f8f8 	bl	8002dd0 <HAL_DCMI_Init>

    uint32_t dma_len_words = (STRIP_BUFFER_SIZE * 2) / 4;
 8000be0:	f44f 5348 	mov.w	r3, #12800	@ 0x3200
 8000be4:	607b      	str	r3, [r7, #4]
    HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)DCMI_Strip_Buf, dma_len_words);
 8000be6:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <Vision_Init+0x1c8>)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2100      	movs	r1, #0
 8000bec:	4842      	ldr	r0, [pc, #264]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bee:	f002 f981 	bl	8002ef4 <HAL_DCMI_Start_DMA>

    // 注册回调
    __HAL_DMA_ENABLE_IT(hdcmi.DMA_Handle, DMA_IT_TC | DMA_IT_HT);
 8000bf2:	4b41      	ldr	r3, [pc, #260]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a41      	ldr	r2, [pc, #260]	@ (8000d00 <Vision_Init+0x1cc>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d059      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a3f      	ldr	r2, [pc, #252]	@ (8000d04 <Vision_Init+0x1d0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d053      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a3d      	ldr	r2, [pc, #244]	@ (8000d08 <Vision_Init+0x1d4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d04d      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c16:	4b38      	ldr	r3, [pc, #224]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a3b      	ldr	r2, [pc, #236]	@ (8000d0c <Vision_Init+0x1d8>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d047      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c22:	4b35      	ldr	r3, [pc, #212]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a39      	ldr	r2, [pc, #228]	@ (8000d10 <Vision_Init+0x1dc>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d041      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c2e:	4b32      	ldr	r3, [pc, #200]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a37      	ldr	r2, [pc, #220]	@ (8000d14 <Vision_Init+0x1e0>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d03b      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a35      	ldr	r2, [pc, #212]	@ (8000d18 <Vision_Init+0x1e4>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d035      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c46:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a33      	ldr	r2, [pc, #204]	@ (8000d1c <Vision_Init+0x1e8>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d02f      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a31      	ldr	r2, [pc, #196]	@ (8000d20 <Vision_Init+0x1ec>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d029      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c5e:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2f      	ldr	r2, [pc, #188]	@ (8000d24 <Vision_Init+0x1f0>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d023      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c6a:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a2d      	ldr	r2, [pc, #180]	@ (8000d28 <Vision_Init+0x1f4>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d01d      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c76:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8000d2c <Vision_Init+0x1f8>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d017      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c82:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a29      	ldr	r2, [pc, #164]	@ (8000d30 <Vision_Init+0x1fc>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d011      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a27      	ldr	r2, [pc, #156]	@ (8000d34 <Vision_Init+0x200>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d00b      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000c9a:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a25      	ldr	r2, [pc, #148]	@ (8000d38 <Vision_Init+0x204>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d005      	beq.n	8000cb2 <Vision_Init+0x17e>
 8000ca6:	4b14      	ldr	r3, [pc, #80]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a23      	ldr	r2, [pc, #140]	@ (8000d3c <Vision_Init+0x208>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d10a      	bne.n	8000cc8 <Vision_Init+0x194>
 8000cb2:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f042 0218 	orr.w	r2, r2, #24
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	e009      	b.n	8000cdc <Vision_Init+0x1a8>
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000cca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f042 0206 	orr.w	r2, r2, #6
 8000cda:	601a      	str	r2, [r3, #0]
    hdcmi.DMA_Handle->XferHalfCpltCallback = Vision_DMA_HalfTransfer_Callback;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ce0:	4a17      	ldr	r2, [pc, #92]	@ (8000d40 <Vision_Init+0x20c>)
 8000ce2:	641a      	str	r2, [r3, #64]	@ 0x40
    hdcmi.DMA_Handle->XferCpltCallback     = Vision_DMA_FullTransfer_Callback;
 8000ce4:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <Vision_Init+0x1c4>)
 8000ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ce8:	4a16      	ldr	r2, [pc, #88]	@ (8000d44 <Vision_Init+0x210>)
 8000cea:	63da      	str	r2, [r3, #60]	@ 0x3c

    return 0;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	24000100 	.word	0x24000100
 8000cfc:	30004a60 	.word	0x30004a60
 8000d00:	40020010 	.word	0x40020010
 8000d04:	40020028 	.word	0x40020028
 8000d08:	40020040 	.word	0x40020040
 8000d0c:	40020058 	.word	0x40020058
 8000d10:	40020070 	.word	0x40020070
 8000d14:	40020088 	.word	0x40020088
 8000d18:	400200a0 	.word	0x400200a0
 8000d1c:	400200b8 	.word	0x400200b8
 8000d20:	40020410 	.word	0x40020410
 8000d24:	40020428 	.word	0x40020428
 8000d28:	40020440 	.word	0x40020440
 8000d2c:	40020458 	.word	0x40020458
 8000d30:	40020470 	.word	0x40020470
 8000d34:	40020488 	.word	0x40020488
 8000d38:	400204a0 	.word	0x400204a0
 8000d3c:	400204b8 	.word	0x400204b8
 8000d40:	080009bd 	.word	0x080009bd
 8000d44:	08000a3d 	.word	0x08000a3d

08000d48 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d88 <MX_CRC_Init+0x40>)
 8000d50:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d64:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d72:	f001 ff3b 	bl	8002bec <HAL_CRC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d7c:	f000 fe02 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	240000dc 	.word	0x240000dc
 8000d88:	58024c00 	.word	0x58024c00

08000d8c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc8 <HAL_CRC_MspInit+0x3c>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d10e      	bne.n	8000dbc <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <HAL_CRC_MspInit+0x40>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	4a09      	ldr	r2, [pc, #36]	@ (8000dcc <HAL_CRC_MspInit+0x40>)
 8000da6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000daa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <HAL_CRC_MspInit+0x40>)
 8000db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	58024c00 	.word	0x58024c00
 8000dcc:	58024400 	.word	0x58024400

08000dd0 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000dd4:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000dd6:	4a17      	ldr	r2, [pc, #92]	@ (8000e34 <MX_DCMI_Init+0x64>)
 8000dd8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000dda:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000de6:	4b12      	ldr	r3, [pc, #72]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000de8:	2280      	movs	r2, #128	@ 0x80
 8000dea:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000dec:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000dee:	2240      	movs	r2, #64	@ 0x40
 8000df0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000df2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000df8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000e04:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000e0a:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000e10:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <MX_DCMI_Init+0x60>)
 8000e1e:	f001 ffd7 	bl	8002dd0 <HAL_DCMI_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000e28:	f000 fdac 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	24000100 	.word	0x24000100
 8000e34:	48020000 	.word	0x48020000

08000e38 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	@ 0x38
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a7a      	ldr	r2, [pc, #488]	@ (8001040 <HAL_DCMI_MspInit+0x208>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	f040 80ed 	bne.w	8001036 <HAL_DCMI_MspInit+0x1fe>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000e5c:	4b79      	ldr	r3, [pc, #484]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e5e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000e62:	4a78      	ldr	r2, [pc, #480]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8000e6c:	4b75      	ldr	r3, [pc, #468]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e6e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e7a:	4b72      	ldr	r3, [pc, #456]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e80:	4a70      	ldr	r2, [pc, #448]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e90:	f003 0310 	and.w	r3, r3, #16
 8000e94:	61fb      	str	r3, [r7, #28]
 8000e96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e98:	4b6a      	ldr	r3, [pc, #424]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9e:	4a69      	ldr	r2, [pc, #420]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ea8:	4b66      	ldr	r3, [pc, #408]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	61bb      	str	r3, [r7, #24]
 8000eb4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b63      	ldr	r3, [pc, #396]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ebc:	4a61      	ldr	r2, [pc, #388]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ebe:	f043 0304 	orr.w	r3, r3, #4
 8000ec2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec6:	4b5f      	ldr	r3, [pc, #380]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ed4:	4b5b      	ldr	r3, [pc, #364]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eda:	4a5a      	ldr	r2, [pc, #360]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ee0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee4:	4b57      	ldr	r3, [pc, #348]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eee:	613b      	str	r3, [r7, #16]
 8000ef0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef2:	4b54      	ldr	r3, [pc, #336]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef8:	4a52      	ldr	r2, [pc, #328]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000efa:	f043 0302 	orr.w	r3, r3, #2
 8000efe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f02:	4b50      	ldr	r3, [pc, #320]	@ (8001044 <HAL_DCMI_MspInit+0x20c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	f003 0302 	and.w	r3, r3, #2
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> DCMI_VSYNC
    PB6     ------> DCMI_D5
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8000f10:	2373      	movs	r3, #115	@ 0x73
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f20:	230d      	movs	r3, #13
 8000f22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4847      	ldr	r0, [pc, #284]	@ (8001048 <HAL_DCMI_MspInit+0x210>)
 8000f2c:	f007 fe70 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000f30:	2350      	movs	r3, #80	@ 0x50
 8000f32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f40:	230d      	movs	r3, #13
 8000f42:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4840      	ldr	r0, [pc, #256]	@ (800104c <HAL_DCMI_MspInit+0x214>)
 8000f4c:	f007 fe60 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f50:	23c0      	movs	r3, #192	@ 0xc0
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f60:	230d      	movs	r3, #13
 8000f62:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4839      	ldr	r0, [pc, #228]	@ (8001050 <HAL_DCMI_MspInit+0x218>)
 8000f6c:	f007 fe50 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f82:	230d      	movs	r3, #13
 8000f84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4831      	ldr	r0, [pc, #196]	@ (8001054 <HAL_DCMI_MspInit+0x21c>)
 8000f8e:	f007 fe3f 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f92:	2340      	movs	r3, #64	@ 0x40
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000fa2:	230d      	movs	r3, #13
 8000fa4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000faa:	4619      	mov	r1, r3
 8000fac:	482a      	ldr	r0, [pc, #168]	@ (8001058 <HAL_DCMI_MspInit+0x220>)
 8000fae:	f007 fe2f 	bl	8008c10 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream0;
 8000fb2:	4b2a      	ldr	r3, [pc, #168]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8001060 <HAL_DCMI_MspInit+0x228>)
 8000fb6:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8000fb8:	4b28      	ldr	r3, [pc, #160]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fba:	224b      	movs	r2, #75	@ 0x4b
 8000fbc:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fbe:	4b27      	ldr	r3, [pc, #156]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc4:	4b25      	ldr	r3, [pc, #148]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8000fca:	4b24      	ldr	r3, [pc, #144]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fd0:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fd2:	4b22      	ldr	r3, [pc, #136]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fd8:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fda:	4b20      	ldr	r3, [pc, #128]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fdc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fe0:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fe4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fe8:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000fea:	4b1c      	ldr	r3, [pc, #112]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000fec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ff0:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000ff4:	2204      	movs	r2, #4
 8000ff6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000ff8:	4b18      	ldr	r3, [pc, #96]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8000ffe:	4b17      	ldr	r3, [pc, #92]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8001000:	2200      	movs	r2, #0
 8001002:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001004:	4b15      	ldr	r3, [pc, #84]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8001006:	2200      	movs	r2, #0
 8001008:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800100a:	4814      	ldr	r0, [pc, #80]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 800100c:	f002 f98e 	bl	800332c <HAL_DMA_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <HAL_DCMI_MspInit+0x1e2>
    {
      Error_Handler();
 8001016:	f000 fcb5 	bl	8001984 <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a0f      	ldr	r2, [pc, #60]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 800101e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001020:	4a0e      	ldr	r2, [pc, #56]	@ (800105c <HAL_DCMI_MspInit+0x224>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 5, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2105      	movs	r1, #5
 800102a:	204e      	movs	r0, #78	@ 0x4e
 800102c:	f001 fd30 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001030:	204e      	movs	r0, #78	@ 0x4e
 8001032:	f001 fd47 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8001036:	bf00      	nop
 8001038:	3738      	adds	r7, #56	@ 0x38
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	48020000 	.word	0x48020000
 8001044:	58024400 	.word	0x58024400
 8001048:	58021000 	.word	0x58021000
 800104c:	58020000 	.word	0x58020000
 8001050:	58020800 	.word	0x58020800
 8001054:	58021800 	.word	0x58021800
 8001058:	58020400 	.word	0x58020400
 800105c:	24000150 	.word	0x24000150
 8001060:	40020410 	.word	0x40020410

08001064 <HAL_DCMI_MspDeInit>:

void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

  if(dcmiHandle->Instance==DCMI)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a15      	ldr	r2, [pc, #84]	@ (80010c8 <HAL_DCMI_MspDeInit+0x64>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d124      	bne.n	80010c0 <HAL_DCMI_MspDeInit+0x5c>
  {
  /* USER CODE BEGIN DCMI_MspDeInit 0 */

  /* USER CODE END DCMI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DCMI_CLK_DISABLE();
 8001076:	4b15      	ldr	r3, [pc, #84]	@ (80010cc <HAL_DCMI_MspDeInit+0x68>)
 8001078:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800107c:	4a13      	ldr	r2, [pc, #76]	@ (80010cc <HAL_DCMI_MspDeInit+0x68>)
 800107e:	f023 0301 	bic.w	r3, r3, #1
 8001082:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
    PG9     ------> DCMI_VSYNC
    PB6     ------> DCMI_D5
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8001086:	2173      	movs	r1, #115	@ 0x73
 8001088:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <HAL_DCMI_MspDeInit+0x6c>)
 800108a:	f007 ff71 	bl	8008f70 <HAL_GPIO_DeInit>
                          |GPIO_PIN_1);

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6);
 800108e:	2150      	movs	r1, #80	@ 0x50
 8001090:	4810      	ldr	r0, [pc, #64]	@ (80010d4 <HAL_DCMI_MspDeInit+0x70>)
 8001092:	f007 ff6d 	bl	8008f70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8001096:	21c0      	movs	r1, #192	@ 0xc0
 8001098:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <HAL_DCMI_MspDeInit+0x74>)
 800109a:	f007 ff69 	bl	8008f70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 800109e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a2:	480e      	ldr	r0, [pc, #56]	@ (80010dc <HAL_DCMI_MspDeInit+0x78>)
 80010a4:	f007 ff64 	bl	8008f70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80010a8:	2140      	movs	r1, #64	@ 0x40
 80010aa:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <HAL_DCMI_MspDeInit+0x7c>)
 80010ac:	f007 ff60 	bl	8008f70 <HAL_GPIO_DeInit>

    /* DCMI DMA DeInit */
    HAL_DMA_DeInit(dcmiHandle->DMA_Handle);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fc95 	bl	80039e4 <HAL_DMA_DeInit>

    /* DCMI interrupt Deinit */
    HAL_NVIC_DisableIRQ(DCMI_IRQn);
 80010ba:	204e      	movs	r0, #78	@ 0x4e
 80010bc:	f001 fd10 	bl	8002ae0 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN DCMI_MspDeInit 1 */

  /* USER CODE END DCMI_MspDeInit 1 */
  }
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	48020000 	.word	0x48020000
 80010cc:	58024400 	.word	0x58024400
 80010d0:	58021000 	.word	0x58021000
 80010d4:	58020000 	.word	0x58020000
 80010d8:	58020800 	.word	0x58020800
 80010dc:	58021800 	.word	0x58021800
 80010e0:	58020400 	.word	0x58020400

080010e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001120 <MX_DMA_Init+0x3c>)
 80010ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <MX_DMA_Init+0x3c>)
 80010f2:	f043 0302 	orr.w	r3, r3, #2
 80010f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010fa:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <MX_DMA_Init+0x3c>)
 80010fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	607b      	str	r3, [r7, #4]
 8001106:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2038      	movs	r0, #56	@ 0x38
 800110e:	f001 fcbf 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001112:	2038      	movs	r0, #56	@ 0x38
 8001114:	f001 fcd6 	bl	8002ac4 <HAL_NVIC_EnableIRQ>

}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	58024400 	.word	0x58024400

08001124 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001128:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800112a:	4a1a      	ldr	r2, [pc, #104]	@ (8001194 <MX_DMA2D_Init+0x70>)
 800112c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001134:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001136:	2202      	movs	r2, #2
 8001138:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001140:	4b13      	ldr	r3, [pc, #76]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001142:	2200      	movs	r2, #0
 8001144:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001148:	2202      	movs	r2, #2
 800114a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800114c:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800114e:	2200      	movs	r2, #0
 8001150:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001152:	4b0f      	ldr	r3, [pc, #60]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001154:	2200      	movs	r2, #0
 8001156:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8001158:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800115a:	2200      	movs	r2, #0
 800115c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800115e:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001160:	2200      	movs	r2, #0
 8001162:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8001164:	4b0a      	ldr	r3, [pc, #40]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 8001166:	2200      	movs	r2, #0
 8001168:	65da      	str	r2, [r3, #92]	@ 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800116a:	4809      	ldr	r0, [pc, #36]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800116c:	f005 f8d0 	bl	8006310 <HAL_DMA2D_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001176:	f000 fc05 	bl	8001984 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800117a:	2101      	movs	r1, #1
 800117c:	4804      	ldr	r0, [pc, #16]	@ (8001190 <MX_DMA2D_Init+0x6c>)
 800117e:	f005 fa3b 	bl	80065f8 <HAL_DMA2D_ConfigLayer>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_DMA2D_Init+0x68>
  {
    Error_Handler();
 8001188:	f000 fbfc 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	240001c8 	.word	0x240001c8
 8001194:	52001000 	.word	0x52001000

08001198 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0e      	ldr	r2, [pc, #56]	@ (80011e0 <HAL_DMA2D_MspInit+0x48>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d116      	bne.n	80011d8 <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80011aa:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <HAL_DMA2D_MspInit+0x4c>)
 80011ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011b0:	4a0c      	ldr	r2, [pc, #48]	@ (80011e4 <HAL_DMA2D_MspInit+0x4c>)
 80011b2:	f043 0310 	orr.w	r3, r3, #16
 80011b6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <HAL_DMA2D_MspInit+0x4c>)
 80011bc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011c0:	f003 0310 	and.w	r3, r3, #16
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 8, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2108      	movs	r1, #8
 80011cc:	205a      	movs	r0, #90	@ 0x5a
 80011ce:	f001 fc5f 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80011d2:	205a      	movs	r0, #90	@ 0x5a
 80011d4:	f001 fc76 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	52001000 	.word	0x52001000
 80011e4:	58024400 	.word	0x58024400

080011e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Camera */
  Task_CameraHandle = osThreadNew(StartCameraTask, NULL, &Task_Camera_attributes);
 80011ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001220 <MX_FREERTOS_Init+0x38>)
 80011ee:	2100      	movs	r1, #0
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <MX_FREERTOS_Init+0x3c>)
 80011f2:	f010 fba4 	bl	801193e <osThreadNew>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001228 <MX_FREERTOS_Init+0x40>)
 80011fa:	6013      	str	r3, [r2, #0]

  /* creation of Task_AI */
  Task_AIHandle = osThreadNew(StartAITask, NULL, &Task_AI_attributes);
 80011fc:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <MX_FREERTOS_Init+0x44>)
 80011fe:	2100      	movs	r1, #0
 8001200:	480b      	ldr	r0, [pc, #44]	@ (8001230 <MX_FREERTOS_Init+0x48>)
 8001202:	f010 fb9c 	bl	801193e <osThreadNew>
 8001206:	4603      	mov	r3, r0
 8001208:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <MX_FREERTOS_Init+0x4c>)
 800120a:	6013      	str	r3, [r2, #0]

  /* creation of Task_Net */
  Task_NetHandle = osThreadNew(StartNetTask, NULL, &Task_Net_attributes);
 800120c:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <MX_FREERTOS_Init+0x50>)
 800120e:	2100      	movs	r1, #0
 8001210:	480a      	ldr	r0, [pc, #40]	@ (800123c <MX_FREERTOS_Init+0x54>)
 8001212:	f010 fb94 	bl	801193e <osThreadNew>
 8001216:	4603      	mov	r3, r0
 8001218:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <MX_FREERTOS_Init+0x58>)
 800121a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	08023c68 	.word	0x08023c68
 8001224:	08001245 	.word	0x08001245
 8001228:	24000230 	.word	0x24000230
 800122c:	08023c8c 	.word	0x08023c8c
 8001230:	08001261 	.word	0x08001261
 8001234:	24000234 	.word	0x24000234
 8001238:	08023cb0 	.word	0x08023cb0
 800123c:	08001271 	.word	0x08001271
 8001240:	24000238 	.word	0x24000238

08001244 <StartCameraTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCameraTask */
void StartCameraTask(void *argument)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCameraTask */
	  printf("[SYS] Camera Task Started.\r\n");
 800124c:	4803      	ldr	r0, [pc, #12]	@ (800125c <StartCameraTask+0x18>)
 800124e:	f01e fe6d 	bl	801ff2c <puts>
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8001252:	2064      	movs	r0, #100	@ 0x64
 8001254:	f010 fc05 	bl	8011a62 <osDelay>
 8001258:	e7fb      	b.n	8001252 <StartCameraTask+0xe>
 800125a:	bf00      	nop
 800125c:	08020f80 	.word	0x08020f80

08001260 <StartAITask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAITask */
void StartAITask(void *argument)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAITask */
	  /* Infinite loop */
	  for(;;)
	  {
	    osDelay(100);
 8001268:	2064      	movs	r0, #100	@ 0x64
 800126a:	f010 fbfa 	bl	8011a62 <osDelay>
 800126e:	e7fb      	b.n	8001268 <StartAITask+0x8>

08001270 <StartNetTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetTask */
void StartNetTask(void *argument)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetTask */
	  MX_LWIP_Init();
 8001278:	f00f fc2c 	bl	8010ad4 <MX_LWIP_Init>
	  Net_Client_Init();
 800127c:	f7ff fa16 	bl	80006ac <Net_Client_Init>

	  for(;;)
	  {
	    /* 检查 JPEG 编码完成标志 (由中断回调设置) */
	    if (jpeg_encode_complete) {
 8001280:	4b13      	ldr	r3, [pc, #76]	@ (80012d0 <StartNetTask+0x60>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b00      	cmp	r3, #0
 8001288:	d01e      	beq.n	80012c8 <StartNetTask+0x58>
	      jpeg_encode_complete = 0;
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <StartNetTask+0x60>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
	      
	      /* [DEBUG] 只发送第一帧验证端到端链路 */
	      static uint8_t first_frame_sent = 0;
	      if (!first_frame_sent) {
 8001290:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <StartNetTask+0x64>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d111      	bne.n	80012bc <StartNetTask+0x4c>
	        first_frame_sent = 1;
 8001298:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <StartNetTask+0x64>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
	        printf("[SINGLE_FRAME] Sending first frame...\r\n");
 800129e:	480e      	ldr	r0, [pc, #56]	@ (80012d8 <StartNetTask+0x68>)
 80012a0:	f01e fe44 	bl	801ff2c <puts>
	        Net_Client_SendImage(JPEG_Out_Buf, last_jpeg_actual_size, full_transfer_count);
 80012a4:	4b0d      	ldr	r3, [pc, #52]	@ (80012dc <StartNetTask+0x6c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a0d      	ldr	r2, [pc, #52]	@ (80012e0 <StartNetTask+0x70>)
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	4619      	mov	r1, r3
 80012ae:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <StartNetTask+0x74>)
 80012b0:	f7ff fa40 	bl	8000734 <Net_Client_SendImage>
	        printf("[SINGLE_FRAME] Done. Check Python receiver.\r\n");
 80012b4:	480c      	ldr	r0, [pc, #48]	@ (80012e8 <StartNetTask+0x78>)
 80012b6:	f01e fe39 	bl	801ff2c <puts>
 80012ba:	e005      	b.n	80012c8 <StartNetTask+0x58>
	      } else {
	        printf("[DCMI_TEST] Frame %ld ready (not sent)\r\n", full_transfer_count);
 80012bc:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <StartNetTask+0x70>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	480a      	ldr	r0, [pc, #40]	@ (80012ec <StartNetTask+0x7c>)
 80012c4:	f01e fdca 	bl	801fe5c <iprintf>
	      }
	    }
	    osDelay(10);
 80012c8:	200a      	movs	r0, #10
 80012ca:	f010 fbca 	bl	8011a62 <osDelay>
	    if (jpeg_encode_complete) {
 80012ce:	e7d7      	b.n	8001280 <StartNetTask+0x10>
 80012d0:	240000d4 	.word	0x240000d4
 80012d4:	2400023c 	.word	0x2400023c
 80012d8:	08020f9c 	.word	0x08020f9c
 80012dc:	240000d8 	.word	0x240000d8
 80012e0:	240000c8 	.word	0x240000c8
 80012e4:	30011260 	.word	0x30011260
 80012e8:	08020fc4 	.word	0x08020fc4
 80012ec:	08020ff4 	.word	0x08020ff4

080012f0 <MX_GPIO_Init>:
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	@ 0x38
 80012f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001306:	4b6b      	ldr	r3, [pc, #428]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130c:	4a69      	ldr	r2, [pc, #420]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 800130e:	f043 0310 	orr.w	r3, r3, #16
 8001312:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001316:	4b67      	ldr	r3, [pc, #412]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131c:	f003 0310 	and.w	r3, r3, #16
 8001320:	623b      	str	r3, [r7, #32]
 8001322:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001324:	4b63      	ldr	r3, [pc, #396]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132a:	4a62      	ldr	r2, [pc, #392]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 800132c:	f043 0304 	orr.w	r3, r3, #4
 8001330:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001334:	4b5f      	ldr	r3, [pc, #380]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	61fb      	str	r3, [r7, #28]
 8001340:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001342:	4b5c      	ldr	r3, [pc, #368]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001348:	4a5a      	ldr	r2, [pc, #360]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 800134a:	f043 0320 	orr.w	r3, r3, #32
 800134e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001352:	4b58      	ldr	r3, [pc, #352]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001358:	f003 0320 	and.w	r3, r3, #32
 800135c:	61bb      	str	r3, [r7, #24]
 800135e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001360:	4b54      	ldr	r3, [pc, #336]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001362:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001366:	4a53      	ldr	r2, [pc, #332]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800136c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001370:	4b50      	ldr	r3, [pc, #320]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b4d      	ldr	r3, [pc, #308]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001384:	4a4b      	ldr	r2, [pc, #300]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800138e:	4b49      	ldr	r3, [pc, #292]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 8001390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139c:	4b45      	ldr	r3, [pc, #276]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 800139e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a2:	4a44      	ldr	r2, [pc, #272]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ac:	4b41      	ldr	r3, [pc, #260]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ba:	4b3e      	ldr	r3, [pc, #248]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c0:	4a3c      	ldr	r2, [pc, #240]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013c2:	f043 0308 	orr.w	r3, r3, #8
 80013c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ca:	4b3a      	ldr	r3, [pc, #232]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013de:	4a35      	ldr	r2, [pc, #212]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e8:	4b32      	ldr	r3, [pc, #200]	@ (80014b4 <MX_GPIO_Init+0x1c4>)
 80013ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CAMERA_RST_Pin|CAMERA_PWDN_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80013fc:	482e      	ldr	r0, [pc, #184]	@ (80014b8 <MX_GPIO_Init+0x1c8>)
 80013fe:	f007 fed9 	bl	80091b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001408:	482c      	ldr	r0, [pc, #176]	@ (80014bc <MX_GPIO_Init+0x1cc>)
 800140a:	f007 fed3 	bl	80091b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCCB_SCL_Pin|SCCB_SDA_Pin, GPIO_PIN_SET);
 800140e:	2201      	movs	r2, #1
 8001410:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001414:	4829      	ldr	r0, [pc, #164]	@ (80014bc <MX_GPIO_Init+0x1cc>)
 8001416:	f007 fecd 	bl	80091b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800141a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001420:	2300      	movs	r3, #0
 8001422:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142c:	4619      	mov	r1, r3
 800142e:	4824      	ldr	r0, [pc, #144]	@ (80014c0 <MX_GPIO_Init+0x1d0>)
 8001430:	f007 fbee 	bl	8008c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_RST_Pin */
  GPIO_InitStruct.Pin = CAMERA_RST_Pin;
 8001434:	2304      	movs	r3, #4
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001438:	2301      	movs	r3, #1
 800143a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAMERA_RST_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001448:	4619      	mov	r1, r3
 800144a:	481b      	ldr	r0, [pc, #108]	@ (80014b8 <MX_GPIO_Init+0x1c8>)
 800144c:	f007 fbe0 	bl	8008c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_PWDN_Pin */
  GPIO_InitStruct.Pin = CAMERA_PWDN_Pin;
 8001450:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800145e:	2302      	movs	r3, #2
 8001460:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAMERA_PWDN_GPIO_Port, &GPIO_InitStruct);
 8001462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001466:	4619      	mov	r1, r3
 8001468:	4813      	ldr	r0, [pc, #76]	@ (80014b8 <MX_GPIO_Init+0x1c8>)
 800146a:	f007 fbd1 	bl	8008c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800146e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2300      	movs	r3, #0
 800147e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001480:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001484:	4619      	mov	r1, r3
 8001486:	480d      	ldr	r0, [pc, #52]	@ (80014bc <MX_GPIO_Init+0x1cc>)
 8001488:	f007 fbc2 	bl	8008c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCCB_SCL_Pin SCCB_SDA_Pin */
  GPIO_InitStruct.Pin = SCCB_SCL_Pin|SCCB_SDA_Pin;
 800148c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001492:	2311      	movs	r3, #17
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001496:	2301      	movs	r3, #1
 8001498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149a:	2303      	movs	r3, #3
 800149c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_GPIO_Init+0x1cc>)
 80014a6:	f007 fbb3 	bl	8008c10 <HAL_GPIO_Init>

}
 80014aa:	bf00      	nop
 80014ac:	3738      	adds	r7, #56	@ 0x38
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	58024400 	.word	0x58024400
 80014b8:	58021400 	.word	0x58021400
 80014bc:	58020400 	.word	0x58020400
 80014c0:	58020800 	.word	0x58020800

080014c4 <MX_JPEG_Init>:
MDMA_HandleTypeDef hmdma_jpeg_infifo_nf;
MDMA_HandleTypeDef hmdma_jpeg_outfifo_ne;

/* JPEG init function */
void MX_JPEG_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END JPEG_Init 0 */

  /* USER CODE BEGIN JPEG_Init 1 */

  /* USER CODE END JPEG_Init 1 */
  hjpeg.Instance = JPEG;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <MX_JPEG_Init+0x20>)
 80014ca:	4a07      	ldr	r2, [pc, #28]	@ (80014e8 <MX_JPEG_Init+0x24>)
 80014cc:	601a      	str	r2, [r3, #0]
  if (HAL_JPEG_Init(&hjpeg) != HAL_OK)
 80014ce:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <MX_JPEG_Init+0x20>)
 80014d0:	f007 fea4 	bl	800921c <HAL_JPEG_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_JPEG_Init+0x1a>
  {
    Error_Handler();
 80014da:	f000 fa53 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN JPEG_Init 2 */

  /* USER CODE END JPEG_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	24000240 	.word	0x24000240
 80014e8:	52003000 	.word	0x52003000

080014ec <HAL_JPEG_MspInit>:

void HAL_JPEG_MspInit(JPEG_HandleTypeDef* jpegHandle)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  if(jpegHandle->Instance==JPEG)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a55      	ldr	r2, [pc, #340]	@ (8001650 <HAL_JPEG_MspInit+0x164>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	f040 80a4 	bne.w	8001648 <HAL_JPEG_MspInit+0x15c>
  {
  /* USER CODE BEGIN JPEG_MspInit 0 */

  /* USER CODE END JPEG_MspInit 0 */
    /* JPEG clock enable */
    __HAL_RCC_JPEG_CLK_ENABLE();
 8001500:	4b54      	ldr	r3, [pc, #336]	@ (8001654 <HAL_JPEG_MspInit+0x168>)
 8001502:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001506:	4a53      	ldr	r2, [pc, #332]	@ (8001654 <HAL_JPEG_MspInit+0x168>)
 8001508:	f043 0320 	orr.w	r3, r3, #32
 800150c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001510:	4b50      	ldr	r3, [pc, #320]	@ (8001654 <HAL_JPEG_MspInit+0x168>)
 8001512:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001516:	f003 0320 	and.w	r3, r3, #32
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]

    /* JPEG MDMA Init */
    /* JPEG_INFIFO_NF Init */
    hmdma_jpeg_infifo_nf.Instance = MDMA_Channel0;
 800151e:	4b4e      	ldr	r3, [pc, #312]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001520:	4a4e      	ldr	r2, [pc, #312]	@ (800165c <HAL_JPEG_MspInit+0x170>)
 8001522:	601a      	str	r2, [r3, #0]
    hmdma_jpeg_infifo_nf.Init.Request = MDMA_REQUEST_JPEG_INFIFO_NF;
 8001524:	4b4c      	ldr	r3, [pc, #304]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001526:	2212      	movs	r2, #18
 8001528:	605a      	str	r2, [r3, #4]
    hmdma_jpeg_infifo_nf.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 800152a:	4b4b      	ldr	r3, [pc, #300]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
    hmdma_jpeg_infifo_nf.Init.Priority = MDMA_PRIORITY_HIGH;
 8001530:	4b49      	ldr	r3, [pc, #292]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001532:	2280      	movs	r2, #128	@ 0x80
 8001534:	60da      	str	r2, [r3, #12]
    hmdma_jpeg_infifo_nf.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8001536:	4b48      	ldr	r3, [pc, #288]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
    hmdma_jpeg_infifo_nf.Init.SourceInc = MDMA_SRC_INC_WORD;
 800153c:	4b46      	ldr	r3, [pc, #280]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 800153e:	f240 2202 	movw	r2, #514	@ 0x202
 8001542:	615a      	str	r2, [r3, #20]
    hmdma_jpeg_infifo_nf.Init.DestinationInc = MDMA_DEST_INC_DISABLE;
 8001544:	4b44      	ldr	r3, [pc, #272]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001546:	2200      	movs	r2, #0
 8001548:	619a      	str	r2, [r3, #24]
    hmdma_jpeg_infifo_nf.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 800154a:	4b43      	ldr	r3, [pc, #268]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 800154c:	2220      	movs	r2, #32
 800154e:	61da      	str	r2, [r3, #28]
    hmdma_jpeg_infifo_nf.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8001550:	4b41      	ldr	r3, [pc, #260]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001552:	2280      	movs	r2, #128	@ 0x80
 8001554:	621a      	str	r2, [r3, #32]
    hmdma_jpeg_infifo_nf.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8001556:	4b40      	ldr	r3, [pc, #256]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001558:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800155c:	625a      	str	r2, [r3, #36]	@ 0x24
    hmdma_jpeg_infifo_nf.Init.BufferTransferLength = 4;
 800155e:	4b3e      	ldr	r3, [pc, #248]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001560:	2204      	movs	r2, #4
 8001562:	629a      	str	r2, [r3, #40]	@ 0x28
    hmdma_jpeg_infifo_nf.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8001564:	4b3c      	ldr	r3, [pc, #240]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001566:	2200      	movs	r2, #0
 8001568:	62da      	str	r2, [r3, #44]	@ 0x2c
    hmdma_jpeg_infifo_nf.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 800156a:	4b3b      	ldr	r3, [pc, #236]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 800156c:	2200      	movs	r2, #0
 800156e:	631a      	str	r2, [r3, #48]	@ 0x30
    hmdma_jpeg_infifo_nf.Init.SourceBlockAddressOffset = 0;
 8001570:	4b39      	ldr	r3, [pc, #228]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001572:	2200      	movs	r2, #0
 8001574:	635a      	str	r2, [r3, #52]	@ 0x34
    hmdma_jpeg_infifo_nf.Init.DestBlockAddressOffset = 0;
 8001576:	4b38      	ldr	r3, [pc, #224]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001578:	2200      	movs	r2, #0
 800157a:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_MDMA_Init(&hmdma_jpeg_infifo_nf) != HAL_OK)
 800157c:	4836      	ldr	r0, [pc, #216]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 800157e:	f009 fff7 	bl	800b570 <HAL_MDMA_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <HAL_JPEG_MspInit+0xa0>
    {
      Error_Handler();
 8001588:	f000 f9fc 	bl	8001984 <Error_Handler>
    }

    if (HAL_MDMA_ConfigPostRequestMask(&hmdma_jpeg_infifo_nf, 0, 0) != HAL_OK)
 800158c:	2200      	movs	r2, #0
 800158e:	2100      	movs	r1, #0
 8001590:	4831      	ldr	r0, [pc, #196]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 8001592:	f00a f839 	bl	800b608 <HAL_MDMA_ConfigPostRequestMask>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <HAL_JPEG_MspInit+0xb4>
    {
      Error_Handler();
 800159c:	f000 f9f2 	bl	8001984 <Error_Handler>
    }

    __HAL_LINKDMA(jpegHandle,hdmain,hmdma_jpeg_infifo_nf);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 80015a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80015a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001658 <HAL_JPEG_MspInit+0x16c>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6413      	str	r3, [r2, #64]	@ 0x40

    /* JPEG_OUTFIFO_NE Init */
    hmdma_jpeg_outfifo_ne.Instance = MDMA_Channel1;
 80015ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001664 <HAL_JPEG_MspInit+0x178>)
 80015b0:	601a      	str	r2, [r3, #0]
    hmdma_jpeg_outfifo_ne.Init.Request = MDMA_REQUEST_JPEG_OUTFIFO_NE;
 80015b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015b4:	2214      	movs	r2, #20
 80015b6:	605a      	str	r2, [r3, #4]
    hmdma_jpeg_outfifo_ne.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80015b8:	4b29      	ldr	r3, [pc, #164]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
    hmdma_jpeg_outfifo_ne.Init.Priority = MDMA_PRIORITY_HIGH;
 80015be:	4b28      	ldr	r3, [pc, #160]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015c0:	2280      	movs	r2, #128	@ 0x80
 80015c2:	60da      	str	r2, [r3, #12]
    hmdma_jpeg_outfifo_ne.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80015c4:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
    hmdma_jpeg_outfifo_ne.Init.SourceInc = MDMA_SRC_INC_DISABLE;
 80015ca:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
    hmdma_jpeg_outfifo_ne.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 80015d0:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015d2:	2208      	movs	r2, #8
 80015d4:	619a      	str	r2, [r3, #24]
    hmdma_jpeg_outfifo_ne.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015d8:	2220      	movs	r2, #32
 80015da:	61da      	str	r2, [r3, #28]
    hmdma_jpeg_outfifo_ne.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 80015dc:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015de:	2200      	movs	r2, #0
 80015e0:	621a      	str	r2, [r3, #32]
    hmdma_jpeg_outfifo_ne.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hmdma_jpeg_outfifo_ne.Init.BufferTransferLength = 4;
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015ec:	2204      	movs	r2, #4
 80015ee:	629a      	str	r2, [r3, #40]	@ 0x28
    hmdma_jpeg_outfifo_ne.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hmdma_jpeg_outfifo_ne.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hmdma_jpeg_outfifo_ne.Init.SourceBlockAddressOffset = 0;
 80015fc:	4b18      	ldr	r3, [pc, #96]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 80015fe:	2200      	movs	r2, #0
 8001600:	635a      	str	r2, [r3, #52]	@ 0x34
    hmdma_jpeg_outfifo_ne.Init.DestBlockAddressOffset = 0;
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 8001604:	2200      	movs	r2, #0
 8001606:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_MDMA_Init(&hmdma_jpeg_outfifo_ne) != HAL_OK)
 8001608:	4815      	ldr	r0, [pc, #84]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 800160a:	f009 ffb1 	bl	800b570 <HAL_MDMA_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <HAL_JPEG_MspInit+0x12c>
    {
      Error_Handler();
 8001614:	f000 f9b6 	bl	8001984 <Error_Handler>
    }

    if (HAL_MDMA_ConfigPostRequestMask(&hmdma_jpeg_outfifo_ne, 0, 0) != HAL_OK)
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	4810      	ldr	r0, [pc, #64]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 800161e:	f009 fff3 	bl	800b608 <HAL_MDMA_ConfigPostRequestMask>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_JPEG_MspInit+0x140>
    {
      Error_Handler();
 8001628:	f000 f9ac 	bl	8001984 <Error_Handler>
    }

    __HAL_LINKDMA(jpegHandle,hdmaout,hmdma_jpeg_outfifo_ne);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 8001630:	635a      	str	r2, [r3, #52]	@ 0x34
 8001632:	4a0b      	ldr	r2, [pc, #44]	@ (8001660 <HAL_JPEG_MspInit+0x174>)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6413      	str	r3, [r2, #64]	@ 0x40

    /* JPEG interrupt Init */
    HAL_NVIC_SetPriority(JPEG_IRQn, 6, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2106      	movs	r1, #6
 800163c:	2079      	movs	r0, #121	@ 0x79
 800163e:	f001 fa27 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(JPEG_IRQn);
 8001642:	2079      	movs	r0, #121	@ 0x79
 8001644:	f001 fa3e 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN JPEG_MspInit 1 */

  /* USER CODE END JPEG_MspInit 1 */
  }
}
 8001648:	bf00      	nop
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	52003000 	.word	0x52003000
 8001654:	58024400 	.word	0x58024400
 8001658:	24000298 	.word	0x24000298
 800165c:	52000040 	.word	0x52000040
 8001660:	24000304 	.word	0x24000304
 8001664:	52000080 	.word	0x52000080

08001668 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// 重定向 printf 到串口 3 (ST-Link 虚拟串口)
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 1000);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	b29a      	uxth	r2, r3
 8001678:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	4804      	ldr	r0, [pc, #16]	@ (8001690 <_write+0x28>)
 8001680:	f00d fcbe 	bl	800f000 <HAL_UART_Transmit>
  return len;
 8001684:	687b      	ldr	r3, [r7, #4]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	240003c0 	.word	0x240003c0

08001694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800169a:	f000 f935 	bl	8001908 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800169e:	4b57      	ldr	r3, [pc, #348]	@ (80017fc <main+0x168>)
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d11b      	bne.n	80016e2 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 80016aa:	f3bf 8f4f 	dsb	sy
}
 80016ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016b0:	f3bf 8f6f 	isb	sy
}
 80016b4:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80016b6:	4b51      	ldr	r3, [pc, #324]	@ (80017fc <main+0x168>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80016be:	f3bf 8f4f 	dsb	sy
}
 80016c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016c4:	f3bf 8f6f 	isb	sy
}
 80016c8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80016ca:	4b4c      	ldr	r3, [pc, #304]	@ (80017fc <main+0x168>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	4a4b      	ldr	r2, [pc, #300]	@ (80017fc <main+0x168>)
 80016d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80016d6:	f3bf 8f4f 	dsb	sy
}
 80016da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016dc:	f3bf 8f6f 	isb	sy
}
 80016e0:	e000      	b.n	80016e4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80016e2:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80016e4:	4b45      	ldr	r3, [pc, #276]	@ (80017fc <main+0x168>)
 80016e6:	695b      	ldr	r3, [r3, #20]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d138      	bne.n	8001762 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80016f0:	4b42      	ldr	r3, [pc, #264]	@ (80017fc <main+0x168>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80016f8:	f3bf 8f4f 	dsb	sy
}
 80016fc:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80016fe:	4b3f      	ldr	r3, [pc, #252]	@ (80017fc <main+0x168>)
 8001700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001704:	60bb      	str	r3, [r7, #8]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	0b5b      	lsrs	r3, r3, #13
 800170a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800170e:	607b      	str	r3, [r7, #4]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001718:	603b      	str	r3, [r7, #0]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	015a      	lsls	r2, r3, #5
 800171e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001722:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001728:	4934      	ldr	r1, [pc, #208]	@ (80017fc <main+0x168>)
 800172a:	4313      	orrs	r3, r2
 800172c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	1e5a      	subs	r2, r3, #1
 8001734:	603a      	str	r2, [r7, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1ef      	bne.n	800171a <main+0x86>
    } while(sets-- != 0U);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	1e5a      	subs	r2, r3, #1
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1e5      	bne.n	8001710 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001744:	f3bf 8f4f 	dsb	sy
}
 8001748:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800174a:	4b2c      	ldr	r3, [pc, #176]	@ (80017fc <main+0x168>)
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	4a2b      	ldr	r2, [pc, #172]	@ (80017fc <main+0x168>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001754:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001756:	f3bf 8f4f 	dsb	sy
}
 800175a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800175c:	f3bf 8f6f 	isb	sy
}
 8001760:	e000      	b.n	8001764 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001762:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001764:	f001 f818 	bl	8002798 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001768:	f000 f852 	bl	8001810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800176c:	f7ff fdc0 	bl	80012f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001770:	f7ff fcb8 	bl	80010e4 <MX_DMA_Init>
  MX_MDMA_Init();
 8001774:	f000 f90c 	bl	8001990 <MX_MDMA_Init>
  MX_DCMI_Init();
 8001778:	f7ff fb2a 	bl	8000dd0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 800177c:	f7ff fcd2 	bl	8001124 <MX_DMA2D_Init>
  MX_JPEG_Init();
 8001780:	f7ff fea0 	bl	80014c4 <MX_JPEG_Init>
  MX_USART3_UART_Init();
 8001784:	f000 fb20 	bl	8001dc8 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8001788:	f7ff fade 	bl	8000d48 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n/* --- IVCIS System Startup --- */\r\n");
 800178c:	481c      	ldr	r0, [pc, #112]	@ (8001800 <main+0x16c>)
 800178e:	f01e fbcd 	bl	801ff2c <puts>

  /* 1. 初始化视觉流水线 (摄像头/DMA/JPEG) */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	2101      	movs	r1, #1
 8001796:	481b      	ldr	r0, [pc, #108]	@ (8001804 <main+0x170>)
 8001798:	f007 fd0c 	bl	80091b4 <HAL_GPIO_WritePin>
  if (Vision_Init() == 0) {
 800179c:	f7ff f9ca 	bl	8000b34 <Vision_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d113      	bne.n	80017ce <main+0x13a>
      printf("[SYS] Vision Pipeline: OK\r\n");
 80017a6:	4818      	ldr	r0, [pc, #96]	@ (8001808 <main+0x174>)
 80017a8:	f01e fbc0 	bl	801ff2c <puts>
      /* 蓝灯闪烁表示视觉硬件就绪 */
      for(int i=0; i<4; i++) {
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e009      	b.n	80017c6 <main+0x132>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017b2:	2180      	movs	r1, #128	@ 0x80
 80017b4:	4813      	ldr	r0, [pc, #76]	@ (8001804 <main+0x170>)
 80017b6:	f007 fd16 	bl	80091e6 <HAL_GPIO_TogglePin>
          HAL_Delay(100);
 80017ba:	2064      	movs	r0, #100	@ 0x64
 80017bc:	f001 f848 	bl	8002850 <HAL_Delay>
      for(int i=0; i<4; i++) {
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	3301      	adds	r3, #1
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2b03      	cmp	r3, #3
 80017ca:	ddf2      	ble.n	80017b2 <main+0x11e>
 80017cc:	e008      	b.n	80017e0 <main+0x14c>
      }
  } else {
      printf("[SYS] Vision Pipeline: ERROR\r\n");
 80017ce:	480f      	ldr	r0, [pc, #60]	@ (800180c <main+0x178>)
 80017d0:	f01e fbac 	bl	801ff2c <puts>
      HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET); // 红灯报错
 80017d4:	2201      	movs	r2, #1
 80017d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017da:	480a      	ldr	r0, [pc, #40]	@ (8001804 <main+0x170>)
 80017dc:	f007 fcea 	bl	80091b4 <HAL_GPIO_WritePin>
  }
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2101      	movs	r1, #1
 80017e4:	4807      	ldr	r0, [pc, #28]	@ (8001804 <main+0x170>)
 80017e6:	f007 fce5 	bl	80091b4 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80017ea:	f010 f849 	bl	8011880 <osKernelInitialize>
  MX_FREERTOS_Init();
 80017ee:	f7ff fcfb 	bl	80011e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80017f2:	f010 f869 	bl	80118c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017f6:	bf00      	nop
 80017f8:	e7fd      	b.n	80017f6 <main+0x162>
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00
 8001800:	08021020 	.word	0x08021020
 8001804:	58020400 	.word	0x58020400
 8001808:	08021048 	.word	0x08021048
 800180c:	08021064 	.word	0x08021064

08001810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b09c      	sub	sp, #112	@ 0x70
 8001814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181a:	224c      	movs	r2, #76	@ 0x4c
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f01e fc74 	bl	802010c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	2220      	movs	r2, #32
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f01e fc6e 	bl	802010c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001830:	2002      	movs	r0, #2
 8001832:	f00a fa3f 	bl	800bcb4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001836:	2300      	movs	r3, #0
 8001838:	603b      	str	r3, [r7, #0]
 800183a:	4b31      	ldr	r3, [pc, #196]	@ (8001900 <SystemClock_Config+0xf0>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	4a30      	ldr	r2, [pc, #192]	@ (8001900 <SystemClock_Config+0xf0>)
 8001840:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001844:	6193      	str	r3, [r2, #24]
 8001846:	4b2e      	ldr	r3, [pc, #184]	@ (8001900 <SystemClock_Config+0xf0>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	4b2c      	ldr	r3, [pc, #176]	@ (8001904 <SystemClock_Config+0xf4>)
 8001852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001854:	4a2b      	ldr	r2, [pc, #172]	@ (8001904 <SystemClock_Config+0xf4>)
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800185c:	4b29      	ldr	r3, [pc, #164]	@ (8001904 <SystemClock_Config+0xf4>)
 800185e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	603b      	str	r3, [r7, #0]
 8001866:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001868:	bf00      	nop
 800186a:	4b25      	ldr	r3, [pc, #148]	@ (8001900 <SystemClock_Config+0xf0>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001872:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001876:	d1f8      	bne.n	800186a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001878:	2301      	movs	r3, #1
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800187c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001880:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001882:	2302      	movs	r3, #2
 8001884:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001886:	2302      	movs	r3, #2
 8001888:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800188a:	2304      	movs	r3, #4
 800188c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 800188e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001892:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001894:	2302      	movs	r3, #2
 8001896:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001898:	2302      	movs	r3, #2
 800189a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800189c:	2302      	movs	r3, #2
 800189e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80018a0:	2304      	movs	r3, #4
 80018a2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018b0:	4618      	mov	r0, r3
 80018b2:	f00a fa39 	bl	800bd28 <HAL_RCC_OscConfig>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80018bc:	f000 f862 	bl	8001984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c0:	233f      	movs	r3, #63	@ 0x3f
 80018c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c4:	2303      	movs	r3, #3
 80018c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80018cc:	2308      	movs	r3, #8
 80018ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80018d0:	2340      	movs	r3, #64	@ 0x40
 80018d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80018d4:	2340      	movs	r3, #64	@ 0x40
 80018d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80018d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018dc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80018de:	2340      	movs	r3, #64	@ 0x40
 80018e0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2104      	movs	r1, #4
 80018e6:	4618      	mov	r0, r3
 80018e8:	f00a fe78 	bl	800c5dc <HAL_RCC_ClockConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80018f2:	f000 f847 	bl	8001984 <Error_Handler>
  }
}
 80018f6:	bf00      	nop
 80018f8:	3770      	adds	r7, #112	@ 0x70
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	58024800 	.word	0x58024800
 8001904:	58000400 	.word	0x58000400

08001908 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800190e:	463b      	mov	r3, r7
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800191a:	f001 f8ef 	bl	8002afc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800191e:	2301      	movs	r3, #1
 8001920:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8001922:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001926:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8001928:	2312      	movs	r3, #18
 800192a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800192c:	2300      	movs	r3, #0
 800192e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001930:	2301      	movs	r3, #1
 8001932:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001934:	2303      	movs	r3, #3
 8001936:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001938:	2301      	movs	r3, #1
 800193a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800193c:	2301      	movs	r3, #1
 800193e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001948:	463b      	mov	r3, r7
 800194a:	4618      	mov	r0, r3
 800194c:	f001 f90e 	bl	8002b6c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 8001950:	2006      	movs	r0, #6
 8001952:	f001 f8eb 	bl	8002b2c <HAL_MPU_Enable>

}
 8001956:	bf00      	nop
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a04      	ldr	r2, [pc, #16]	@ (8001980 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d101      	bne.n	8001976 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001972:	f000 ff4d 	bl	8002810 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40001000 	.word	0x40001000

08001984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001988:	b672      	cpsid	i
}
 800198a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <Error_Handler+0x8>

08001990 <MX_MDMA_Init>:

/**
  * Enable MDMA controller clock
  */
void MX_MDMA_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8001996:	4b0d      	ldr	r3, [pc, #52]	@ (80019cc <MX_MDMA_Init+0x3c>)
 8001998:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800199c:	4a0b      	ldr	r2, [pc, #44]	@ (80019cc <MX_MDMA_Init+0x3c>)
 800199e:	f043 0301 	orr.w	r3, r3, #1
 80019a2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_MDMA_Init+0x3c>)
 80019a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 5, 0);
 80019b4:	2200      	movs	r2, #0
 80019b6:	2105      	movs	r1, #5
 80019b8:	207a      	movs	r0, #122	@ 0x7a
 80019ba:	f001 f869 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 80019be:	207a      	movs	r0, #122	@ 0x7a
 80019c0:	f001 f880 	bl	8002ac4 <HAL_NVIC_EnableIRQ>

}
 80019c4:	bf00      	nop
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	58024400 	.word	0x58024400

080019d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <HAL_MspInit+0x38>)
 80019d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <HAL_MspInit+0x38>)
 80019de:	f043 0302 	orr.w	r3, r3, #2
 80019e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019e6:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <HAL_MspInit+0x38>)
 80019e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019f4:	2200      	movs	r2, #0
 80019f6:	210f      	movs	r1, #15
 80019f8:	f06f 0001 	mvn.w	r0, #1
 80019fc:	f001 f848 	bl	8002a90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	58024400 	.word	0x58024400

08001a0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b090      	sub	sp, #64	@ 0x40
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b0f      	cmp	r3, #15
 8001a18:	d827      	bhi.n	8001a6a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	2036      	movs	r0, #54	@ 0x36
 8001a20:	f001 f836 	bl	8002a90 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a24:	2036      	movs	r0, #54	@ 0x36
 8001a26:	f001 f84d 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001a2a:	4a29      	ldr	r2, [pc, #164]	@ (8001ad0 <HAL_InitTick+0xc4>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a30:	4b28      	ldr	r3, [pc, #160]	@ (8001ad4 <HAL_InitTick+0xc8>)
 8001a32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a36:	4a27      	ldr	r2, [pc, #156]	@ (8001ad4 <HAL_InitTick+0xc8>)
 8001a38:	f043 0310 	orr.w	r3, r3, #16
 8001a3c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a40:	4b24      	ldr	r3, [pc, #144]	@ (8001ad4 <HAL_InitTick+0xc8>)
 8001a42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a46:	f003 0310 	and.w	r3, r3, #16
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a4e:	f107 0210 	add.w	r2, r7, #16
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f00b f94b 	bl	800ccf4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a60:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d106      	bne.n	8001a76 <HAL_InitTick+0x6a>
 8001a68:	e001      	b.n	8001a6e <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e02b      	b.n	8001ac6 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a6e:	f00b f915 	bl	800cc9c <HAL_RCC_GetPCLK1Freq>
 8001a72:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001a74:	e004      	b.n	8001a80 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a76:	f00b f911 	bl	800cc9c <HAL_RCC_GetPCLK1Freq>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a82:	4a15      	ldr	r2, [pc, #84]	@ (8001ad8 <HAL_InitTick+0xcc>)
 8001a84:	fba2 2303 	umull	r2, r3, r2, r3
 8001a88:	0c9b      	lsrs	r3, r3, #18
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <HAL_InitTick+0xd0>)
 8001a90:	4a13      	ldr	r2, [pc, #76]	@ (8001ae0 <HAL_InitTick+0xd4>)
 8001a92:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a94:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <HAL_InitTick+0xd0>)
 8001a96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a9a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001adc <HAL_InitTick+0xd0>)
 8001a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <HAL_InitTick+0xd0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <HAL_InitTick+0xd0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001aae:	480b      	ldr	r0, [pc, #44]	@ (8001adc <HAL_InitTick+0xd0>)
 8001ab0:	f00c ff8e 	bl	800e9d0 <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d104      	bne.n	8001ac4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001aba:	4808      	ldr	r0, [pc, #32]	@ (8001adc <HAL_InitTick+0xd0>)
 8001abc:	f00c ffea 	bl	800ea94 <HAL_TIM_Base_Start_IT>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	e000      	b.n	8001ac6 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3740      	adds	r7, #64	@ 0x40
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	24000008 	.word	0x24000008
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	431bde83 	.word	0x431bde83
 8001adc:	24000370 	.word	0x24000370
 8001ae0:	40001000 	.word	0x40001000

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <NMI_Handler+0x4>

08001aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* 硬件错误指示：快速闪烁 LED */
  while (1)
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // 黄色 LED 快闪
 8001af2:	2180      	movs	r1, #128	@ 0x80
 8001af4:	4806      	ldr	r0, [pc, #24]	@ (8001b10 <HardFault_Handler+0x24>)
 8001af6:	f007 fb76 	bl	80091e6 <HAL_GPIO_TogglePin>
    for (volatile uint32_t i = 0; i < 500000; i++);
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	e002      	b.n	8001b06 <HardFault_Handler+0x1a>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3301      	adds	r3, #1
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a02      	ldr	r2, [pc, #8]	@ (8001b14 <HardFault_Handler+0x28>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d9f8      	bls.n	8001b00 <HardFault_Handler+0x14>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // 黄色 LED 快闪
 8001b0e:	e7f0      	b.n	8001af2 <HardFault_Handler+0x6>
 8001b10:	58020400 	.word	0x58020400
 8001b14:	0007a11f 	.word	0x0007a11f

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <MemManage_Handler+0x4>

08001b20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <BusFault_Handler+0x4>

08001b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <UsageFault_Handler+0x4>

08001b30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
	...

08001b40 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b44:	4802      	ldr	r0, [pc, #8]	@ (8001b50 <USART3_IRQHandler+0x10>)
 8001b46:	f00d fae9 	bl	800f11c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	240003c0 	.word	0x240003c0

08001b54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b58:	4802      	ldr	r0, [pc, #8]	@ (8001b64 <TIM6_DAC_IRQHandler+0x10>)
 8001b5a:	f00d f813 	bl	800eb84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	24000370 	.word	0x24000370

08001b68 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001b6c:	4802      	ldr	r0, [pc, #8]	@ (8001b78 <DMA2_Stream0_IRQHandler+0x10>)
 8001b6e:	f003 f8bd 	bl	8004cec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	24000150 	.word	0x24000150

08001b7c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <ETH_IRQHandler+0x10>)
 8001b82:	f005 feb1 	bl	80078e8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	240004e4 	.word	0x240004e4

08001b90 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001b94:	4802      	ldr	r0, [pc, #8]	@ (8001ba0 <DCMI_IRQHandler+0x10>)
 8001b96:	f001 fa6f 	bl	8003078 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	24000100 	.word	0x24000100

08001ba4 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001ba8:	4802      	ldr	r0, [pc, #8]	@ (8001bb4 <DMA2D_IRQHandler+0x10>)
 8001baa:	f004 fc15 	bl	80063d8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	240001c8 	.word	0x240001c8

08001bb8 <JPEG_IRQHandler>:

/**
  * @brief This function handles JPEG global interrupt.
  */
void JPEG_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN JPEG_IRQn 0 */

  /* USER CODE END JPEG_IRQn 0 */
  HAL_JPEG_IRQHandler(&hjpeg);
 8001bbc:	4802      	ldr	r0, [pc, #8]	@ (8001bc8 <JPEG_IRQHandler+0x10>)
 8001bbe:	f007 fee0 	bl	8009982 <HAL_JPEG_IRQHandler>
  /* USER CODE BEGIN JPEG_IRQn 1 */

  /* USER CODE END JPEG_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	24000240 	.word	0x24000240

08001bcc <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_jpeg_infifo_nf);
 8001bd0:	4803      	ldr	r0, [pc, #12]	@ (8001be0 <MDMA_IRQHandler+0x14>)
 8001bd2:	f009 fe13 	bl	800b7fc <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(&hmdma_jpeg_outfifo_ne);
 8001bd6:	4803      	ldr	r0, [pc, #12]	@ (8001be4 <MDMA_IRQHandler+0x18>)
 8001bd8:	f009 fe10 	bl	800b7fc <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	24000298 	.word	0x24000298
 8001be4:	24000304 	.word	0x24000304

08001be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b087      	sub	sp, #28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf0:	4a14      	ldr	r2, [pc, #80]	@ (8001c44 <_sbrk+0x5c>)
 8001bf2:	4b15      	ldr	r3, [pc, #84]	@ (8001c48 <_sbrk+0x60>)
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bfc:	4b13      	ldr	r3, [pc, #76]	@ (8001c4c <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d102      	bne.n	8001c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c04:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <_sbrk+0x64>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <_sbrk+0x68>)
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0a:	4b10      	ldr	r3, [pc, #64]	@ (8001c4c <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d205      	bcs.n	8001c24 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001c18:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <_sbrk+0x6c>)
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a06      	ldr	r2, [pc, #24]	@ (8001c4c <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	371c      	adds	r7, #28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	20020000 	.word	0x20020000
 8001c48:	00000800 	.word	0x00000800
 8001c4c:	240003bc 	.word	0x240003bc
 8001c50:	20000000 	.word	0x20000000
 8001c54:	24014790 	.word	0x24014790

08001c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <SystemInit+0x114>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	4a42      	ldr	r2, [pc, #264]	@ (8001d6c <SystemInit+0x114>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c6c:	4b40      	ldr	r3, [pc, #256]	@ (8001d70 <SystemInit+0x118>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 030f 	and.w	r3, r3, #15
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d807      	bhi.n	8001c88 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c78:	4b3d      	ldr	r3, [pc, #244]	@ (8001d70 <SystemInit+0x118>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f023 030f 	bic.w	r3, r3, #15
 8001c80:	4a3b      	ldr	r2, [pc, #236]	@ (8001d70 <SystemInit+0x118>)
 8001c82:	f043 0307 	orr.w	r3, r3, #7
 8001c86:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c88:	4b3a      	ldr	r3, [pc, #232]	@ (8001d74 <SystemInit+0x11c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a39      	ldr	r2, [pc, #228]	@ (8001d74 <SystemInit+0x11c>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c94:	4b37      	ldr	r3, [pc, #220]	@ (8001d74 <SystemInit+0x11c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c9a:	4b36      	ldr	r3, [pc, #216]	@ (8001d74 <SystemInit+0x11c>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4935      	ldr	r1, [pc, #212]	@ (8001d74 <SystemInit+0x11c>)
 8001ca0:	4b35      	ldr	r3, [pc, #212]	@ (8001d78 <SystemInit+0x120>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ca6:	4b32      	ldr	r3, [pc, #200]	@ (8001d70 <SystemInit+0x118>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0308 	and.w	r3, r3, #8
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d007      	beq.n	8001cc2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001cb2:	4b2f      	ldr	r3, [pc, #188]	@ (8001d70 <SystemInit+0x118>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f023 030f 	bic.w	r3, r3, #15
 8001cba:	4a2d      	ldr	r2, [pc, #180]	@ (8001d70 <SystemInit+0x118>)
 8001cbc:	f043 0307 	orr.w	r3, r3, #7
 8001cc0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001cc2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d74 <SystemInit+0x11c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8001d74 <SystemInit+0x11c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001cce:	4b29      	ldr	r3, [pc, #164]	@ (8001d74 <SystemInit+0x11c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001cd4:	4b27      	ldr	r3, [pc, #156]	@ (8001d74 <SystemInit+0x11c>)
 8001cd6:	4a29      	ldr	r2, [pc, #164]	@ (8001d7c <SystemInit+0x124>)
 8001cd8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001cda:	4b26      	ldr	r3, [pc, #152]	@ (8001d74 <SystemInit+0x11c>)
 8001cdc:	4a28      	ldr	r2, [pc, #160]	@ (8001d80 <SystemInit+0x128>)
 8001cde:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001ce0:	4b24      	ldr	r3, [pc, #144]	@ (8001d74 <SystemInit+0x11c>)
 8001ce2:	4a28      	ldr	r2, [pc, #160]	@ (8001d84 <SystemInit+0x12c>)
 8001ce4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001ce6:	4b23      	ldr	r3, [pc, #140]	@ (8001d74 <SystemInit+0x11c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001cec:	4b21      	ldr	r3, [pc, #132]	@ (8001d74 <SystemInit+0x11c>)
 8001cee:	4a25      	ldr	r2, [pc, #148]	@ (8001d84 <SystemInit+0x12c>)
 8001cf0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001cf2:	4b20      	ldr	r3, [pc, #128]	@ (8001d74 <SystemInit+0x11c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d74 <SystemInit+0x11c>)
 8001cfa:	4a22      	ldr	r2, [pc, #136]	@ (8001d84 <SystemInit+0x12c>)
 8001cfc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d74 <SystemInit+0x11c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <SystemInit+0x11c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a1a      	ldr	r2, [pc, #104]	@ (8001d74 <SystemInit+0x11c>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001d10:	4b18      	ldr	r3, [pc, #96]	@ (8001d74 <SystemInit+0x11c>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001d16:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <SystemInit+0x130>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d8c <SystemInit+0x134>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d22:	d202      	bcs.n	8001d2a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001d24:	4b1a      	ldr	r3, [pc, #104]	@ (8001d90 <SystemInit+0x138>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001d2a:	4b12      	ldr	r3, [pc, #72]	@ (8001d74 <SystemInit+0x11c>)
 8001d2c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d113      	bne.n	8001d60 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d38:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <SystemInit+0x11c>)
 8001d3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001d74 <SystemInit+0x11c>)
 8001d40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <SystemInit+0x13c>)
 8001d4a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001d4e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d50:	4b08      	ldr	r3, [pc, #32]	@ (8001d74 <SystemInit+0x11c>)
 8001d52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d56:	4a07      	ldr	r2, [pc, #28]	@ (8001d74 <SystemInit+0x11c>)
 8001d58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d5c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00
 8001d70:	52002000 	.word	0x52002000
 8001d74:	58024400 	.word	0x58024400
 8001d78:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d7c:	02020200 	.word	0x02020200
 8001d80:	01ff0000 	.word	0x01ff0000
 8001d84:	01010280 	.word	0x01010280
 8001d88:	5c001000 	.word	0x5c001000
 8001d8c:	ffff0000 	.word	0xffff0000
 8001d90:	51008108 	.word	0x51008108
 8001d94:	52004000 	.word	0x52004000

08001d98 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a08      	ldr	r2, [pc, #32]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001da2:	f043 0302 	orr.w	r3, r3, #2
 8001da6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001da8:	bf00      	nop
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <ExitRun0Mode+0x2c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0f9      	beq.n	8001daa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	58024800 	.word	0x58024800

08001dc8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dcc:	4b22      	ldr	r3, [pc, #136]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001dce:	4a23      	ldr	r2, [pc, #140]	@ (8001e5c <MX_USART3_UART_Init+0x94>)
 8001dd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001dd2:	4b21      	ldr	r3, [pc, #132]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001dd4:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001dd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dda:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001de0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001de6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001dec:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001dee:	220c      	movs	r2, #12
 8001df0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	4b19      	ldr	r3, [pc, #100]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df8:	4b17      	ldr	r3, [pc, #92]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dfe:	4b16      	ldr	r3, [pc, #88]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e04:	4b14      	ldr	r3, [pc, #80]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e0a:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e10:	4811      	ldr	r0, [pc, #68]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e12:	f00d f8a5 	bl	800ef60 <HAL_UART_Init>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e1c:	f7ff fdb2 	bl	8001984 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e20:	2100      	movs	r1, #0
 8001e22:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e24:	f00e fd8c 	bl	8010940 <HAL_UARTEx_SetTxFifoThreshold>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e2e:	f7ff fda9 	bl	8001984 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e32:	2100      	movs	r1, #0
 8001e34:	4808      	ldr	r0, [pc, #32]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e36:	f00e fdc1 	bl	80109bc <HAL_UARTEx_SetRxFifoThreshold>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e40:	f7ff fda0 	bl	8001984 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e44:	4804      	ldr	r0, [pc, #16]	@ (8001e58 <MX_USART3_UART_Init+0x90>)
 8001e46:	f00e fd42 	bl	80108ce <HAL_UARTEx_DisableFifoMode>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e50:	f7ff fd98 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	240003c0 	.word	0x240003c0
 8001e5c:	40004800 	.word	0x40004800

08001e60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b0ba      	sub	sp, #232	@ 0xe8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	22c0      	movs	r2, #192	@ 0xc0
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4618      	mov	r0, r3
 8001e82:	f01e f943 	bl	802010c <memset>
  if(uartHandle->Instance==USART3)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a2b      	ldr	r2, [pc, #172]	@ (8001f38 <HAL_UART_MspInit+0xd8>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d14e      	bne.n	8001f2e <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e90:	f04f 0202 	mov.w	r2, #2
 8001e94:	f04f 0300 	mov.w	r3, #0
 8001e98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ea2:	f107 0310 	add.w	r3, r7, #16
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f00a ff66 	bl	800cd78 <HAL_RCCEx_PeriphCLKConfig>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001eb2:	f7ff fd67 	bl	8001984 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001eb6:	4b21      	ldr	r3, [pc, #132]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001eb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001ebe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ec2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001ec8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ecc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eda:	4a18      	ldr	r2, [pc, #96]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001edc:	f043 0308 	orr.w	r3, r3, #8
 8001ee0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee4:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <HAL_UART_MspInit+0xdc>)
 8001ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ef2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ef6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f0c:	2307      	movs	r3, #7
 8001f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f12:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f16:	4619      	mov	r1, r3
 8001f18:	4809      	ldr	r0, [pc, #36]	@ (8001f40 <HAL_UART_MspInit+0xe0>)
 8001f1a:	f006 fe79 	bl	8008c10 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 10, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	210a      	movs	r1, #10
 8001f22:	2027      	movs	r0, #39	@ 0x27
 8001f24:	f000 fdb4 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f28:	2027      	movs	r0, #39	@ 0x27
 8001f2a:	f000 fdcb 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f2e:	bf00      	nop
 8001f30:	37e8      	adds	r7, #232	@ 0xe8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40004800 	.word	0x40004800
 8001f3c:	58024400 	.word	0x58024400
 8001f40:	58020c00 	.word	0x58020c00

08001f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f44:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001f80 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001f48:	f7ff ff26 	bl	8001d98 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f4c:	f7ff fe84 	bl	8001c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f50:	480c      	ldr	r0, [pc, #48]	@ (8001f84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f52:	490d      	ldr	r1, [pc, #52]	@ (8001f88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f54:	4a0d      	ldr	r2, [pc, #52]	@ (8001f8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f58:	e002      	b.n	8001f60 <LoopCopyDataInit>

08001f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5e:	3304      	adds	r3, #4

08001f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f64:	d3f9      	bcc.n	8001f5a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f66:	4a0a      	ldr	r2, [pc, #40]	@ (8001f90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f68:	4c0a      	ldr	r4, [pc, #40]	@ (8001f94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f6c:	e001      	b.n	8001f72 <LoopFillZerobss>

08001f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f70:	3204      	adds	r2, #4

08001f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f74:	d3fb      	bcc.n	8001f6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f76:	f01e f985 	bl	8020284 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f7a:	f7ff fb8b 	bl	8001694 <main>
  bx  lr
 8001f7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f84:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f88:	24000094 	.word	0x24000094
  ldr r2, =_sidata
 8001f8c:	08024624 	.word	0x08024624
  ldr r2, =_sbss
 8001f90:	24000094 	.word	0x24000094
  ldr r4, =_ebss
 8001f94:	24014798 	.word	0x24014798

08001f98 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f98:	e7fe      	b.n	8001f98 <ADC3_IRQHandler>

08001f9a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00b      	beq.n	8001fc2 <LAN8742_RegisterBusIO+0x28>
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <LAN8742_RegisterBusIO+0x28>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <LAN8742_RegisterBusIO+0x28>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d102      	bne.n	8001fc8 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	e014      	b.n	8001ff2 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	691a      	ldr	r2, [r3, #16]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b086      	sub	sp, #24
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d139      	bne.n	800208e <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d002      	beq.n	8002028 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2220      	movs	r2, #32
 800202c:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	e01c      	b.n	800206e <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	f107 020c 	add.w	r2, r7, #12
 800203c:	2112      	movs	r1, #18
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	4798      	blx	r3
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	da03      	bge.n	8002050 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002048:	f06f 0304 	mvn.w	r3, #4
 800204c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800204e:	e00b      	b.n	8002068 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 031f 	and.w	r3, r3, #31
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	429a      	cmp	r2, r3
 800205a:	d105      	bne.n	8002068 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
         break;
 8002066:	e005      	b.n	8002074 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	3301      	adds	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	2b1f      	cmp	r3, #31
 8002072:	d9df      	bls.n	8002034 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b1f      	cmp	r3, #31
 800207a:	d902      	bls.n	8002082 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800207c:	f06f 0302 	mvn.w	r3, #2
 8002080:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800208e:	693b      	ldr	r3, [r7, #16]
 }
 8002090:	4618      	mov	r0, r3
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6810      	ldr	r0, [r2, #0]
 80020ac:	f107 020c 	add.w	r2, r7, #12
 80020b0:	2101      	movs	r1, #1
 80020b2:	4798      	blx	r3
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	da02      	bge.n	80020c0 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80020ba:	f06f 0304 	mvn.w	r3, #4
 80020be:	e06e      	b.n	800219e <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6810      	ldr	r0, [r2, #0]
 80020c8:	f107 020c 	add.w	r2, r7, #12
 80020cc:	2101      	movs	r1, #1
 80020ce:	4798      	blx	r3
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	da02      	bge.n	80020dc <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80020d6:	f06f 0304 	mvn.w	r3, #4
 80020da:	e060      	b.n	800219e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e059      	b.n	800219e <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6810      	ldr	r0, [r2, #0]
 80020f2:	f107 020c 	add.w	r2, r7, #12
 80020f6:	2100      	movs	r1, #0
 80020f8:	4798      	blx	r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	da02      	bge.n	8002106 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002100:	f06f 0304 	mvn.w	r3, #4
 8002104:	e04b      	b.n	800219e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d11b      	bne.n	8002148 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d006      	beq.n	8002128 <LAN8742_GetLinkState+0x90>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002124:	2302      	movs	r3, #2
 8002126:	e03a      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002132:	2303      	movs	r3, #3
 8002134:	e033      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002140:	2304      	movs	r3, #4
 8002142:	e02c      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002144:	2305      	movs	r3, #5
 8002146:	e02a      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	6810      	ldr	r0, [r2, #0]
 8002150:	f107 020c 	add.w	r2, r7, #12
 8002154:	211f      	movs	r1, #31
 8002156:	4798      	blx	r3
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	da02      	bge.n	8002164 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800215e:	f06f 0304 	mvn.w	r3, #4
 8002162:	e01c      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800216e:	2306      	movs	r3, #6
 8002170:	e015      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f003 031c 	and.w	r3, r3, #28
 8002178:	2b18      	cmp	r3, #24
 800217a:	d101      	bne.n	8002180 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800217c:	2302      	movs	r3, #2
 800217e:	e00e      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 031c 	and.w	r3, r3, #28
 8002186:	2b08      	cmp	r3, #8
 8002188:	d101      	bne.n	800218e <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800218a:	2303      	movs	r3, #3
 800218c:	e007      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f003 031c 	and.w	r3, r3, #28
 8002194:	2b14      	cmp	r3, #20
 8002196:	d101      	bne.n	800219c <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002198:	2304      	movs	r3, #4
 800219a:	e000      	b.n	800219e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800219c:	2305      	movs	r3, #5
    }
  }
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <atk_mc5640_write_reg>:
 * @param       reg: 寄存器地址
 *              dat: 待写入的值
 * @retval      无
 */
void atk_mc5640_write_reg(uint16_t reg, uint8_t dat)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	460a      	mov	r2, r1
 80021b0:	80fb      	strh	r3, [r7, #6]
 80021b2:	4613      	mov	r3, r2
 80021b4:	717b      	strb	r3, [r7, #5]
    SCCB_Start();
 80021b6:	f000 fa1f 	bl	80025f8 <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR); // 写设备地址
 80021ba:	2078      	movs	r0, #120	@ 0x78
 80021bc:	f000 fa7a 	bl	80026b4 <SCCB_WriteByte>
    SCCB_WriteByte(reg >> 8);             // 写寄存器高8位
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	0a1b      	lsrs	r3, r3, #8
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	4618      	mov	r0, r3
 80021ca:	f000 fa73 	bl	80026b4 <SCCB_WriteByte>
    SCCB_WriteByte(reg & 0xFF);           // 写寄存器低8位
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 fa6e 	bl	80026b4 <SCCB_WriteByte>
    SCCB_WriteByte(dat);                  // 写数据
 80021d8:	797b      	ldrb	r3, [r7, #5]
 80021da:	4618      	mov	r0, r3
 80021dc:	f000 fa6a 	bl	80026b4 <SCCB_WriteByte>
    SCCB_Stop();
 80021e0:	f000 fa2c 	bl	800263c <SCCB_Stop>
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <atk_mc5640_read_reg>:

// 读寄存器
uint8_t atk_mc5640_read_reg(uint16_t reg)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	80fb      	strh	r3, [r7, #6]
    uint8_t dat;

    SCCB_Start();
 80021f6:	f000 f9ff 	bl	80025f8 <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR);
 80021fa:	2078      	movs	r0, #120	@ 0x78
 80021fc:	f000 fa5a 	bl	80026b4 <SCCB_WriteByte>
    SCCB_WriteByte(reg >> 8);
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	0a1b      	lsrs	r3, r3, #8
 8002204:	b29b      	uxth	r3, r3
 8002206:	b2db      	uxtb	r3, r3
 8002208:	4618      	mov	r0, r3
 800220a:	f000 fa53 	bl	80026b4 <SCCB_WriteByte>
    SCCB_WriteByte(reg & 0xFF);
 800220e:	88fb      	ldrh	r3, [r7, #6]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	4618      	mov	r0, r3
 8002214:	f000 fa4e 	bl	80026b4 <SCCB_WriteByte>
    SCCB_Stop();
 8002218:	f000 fa10 	bl	800263c <SCCB_Stop>

    SCCB_Start();
 800221c:	f000 f9ec 	bl	80025f8 <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR | 0x01); // 读设备地址
 8002220:	2079      	movs	r0, #121	@ 0x79
 8002222:	f000 fa47 	bl	80026b4 <SCCB_WriteByte>
    dat = SCCB_ReadByte();
 8002226:	f000 fa7f 	bl	8002728 <SCCB_ReadByte>
 800222a:	4603      	mov	r3, r0
 800222c:	73fb      	strb	r3, [r7, #15]
    SCCB_No_Ack(); // 发送 NACK
 800222e:	f000 fa23 	bl	8002678 <SCCB_No_Ack>
    SCCB_Stop();
 8002232:	f000 fa03 	bl	800263c <SCCB_Stop>

    return dat;
 8002236:	7bfb      	ldrb	r3, [r7, #15]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <atk_mc5640_get_output_size>:
 * @brief       获取ATK-MC5640模块输出图像尺寸
 * @param       无
 * @retval      无
 */
static void atk_mc5640_get_output_size(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
    uint8_t reg380A;
    uint8_t reg380B;
    uint16_t x_output_size;
    uint16_t y_output_size;
    
    HAL_Delay(10);
 8002246:	200a      	movs	r0, #10
 8002248:	f000 fb02 	bl	8002850 <HAL_Delay>
    
    reg3808 = atk_mc5640_read_reg(0x3808);
 800224c:	f643 0008 	movw	r0, #14344	@ 0x3808
 8002250:	f7ff ffcc 	bl	80021ec <atk_mc5640_read_reg>
 8002254:	4603      	mov	r3, r0
 8002256:	71fb      	strb	r3, [r7, #7]
    reg3809 = atk_mc5640_read_reg(0x3809);
 8002258:	f643 0009 	movw	r0, #14345	@ 0x3809
 800225c:	f7ff ffc6 	bl	80021ec <atk_mc5640_read_reg>
 8002260:	4603      	mov	r3, r0
 8002262:	71bb      	strb	r3, [r7, #6]
    reg380A = atk_mc5640_read_reg(0x380A);
 8002264:	f643 000a 	movw	r0, #14346	@ 0x380a
 8002268:	f7ff ffc0 	bl	80021ec <atk_mc5640_read_reg>
 800226c:	4603      	mov	r3, r0
 800226e:	717b      	strb	r3, [r7, #5]
    reg380B = atk_mc5640_read_reg(0x380B);
 8002270:	f643 000b 	movw	r0, #14347	@ 0x380b
 8002274:	f7ff ffba 	bl	80021ec <atk_mc5640_read_reg>
 8002278:	4603      	mov	r3, r0
 800227a:	713b      	strb	r3, [r7, #4]
    
    x_output_size = (uint16_t)((reg3808 & 0x0F) << 8) | reg3809;
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	b21b      	sxth	r3, r3
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	b21b      	sxth	r3, r3
 8002284:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002288:	b21a      	sxth	r2, r3
 800228a:	79bb      	ldrb	r3, [r7, #6]
 800228c:	b21b      	sxth	r3, r3
 800228e:	4313      	orrs	r3, r2
 8002290:	b21b      	sxth	r3, r3
 8002292:	807b      	strh	r3, [r7, #2]
    y_output_size = (uint16_t)((reg380A & 0x07) << 8) | reg380B;
 8002294:	797b      	ldrb	r3, [r7, #5]
 8002296:	b21b      	sxth	r3, r3
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	b21b      	sxth	r3, r3
 800229c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022a0:	b21a      	sxth	r2, r3
 80022a2:	793b      	ldrb	r3, [r7, #4]
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	4313      	orrs	r3, r2
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	803b      	strh	r3, [r7, #0]
    
    g_atk_mc5640_sta.output.width = x_output_size;
 80022ac:	4a04      	ldr	r2, [pc, #16]	@ (80022c0 <atk_mc5640_get_output_size+0x80>)
 80022ae:	887b      	ldrh	r3, [r7, #2]
 80022b0:	8113      	strh	r3, [r2, #8]
    g_atk_mc5640_sta.output.height = y_output_size;
 80022b2:	4a03      	ldr	r2, [pc, #12]	@ (80022c0 <atk_mc5640_get_output_size+0x80>)
 80022b4:	883b      	ldrh	r3, [r7, #0]
 80022b6:	8153      	strh	r3, [r2, #10]
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	24000454 	.word	0x24000454

080022c4 <atk_mc5640_hw_init>:
 * @brief       ATK-MC5640模块硬件初始化
 * @note        GPIO的时钟使能和模式配置已在 main.c 的 MX_GPIO_Init() 中完成
 *              这里只需要进行电平控制序列
 */
static void atk_mc5640_hw_init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CAMERA_PWDN_GPIO_Port, CAMERA_PWDN_Pin, GPIO_PIN_RESET);
 80022c8:	2200      	movs	r2, #0
 80022ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022ce:	480c      	ldr	r0, [pc, #48]	@ (8002300 <atk_mc5640_hw_init+0x3c>)
 80022d0:	f006 ff70 	bl	80091b4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80022d4:	2014      	movs	r0, #20
 80022d6:	f000 fabb 	bl	8002850 <HAL_Delay>

    HAL_GPIO_WritePin(CAMERA_RST_GPIO_Port, CAMERA_RST_Pin, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	2104      	movs	r1, #4
 80022de:	4808      	ldr	r0, [pc, #32]	@ (8002300 <atk_mc5640_hw_init+0x3c>)
 80022e0:	f006 ff68 	bl	80091b4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80022e4:	2014      	movs	r0, #20
 80022e6:	f000 fab3 	bl	8002850 <HAL_Delay>
    HAL_GPIO_WritePin(CAMERA_RST_GPIO_Port, CAMERA_RST_Pin, GPIO_PIN_SET);
 80022ea:	2201      	movs	r2, #1
 80022ec:	2104      	movs	r1, #4
 80022ee:	4804      	ldr	r0, [pc, #16]	@ (8002300 <atk_mc5640_hw_init+0x3c>)
 80022f0:	f006 ff60 	bl	80091b4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80022f4:	2014      	movs	r0, #20
 80022f6:	f000 faab 	bl	8002850 <HAL_Delay>
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	58021400 	.word	0x58021400

08002304 <atk_mc5640_get_chip_id>:
 * @brief       获取ATK-MC5640模块芯片ID
 * @param       无
 * @retval      芯片ID
 */
static uint16_t atk_mc5640_get_chip_id(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
    uint16_t chip_id;
    
    chip_id = atk_mc5640_read_reg(0x300A) << 8;
 800230a:	f243 000a 	movw	r0, #12298	@ 0x300a
 800230e:	f7ff ff6d 	bl	80021ec <atk_mc5640_read_reg>
 8002312:	4603      	mov	r3, r0
 8002314:	021b      	lsls	r3, r3, #8
 8002316:	80fb      	strh	r3, [r7, #6]
    chip_id |= atk_mc5640_read_reg(0x300B);
 8002318:	f243 000b 	movw	r0, #12299	@ 0x300b
 800231c:	f7ff ff66 	bl	80021ec <atk_mc5640_read_reg>
 8002320:	4603      	mov	r3, r0
 8002322:	461a      	mov	r2, r3
 8002324:	88fb      	ldrh	r3, [r7, #6]
 8002326:	4313      	orrs	r3, r2
 8002328:	80fb      	strh	r3, [r7, #6]
    
    return chip_id;
 800232a:	88fb      	ldrh	r3, [r7, #6]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <atk_mc5640_init_reg>:
 * @brief       初始化ATK-MC5640寄存器配置
 * @param       无
 * @retval      无
 */
static void atk_mc5640_init_reg(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
    uint32_t cfg_index;
    
    for (cfg_index=0; cfg_index<sizeof(atk_mc5640_init_cfg)/sizeof(atk_mc5640_init_cfg[0]); cfg_index++)
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	e00f      	b.n	8002360 <atk_mc5640_init_reg+0x2c>
    {
        atk_mc5640_write_reg(atk_mc5640_init_cfg[cfg_index].reg, atk_mc5640_init_cfg[cfg_index].dat);
 8002340:	4a0b      	ldr	r2, [pc, #44]	@ (8002370 <atk_mc5640_init_reg+0x3c>)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8002348:	4909      	ldr	r1, [pc, #36]	@ (8002370 <atk_mc5640_init_reg+0x3c>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	789b      	ldrb	r3, [r3, #2]
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f7ff ff26 	bl	80021a6 <atk_mc5640_write_reg>
    for (cfg_index=0; cfg_index<sizeof(atk_mc5640_init_cfg)/sizeof(atk_mc5640_init_cfg[0]); cfg_index++)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3301      	adds	r3, #1
 800235e:	607b      	str	r3, [r7, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2bce      	cmp	r3, #206	@ 0xce
 8002364:	d9ec      	bls.n	8002340 <atk_mc5640_init_reg+0xc>
    }
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	08023ce4 	.word	0x08023ce4

08002374 <atk_mc5640_init>:
 * @param       无
 * @retval      ATK_MC5640_EOK   : ATK-MC5640模块初始化成功
 *              ATK_MC5640_ERROR : 通讯出错，ATK-MC5640模块初始化失败
 */
uint8_t atk_mc5640_init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
    uint16_t chip_id;
    SCCB_Init();
 800237a:	f000 f927 	bl	80025cc <SCCB_Init>
    atk_mc5640_hw_init();
 800237e:	f7ff ffa1 	bl	80022c4 <atk_mc5640_hw_init>
    chip_id = atk_mc5640_get_chip_id();
 8002382:	f7ff ffbf 	bl	8002304 <atk_mc5640_get_chip_id>
 8002386:	4603      	mov	r3, r0
 8002388:	80fb      	strh	r3, [r7, #6]
    
    if (chip_id != ATK_MC5640_CHIP_ID)
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	f245 6240 	movw	r2, #22080	@ 0x5640
 8002390:	4293      	cmp	r3, r2
 8002392:	d006      	beq.n	80023a2 <atk_mc5640_init+0x2e>
    {
        printf("[Error] ID Mismatch! Read: 0x%04X\r\n", chip_id);
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	4619      	mov	r1, r3
 8002398:	480d      	ldr	r0, [pc, #52]	@ (80023d0 <atk_mc5640_init+0x5c>)
 800239a:	f01d fd5f 	bl	801fe5c <iprintf>
        return ATK_MC5640_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e011      	b.n	80023c6 <atk_mc5640_init+0x52>
    }
    
    printf("[Info] OV5640 ID: 0x%04X\r\n", chip_id);
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	4619      	mov	r1, r3
 80023a6:	480b      	ldr	r0, [pc, #44]	@ (80023d4 <atk_mc5640_init+0x60>)
 80023a8:	f01d fd58 	bl	801fe5c <iprintf>
    atk_mc5640_init_reg();
 80023ac:	f7ff ffc2 	bl	8002334 <atk_mc5640_init_reg>
    atk_mc5640_write_reg(0x3035, 0x41);
 80023b0:	2141      	movs	r1, #65	@ 0x41
 80023b2:	f243 0035 	movw	r0, #12341	@ 0x3035
 80023b6:	f7ff fef6 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3036, 0x30);
 80023ba:	2130      	movs	r1, #48	@ 0x30
 80023bc:	f243 0036 	movw	r0, #12342	@ 0x3036
 80023c0:	f7ff fef1 	bl	80021a6 <atk_mc5640_write_reg>
    
    return ATK_MC5640_EOK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	08021084 	.word	0x08021084
 80023d4:	080210a8 	.word	0x080210a8

080023d8 <atk_mc5640_set_output_format>:
 * @brief       设置ATK-MC5640模块输出图像格式
 * @param       format: 输出格式 (RGB565/JPEG)
 * @retval      ATK_MC5640_EOK: 成功
 */
uint8_t atk_mc5640_set_output_format(atk_mc5640_output_format_t format)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_index;
    
    switch (format)
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <atk_mc5640_set_output_format+0x16>
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d017      	beq.n	800241c <atk_mc5640_set_output_format+0x44>
 80023ec:	e02d      	b.n	800244a <atk_mc5640_set_output_format+0x72>
    {
        case ATK_MC5640_OUTPUT_FORMAT_RGB565:
        {
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_rgb565_cfg)/sizeof(atk_mc5640_rgb565_cfg[0]); cfg_index++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	e00f      	b.n	8002414 <atk_mc5640_set_output_format+0x3c>
            {
                atk_mc5640_write_reg(atk_mc5640_rgb565_cfg[cfg_index].reg, atk_mc5640_rgb565_cfg[cfg_index].dat);
 80023f4:	4a18      	ldr	r2, [pc, #96]	@ (8002458 <atk_mc5640_set_output_format+0x80>)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80023fc:	4916      	ldr	r1, [pc, #88]	@ (8002458 <atk_mc5640_set_output_format+0x80>)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	789b      	ldrb	r3, [r3, #2]
 8002406:	4619      	mov	r1, r3
 8002408:	4610      	mov	r0, r2
 800240a:	f7ff fecc 	bl	80021a6 <atk_mc5640_write_reg>
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_rgb565_cfg)/sizeof(atk_mc5640_rgb565_cfg[0]); cfg_index++)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	3301      	adds	r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b2c      	cmp	r3, #44	@ 0x2c
 8002418:	d9ec      	bls.n	80023f4 <atk_mc5640_set_output_format+0x1c>
            }
            break;
 800241a:	e018      	b.n	800244e <atk_mc5640_set_output_format+0x76>
        }
        case ATK_MC5640_OUTPUT_FORMAT_JPEG:
        {
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_jpeg_cfg)/sizeof(atk_mc5640_jpeg_cfg[0]); cfg_index++)
 800241c:	2300      	movs	r3, #0
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	e00f      	b.n	8002442 <atk_mc5640_set_output_format+0x6a>
            {
                atk_mc5640_write_reg(atk_mc5640_jpeg_cfg[cfg_index].reg, atk_mc5640_jpeg_cfg[cfg_index].dat);
 8002422:	4a0e      	ldr	r2, [pc, #56]	@ (800245c <atk_mc5640_set_output_format+0x84>)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 800242a:	490c      	ldr	r1, [pc, #48]	@ (800245c <atk_mc5640_set_output_format+0x84>)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	789b      	ldrb	r3, [r3, #2]
 8002434:	4619      	mov	r1, r3
 8002436:	4610      	mov	r0, r2
 8002438:	f7ff feb5 	bl	80021a6 <atk_mc5640_write_reg>
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_jpeg_cfg)/sizeof(atk_mc5640_jpeg_cfg[0]); cfg_index++)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	3301      	adds	r3, #1
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b28      	cmp	r3, #40	@ 0x28
 8002446:	d9ec      	bls.n	8002422 <atk_mc5640_set_output_format+0x4a>
            }
            break;
 8002448:	e001      	b.n	800244e <atk_mc5640_set_output_format+0x76>
        }
        default:
        {
            return ATK_MC5640_EINVAL;
 800244a:	2302      	movs	r3, #2
 800244c:	e000      	b.n	8002450 <atk_mc5640_set_output_format+0x78>
        }
    }
    
    return ATK_MC5640_EOK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	08024020 	.word	0x08024020
 800245c:	080240d4 	.word	0x080240d4

08002460 <atk_mc5640_set_output_size>:
 * @brief       设置ATK-MC5640模块输出图像尺寸
 * @param       width, height: 目标尺寸
 * @retval      ATK_MC5640_EOK: 成功
 */
uint8_t atk_mc5640_set_output_size(uint16_t width, uint16_t height)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	460a      	mov	r2, r1
 800246a:	80fb      	strh	r3, [r7, #6]
 800246c:	4613      	mov	r3, r2
 800246e:	80bb      	strh	r3, [r7, #4]
    uint8_t reg3808;
    uint8_t reg3809;
    uint8_t reg380A;
    uint8_t reg380B;
    
    reg3808 = atk_mc5640_read_reg(0x3808);
 8002470:	f643 0008 	movw	r0, #14344	@ 0x3808
 8002474:	f7ff feba 	bl	80021ec <atk_mc5640_read_reg>
 8002478:	4603      	mov	r3, r0
 800247a:	73fb      	strb	r3, [r7, #15]
    reg380A = atk_mc5640_read_reg(0x380A);
 800247c:	f643 000a 	movw	r0, #14346	@ 0x380a
 8002480:	f7ff feb4 	bl	80021ec <atk_mc5640_read_reg>
 8002484:	4603      	mov	r3, r0
 8002486:	73bb      	strb	r3, [r7, #14]
    
    reg3808 &= ~0x0F;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	f023 030f 	bic.w	r3, r3, #15
 800248e:	73fb      	strb	r3, [r7, #15]
    reg3808 |= (uint8_t)(width >> 8) & 0x0F;
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	0a1b      	lsrs	r3, r3, #8
 8002494:	b29b      	uxth	r3, r3
 8002496:	b25b      	sxtb	r3, r3
 8002498:	f003 030f 	and.w	r3, r3, #15
 800249c:	b25a      	sxtb	r2, r3
 800249e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	b25b      	sxtb	r3, r3
 80024a6:	73fb      	strb	r3, [r7, #15]
    reg3809 = (uint8_t)width & 0xFF;
 80024a8:	88fb      	ldrh	r3, [r7, #6]
 80024aa:	737b      	strb	r3, [r7, #13]
    reg380A &= ~0x07;
 80024ac:	7bbb      	ldrb	r3, [r7, #14]
 80024ae:	f023 0307 	bic.w	r3, r3, #7
 80024b2:	73bb      	strb	r3, [r7, #14]
    reg380A |= (uint8_t)(height >> 8) & 0x07;
 80024b4:	88bb      	ldrh	r3, [r7, #4]
 80024b6:	0a1b      	lsrs	r3, r3, #8
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	b25b      	sxtb	r3, r3
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	b25a      	sxtb	r2, r3
 80024c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	b25b      	sxtb	r3, r3
 80024ca:	73bb      	strb	r3, [r7, #14]
    reg380B = (uint8_t)height & 0xFF;
 80024cc:	88bb      	ldrh	r3, [r7, #4]
 80024ce:	733b      	strb	r3, [r7, #12]
    
    atk_mc5640_write_reg(0x3212, 0x03);
 80024d0:	2103      	movs	r1, #3
 80024d2:	f243 2012 	movw	r0, #12818	@ 0x3212
 80024d6:	f7ff fe66 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3808, reg3808);
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	4619      	mov	r1, r3
 80024de:	f643 0008 	movw	r0, #14344	@ 0x3808
 80024e2:	f7ff fe60 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3809, reg3809);
 80024e6:	7b7b      	ldrb	r3, [r7, #13]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f643 0009 	movw	r0, #14345	@ 0x3809
 80024ee:	f7ff fe5a 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x380A, reg380A);
 80024f2:	7bbb      	ldrb	r3, [r7, #14]
 80024f4:	4619      	mov	r1, r3
 80024f6:	f643 000a 	movw	r0, #14346	@ 0x380a
 80024fa:	f7ff fe54 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x380B, reg380B);
 80024fe:	7b3b      	ldrb	r3, [r7, #12]
 8002500:	4619      	mov	r1, r3
 8002502:	f643 000b 	movw	r0, #14347	@ 0x380b
 8002506:	f7ff fe4e 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3212, 0x13);
 800250a:	2113      	movs	r1, #19
 800250c:	f243 2012 	movw	r0, #12818	@ 0x3212
 8002510:	f7ff fe49 	bl	80021a6 <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3212, 0xA3);
 8002514:	21a3      	movs	r1, #163	@ 0xa3
 8002516:	f243 2012 	movw	r0, #12818	@ 0x3212
 800251a:	f7ff fe44 	bl	80021a6 <atk_mc5640_write_reg>
    
    atk_mc5640_get_output_size();
 800251e:	f7ff fe8f 	bl	8002240 <atk_mc5640_get_output_size>
    
    return ATK_MC5640_EOK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <SCCB_Delay>:
/*
 * 微秒级延时
 * 针对 STM32H7 480MHz，使用超大循环确保 I2C 波形极宽
 */
static void SCCB_Delay(void)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
    volatile uint32_t i = 8000; // 再次加大，确保万无一失
 8002532:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002536:	607b      	str	r3, [r7, #4]
    while(i--);
 8002538:	bf00      	nop
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	1e5a      	subs	r2, r3, #1
 800253e:	607a      	str	r2, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1fa      	bne.n	800253a <SCCB_Delay+0xe>
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
	...

08002554 <SCCB_SDA_IN>:

/* 设置 SDA 为输入模式 */
static void SCCB_SDA_IN(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = SCCB_SDA_Pin;
 8002568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800256c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002572:	2301      	movs	r3, #1
 8002574:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002576:	2303      	movs	r3, #3
 8002578:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCCB_SDA_GPIO_Port, &GPIO_InitStruct);
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	4619      	mov	r1, r3
 800257e:	4803      	ldr	r0, [pc, #12]	@ (800258c <SCCB_SDA_IN+0x38>)
 8002580:	f006 fb46 	bl	8008c10 <HAL_GPIO_Init>
}
 8002584:	bf00      	nop
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	58020400 	.word	0x58020400

08002590 <SCCB_SDA_OUT>:

/* 设置 SDA 为输出模式 */
static void SCCB_SDA_OUT(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002596:	1d3b      	adds	r3, r7, #4
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = SCCB_SDA_Pin;
 80025a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025a8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025aa:	2301      	movs	r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ae:	2301      	movs	r3, #1
 80025b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b2:	2303      	movs	r3, #3
 80025b4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCCB_SDA_GPIO_Port, &GPIO_InitStruct);
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	4619      	mov	r1, r3
 80025ba:	4803      	ldr	r0, [pc, #12]	@ (80025c8 <SCCB_SDA_OUT+0x38>)
 80025bc:	f006 fb28 	bl	8008c10 <HAL_GPIO_Init>
}
 80025c0:	bf00      	nop
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	58020400 	.word	0x58020400

080025cc <SCCB_Init>:

/* 初始化 GPIO */
void SCCB_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
    SCCB_SDA_OUT();
 80025d0:	f7ff ffde 	bl	8002590 <SCCB_SDA_OUT>
    SCCB_SCL_H();
 80025d4:	2201      	movs	r2, #1
 80025d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025da:	4806      	ldr	r0, [pc, #24]	@ (80025f4 <SCCB_Init+0x28>)
 80025dc:	f006 fdea 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_SDA_H();
 80025e0:	2201      	movs	r2, #1
 80025e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025e6:	4803      	ldr	r0, [pc, #12]	@ (80025f4 <SCCB_Init+0x28>)
 80025e8:	f006 fde4 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80025ec:	f7ff ff9e 	bl	800252c <SCCB_Delay>
}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	58020400 	.word	0x58020400

080025f8 <SCCB_Start>:

/* 起始信号 */
void SCCB_Start(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
    SCCB_SDA_H();
 80025fc:	2201      	movs	r2, #1
 80025fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002602:	480d      	ldr	r0, [pc, #52]	@ (8002638 <SCCB_Start+0x40>)
 8002604:	f006 fdd6 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_SCL_H();
 8002608:	2201      	movs	r2, #1
 800260a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800260e:	480a      	ldr	r0, [pc, #40]	@ (8002638 <SCCB_Start+0x40>)
 8002610:	f006 fdd0 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002614:	f7ff ff8a 	bl	800252c <SCCB_Delay>
    SCCB_SDA_L();
 8002618:	2200      	movs	r2, #0
 800261a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800261e:	4806      	ldr	r0, [pc, #24]	@ (8002638 <SCCB_Start+0x40>)
 8002620:	f006 fdc8 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002624:	f7ff ff82 	bl	800252c <SCCB_Delay>
    SCCB_SCL_L();
 8002628:	2200      	movs	r2, #0
 800262a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800262e:	4802      	ldr	r0, [pc, #8]	@ (8002638 <SCCB_Start+0x40>)
 8002630:	f006 fdc0 	bl	80091b4 <HAL_GPIO_WritePin>
}
 8002634:	bf00      	nop
 8002636:	bd80      	pop	{r7, pc}
 8002638:	58020400 	.word	0x58020400

0800263c <SCCB_Stop>:

/* 停止信号 */
void SCCB_Stop(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
    SCCB_SDA_L();
 8002640:	2200      	movs	r2, #0
 8002642:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002646:	480b      	ldr	r0, [pc, #44]	@ (8002674 <SCCB_Stop+0x38>)
 8002648:	f006 fdb4 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800264c:	f7ff ff6e 	bl	800252c <SCCB_Delay>
    SCCB_SCL_H();
 8002650:	2201      	movs	r2, #1
 8002652:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002656:	4807      	ldr	r0, [pc, #28]	@ (8002674 <SCCB_Stop+0x38>)
 8002658:	f006 fdac 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800265c:	f7ff ff66 	bl	800252c <SCCB_Delay>
    SCCB_SDA_H();
 8002660:	2201      	movs	r2, #1
 8002662:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002666:	4803      	ldr	r0, [pc, #12]	@ (8002674 <SCCB_Stop+0x38>)
 8002668:	f006 fda4 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800266c:	f7ff ff5e 	bl	800252c <SCCB_Delay>
}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}
 8002674:	58020400 	.word	0x58020400

08002678 <SCCB_No_Ack>:

/* 发送 NACK */
void SCCB_No_Ack(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
    SCCB_SDA_H();
 800267c:	2201      	movs	r2, #1
 800267e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002682:	480b      	ldr	r0, [pc, #44]	@ (80026b0 <SCCB_No_Ack+0x38>)
 8002684:	f006 fd96 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002688:	f7ff ff50 	bl	800252c <SCCB_Delay>
    SCCB_SCL_H();
 800268c:	2201      	movs	r2, #1
 800268e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002692:	4807      	ldr	r0, [pc, #28]	@ (80026b0 <SCCB_No_Ack+0x38>)
 8002694:	f006 fd8e 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002698:	f7ff ff48 	bl	800252c <SCCB_Delay>
    SCCB_SCL_L();
 800269c:	2200      	movs	r2, #0
 800269e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026a2:	4803      	ldr	r0, [pc, #12]	@ (80026b0 <SCCB_No_Ack+0x38>)
 80026a4:	f006 fd86 	bl	80091b4 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80026a8:	f7ff ff40 	bl	800252c <SCCB_Delay>
}
 80026ac:	bf00      	nop
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	58020400 	.word	0x58020400

080026b4 <SCCB_WriteByte>:

/* 写入一个字节 */
void SCCB_WriteByte(uint8_t data)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for (i = 0; i < 8; i++)
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e026      	b.n	8002712 <SCCB_WriteByte+0x5e>
    {
        if (data & 0x80) SCCB_SDA_H();
 80026c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	da06      	bge.n	80026da <SCCB_WriteByte+0x26>
 80026cc:	2201      	movs	r2, #1
 80026ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026d2:	4814      	ldr	r0, [pc, #80]	@ (8002724 <SCCB_WriteByte+0x70>)
 80026d4:	f006 fd6e 	bl	80091b4 <HAL_GPIO_WritePin>
 80026d8:	e005      	b.n	80026e6 <SCCB_WriteByte+0x32>
        else             SCCB_SDA_L();
 80026da:	2200      	movs	r2, #0
 80026dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026e0:	4810      	ldr	r0, [pc, #64]	@ (8002724 <SCCB_WriteByte+0x70>)
 80026e2:	f006 fd67 	bl	80091b4 <HAL_GPIO_WritePin>
        data <<= 1;
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	71fb      	strb	r3, [r7, #7]
        SCCB_Delay();
 80026ec:	f7ff ff1e 	bl	800252c <SCCB_Delay>
        SCCB_SCL_H();
 80026f0:	2201      	movs	r2, #1
 80026f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026f6:	480b      	ldr	r0, [pc, #44]	@ (8002724 <SCCB_WriteByte+0x70>)
 80026f8:	f006 fd5c 	bl	80091b4 <HAL_GPIO_WritePin>
        SCCB_Delay();
 80026fc:	f7ff ff16 	bl	800252c <SCCB_Delay>
        SCCB_SCL_L();
 8002700:	2200      	movs	r2, #0
 8002702:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002706:	4807      	ldr	r0, [pc, #28]	@ (8002724 <SCCB_WriteByte+0x70>)
 8002708:	f006 fd54 	bl	80091b4 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	3301      	adds	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	2b07      	cmp	r3, #7
 8002716:	d9d5      	bls.n	80026c4 <SCCB_WriteByte+0x10>
    }
    SCCB_No_Ack();
 8002718:	f7ff ffae 	bl	8002678 <SCCB_No_Ack>
}
 800271c:	bf00      	nop
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	58020400 	.word	0x58020400

08002728 <SCCB_ReadByte>:

/* 读取一个字节 */
uint8_t SCCB_ReadByte(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
    uint8_t i, data = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	71bb      	strb	r3, [r7, #6]
    SCCB_SDA_IN();
 8002732:	f7ff ff0f 	bl	8002554 <SCCB_SDA_IN>
    for (i = 0; i < 8; i++)
 8002736:	2300      	movs	r3, #0
 8002738:	71fb      	strb	r3, [r7, #7]
 800273a:	e020      	b.n	800277e <SCCB_ReadByte+0x56>
    {
        SCCB_Delay();
 800273c:	f7ff fef6 	bl	800252c <SCCB_Delay>
        SCCB_SCL_H();
 8002740:	2201      	movs	r2, #1
 8002742:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002746:	4813      	ldr	r0, [pc, #76]	@ (8002794 <SCCB_ReadByte+0x6c>)
 8002748:	f006 fd34 	bl	80091b4 <HAL_GPIO_WritePin>
        data <<= 1;
 800274c:	79bb      	ldrb	r3, [r7, #6]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	71bb      	strb	r3, [r7, #6]
        if (SCCB_READ_SDA()) data++;
 8002752:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002756:	480f      	ldr	r0, [pc, #60]	@ (8002794 <SCCB_ReadByte+0x6c>)
 8002758:	f006 fd14 	bl	8009184 <HAL_GPIO_ReadPin>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <SCCB_ReadByte+0x40>
 8002762:	79bb      	ldrb	r3, [r7, #6]
 8002764:	3301      	adds	r3, #1
 8002766:	71bb      	strb	r3, [r7, #6]
        SCCB_Delay();
 8002768:	f7ff fee0 	bl	800252c <SCCB_Delay>
        SCCB_SCL_L();
 800276c:	2200      	movs	r2, #0
 800276e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002772:	4808      	ldr	r0, [pc, #32]	@ (8002794 <SCCB_ReadByte+0x6c>)
 8002774:	f006 fd1e 	bl	80091b4 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	3301      	adds	r3, #1
 800277c:	71fb      	strb	r3, [r7, #7]
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	2b07      	cmp	r3, #7
 8002782:	d9db      	bls.n	800273c <SCCB_ReadByte+0x14>
    }
    SCCB_SDA_OUT();
 8002784:	f7ff ff04 	bl	8002590 <SCCB_SDA_OUT>
    return data;
 8002788:	79bb      	ldrb	r3, [r7, #6]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	58020400 	.word	0x58020400

08002798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800279e:	2003      	movs	r0, #3
 80027a0:	f000 f96b 	bl	8002a7a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027a4:	f00a f8d0 	bl	800c948 <HAL_RCC_GetSysClockFreq>
 80027a8:	4602      	mov	r2, r0
 80027aa:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <HAL_Init+0x68>)
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	0a1b      	lsrs	r3, r3, #8
 80027b0:	f003 030f 	and.w	r3, r3, #15
 80027b4:	4913      	ldr	r1, [pc, #76]	@ (8002804 <HAL_Init+0x6c>)
 80027b6:	5ccb      	ldrb	r3, [r1, r3]
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
 80027c0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002800 <HAL_Init+0x68>)
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002804 <HAL_Init+0x6c>)
 80027cc:	5cd3      	ldrb	r3, [r2, r3]
 80027ce:	f003 031f 	and.w	r3, r3, #31
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	fa22 f303 	lsr.w	r3, r2, r3
 80027d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002808 <HAL_Init+0x70>)
 80027da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027dc:	4a0b      	ldr	r2, [pc, #44]	@ (800280c <HAL_Init+0x74>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027e2:	2000      	movs	r0, #0
 80027e4:	f7ff f912 	bl	8001a0c <HAL_InitTick>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e002      	b.n	80027f8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80027f2:	f7ff f8ed 	bl	80019d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	58024400 	.word	0x58024400
 8002804:	08023cd4 	.word	0x08023cd4
 8002808:	24000004 	.word	0x24000004
 800280c:	24000000 	.word	0x24000000

08002810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002814:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <HAL_IncTick+0x20>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <HAL_IncTick+0x24>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4413      	add	r3, r2
 8002820:	4a04      	ldr	r2, [pc, #16]	@ (8002834 <HAL_IncTick+0x24>)
 8002822:	6013      	str	r3, [r2, #0]
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	2400000c 	.word	0x2400000c
 8002834:	24000460 	.word	0x24000460

08002838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return uwTick;
 800283c:	4b03      	ldr	r3, [pc, #12]	@ (800284c <HAL_GetTick+0x14>)
 800283e:	681b      	ldr	r3, [r3, #0]
}
 8002840:	4618      	mov	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	24000460 	.word	0x24000460

08002850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002858:	f7ff ffee 	bl	8002838 <HAL_GetTick>
 800285c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002868:	d005      	beq.n	8002876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800286a:	4b0a      	ldr	r3, [pc, #40]	@ (8002894 <HAL_Delay+0x44>)
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	461a      	mov	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4413      	add	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002876:	bf00      	nop
 8002878:	f7ff ffde 	bl	8002838 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	429a      	cmp	r2, r3
 8002886:	d8f7      	bhi.n	8002878 <HAL_Delay+0x28>
  {
  }
}
 8002888:	bf00      	nop
 800288a:	bf00      	nop
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	2400000c 	.word	0x2400000c

08002898 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800289c:	4b03      	ldr	r3, [pc, #12]	@ (80028ac <HAL_GetREVID+0x14>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	0c1b      	lsrs	r3, r3, #16
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	5c001000 	.word	0x5c001000

080028b0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80028c0:	4904      	ldr	r1, [pc, #16]	@ (80028d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	58000400 	.word	0x58000400

080028d8 <__NVIC_SetPriorityGrouping>:
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <__NVIC_SetPriorityGrouping+0x40>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028f4:	4013      	ands	r3, r2
 80028f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <__NVIC_SetPriorityGrouping+0x44>)
 8002902:	4313      	orrs	r3, r2
 8002904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002906:	4a04      	ldr	r2, [pc, #16]	@ (8002918 <__NVIC_SetPriorityGrouping+0x40>)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	60d3      	str	r3, [r2, #12]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	e000ed00 	.word	0xe000ed00
 800291c:	05fa0000 	.word	0x05fa0000

08002920 <__NVIC_GetPriorityGrouping>:
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002924:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <__NVIC_GetPriorityGrouping+0x18>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	0a1b      	lsrs	r3, r3, #8
 800292a:	f003 0307 	and.w	r3, r3, #7
}
 800292e:	4618      	mov	r0, r3
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <__NVIC_EnableIRQ>:
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800294a:	2b00      	cmp	r3, #0
 800294c:	db0b      	blt.n	8002966 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	f003 021f 	and.w	r2, r3, #31
 8002954:	4907      	ldr	r1, [pc, #28]	@ (8002974 <__NVIC_EnableIRQ+0x38>)
 8002956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800295a:	095b      	lsrs	r3, r3, #5
 800295c:	2001      	movs	r0, #1
 800295e:	fa00 f202 	lsl.w	r2, r0, r2
 8002962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000e100 	.word	0xe000e100

08002978 <__NVIC_DisableIRQ>:
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002986:	2b00      	cmp	r3, #0
 8002988:	db12      	blt.n	80029b0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	f003 021f 	and.w	r2, r3, #31
 8002990:	490a      	ldr	r1, [pc, #40]	@ (80029bc <__NVIC_DisableIRQ+0x44>)
 8002992:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	2001      	movs	r0, #1
 800299a:	fa00 f202 	lsl.w	r2, r0, r2
 800299e:	3320      	adds	r3, #32
 80029a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80029a4:	f3bf 8f4f 	dsb	sy
}
 80029a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029aa:	f3bf 8f6f 	isb	sy
}
 80029ae:	bf00      	nop
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000e100 	.word	0xe000e100

080029c0 <__NVIC_SetPriority>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	6039      	str	r1, [r7, #0]
 80029ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	db0a      	blt.n	80029ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	490c      	ldr	r1, [pc, #48]	@ (8002a0c <__NVIC_SetPriority+0x4c>)
 80029da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029de:	0112      	lsls	r2, r2, #4
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	440b      	add	r3, r1
 80029e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80029e8:	e00a      	b.n	8002a00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4908      	ldr	r1, [pc, #32]	@ (8002a10 <__NVIC_SetPriority+0x50>)
 80029f0:	88fb      	ldrh	r3, [r7, #6]
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	3b04      	subs	r3, #4
 80029f8:	0112      	lsls	r2, r2, #4
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	440b      	add	r3, r1
 80029fe:	761a      	strb	r2, [r3, #24]
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000e100 	.word	0xe000e100
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <NVIC_EncodePriority>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b089      	sub	sp, #36	@ 0x24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f1c3 0307 	rsb	r3, r3, #7
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	bf28      	it	cs
 8002a32:	2304      	movcs	r3, #4
 8002a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	2b06      	cmp	r3, #6
 8002a3c:	d902      	bls.n	8002a44 <NVIC_EncodePriority+0x30>
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	3b03      	subs	r3, #3
 8002a42:	e000      	b.n	8002a46 <NVIC_EncodePriority+0x32>
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a48:	f04f 32ff 	mov.w	r2, #4294967295
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43da      	mvns	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	401a      	ands	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a6c:	4313      	orrs	r3, r2
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3724      	adds	r7, #36	@ 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ff28 	bl	80028d8 <__NVIC_SetPriorityGrouping>
}
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
 8002a9c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a9e:	f7ff ff3f 	bl	8002920 <__NVIC_GetPriorityGrouping>
 8002aa2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	6978      	ldr	r0, [r7, #20]
 8002aaa:	f7ff ffb3 	bl	8002a14 <NVIC_EncodePriority>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab4:	4611      	mov	r1, r2
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ff82 	bl	80029c0 <__NVIC_SetPriority>
}
 8002abc:	bf00      	nop
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ace:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ff32 	bl	800293c <__NVIC_EnableIRQ>
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff42 	bl	8002978 <__NVIC_DisableIRQ>
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002b00:	f3bf 8f5f 	dmb	sy
}
 8002b04:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b06:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <HAL_MPU_Disable+0x28>)
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	4a06      	ldr	r2, [pc, #24]	@ (8002b24 <HAL_MPU_Disable+0x28>)
 8002b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b10:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_MPU_Disable+0x2c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	605a      	str	r2, [r3, #4]
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	e000ed00 	.word	0xe000ed00
 8002b28:	e000ed90 	.word	0xe000ed90

08002b2c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b34:	4a0b      	ldr	r2, [pc, #44]	@ (8002b64 <HAL_MPU_Enable+0x38>)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b68 <HAL_MPU_Enable+0x3c>)
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	4a09      	ldr	r2, [pc, #36]	@ (8002b68 <HAL_MPU_Enable+0x3c>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b4a:	f3bf 8f4f 	dsb	sy
}
 8002b4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b50:	f3bf 8f6f 	isb	sy
}
 8002b54:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000ed90 	.word	0xe000ed90
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	785a      	ldrb	r2, [r3, #1]
 8002b78:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b7a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	4a19      	ldr	r2, [pc, #100]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002b88:	4a17      	ldr	r2, [pc, #92]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7b1b      	ldrb	r3, [r3, #12]
 8002b94:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7adb      	ldrb	r3, [r3, #11]
 8002b9a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7a9b      	ldrb	r3, [r3, #10]
 8002ba2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ba4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	7b5b      	ldrb	r3, [r3, #13]
 8002baa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002bac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	7b9b      	ldrb	r3, [r3, #14]
 8002bb2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002bb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7bdb      	ldrb	r3, [r3, #15]
 8002bba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	7a5b      	ldrb	r3, [r3, #9]
 8002bc2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	7a1b      	ldrb	r3, [r3, #8]
 8002bca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bcc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	7812      	ldrb	r2, [r2, #0]
 8002bd2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bd4:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bd6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bd8:	6113      	str	r3, [r2, #16]
}
 8002bda:	bf00      	nop
 8002bdc:	370c      	adds	r7, #12
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed90 	.word	0xe000ed90

08002bec <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e054      	b.n	8002ca8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	7f5b      	ldrb	r3, [r3, #29]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d105      	bne.n	8002c14 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fe f8bc 	bl	8000d8c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	791b      	ldrb	r3, [r3, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10c      	bne.n	8002c3c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a22      	ldr	r2, [pc, #136]	@ (8002cb0 <HAL_CRC_Init+0xc4>)
 8002c28:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0218 	bic.w	r2, r2, #24
 8002c38:	609a      	str	r2, [r3, #8]
 8002c3a:	e00c      	b.n	8002c56 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6899      	ldr	r1, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	461a      	mov	r2, r3
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f834 	bl	8002cb4 <HAL_CRCEx_Polynomial_Set>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e028      	b.n	8002ca8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	795b      	ldrb	r3, [r3, #5]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d105      	bne.n	8002c6a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f04f 32ff 	mov.w	r2, #4294967295
 8002c66:	611a      	str	r2, [r3, #16]
 8002c68:	e004      	b.n	8002c74 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	6912      	ldr	r2, [r2, #16]
 8002c72:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695a      	ldr	r2, [r3, #20]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	699a      	ldr	r2, [r3, #24]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	04c11db7 	.word	0x04c11db7

08002cb4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002cc4:	231f      	movs	r3, #31
 8002cc6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d102      	bne.n	8002cd8 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75fb      	strb	r3, [r7, #23]
 8002cd6:	e063      	b.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002cd8:	bf00      	nop
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1e5a      	subs	r2, r3, #1
 8002cde:	613a      	str	r2, [r7, #16]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d009      	beq.n	8002cf8 <HAL_CRCEx_Polynomial_Set+0x44>
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	f003 031f 	and.w	r3, r3, #31
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0f0      	beq.n	8002cda <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b18      	cmp	r3, #24
 8002cfc:	d846      	bhi.n	8002d8c <HAL_CRCEx_Polynomial_Set+0xd8>
 8002cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002d04 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d04:	08002d93 	.word	0x08002d93
 8002d08:	08002d8d 	.word	0x08002d8d
 8002d0c:	08002d8d 	.word	0x08002d8d
 8002d10:	08002d8d 	.word	0x08002d8d
 8002d14:	08002d8d 	.word	0x08002d8d
 8002d18:	08002d8d 	.word	0x08002d8d
 8002d1c:	08002d8d 	.word	0x08002d8d
 8002d20:	08002d8d 	.word	0x08002d8d
 8002d24:	08002d81 	.word	0x08002d81
 8002d28:	08002d8d 	.word	0x08002d8d
 8002d2c:	08002d8d 	.word	0x08002d8d
 8002d30:	08002d8d 	.word	0x08002d8d
 8002d34:	08002d8d 	.word	0x08002d8d
 8002d38:	08002d8d 	.word	0x08002d8d
 8002d3c:	08002d8d 	.word	0x08002d8d
 8002d40:	08002d8d 	.word	0x08002d8d
 8002d44:	08002d75 	.word	0x08002d75
 8002d48:	08002d8d 	.word	0x08002d8d
 8002d4c:	08002d8d 	.word	0x08002d8d
 8002d50:	08002d8d 	.word	0x08002d8d
 8002d54:	08002d8d 	.word	0x08002d8d
 8002d58:	08002d8d 	.word	0x08002d8d
 8002d5c:	08002d8d 	.word	0x08002d8d
 8002d60:	08002d8d 	.word	0x08002d8d
 8002d64:	08002d69 	.word	0x08002d69
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	2b06      	cmp	r3, #6
 8002d6c:	d913      	bls.n	8002d96 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d72:	e010      	b.n	8002d96 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	2b07      	cmp	r3, #7
 8002d78:	d90f      	bls.n	8002d9a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d7e:	e00c      	b.n	8002d9a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	2b0f      	cmp	r3, #15
 8002d84:	d90b      	bls.n	8002d9e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d8a:	e008      	b.n	8002d9e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	75fb      	strb	r3, [r7, #23]
        break;
 8002d90:	e006      	b.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d92:	bf00      	nop
 8002d94:	e004      	b.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d96:	bf00      	nop
 8002d98:	e002      	b.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d9a:	bf00      	nop
 8002d9c:	e000      	b.n	8002da0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d9e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10d      	bne.n	8002dc2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f023 0118 	bic.w	r1, r3, #24
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	371c      	adds	r7, #28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e069      	b.n	8002eb6 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d102      	bne.n	8002df4 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe f822 	bl	8000e38 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2202      	movs	r2, #2
 8002df8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6819      	ldr	r1, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec0 <HAL_DCMI_Init+0xf0>)
 8002e16:	400b      	ands	r3, r1
 8002e18:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6819      	ldr	r1, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002e2e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002e3a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002e46:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002e52:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002e5e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b10      	cmp	r3, #16
 8002e6e:	d112      	bne.n	8002e96 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	7f1b      	ldrb	r3, [r3, #28]
 8002e74:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	7f5b      	ldrb	r3, [r3, #29]
 8002e7a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e7c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7f9b      	ldrb	r3, [r3, #30]
 8002e82:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8002e84:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7fdb      	ldrb	r3, [r3, #31]
 8002e8c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8002e92:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e94:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 021e 	orr.w	r2, r2, #30
 8002ea4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	ffe0f007 	.word	0xffe0f007

08002ec4 <HAL_DCMI_DeInit>:
  *                the configuration information for DCMI.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  }
  /* De-Initialize the low level hardware (MSP) */
  hdcmi->MspDeInitCallback(hdcmi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_DCMI_MspDeInit(hdcmi);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f7fe f8c9 	bl	8001064 <HAL_DCMI_MspDeInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_RESET;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af02      	add	r7, sp, #8
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_DCMI_Start_DMA+0x1c>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e0ab      	b.n	8003068 <HAL_DCMI_Start_DMA+0x174>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0202 	bic.w	r2, r2, #2
 8002f3e:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6819      	ldr	r1, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f54:	4a46      	ldr	r2, [pc, #280]	@ (8003070 <HAL_DCMI_Start_DMA+0x17c>)
 8002f56:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f5c:	4a45      	ldr	r2, [pc, #276]	@ (8003074 <HAL_DCMI_Start_DMA+0x180>)
 8002f5e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f64:	2200      	movs	r2, #0
 8002f66:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	641a      	str	r2, [r3, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	645a      	str	r2, [r3, #68]	@ 0x44

  if (Length <= 0xFFFFU)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f86:	d219      	bcs.n	8002fbc <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	3328      	adds	r3, #40	@ 0x28
 8002f92:	4619      	mov	r1, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	f000 feda 	bl	8003d50 <HAL_DMA_Start_IT>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d055      	beq.n	800304e <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2240      	movs	r2, #64	@ 0x40
 8002fa6:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e055      	b.n	8003068 <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8003070 <HAL_DCMI_Start_DMA+0x17c>)
 8002fc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8002fd6:	e009      	b.n	8002fec <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fdc:	085a      	lsrs	r2, r3, #1
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe6:	005a      	lsls	r2, r3, #1
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	639a      	str	r2, [r3, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff4:	d2f0      	bcs.n	8002fd8 <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ffa:	1e9a      	subs	r2, r3, #2
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3328      	adds	r3, #40	@ 0x28
 800301e:	4619      	mov	r1, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	f003 fb93 	bl	8006754 <HAL_DMAEx_MultiBufferStart_IT>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00c      	beq.n	800304e <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2240      	movs	r2, #64	@ 0x40
 8003038:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e00c      	b.n	8003068 <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	080031cd 	.word	0x080031cd
 8003074:	080032f3 	.word	0x080032f3

08003078 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	2b00      	cmp	r3, #0
 8003090:	d016      	beq.n	80030c0 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2204      	movs	r2, #4
 8003098:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309e:	f043 0202 	orr.w	r2, r3, #2
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b2:	4a31      	ldr	r2, [pc, #196]	@ (8003178 <HAL_DCMI_IRQHandler+0x100>)
 80030b4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 fbd0 	bl	8004860 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d016      	beq.n	80030f8 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2202      	movs	r2, #2
 80030d0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	f043 0201 	orr.w	r2, r3, #1
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2204      	movs	r2, #4
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <HAL_DCMI_IRQHandler+0x100>)
 80030ec:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f2:	4618      	mov	r0, r3
 80030f4:	f001 fbb4 	bl	8004860 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 0310 	and.w	r3, r3, #16
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d006      	beq.n	8003110 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2210      	movs	r2, #16
 8003108:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f840 	bl	8003190 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d006      	beq.n	8003128 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2208      	movs	r2, #8
 8003120:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 f83e 	bl	80031a4 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d01d      	beq.n	800316e <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b02      	cmp	r3, #2
 800313e:	d107      	bne.n	8003150 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 021e 	bic.w	r2, r2, #30
 800314e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0201 	bic.w	r2, r2, #1
 800315e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2201      	movs	r2, #1
 8003166:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f825 	bl	80031b8 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	080032f3 	.word	0x080032f3

0800317c <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d8:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d043      	beq.n	800326a <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031ee:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d118      	bne.n	800322e <DCMI_DMAXferCplt+0x62>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d015      	beq.n	800322e <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003214:	00da      	lsls	r2, r3, #3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4413      	add	r3, r2
 800321a:	2200      	movs	r2, #0
 800321c:	4619      	mov	r1, r3
 800321e:	f003 fdf7 	bl	8006e10 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003226:	1e5a      	subs	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	639a      	str	r2, [r3, #56]	@ 0x38
 800322c:	e044      	b.n	80032b8 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d13c      	bne.n	80032b8 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003250:	00da      	lsls	r2, r3, #3
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4413      	add	r3, r2
 8003256:	2201      	movs	r2, #1
 8003258:	4619      	mov	r1, r3
 800325a:	f003 fdd9 	bl	8006e10 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003262:	1e5a      	subs	r2, r3, #1
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	639a      	str	r2, [r3, #56]	@ 0x38
 8003268:	e026      	b.n	80032b8 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d006      	beq.n	8003288 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003284:	60da      	str	r2, [r3, #12]
 8003286:	e017      	b.n	80032b8 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10f      	bne.n	80032b8 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329c:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a2:	0099      	lsls	r1, r3, #2
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	440a      	add	r2, r1
 80032ae:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	639a      	str	r2, [r3, #56]	@ 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d112      	bne.n	80032ea <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0201 	orr.w	r2, r2, #1
 80032d2:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d103      	bne.n	80032ea <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 80032ea:	bf00      	nop
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fe:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003306:	2b02      	cmp	r3, #2
 8003308:	d009      	beq.n	800331e <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003316:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f7ff ff2c 	bl	800317c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003334:	f7ff fa80 	bl	8002838 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e316      	b.n	8003972 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a66      	ldr	r2, [pc, #408]	@ (80034e4 <HAL_DMA_Init+0x1b8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d04a      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a65      	ldr	r2, [pc, #404]	@ (80034e8 <HAL_DMA_Init+0x1bc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d045      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a63      	ldr	r2, [pc, #396]	@ (80034ec <HAL_DMA_Init+0x1c0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d040      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a62      	ldr	r2, [pc, #392]	@ (80034f0 <HAL_DMA_Init+0x1c4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d03b      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a60      	ldr	r2, [pc, #384]	@ (80034f4 <HAL_DMA_Init+0x1c8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d036      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a5f      	ldr	r2, [pc, #380]	@ (80034f8 <HAL_DMA_Init+0x1cc>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d031      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a5d      	ldr	r2, [pc, #372]	@ (80034fc <HAL_DMA_Init+0x1d0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d02c      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a5c      	ldr	r2, [pc, #368]	@ (8003500 <HAL_DMA_Init+0x1d4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d027      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a5a      	ldr	r2, [pc, #360]	@ (8003504 <HAL_DMA_Init+0x1d8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d022      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a59      	ldr	r2, [pc, #356]	@ (8003508 <HAL_DMA_Init+0x1dc>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d01d      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a57      	ldr	r2, [pc, #348]	@ (800350c <HAL_DMA_Init+0x1e0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d018      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a56      	ldr	r2, [pc, #344]	@ (8003510 <HAL_DMA_Init+0x1e4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d013      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a54      	ldr	r2, [pc, #336]	@ (8003514 <HAL_DMA_Init+0x1e8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d00e      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a53      	ldr	r2, [pc, #332]	@ (8003518 <HAL_DMA_Init+0x1ec>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d009      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a51      	ldr	r2, [pc, #324]	@ (800351c <HAL_DMA_Init+0x1f0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d004      	beq.n	80033e4 <HAL_DMA_Init+0xb8>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a50      	ldr	r2, [pc, #320]	@ (8003520 <HAL_DMA_Init+0x1f4>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d101      	bne.n	80033e8 <HAL_DMA_Init+0xbc>
 80033e4:	2301      	movs	r3, #1
 80033e6:	e000      	b.n	80033ea <HAL_DMA_Init+0xbe>
 80033e8:	2300      	movs	r3, #0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 813b 	beq.w	8003666 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a37      	ldr	r2, [pc, #220]	@ (80034e4 <HAL_DMA_Init+0x1b8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d04a      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a36      	ldr	r2, [pc, #216]	@ (80034e8 <HAL_DMA_Init+0x1bc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d045      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a34      	ldr	r2, [pc, #208]	@ (80034ec <HAL_DMA_Init+0x1c0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d040      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a33      	ldr	r2, [pc, #204]	@ (80034f0 <HAL_DMA_Init+0x1c4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d03b      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a31      	ldr	r2, [pc, #196]	@ (80034f4 <HAL_DMA_Init+0x1c8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d036      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a30      	ldr	r2, [pc, #192]	@ (80034f8 <HAL_DMA_Init+0x1cc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d031      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a2e      	ldr	r2, [pc, #184]	@ (80034fc <HAL_DMA_Init+0x1d0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d02c      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a2d      	ldr	r2, [pc, #180]	@ (8003500 <HAL_DMA_Init+0x1d4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d027      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a2b      	ldr	r2, [pc, #172]	@ (8003504 <HAL_DMA_Init+0x1d8>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d022      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a2a      	ldr	r2, [pc, #168]	@ (8003508 <HAL_DMA_Init+0x1dc>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d01d      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a28      	ldr	r2, [pc, #160]	@ (800350c <HAL_DMA_Init+0x1e0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d018      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a27      	ldr	r2, [pc, #156]	@ (8003510 <HAL_DMA_Init+0x1e4>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d013      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a25      	ldr	r2, [pc, #148]	@ (8003514 <HAL_DMA_Init+0x1e8>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d00e      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a24      	ldr	r2, [pc, #144]	@ (8003518 <HAL_DMA_Init+0x1ec>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d009      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a22      	ldr	r2, [pc, #136]	@ (800351c <HAL_DMA_Init+0x1f0>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d004      	beq.n	80034a0 <HAL_DMA_Init+0x174>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a21      	ldr	r2, [pc, #132]	@ (8003520 <HAL_DMA_Init+0x1f4>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d108      	bne.n	80034b2 <HAL_DMA_Init+0x186>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0201 	bic.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	e007      	b.n	80034c2 <HAL_DMA_Init+0x196>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80034c2:	e02f      	b.n	8003524 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034c4:	f7ff f9b8 	bl	8002838 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b05      	cmp	r3, #5
 80034d0:	d928      	bls.n	8003524 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2220      	movs	r2, #32
 80034d6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2203      	movs	r2, #3
 80034dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e246      	b.n	8003972 <HAL_DMA_Init+0x646>
 80034e4:	40020010 	.word	0x40020010
 80034e8:	40020028 	.word	0x40020028
 80034ec:	40020040 	.word	0x40020040
 80034f0:	40020058 	.word	0x40020058
 80034f4:	40020070 	.word	0x40020070
 80034f8:	40020088 	.word	0x40020088
 80034fc:	400200a0 	.word	0x400200a0
 8003500:	400200b8 	.word	0x400200b8
 8003504:	40020410 	.word	0x40020410
 8003508:	40020428 	.word	0x40020428
 800350c:	40020440 	.word	0x40020440
 8003510:	40020458 	.word	0x40020458
 8003514:	40020470 	.word	0x40020470
 8003518:	40020488 	.word	0x40020488
 800351c:	400204a0 	.word	0x400204a0
 8003520:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1c8      	bne.n	80034c4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4b83      	ldr	r3, [pc, #524]	@ (800374c <HAL_DMA_Init+0x420>)
 800353e:	4013      	ands	r3, r2
 8003540:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800354a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003556:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003562:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	2b04      	cmp	r3, #4
 8003576:	d107      	bne.n	8003588 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003580:	4313      	orrs	r3, r2
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	4313      	orrs	r3, r2
 8003586:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003588:	4b71      	ldr	r3, [pc, #452]	@ (8003750 <HAL_DMA_Init+0x424>)
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4b71      	ldr	r3, [pc, #452]	@ (8003754 <HAL_DMA_Init+0x428>)
 800358e:	4013      	ands	r3, r2
 8003590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003594:	d328      	bcc.n	80035e8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b28      	cmp	r3, #40	@ 0x28
 800359c:	d903      	bls.n	80035a6 <HAL_DMA_Init+0x27a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80035a4:	d917      	bls.n	80035d6 <HAL_DMA_Init+0x2aa>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80035ac:	d903      	bls.n	80035b6 <HAL_DMA_Init+0x28a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	2b42      	cmp	r3, #66	@ 0x42
 80035b4:	d90f      	bls.n	80035d6 <HAL_DMA_Init+0x2aa>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b46      	cmp	r3, #70	@ 0x46
 80035bc:	d903      	bls.n	80035c6 <HAL_DMA_Init+0x29a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b48      	cmp	r3, #72	@ 0x48
 80035c4:	d907      	bls.n	80035d6 <HAL_DMA_Init+0x2aa>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	2b4e      	cmp	r3, #78	@ 0x4e
 80035cc:	d905      	bls.n	80035da <HAL_DMA_Init+0x2ae>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b52      	cmp	r3, #82	@ 0x52
 80035d4:	d801      	bhi.n	80035da <HAL_DMA_Init+0x2ae>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_DMA_Init+0x2b0>
 80035da:	2300      	movs	r3, #0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035e6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f023 0307 	bic.w	r3, r3, #7
 80035fe:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	697a      	ldr	r2, [r7, #20]
 8003606:	4313      	orrs	r3, r2
 8003608:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	2b04      	cmp	r3, #4
 8003610:	d117      	bne.n	8003642 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00e      	beq.n	8003642 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f002 fce9 	bl	8005ffc <DMA_CheckFifoParam>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d008      	beq.n	8003642 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2240      	movs	r2, #64	@ 0x40
 8003634:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e197      	b.n	8003972 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f002 fc24 	bl	8005e98 <DMA_CalcBaseAndBitshift>
 8003650:	4603      	mov	r3, r0
 8003652:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003658:	f003 031f 	and.w	r3, r3, #31
 800365c:	223f      	movs	r2, #63	@ 0x3f
 800365e:	409a      	lsls	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	e0cd      	b.n	8003802 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a3b      	ldr	r2, [pc, #236]	@ (8003758 <HAL_DMA_Init+0x42c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d022      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a39      	ldr	r2, [pc, #228]	@ (800375c <HAL_DMA_Init+0x430>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d01d      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a38      	ldr	r2, [pc, #224]	@ (8003760 <HAL_DMA_Init+0x434>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d018      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a36      	ldr	r2, [pc, #216]	@ (8003764 <HAL_DMA_Init+0x438>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d013      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a35      	ldr	r2, [pc, #212]	@ (8003768 <HAL_DMA_Init+0x43c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00e      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a33      	ldr	r2, [pc, #204]	@ (800376c <HAL_DMA_Init+0x440>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d009      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a32      	ldr	r2, [pc, #200]	@ (8003770 <HAL_DMA_Init+0x444>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d004      	beq.n	80036b6 <HAL_DMA_Init+0x38a>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a30      	ldr	r2, [pc, #192]	@ (8003774 <HAL_DMA_Init+0x448>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_DMA_Init+0x38e>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <HAL_DMA_Init+0x390>
 80036ba:	2300      	movs	r3, #0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 8097 	beq.w	80037f0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a24      	ldr	r2, [pc, #144]	@ (8003758 <HAL_DMA_Init+0x42c>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d021      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a22      	ldr	r2, [pc, #136]	@ (800375c <HAL_DMA_Init+0x430>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d01c      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a21      	ldr	r2, [pc, #132]	@ (8003760 <HAL_DMA_Init+0x434>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d017      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003764 <HAL_DMA_Init+0x438>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d012      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003768 <HAL_DMA_Init+0x43c>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00d      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a1c      	ldr	r2, [pc, #112]	@ (800376c <HAL_DMA_Init+0x440>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d008      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a1b      	ldr	r2, [pc, #108]	@ (8003770 <HAL_DMA_Init+0x444>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d003      	beq.n	8003710 <HAL_DMA_Init+0x3e4>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a19      	ldr	r2, [pc, #100]	@ (8003774 <HAL_DMA_Init+0x448>)
 800370e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	4b13      	ldr	r3, [pc, #76]	@ (8003778 <HAL_DMA_Init+0x44c>)
 800372c:	4013      	ands	r3, r2
 800372e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b40      	cmp	r3, #64	@ 0x40
 8003736:	d021      	beq.n	800377c <HAL_DMA_Init+0x450>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b80      	cmp	r3, #128	@ 0x80
 800373e:	d102      	bne.n	8003746 <HAL_DMA_Init+0x41a>
 8003740:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003744:	e01b      	b.n	800377e <HAL_DMA_Init+0x452>
 8003746:	2300      	movs	r3, #0
 8003748:	e019      	b.n	800377e <HAL_DMA_Init+0x452>
 800374a:	bf00      	nop
 800374c:	fe10803f 	.word	0xfe10803f
 8003750:	5c001000 	.word	0x5c001000
 8003754:	ffff0000 	.word	0xffff0000
 8003758:	58025408 	.word	0x58025408
 800375c:	5802541c 	.word	0x5802541c
 8003760:	58025430 	.word	0x58025430
 8003764:	58025444 	.word	0x58025444
 8003768:	58025458 	.word	0x58025458
 800376c:	5802546c 	.word	0x5802546c
 8003770:	58025480 	.word	0x58025480
 8003774:	58025494 	.word	0x58025494
 8003778:	fffe000f 	.word	0xfffe000f
 800377c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	68d2      	ldr	r2, [r2, #12]
 8003782:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003784:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800378c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003794:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800379c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80037a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80037ac:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	461a      	mov	r2, r3
 80037c2:	4b6e      	ldr	r3, [pc, #440]	@ (800397c <HAL_DMA_Init+0x650>)
 80037c4:	4413      	add	r3, r2
 80037c6:	4a6e      	ldr	r2, [pc, #440]	@ (8003980 <HAL_DMA_Init+0x654>)
 80037c8:	fba2 2303 	umull	r2, r3, r2, r3
 80037cc:	091b      	lsrs	r3, r3, #4
 80037ce:	009a      	lsls	r2, r3, #2
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f002 fb5f 	bl	8005e98 <DMA_CalcBaseAndBitshift>
 80037da:	4603      	mov	r3, r0
 80037dc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e2:	f003 031f 	and.w	r3, r3, #31
 80037e6:	2201      	movs	r2, #1
 80037e8:	409a      	lsls	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	605a      	str	r2, [r3, #4]
 80037ee:	e008      	b.n	8003802 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2240      	movs	r2, #64	@ 0x40
 80037f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2203      	movs	r2, #3
 80037fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e0b7      	b.n	8003972 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a5f      	ldr	r2, [pc, #380]	@ (8003984 <HAL_DMA_Init+0x658>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d072      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a5d      	ldr	r2, [pc, #372]	@ (8003988 <HAL_DMA_Init+0x65c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d06d      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a5c      	ldr	r2, [pc, #368]	@ (800398c <HAL_DMA_Init+0x660>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d068      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a5a      	ldr	r2, [pc, #360]	@ (8003990 <HAL_DMA_Init+0x664>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d063      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a59      	ldr	r2, [pc, #356]	@ (8003994 <HAL_DMA_Init+0x668>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d05e      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a57      	ldr	r2, [pc, #348]	@ (8003998 <HAL_DMA_Init+0x66c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d059      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a56      	ldr	r2, [pc, #344]	@ (800399c <HAL_DMA_Init+0x670>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d054      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a54      	ldr	r2, [pc, #336]	@ (80039a0 <HAL_DMA_Init+0x674>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d04f      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a53      	ldr	r2, [pc, #332]	@ (80039a4 <HAL_DMA_Init+0x678>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d04a      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a51      	ldr	r2, [pc, #324]	@ (80039a8 <HAL_DMA_Init+0x67c>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d045      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a50      	ldr	r2, [pc, #320]	@ (80039ac <HAL_DMA_Init+0x680>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d040      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a4e      	ldr	r2, [pc, #312]	@ (80039b0 <HAL_DMA_Init+0x684>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d03b      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a4d      	ldr	r2, [pc, #308]	@ (80039b4 <HAL_DMA_Init+0x688>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d036      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a4b      	ldr	r2, [pc, #300]	@ (80039b8 <HAL_DMA_Init+0x68c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d031      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a4a      	ldr	r2, [pc, #296]	@ (80039bc <HAL_DMA_Init+0x690>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d02c      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <HAL_DMA_Init+0x694>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d027      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a47      	ldr	r2, [pc, #284]	@ (80039c4 <HAL_DMA_Init+0x698>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d022      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a45      	ldr	r2, [pc, #276]	@ (80039c8 <HAL_DMA_Init+0x69c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01d      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a44      	ldr	r2, [pc, #272]	@ (80039cc <HAL_DMA_Init+0x6a0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d018      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a42      	ldr	r2, [pc, #264]	@ (80039d0 <HAL_DMA_Init+0x6a4>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d013      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a41      	ldr	r2, [pc, #260]	@ (80039d4 <HAL_DMA_Init+0x6a8>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d00e      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a3f      	ldr	r2, [pc, #252]	@ (80039d8 <HAL_DMA_Init+0x6ac>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d009      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a3e      	ldr	r2, [pc, #248]	@ (80039dc <HAL_DMA_Init+0x6b0>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d004      	beq.n	80038f2 <HAL_DMA_Init+0x5c6>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a3c      	ldr	r2, [pc, #240]	@ (80039e0 <HAL_DMA_Init+0x6b4>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d101      	bne.n	80038f6 <HAL_DMA_Init+0x5ca>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <HAL_DMA_Init+0x5cc>
 80038f6:	2300      	movs	r3, #0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d032      	beq.n	8003962 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f002 fbf9 	bl	80060f4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	2b80      	cmp	r3, #128	@ 0x80
 8003908:	d102      	bne.n	8003910 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003924:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d010      	beq.n	8003950 <HAL_DMA_Init+0x624>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b08      	cmp	r3, #8
 8003934:	d80c      	bhi.n	8003950 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f002 fc76 	bl	8006228 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800394c:	605a      	str	r2, [r3, #4]
 800394e:	e008      	b.n	8003962 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	a7fdabf8 	.word	0xa7fdabf8
 8003980:	cccccccd 	.word	0xcccccccd
 8003984:	40020010 	.word	0x40020010
 8003988:	40020028 	.word	0x40020028
 800398c:	40020040 	.word	0x40020040
 8003990:	40020058 	.word	0x40020058
 8003994:	40020070 	.word	0x40020070
 8003998:	40020088 	.word	0x40020088
 800399c:	400200a0 	.word	0x400200a0
 80039a0:	400200b8 	.word	0x400200b8
 80039a4:	40020410 	.word	0x40020410
 80039a8:	40020428 	.word	0x40020428
 80039ac:	40020440 	.word	0x40020440
 80039b0:	40020458 	.word	0x40020458
 80039b4:	40020470 	.word	0x40020470
 80039b8:	40020488 	.word	0x40020488
 80039bc:	400204a0 	.word	0x400204a0
 80039c0:	400204b8 	.word	0x400204b8
 80039c4:	58025408 	.word	0x58025408
 80039c8:	5802541c 	.word	0x5802541c
 80039cc:	58025430 	.word	0x58025430
 80039d0:	58025444 	.word	0x58025444
 80039d4:	58025458 	.word	0x58025458
 80039d8:	5802546c 	.word	0x5802546c
 80039dc:	58025480 	.word	0x58025480
 80039e0:	58025494 	.word	0x58025494

080039e4 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e1a8      	b.n	8003d48 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a82      	ldr	r2, [pc, #520]	@ (8003c04 <HAL_DMA_DeInit+0x220>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d04a      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a80      	ldr	r2, [pc, #512]	@ (8003c08 <HAL_DMA_DeInit+0x224>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d045      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a7f      	ldr	r2, [pc, #508]	@ (8003c0c <HAL_DMA_DeInit+0x228>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d040      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a7d      	ldr	r2, [pc, #500]	@ (8003c10 <HAL_DMA_DeInit+0x22c>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d03b      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a7c      	ldr	r2, [pc, #496]	@ (8003c14 <HAL_DMA_DeInit+0x230>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d036      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a7a      	ldr	r2, [pc, #488]	@ (8003c18 <HAL_DMA_DeInit+0x234>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d031      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a79      	ldr	r2, [pc, #484]	@ (8003c1c <HAL_DMA_DeInit+0x238>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d02c      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a77      	ldr	r2, [pc, #476]	@ (8003c20 <HAL_DMA_DeInit+0x23c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d027      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a76      	ldr	r2, [pc, #472]	@ (8003c24 <HAL_DMA_DeInit+0x240>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d022      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a74      	ldr	r2, [pc, #464]	@ (8003c28 <HAL_DMA_DeInit+0x244>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d01d      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a73      	ldr	r2, [pc, #460]	@ (8003c2c <HAL_DMA_DeInit+0x248>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d018      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a71      	ldr	r2, [pc, #452]	@ (8003c30 <HAL_DMA_DeInit+0x24c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d013      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a70      	ldr	r2, [pc, #448]	@ (8003c34 <HAL_DMA_DeInit+0x250>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00e      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a6e      	ldr	r2, [pc, #440]	@ (8003c38 <HAL_DMA_DeInit+0x254>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d009      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a6d      	ldr	r2, [pc, #436]	@ (8003c3c <HAL_DMA_DeInit+0x258>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d004      	beq.n	8003a96 <HAL_DMA_DeInit+0xb2>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a6b      	ldr	r2, [pc, #428]	@ (8003c40 <HAL_DMA_DeInit+0x25c>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d108      	bne.n	8003aa8 <HAL_DMA_DeInit+0xc4>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0201 	bic.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e007      	b.n	8003ab8 <HAL_DMA_DeInit+0xd4>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a51      	ldr	r2, [pc, #324]	@ (8003c04 <HAL_DMA_DeInit+0x220>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d04a      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a50      	ldr	r2, [pc, #320]	@ (8003c08 <HAL_DMA_DeInit+0x224>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d045      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a4e      	ldr	r2, [pc, #312]	@ (8003c0c <HAL_DMA_DeInit+0x228>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d040      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a4d      	ldr	r2, [pc, #308]	@ (8003c10 <HAL_DMA_DeInit+0x22c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d03b      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8003c14 <HAL_DMA_DeInit+0x230>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d036      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a4a      	ldr	r2, [pc, #296]	@ (8003c18 <HAL_DMA_DeInit+0x234>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d031      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a48      	ldr	r2, [pc, #288]	@ (8003c1c <HAL_DMA_DeInit+0x238>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d02c      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a47      	ldr	r2, [pc, #284]	@ (8003c20 <HAL_DMA_DeInit+0x23c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d027      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a45      	ldr	r2, [pc, #276]	@ (8003c24 <HAL_DMA_DeInit+0x240>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d022      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a44      	ldr	r2, [pc, #272]	@ (8003c28 <HAL_DMA_DeInit+0x244>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d01d      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a42      	ldr	r2, [pc, #264]	@ (8003c2c <HAL_DMA_DeInit+0x248>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d018      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a41      	ldr	r2, [pc, #260]	@ (8003c30 <HAL_DMA_DeInit+0x24c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a3f      	ldr	r2, [pc, #252]	@ (8003c34 <HAL_DMA_DeInit+0x250>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00e      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8003c38 <HAL_DMA_DeInit+0x254>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d009      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a3c      	ldr	r2, [pc, #240]	@ (8003c3c <HAL_DMA_DeInit+0x258>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <HAL_DMA_DeInit+0x174>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a3b      	ldr	r2, [pc, #236]	@ (8003c40 <HAL_DMA_DeInit+0x25c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d101      	bne.n	8003b5c <HAL_DMA_DeInit+0x178>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_DMA_DeInit+0x17a>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d025      	beq.n	8003bae <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2200      	movs	r2, #0
 8003b78:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2200      	movs	r2, #0
 8003b88:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2221      	movs	r2, #33	@ 0x21
 8003b90:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f002 f980 	bl	8005e98 <DMA_CalcBaseAndBitshift>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba0:	f003 031f 	and.w	r3, r3, #31
 8003ba4:	223f      	movs	r2, #63	@ 0x3f
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	609a      	str	r2, [r3, #8]
 8003bac:	e081      	b.n	8003cb2 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a24      	ldr	r2, [pc, #144]	@ (8003c44 <HAL_DMA_DeInit+0x260>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d022      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a22      	ldr	r2, [pc, #136]	@ (8003c48 <HAL_DMA_DeInit+0x264>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d01d      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a21      	ldr	r2, [pc, #132]	@ (8003c4c <HAL_DMA_DeInit+0x268>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d018      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8003c50 <HAL_DMA_DeInit+0x26c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a1e      	ldr	r2, [pc, #120]	@ (8003c54 <HAL_DMA_DeInit+0x270>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00e      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c58 <HAL_DMA_DeInit+0x274>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d009      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a1b      	ldr	r2, [pc, #108]	@ (8003c5c <HAL_DMA_DeInit+0x278>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d004      	beq.n	8003bfe <HAL_DMA_DeInit+0x21a>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a19      	ldr	r2, [pc, #100]	@ (8003c60 <HAL_DMA_DeInit+0x27c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d132      	bne.n	8003c64 <HAL_DMA_DeInit+0x280>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e031      	b.n	8003c66 <HAL_DMA_DeInit+0x282>
 8003c02:	bf00      	nop
 8003c04:	40020010 	.word	0x40020010
 8003c08:	40020028 	.word	0x40020028
 8003c0c:	40020040 	.word	0x40020040
 8003c10:	40020058 	.word	0x40020058
 8003c14:	40020070 	.word	0x40020070
 8003c18:	40020088 	.word	0x40020088
 8003c1c:	400200a0 	.word	0x400200a0
 8003c20:	400200b8 	.word	0x400200b8
 8003c24:	40020410 	.word	0x40020410
 8003c28:	40020428 	.word	0x40020428
 8003c2c:	40020440 	.word	0x40020440
 8003c30:	40020458 	.word	0x40020458
 8003c34:	40020470 	.word	0x40020470
 8003c38:	40020488 	.word	0x40020488
 8003c3c:	400204a0 	.word	0x400204a0
 8003c40:	400204b8 	.word	0x400204b8
 8003c44:	58025408 	.word	0x58025408
 8003c48:	5802541c 	.word	0x5802541c
 8003c4c:	58025430 	.word	0x58025430
 8003c50:	58025444 	.word	0x58025444
 8003c54:	58025458 	.word	0x58025458
 8003c58:	5802546c 	.word	0x5802546c
 8003c5c:	58025480 	.word	0x58025480
 8003c60:	58025494 	.word	0x58025494
 8003c64:	2300      	movs	r3, #0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d021      	beq.n	8003cae <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2200      	movs	r2, #0
 8003c78:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2200      	movs	r2, #0
 8003c88:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f002 f900 	bl	8005e98 <DMA_CalcBaseAndBitshift>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca0:	f003 031f 	and.w	r3, r3, #31
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	409a      	lsls	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	605a      	str	r2, [r3, #4]
 8003cac:	e001      	b.n	8003cb2 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e04a      	b.n	8003d48 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f002 fa1e 	bl	80060f4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d008      	beq.n	8003cd2 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003cd0:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00f      	beq.n	8003cfa <HAL_DMA_DeInit+0x316>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d80b      	bhi.n	8003cfa <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f002 faa0 	bl	8006228 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003cf8:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e226      	b.n	80041ba <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_DMA_Start_IT+0x2a>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e21f      	b.n	80041ba <HAL_DMA_Start_IT+0x46a>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	f040 820a 	bne.w	80041a4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a68      	ldr	r2, [pc, #416]	@ (8003f44 <HAL_DMA_Start_IT+0x1f4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d04a      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a66      	ldr	r2, [pc, #408]	@ (8003f48 <HAL_DMA_Start_IT+0x1f8>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d045      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a65      	ldr	r2, [pc, #404]	@ (8003f4c <HAL_DMA_Start_IT+0x1fc>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d040      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a63      	ldr	r2, [pc, #396]	@ (8003f50 <HAL_DMA_Start_IT+0x200>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d03b      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a62      	ldr	r2, [pc, #392]	@ (8003f54 <HAL_DMA_Start_IT+0x204>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d036      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a60      	ldr	r2, [pc, #384]	@ (8003f58 <HAL_DMA_Start_IT+0x208>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d031      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a5f      	ldr	r2, [pc, #380]	@ (8003f5c <HAL_DMA_Start_IT+0x20c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d02c      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a5d      	ldr	r2, [pc, #372]	@ (8003f60 <HAL_DMA_Start_IT+0x210>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d027      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a5c      	ldr	r2, [pc, #368]	@ (8003f64 <HAL_DMA_Start_IT+0x214>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d022      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a5a      	ldr	r2, [pc, #360]	@ (8003f68 <HAL_DMA_Start_IT+0x218>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01d      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a59      	ldr	r2, [pc, #356]	@ (8003f6c <HAL_DMA_Start_IT+0x21c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d018      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a57      	ldr	r2, [pc, #348]	@ (8003f70 <HAL_DMA_Start_IT+0x220>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d013      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a56      	ldr	r2, [pc, #344]	@ (8003f74 <HAL_DMA_Start_IT+0x224>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00e      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a54      	ldr	r2, [pc, #336]	@ (8003f78 <HAL_DMA_Start_IT+0x228>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d009      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a53      	ldr	r2, [pc, #332]	@ (8003f7c <HAL_DMA_Start_IT+0x22c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d004      	beq.n	8003e3e <HAL_DMA_Start_IT+0xee>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a51      	ldr	r2, [pc, #324]	@ (8003f80 <HAL_DMA_Start_IT+0x230>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d108      	bne.n	8003e50 <HAL_DMA_Start_IT+0x100>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0201 	bic.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e007      	b.n	8003e60 <HAL_DMA_Start_IT+0x110>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0201 	bic.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	68b9      	ldr	r1, [r7, #8]
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f001 fe6a 	bl	8005b40 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a34      	ldr	r2, [pc, #208]	@ (8003f44 <HAL_DMA_Start_IT+0x1f4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d04a      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a33      	ldr	r2, [pc, #204]	@ (8003f48 <HAL_DMA_Start_IT+0x1f8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d045      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a31      	ldr	r2, [pc, #196]	@ (8003f4c <HAL_DMA_Start_IT+0x1fc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d040      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a30      	ldr	r2, [pc, #192]	@ (8003f50 <HAL_DMA_Start_IT+0x200>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d03b      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a2e      	ldr	r2, [pc, #184]	@ (8003f54 <HAL_DMA_Start_IT+0x204>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d036      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8003f58 <HAL_DMA_Start_IT+0x208>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d031      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a2b      	ldr	r2, [pc, #172]	@ (8003f5c <HAL_DMA_Start_IT+0x20c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d02c      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8003f60 <HAL_DMA_Start_IT+0x210>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d027      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a28      	ldr	r2, [pc, #160]	@ (8003f64 <HAL_DMA_Start_IT+0x214>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d022      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a27      	ldr	r2, [pc, #156]	@ (8003f68 <HAL_DMA_Start_IT+0x218>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d01d      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a25      	ldr	r2, [pc, #148]	@ (8003f6c <HAL_DMA_Start_IT+0x21c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d018      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a24      	ldr	r2, [pc, #144]	@ (8003f70 <HAL_DMA_Start_IT+0x220>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d013      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a22      	ldr	r2, [pc, #136]	@ (8003f74 <HAL_DMA_Start_IT+0x224>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00e      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a21      	ldr	r2, [pc, #132]	@ (8003f78 <HAL_DMA_Start_IT+0x228>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d009      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a1f      	ldr	r2, [pc, #124]	@ (8003f7c <HAL_DMA_Start_IT+0x22c>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d004      	beq.n	8003f0c <HAL_DMA_Start_IT+0x1bc>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a1e      	ldr	r2, [pc, #120]	@ (8003f80 <HAL_DMA_Start_IT+0x230>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d101      	bne.n	8003f10 <HAL_DMA_Start_IT+0x1c0>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e000      	b.n	8003f12 <HAL_DMA_Start_IT+0x1c2>
 8003f10:	2300      	movs	r3, #0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d036      	beq.n	8003f84 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 021e 	bic.w	r2, r3, #30
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0216 	orr.w	r2, r2, #22
 8003f28:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d03e      	beq.n	8003fb0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f042 0208 	orr.w	r2, r2, #8
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	e035      	b.n	8003fb0 <HAL_DMA_Start_IT+0x260>
 8003f44:	40020010 	.word	0x40020010
 8003f48:	40020028 	.word	0x40020028
 8003f4c:	40020040 	.word	0x40020040
 8003f50:	40020058 	.word	0x40020058
 8003f54:	40020070 	.word	0x40020070
 8003f58:	40020088 	.word	0x40020088
 8003f5c:	400200a0 	.word	0x400200a0
 8003f60:	400200b8 	.word	0x400200b8
 8003f64:	40020410 	.word	0x40020410
 8003f68:	40020428 	.word	0x40020428
 8003f6c:	40020440 	.word	0x40020440
 8003f70:	40020458 	.word	0x40020458
 8003f74:	40020470 	.word	0x40020470
 8003f78:	40020488 	.word	0x40020488
 8003f7c:	400204a0 	.word	0x400204a0
 8003f80:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 020e 	bic.w	r2, r3, #14
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 020a 	orr.w	r2, r2, #10
 8003f96:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d007      	beq.n	8003fb0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0204 	orr.w	r2, r2, #4
 8003fae:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a83      	ldr	r2, [pc, #524]	@ (80041c4 <HAL_DMA_Start_IT+0x474>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d072      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a82      	ldr	r2, [pc, #520]	@ (80041c8 <HAL_DMA_Start_IT+0x478>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d06d      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a80      	ldr	r2, [pc, #512]	@ (80041cc <HAL_DMA_Start_IT+0x47c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d068      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a7f      	ldr	r2, [pc, #508]	@ (80041d0 <HAL_DMA_Start_IT+0x480>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d063      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a7d      	ldr	r2, [pc, #500]	@ (80041d4 <HAL_DMA_Start_IT+0x484>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d05e      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a7c      	ldr	r2, [pc, #496]	@ (80041d8 <HAL_DMA_Start_IT+0x488>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d059      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a7a      	ldr	r2, [pc, #488]	@ (80041dc <HAL_DMA_Start_IT+0x48c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d054      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a79      	ldr	r2, [pc, #484]	@ (80041e0 <HAL_DMA_Start_IT+0x490>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d04f      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a77      	ldr	r2, [pc, #476]	@ (80041e4 <HAL_DMA_Start_IT+0x494>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d04a      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a76      	ldr	r2, [pc, #472]	@ (80041e8 <HAL_DMA_Start_IT+0x498>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d045      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a74      	ldr	r2, [pc, #464]	@ (80041ec <HAL_DMA_Start_IT+0x49c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d040      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a73      	ldr	r2, [pc, #460]	@ (80041f0 <HAL_DMA_Start_IT+0x4a0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d03b      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a71      	ldr	r2, [pc, #452]	@ (80041f4 <HAL_DMA_Start_IT+0x4a4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d036      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a70      	ldr	r2, [pc, #448]	@ (80041f8 <HAL_DMA_Start_IT+0x4a8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d031      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a6e      	ldr	r2, [pc, #440]	@ (80041fc <HAL_DMA_Start_IT+0x4ac>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d02c      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a6d      	ldr	r2, [pc, #436]	@ (8004200 <HAL_DMA_Start_IT+0x4b0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d027      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a6b      	ldr	r2, [pc, #428]	@ (8004204 <HAL_DMA_Start_IT+0x4b4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d022      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a6a      	ldr	r2, [pc, #424]	@ (8004208 <HAL_DMA_Start_IT+0x4b8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d01d      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a68      	ldr	r2, [pc, #416]	@ (800420c <HAL_DMA_Start_IT+0x4bc>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d018      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a67      	ldr	r2, [pc, #412]	@ (8004210 <HAL_DMA_Start_IT+0x4c0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d013      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a65      	ldr	r2, [pc, #404]	@ (8004214 <HAL_DMA_Start_IT+0x4c4>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d00e      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a64      	ldr	r2, [pc, #400]	@ (8004218 <HAL_DMA_Start_IT+0x4c8>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d009      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a62      	ldr	r2, [pc, #392]	@ (800421c <HAL_DMA_Start_IT+0x4cc>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d004      	beq.n	80040a0 <HAL_DMA_Start_IT+0x350>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a61      	ldr	r2, [pc, #388]	@ (8004220 <HAL_DMA_Start_IT+0x4d0>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d101      	bne.n	80040a4 <HAL_DMA_Start_IT+0x354>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <HAL_DMA_Start_IT+0x356>
 80040a4:	2300      	movs	r3, #0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d01a      	beq.n	80040e0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d007      	beq.n	80040c8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040c6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d007      	beq.n	80040e0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040de:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a37      	ldr	r2, [pc, #220]	@ (80041c4 <HAL_DMA_Start_IT+0x474>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d04a      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a36      	ldr	r2, [pc, #216]	@ (80041c8 <HAL_DMA_Start_IT+0x478>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d045      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a34      	ldr	r2, [pc, #208]	@ (80041cc <HAL_DMA_Start_IT+0x47c>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d040      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a33      	ldr	r2, [pc, #204]	@ (80041d0 <HAL_DMA_Start_IT+0x480>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d03b      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a31      	ldr	r2, [pc, #196]	@ (80041d4 <HAL_DMA_Start_IT+0x484>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d036      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a30      	ldr	r2, [pc, #192]	@ (80041d8 <HAL_DMA_Start_IT+0x488>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d031      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2e      	ldr	r2, [pc, #184]	@ (80041dc <HAL_DMA_Start_IT+0x48c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d02c      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a2d      	ldr	r2, [pc, #180]	@ (80041e0 <HAL_DMA_Start_IT+0x490>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d027      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2b      	ldr	r2, [pc, #172]	@ (80041e4 <HAL_DMA_Start_IT+0x494>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d022      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2a      	ldr	r2, [pc, #168]	@ (80041e8 <HAL_DMA_Start_IT+0x498>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d01d      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a28      	ldr	r2, [pc, #160]	@ (80041ec <HAL_DMA_Start_IT+0x49c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d018      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a27      	ldr	r2, [pc, #156]	@ (80041f0 <HAL_DMA_Start_IT+0x4a0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d013      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a25      	ldr	r2, [pc, #148]	@ (80041f4 <HAL_DMA_Start_IT+0x4a4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00e      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a24      	ldr	r2, [pc, #144]	@ (80041f8 <HAL_DMA_Start_IT+0x4a8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d009      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a22      	ldr	r2, [pc, #136]	@ (80041fc <HAL_DMA_Start_IT+0x4ac>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <HAL_DMA_Start_IT+0x430>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a21      	ldr	r2, [pc, #132]	@ (8004200 <HAL_DMA_Start_IT+0x4b0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d108      	bne.n	8004192 <HAL_DMA_Start_IT+0x442>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e012      	b.n	80041b8 <HAL_DMA_Start_IT+0x468>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f042 0201 	orr.w	r2, r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	e009      	b.n	80041b8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40020010 	.word	0x40020010
 80041c8:	40020028 	.word	0x40020028
 80041cc:	40020040 	.word	0x40020040
 80041d0:	40020058 	.word	0x40020058
 80041d4:	40020070 	.word	0x40020070
 80041d8:	40020088 	.word	0x40020088
 80041dc:	400200a0 	.word	0x400200a0
 80041e0:	400200b8 	.word	0x400200b8
 80041e4:	40020410 	.word	0x40020410
 80041e8:	40020428 	.word	0x40020428
 80041ec:	40020440 	.word	0x40020440
 80041f0:	40020458 	.word	0x40020458
 80041f4:	40020470 	.word	0x40020470
 80041f8:	40020488 	.word	0x40020488
 80041fc:	400204a0 	.word	0x400204a0
 8004200:	400204b8 	.word	0x400204b8
 8004204:	58025408 	.word	0x58025408
 8004208:	5802541c 	.word	0x5802541c
 800420c:	58025430 	.word	0x58025430
 8004210:	58025444 	.word	0x58025444
 8004214:	58025458 	.word	0x58025458
 8004218:	5802546c 	.word	0x5802546c
 800421c:	58025480 	.word	0x58025480
 8004220:	58025494 	.word	0x58025494

08004224 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800422c:	f7fe fb04 	bl	8002838 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e2dc      	b.n	80047f6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b02      	cmp	r3, #2
 8004246:	d008      	beq.n	800425a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2280      	movs	r2, #128	@ 0x80
 800424c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e2cd      	b.n	80047f6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a76      	ldr	r2, [pc, #472]	@ (8004438 <HAL_DMA_Abort+0x214>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d04a      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a74      	ldr	r2, [pc, #464]	@ (800443c <HAL_DMA_Abort+0x218>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d045      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a73      	ldr	r2, [pc, #460]	@ (8004440 <HAL_DMA_Abort+0x21c>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d040      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a71      	ldr	r2, [pc, #452]	@ (8004444 <HAL_DMA_Abort+0x220>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d03b      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a70      	ldr	r2, [pc, #448]	@ (8004448 <HAL_DMA_Abort+0x224>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d036      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a6e      	ldr	r2, [pc, #440]	@ (800444c <HAL_DMA_Abort+0x228>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d031      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a6d      	ldr	r2, [pc, #436]	@ (8004450 <HAL_DMA_Abort+0x22c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d02c      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a6b      	ldr	r2, [pc, #428]	@ (8004454 <HAL_DMA_Abort+0x230>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d027      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a6a      	ldr	r2, [pc, #424]	@ (8004458 <HAL_DMA_Abort+0x234>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d022      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a68      	ldr	r2, [pc, #416]	@ (800445c <HAL_DMA_Abort+0x238>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d01d      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a67      	ldr	r2, [pc, #412]	@ (8004460 <HAL_DMA_Abort+0x23c>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d018      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a65      	ldr	r2, [pc, #404]	@ (8004464 <HAL_DMA_Abort+0x240>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d013      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a64      	ldr	r2, [pc, #400]	@ (8004468 <HAL_DMA_Abort+0x244>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00e      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a62      	ldr	r2, [pc, #392]	@ (800446c <HAL_DMA_Abort+0x248>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d009      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a61      	ldr	r2, [pc, #388]	@ (8004470 <HAL_DMA_Abort+0x24c>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d004      	beq.n	80042fa <HAL_DMA_Abort+0xd6>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a5f      	ldr	r2, [pc, #380]	@ (8004474 <HAL_DMA_Abort+0x250>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d101      	bne.n	80042fe <HAL_DMA_Abort+0xda>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <HAL_DMA_Abort+0xdc>
 80042fe:	2300      	movs	r3, #0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d013      	beq.n	800432c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 021e 	bic.w	r2, r2, #30
 8004312:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004322:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	e00a      	b.n	8004342 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 020e 	bic.w	r2, r2, #14
 800433a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a3c      	ldr	r2, [pc, #240]	@ (8004438 <HAL_DMA_Abort+0x214>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d072      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a3a      	ldr	r2, [pc, #232]	@ (800443c <HAL_DMA_Abort+0x218>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d06d      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a39      	ldr	r2, [pc, #228]	@ (8004440 <HAL_DMA_Abort+0x21c>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d068      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a37      	ldr	r2, [pc, #220]	@ (8004444 <HAL_DMA_Abort+0x220>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d063      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a36      	ldr	r2, [pc, #216]	@ (8004448 <HAL_DMA_Abort+0x224>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d05e      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a34      	ldr	r2, [pc, #208]	@ (800444c <HAL_DMA_Abort+0x228>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d059      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a33      	ldr	r2, [pc, #204]	@ (8004450 <HAL_DMA_Abort+0x22c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d054      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a31      	ldr	r2, [pc, #196]	@ (8004454 <HAL_DMA_Abort+0x230>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d04f      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a30      	ldr	r2, [pc, #192]	@ (8004458 <HAL_DMA_Abort+0x234>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d04a      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a2e      	ldr	r2, [pc, #184]	@ (800445c <HAL_DMA_Abort+0x238>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d045      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004460 <HAL_DMA_Abort+0x23c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d040      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004464 <HAL_DMA_Abort+0x240>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d03b      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a2a      	ldr	r2, [pc, #168]	@ (8004468 <HAL_DMA_Abort+0x244>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d036      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a28      	ldr	r2, [pc, #160]	@ (800446c <HAL_DMA_Abort+0x248>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d031      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a27      	ldr	r2, [pc, #156]	@ (8004470 <HAL_DMA_Abort+0x24c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d02c      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a25      	ldr	r2, [pc, #148]	@ (8004474 <HAL_DMA_Abort+0x250>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d027      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a24      	ldr	r2, [pc, #144]	@ (8004478 <HAL_DMA_Abort+0x254>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d022      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a22      	ldr	r2, [pc, #136]	@ (800447c <HAL_DMA_Abort+0x258>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a21      	ldr	r2, [pc, #132]	@ (8004480 <HAL_DMA_Abort+0x25c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d018      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a1f      	ldr	r2, [pc, #124]	@ (8004484 <HAL_DMA_Abort+0x260>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d013      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a1e      	ldr	r2, [pc, #120]	@ (8004488 <HAL_DMA_Abort+0x264>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a1c      	ldr	r2, [pc, #112]	@ (800448c <HAL_DMA_Abort+0x268>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d009      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a1b      	ldr	r2, [pc, #108]	@ (8004490 <HAL_DMA_Abort+0x26c>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d004      	beq.n	8004432 <HAL_DMA_Abort+0x20e>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a19      	ldr	r2, [pc, #100]	@ (8004494 <HAL_DMA_Abort+0x270>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d132      	bne.n	8004498 <HAL_DMA_Abort+0x274>
 8004432:	2301      	movs	r3, #1
 8004434:	e031      	b.n	800449a <HAL_DMA_Abort+0x276>
 8004436:	bf00      	nop
 8004438:	40020010 	.word	0x40020010
 800443c:	40020028 	.word	0x40020028
 8004440:	40020040 	.word	0x40020040
 8004444:	40020058 	.word	0x40020058
 8004448:	40020070 	.word	0x40020070
 800444c:	40020088 	.word	0x40020088
 8004450:	400200a0 	.word	0x400200a0
 8004454:	400200b8 	.word	0x400200b8
 8004458:	40020410 	.word	0x40020410
 800445c:	40020428 	.word	0x40020428
 8004460:	40020440 	.word	0x40020440
 8004464:	40020458 	.word	0x40020458
 8004468:	40020470 	.word	0x40020470
 800446c:	40020488 	.word	0x40020488
 8004470:	400204a0 	.word	0x400204a0
 8004474:	400204b8 	.word	0x400204b8
 8004478:	58025408 	.word	0x58025408
 800447c:	5802541c 	.word	0x5802541c
 8004480:	58025430 	.word	0x58025430
 8004484:	58025444 	.word	0x58025444
 8004488:	58025458 	.word	0x58025458
 800448c:	5802546c 	.word	0x5802546c
 8004490:	58025480 	.word	0x58025480
 8004494:	58025494 	.word	0x58025494
 8004498:	2300      	movs	r3, #0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d007      	beq.n	80044ae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a6d      	ldr	r2, [pc, #436]	@ (8004668 <HAL_DMA_Abort+0x444>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d04a      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a6b      	ldr	r2, [pc, #428]	@ (800466c <HAL_DMA_Abort+0x448>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d045      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a6a      	ldr	r2, [pc, #424]	@ (8004670 <HAL_DMA_Abort+0x44c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d040      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a68      	ldr	r2, [pc, #416]	@ (8004674 <HAL_DMA_Abort+0x450>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d03b      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a67      	ldr	r2, [pc, #412]	@ (8004678 <HAL_DMA_Abort+0x454>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d036      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a65      	ldr	r2, [pc, #404]	@ (800467c <HAL_DMA_Abort+0x458>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d031      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a64      	ldr	r2, [pc, #400]	@ (8004680 <HAL_DMA_Abort+0x45c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d02c      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a62      	ldr	r2, [pc, #392]	@ (8004684 <HAL_DMA_Abort+0x460>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d027      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a61      	ldr	r2, [pc, #388]	@ (8004688 <HAL_DMA_Abort+0x464>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d022      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a5f      	ldr	r2, [pc, #380]	@ (800468c <HAL_DMA_Abort+0x468>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d01d      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a5e      	ldr	r2, [pc, #376]	@ (8004690 <HAL_DMA_Abort+0x46c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d018      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a5c      	ldr	r2, [pc, #368]	@ (8004694 <HAL_DMA_Abort+0x470>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d013      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a5b      	ldr	r2, [pc, #364]	@ (8004698 <HAL_DMA_Abort+0x474>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00e      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a59      	ldr	r2, [pc, #356]	@ (800469c <HAL_DMA_Abort+0x478>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d009      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a58      	ldr	r2, [pc, #352]	@ (80046a0 <HAL_DMA_Abort+0x47c>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d004      	beq.n	800454e <HAL_DMA_Abort+0x32a>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a56      	ldr	r2, [pc, #344]	@ (80046a4 <HAL_DMA_Abort+0x480>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d108      	bne.n	8004560 <HAL_DMA_Abort+0x33c>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0201 	bic.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	e007      	b.n	8004570 <HAL_DMA_Abort+0x34c>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004570:	e013      	b.n	800459a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004572:	f7fe f961 	bl	8002838 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b05      	cmp	r3, #5
 800457e:	d90c      	bls.n	800459a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2220      	movs	r2, #32
 8004584:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2203      	movs	r2, #3
 800458a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e12d      	b.n	80047f6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1e5      	bne.n	8004572 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004668 <HAL_DMA_Abort+0x444>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d04a      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a2d      	ldr	r2, [pc, #180]	@ (800466c <HAL_DMA_Abort+0x448>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d045      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a2c      	ldr	r2, [pc, #176]	@ (8004670 <HAL_DMA_Abort+0x44c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d040      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004674 <HAL_DMA_Abort+0x450>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d03b      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a29      	ldr	r2, [pc, #164]	@ (8004678 <HAL_DMA_Abort+0x454>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d036      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a27      	ldr	r2, [pc, #156]	@ (800467c <HAL_DMA_Abort+0x458>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d031      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a26      	ldr	r2, [pc, #152]	@ (8004680 <HAL_DMA_Abort+0x45c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d02c      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a24      	ldr	r2, [pc, #144]	@ (8004684 <HAL_DMA_Abort+0x460>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d027      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a23      	ldr	r2, [pc, #140]	@ (8004688 <HAL_DMA_Abort+0x464>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d022      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a21      	ldr	r2, [pc, #132]	@ (800468c <HAL_DMA_Abort+0x468>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d01d      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a20      	ldr	r2, [pc, #128]	@ (8004690 <HAL_DMA_Abort+0x46c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d018      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a1e      	ldr	r2, [pc, #120]	@ (8004694 <HAL_DMA_Abort+0x470>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d013      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a1d      	ldr	r2, [pc, #116]	@ (8004698 <HAL_DMA_Abort+0x474>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d00e      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a1b      	ldr	r2, [pc, #108]	@ (800469c <HAL_DMA_Abort+0x478>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d009      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a1a      	ldr	r2, [pc, #104]	@ (80046a0 <HAL_DMA_Abort+0x47c>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d004      	beq.n	8004646 <HAL_DMA_Abort+0x422>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a18      	ldr	r2, [pc, #96]	@ (80046a4 <HAL_DMA_Abort+0x480>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d101      	bne.n	800464a <HAL_DMA_Abort+0x426>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <HAL_DMA_Abort+0x428>
 800464a:	2300      	movs	r3, #0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d02b      	beq.n	80046a8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004654:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800465a:	f003 031f 	and.w	r3, r3, #31
 800465e:	223f      	movs	r2, #63	@ 0x3f
 8004660:	409a      	lsls	r2, r3
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	609a      	str	r2, [r3, #8]
 8004666:	e02a      	b.n	80046be <HAL_DMA_Abort+0x49a>
 8004668:	40020010 	.word	0x40020010
 800466c:	40020028 	.word	0x40020028
 8004670:	40020040 	.word	0x40020040
 8004674:	40020058 	.word	0x40020058
 8004678:	40020070 	.word	0x40020070
 800467c:	40020088 	.word	0x40020088
 8004680:	400200a0 	.word	0x400200a0
 8004684:	400200b8 	.word	0x400200b8
 8004688:	40020410 	.word	0x40020410
 800468c:	40020428 	.word	0x40020428
 8004690:	40020440 	.word	0x40020440
 8004694:	40020458 	.word	0x40020458
 8004698:	40020470 	.word	0x40020470
 800469c:	40020488 	.word	0x40020488
 80046a0:	400204a0 	.word	0x400204a0
 80046a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b2:	f003 031f 	and.w	r3, r3, #31
 80046b6:	2201      	movs	r2, #1
 80046b8:	409a      	lsls	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a4f      	ldr	r2, [pc, #316]	@ (8004800 <HAL_DMA_Abort+0x5dc>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d072      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a4d      	ldr	r2, [pc, #308]	@ (8004804 <HAL_DMA_Abort+0x5e0>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d06d      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a4c      	ldr	r2, [pc, #304]	@ (8004808 <HAL_DMA_Abort+0x5e4>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d068      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a4a      	ldr	r2, [pc, #296]	@ (800480c <HAL_DMA_Abort+0x5e8>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d063      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a49      	ldr	r2, [pc, #292]	@ (8004810 <HAL_DMA_Abort+0x5ec>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d05e      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a47      	ldr	r2, [pc, #284]	@ (8004814 <HAL_DMA_Abort+0x5f0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d059      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a46      	ldr	r2, [pc, #280]	@ (8004818 <HAL_DMA_Abort+0x5f4>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d054      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a44      	ldr	r2, [pc, #272]	@ (800481c <HAL_DMA_Abort+0x5f8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d04f      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a43      	ldr	r2, [pc, #268]	@ (8004820 <HAL_DMA_Abort+0x5fc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d04a      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a41      	ldr	r2, [pc, #260]	@ (8004824 <HAL_DMA_Abort+0x600>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d045      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a40      	ldr	r2, [pc, #256]	@ (8004828 <HAL_DMA_Abort+0x604>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d040      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a3e      	ldr	r2, [pc, #248]	@ (800482c <HAL_DMA_Abort+0x608>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d03b      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a3d      	ldr	r2, [pc, #244]	@ (8004830 <HAL_DMA_Abort+0x60c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d036      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a3b      	ldr	r2, [pc, #236]	@ (8004834 <HAL_DMA_Abort+0x610>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d031      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a3a      	ldr	r2, [pc, #232]	@ (8004838 <HAL_DMA_Abort+0x614>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d02c      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a38      	ldr	r2, [pc, #224]	@ (800483c <HAL_DMA_Abort+0x618>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d027      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a37      	ldr	r2, [pc, #220]	@ (8004840 <HAL_DMA_Abort+0x61c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d022      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a35      	ldr	r2, [pc, #212]	@ (8004844 <HAL_DMA_Abort+0x620>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d01d      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a34      	ldr	r2, [pc, #208]	@ (8004848 <HAL_DMA_Abort+0x624>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d018      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a32      	ldr	r2, [pc, #200]	@ (800484c <HAL_DMA_Abort+0x628>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d013      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a31      	ldr	r2, [pc, #196]	@ (8004850 <HAL_DMA_Abort+0x62c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d00e      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a2f      	ldr	r2, [pc, #188]	@ (8004854 <HAL_DMA_Abort+0x630>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d009      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a2e      	ldr	r2, [pc, #184]	@ (8004858 <HAL_DMA_Abort+0x634>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d004      	beq.n	80047ae <HAL_DMA_Abort+0x58a>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2c      	ldr	r2, [pc, #176]	@ (800485c <HAL_DMA_Abort+0x638>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d101      	bne.n	80047b2 <HAL_DMA_Abort+0x58e>
 80047ae:	2301      	movs	r3, #1
 80047b0:	e000      	b.n	80047b4 <HAL_DMA_Abort+0x590>
 80047b2:	2300      	movs	r3, #0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d015      	beq.n	80047e4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80047c0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00c      	beq.n	80047e4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047d8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80047e2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	40020010 	.word	0x40020010
 8004804:	40020028 	.word	0x40020028
 8004808:	40020040 	.word	0x40020040
 800480c:	40020058 	.word	0x40020058
 8004810:	40020070 	.word	0x40020070
 8004814:	40020088 	.word	0x40020088
 8004818:	400200a0 	.word	0x400200a0
 800481c:	400200b8 	.word	0x400200b8
 8004820:	40020410 	.word	0x40020410
 8004824:	40020428 	.word	0x40020428
 8004828:	40020440 	.word	0x40020440
 800482c:	40020458 	.word	0x40020458
 8004830:	40020470 	.word	0x40020470
 8004834:	40020488 	.word	0x40020488
 8004838:	400204a0 	.word	0x400204a0
 800483c:	400204b8 	.word	0x400204b8
 8004840:	58025408 	.word	0x58025408
 8004844:	5802541c 	.word	0x5802541c
 8004848:	58025430 	.word	0x58025430
 800484c:	58025444 	.word	0x58025444
 8004850:	58025458 	.word	0x58025458
 8004854:	5802546c 	.word	0x5802546c
 8004858:	58025480 	.word	0x58025480
 800485c:	58025494 	.word	0x58025494

08004860 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e237      	b.n	8004ce2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d004      	beq.n	8004888 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2280      	movs	r2, #128	@ 0x80
 8004882:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e22c      	b.n	8004ce2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a5c      	ldr	r2, [pc, #368]	@ (8004a00 <HAL_DMA_Abort_IT+0x1a0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d04a      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a5b      	ldr	r2, [pc, #364]	@ (8004a04 <HAL_DMA_Abort_IT+0x1a4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d045      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a59      	ldr	r2, [pc, #356]	@ (8004a08 <HAL_DMA_Abort_IT+0x1a8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d040      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_DMA_Abort_IT+0x1ac>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d03b      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a56      	ldr	r2, [pc, #344]	@ (8004a10 <HAL_DMA_Abort_IT+0x1b0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d036      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a55      	ldr	r2, [pc, #340]	@ (8004a14 <HAL_DMA_Abort_IT+0x1b4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d031      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a53      	ldr	r2, [pc, #332]	@ (8004a18 <HAL_DMA_Abort_IT+0x1b8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d02c      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a52      	ldr	r2, [pc, #328]	@ (8004a1c <HAL_DMA_Abort_IT+0x1bc>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d027      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a50      	ldr	r2, [pc, #320]	@ (8004a20 <HAL_DMA_Abort_IT+0x1c0>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d022      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a4f      	ldr	r2, [pc, #316]	@ (8004a24 <HAL_DMA_Abort_IT+0x1c4>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d01d      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a4d      	ldr	r2, [pc, #308]	@ (8004a28 <HAL_DMA_Abort_IT+0x1c8>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d018      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a4c      	ldr	r2, [pc, #304]	@ (8004a2c <HAL_DMA_Abort_IT+0x1cc>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d013      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a4a      	ldr	r2, [pc, #296]	@ (8004a30 <HAL_DMA_Abort_IT+0x1d0>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00e      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a49      	ldr	r2, [pc, #292]	@ (8004a34 <HAL_DMA_Abort_IT+0x1d4>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d009      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a47      	ldr	r2, [pc, #284]	@ (8004a38 <HAL_DMA_Abort_IT+0x1d8>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d004      	beq.n	8004928 <HAL_DMA_Abort_IT+0xc8>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a46      	ldr	r2, [pc, #280]	@ (8004a3c <HAL_DMA_Abort_IT+0x1dc>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d101      	bne.n	800492c <HAL_DMA_Abort_IT+0xcc>
 8004928:	2301      	movs	r3, #1
 800492a:	e000      	b.n	800492e <HAL_DMA_Abort_IT+0xce>
 800492c:	2300      	movs	r3, #0
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 8086 	beq.w	8004a40 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2204      	movs	r2, #4
 8004938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2f      	ldr	r2, [pc, #188]	@ (8004a00 <HAL_DMA_Abort_IT+0x1a0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d04a      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a2e      	ldr	r2, [pc, #184]	@ (8004a04 <HAL_DMA_Abort_IT+0x1a4>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d045      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a2c      	ldr	r2, [pc, #176]	@ (8004a08 <HAL_DMA_Abort_IT+0x1a8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d040      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a2b      	ldr	r2, [pc, #172]	@ (8004a0c <HAL_DMA_Abort_IT+0x1ac>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d03b      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a29      	ldr	r2, [pc, #164]	@ (8004a10 <HAL_DMA_Abort_IT+0x1b0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d036      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a28      	ldr	r2, [pc, #160]	@ (8004a14 <HAL_DMA_Abort_IT+0x1b4>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d031      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a26      	ldr	r2, [pc, #152]	@ (8004a18 <HAL_DMA_Abort_IT+0x1b8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d02c      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a25      	ldr	r2, [pc, #148]	@ (8004a1c <HAL_DMA_Abort_IT+0x1bc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d027      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a23      	ldr	r2, [pc, #140]	@ (8004a20 <HAL_DMA_Abort_IT+0x1c0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d022      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a22      	ldr	r2, [pc, #136]	@ (8004a24 <HAL_DMA_Abort_IT+0x1c4>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d01d      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a20      	ldr	r2, [pc, #128]	@ (8004a28 <HAL_DMA_Abort_IT+0x1c8>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d018      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a1f      	ldr	r2, [pc, #124]	@ (8004a2c <HAL_DMA_Abort_IT+0x1cc>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d013      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a30 <HAL_DMA_Abort_IT+0x1d0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00e      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a34 <HAL_DMA_Abort_IT+0x1d4>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d009      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004a38 <HAL_DMA_Abort_IT+0x1d8>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d004      	beq.n	80049dc <HAL_DMA_Abort_IT+0x17c>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a19      	ldr	r2, [pc, #100]	@ (8004a3c <HAL_DMA_Abort_IT+0x1dc>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d108      	bne.n	80049ee <HAL_DMA_Abort_IT+0x18e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0201 	bic.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	e178      	b.n	8004ce0 <HAL_DMA_Abort_IT+0x480>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f022 0201 	bic.w	r2, r2, #1
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	e16f      	b.n	8004ce0 <HAL_DMA_Abort_IT+0x480>
 8004a00:	40020010 	.word	0x40020010
 8004a04:	40020028 	.word	0x40020028
 8004a08:	40020040 	.word	0x40020040
 8004a0c:	40020058 	.word	0x40020058
 8004a10:	40020070 	.word	0x40020070
 8004a14:	40020088 	.word	0x40020088
 8004a18:	400200a0 	.word	0x400200a0
 8004a1c:	400200b8 	.word	0x400200b8
 8004a20:	40020410 	.word	0x40020410
 8004a24:	40020428 	.word	0x40020428
 8004a28:	40020440 	.word	0x40020440
 8004a2c:	40020458 	.word	0x40020458
 8004a30:	40020470 	.word	0x40020470
 8004a34:	40020488 	.word	0x40020488
 8004a38:	400204a0 	.word	0x400204a0
 8004a3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 020e 	bic.w	r2, r2, #14
 8004a4e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a6c      	ldr	r2, [pc, #432]	@ (8004c08 <HAL_DMA_Abort_IT+0x3a8>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d04a      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a6b      	ldr	r2, [pc, #428]	@ (8004c0c <HAL_DMA_Abort_IT+0x3ac>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d045      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a69      	ldr	r2, [pc, #420]	@ (8004c10 <HAL_DMA_Abort_IT+0x3b0>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d040      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a68      	ldr	r2, [pc, #416]	@ (8004c14 <HAL_DMA_Abort_IT+0x3b4>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d03b      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a66      	ldr	r2, [pc, #408]	@ (8004c18 <HAL_DMA_Abort_IT+0x3b8>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d036      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a65      	ldr	r2, [pc, #404]	@ (8004c1c <HAL_DMA_Abort_IT+0x3bc>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d031      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a63      	ldr	r2, [pc, #396]	@ (8004c20 <HAL_DMA_Abort_IT+0x3c0>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d02c      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a62      	ldr	r2, [pc, #392]	@ (8004c24 <HAL_DMA_Abort_IT+0x3c4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d027      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a60      	ldr	r2, [pc, #384]	@ (8004c28 <HAL_DMA_Abort_IT+0x3c8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d022      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a5f      	ldr	r2, [pc, #380]	@ (8004c2c <HAL_DMA_Abort_IT+0x3cc>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d01d      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8004c30 <HAL_DMA_Abort_IT+0x3d0>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d018      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8004c34 <HAL_DMA_Abort_IT+0x3d4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a5a      	ldr	r2, [pc, #360]	@ (8004c38 <HAL_DMA_Abort_IT+0x3d8>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a59      	ldr	r2, [pc, #356]	@ (8004c3c <HAL_DMA_Abort_IT+0x3dc>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a57      	ldr	r2, [pc, #348]	@ (8004c40 <HAL_DMA_Abort_IT+0x3e0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_DMA_Abort_IT+0x290>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a56      	ldr	r2, [pc, #344]	@ (8004c44 <HAL_DMA_Abort_IT+0x3e4>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d108      	bne.n	8004b02 <HAL_DMA_Abort_IT+0x2a2>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	e007      	b.n	8004b12 <HAL_DMA_Abort_IT+0x2b2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0201 	bic.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a3c      	ldr	r2, [pc, #240]	@ (8004c08 <HAL_DMA_Abort_IT+0x3a8>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d072      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a3a      	ldr	r2, [pc, #232]	@ (8004c0c <HAL_DMA_Abort_IT+0x3ac>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d06d      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a39      	ldr	r2, [pc, #228]	@ (8004c10 <HAL_DMA_Abort_IT+0x3b0>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d068      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a37      	ldr	r2, [pc, #220]	@ (8004c14 <HAL_DMA_Abort_IT+0x3b4>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d063      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a36      	ldr	r2, [pc, #216]	@ (8004c18 <HAL_DMA_Abort_IT+0x3b8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d05e      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a34      	ldr	r2, [pc, #208]	@ (8004c1c <HAL_DMA_Abort_IT+0x3bc>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d059      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a33      	ldr	r2, [pc, #204]	@ (8004c20 <HAL_DMA_Abort_IT+0x3c0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d054      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a31      	ldr	r2, [pc, #196]	@ (8004c24 <HAL_DMA_Abort_IT+0x3c4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d04f      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a30      	ldr	r2, [pc, #192]	@ (8004c28 <HAL_DMA_Abort_IT+0x3c8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d04a      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2e      	ldr	r2, [pc, #184]	@ (8004c2c <HAL_DMA_Abort_IT+0x3cc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d045      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a2d      	ldr	r2, [pc, #180]	@ (8004c30 <HAL_DMA_Abort_IT+0x3d0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d040      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a2b      	ldr	r2, [pc, #172]	@ (8004c34 <HAL_DMA_Abort_IT+0x3d4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d03b      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a2a      	ldr	r2, [pc, #168]	@ (8004c38 <HAL_DMA_Abort_IT+0x3d8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d036      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a28      	ldr	r2, [pc, #160]	@ (8004c3c <HAL_DMA_Abort_IT+0x3dc>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d031      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a27      	ldr	r2, [pc, #156]	@ (8004c40 <HAL_DMA_Abort_IT+0x3e0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d02c      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a25      	ldr	r2, [pc, #148]	@ (8004c44 <HAL_DMA_Abort_IT+0x3e4>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d027      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a24      	ldr	r2, [pc, #144]	@ (8004c48 <HAL_DMA_Abort_IT+0x3e8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d022      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a22      	ldr	r2, [pc, #136]	@ (8004c4c <HAL_DMA_Abort_IT+0x3ec>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d01d      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a21      	ldr	r2, [pc, #132]	@ (8004c50 <HAL_DMA_Abort_IT+0x3f0>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d018      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c54 <HAL_DMA_Abort_IT+0x3f4>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d013      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a1e      	ldr	r2, [pc, #120]	@ (8004c58 <HAL_DMA_Abort_IT+0x3f8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d00e      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1c      	ldr	r2, [pc, #112]	@ (8004c5c <HAL_DMA_Abort_IT+0x3fc>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d009      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1b      	ldr	r2, [pc, #108]	@ (8004c60 <HAL_DMA_Abort_IT+0x400>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d004      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x3a2>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a19      	ldr	r2, [pc, #100]	@ (8004c64 <HAL_DMA_Abort_IT+0x404>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d132      	bne.n	8004c68 <HAL_DMA_Abort_IT+0x408>
 8004c02:	2301      	movs	r3, #1
 8004c04:	e031      	b.n	8004c6a <HAL_DMA_Abort_IT+0x40a>
 8004c06:	bf00      	nop
 8004c08:	40020010 	.word	0x40020010
 8004c0c:	40020028 	.word	0x40020028
 8004c10:	40020040 	.word	0x40020040
 8004c14:	40020058 	.word	0x40020058
 8004c18:	40020070 	.word	0x40020070
 8004c1c:	40020088 	.word	0x40020088
 8004c20:	400200a0 	.word	0x400200a0
 8004c24:	400200b8 	.word	0x400200b8
 8004c28:	40020410 	.word	0x40020410
 8004c2c:	40020428 	.word	0x40020428
 8004c30:	40020440 	.word	0x40020440
 8004c34:	40020458 	.word	0x40020458
 8004c38:	40020470 	.word	0x40020470
 8004c3c:	40020488 	.word	0x40020488
 8004c40:	400204a0 	.word	0x400204a0
 8004c44:	400204b8 	.word	0x400204b8
 8004c48:	58025408 	.word	0x58025408
 8004c4c:	5802541c 	.word	0x5802541c
 8004c50:	58025430 	.word	0x58025430
 8004c54:	58025444 	.word	0x58025444
 8004c58:	58025458 	.word	0x58025458
 8004c5c:	5802546c 	.word	0x5802546c
 8004c60:	58025480 	.word	0x58025480
 8004c64:	58025494 	.word	0x58025494
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d028      	beq.n	8004cc0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c7c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c82:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	409a      	lsls	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004c9c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00c      	beq.n	8004cc0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cb4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004cbe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop

08004cec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08a      	sub	sp, #40	@ 0x28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cf8:	4b67      	ldr	r3, [pc, #412]	@ (8004e98 <HAL_DMA_IRQHandler+0x1ac>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a67      	ldr	r2, [pc, #412]	@ (8004e9c <HAL_DMA_IRQHandler+0x1b0>)
 8004cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004d02:	0a9b      	lsrs	r3, r3, #10
 8004d04:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a5f      	ldr	r2, [pc, #380]	@ (8004ea0 <HAL_DMA_IRQHandler+0x1b4>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d04a      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ea4 <HAL_DMA_IRQHandler+0x1b8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d045      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a5c      	ldr	r2, [pc, #368]	@ (8004ea8 <HAL_DMA_IRQHandler+0x1bc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d040      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a5a      	ldr	r2, [pc, #360]	@ (8004eac <HAL_DMA_IRQHandler+0x1c0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d03b      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a59      	ldr	r2, [pc, #356]	@ (8004eb0 <HAL_DMA_IRQHandler+0x1c4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d036      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a57      	ldr	r2, [pc, #348]	@ (8004eb4 <HAL_DMA_IRQHandler+0x1c8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d031      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a56      	ldr	r2, [pc, #344]	@ (8004eb8 <HAL_DMA_IRQHandler+0x1cc>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d02c      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a54      	ldr	r2, [pc, #336]	@ (8004ebc <HAL_DMA_IRQHandler+0x1d0>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d027      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a53      	ldr	r2, [pc, #332]	@ (8004ec0 <HAL_DMA_IRQHandler+0x1d4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d022      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a51      	ldr	r2, [pc, #324]	@ (8004ec4 <HAL_DMA_IRQHandler+0x1d8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d01d      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a50      	ldr	r2, [pc, #320]	@ (8004ec8 <HAL_DMA_IRQHandler+0x1dc>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d018      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a4e      	ldr	r2, [pc, #312]	@ (8004ecc <HAL_DMA_IRQHandler+0x1e0>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d013      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a4d      	ldr	r2, [pc, #308]	@ (8004ed0 <HAL_DMA_IRQHandler+0x1e4>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d00e      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a4b      	ldr	r2, [pc, #300]	@ (8004ed4 <HAL_DMA_IRQHandler+0x1e8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d009      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a4a      	ldr	r2, [pc, #296]	@ (8004ed8 <HAL_DMA_IRQHandler+0x1ec>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d004      	beq.n	8004dbe <HAL_DMA_IRQHandler+0xd2>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a48      	ldr	r2, [pc, #288]	@ (8004edc <HAL_DMA_IRQHandler+0x1f0>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d101      	bne.n	8004dc2 <HAL_DMA_IRQHandler+0xd6>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <HAL_DMA_IRQHandler+0xd8>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 842b 	beq.w	8005620 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dce:	f003 031f 	and.w	r3, r3, #31
 8004dd2:	2208      	movs	r2, #8
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 80a2 	beq.w	8004f24 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a2e      	ldr	r2, [pc, #184]	@ (8004ea0 <HAL_DMA_IRQHandler+0x1b4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d04a      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea4 <HAL_DMA_IRQHandler+0x1b8>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d045      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a2b      	ldr	r2, [pc, #172]	@ (8004ea8 <HAL_DMA_IRQHandler+0x1bc>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d040      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a2a      	ldr	r2, [pc, #168]	@ (8004eac <HAL_DMA_IRQHandler+0x1c0>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d03b      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a28      	ldr	r2, [pc, #160]	@ (8004eb0 <HAL_DMA_IRQHandler+0x1c4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d036      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a27      	ldr	r2, [pc, #156]	@ (8004eb4 <HAL_DMA_IRQHandler+0x1c8>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d031      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a25      	ldr	r2, [pc, #148]	@ (8004eb8 <HAL_DMA_IRQHandler+0x1cc>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d02c      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a24      	ldr	r2, [pc, #144]	@ (8004ebc <HAL_DMA_IRQHandler+0x1d0>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d027      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a22      	ldr	r2, [pc, #136]	@ (8004ec0 <HAL_DMA_IRQHandler+0x1d4>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d022      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a21      	ldr	r2, [pc, #132]	@ (8004ec4 <HAL_DMA_IRQHandler+0x1d8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d01d      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1f      	ldr	r2, [pc, #124]	@ (8004ec8 <HAL_DMA_IRQHandler+0x1dc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d018      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1e      	ldr	r2, [pc, #120]	@ (8004ecc <HAL_DMA_IRQHandler+0x1e0>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d013      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8004ed0 <HAL_DMA_IRQHandler+0x1e4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00e      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed4 <HAL_DMA_IRQHandler+0x1e8>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d009      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a19      	ldr	r2, [pc, #100]	@ (8004ed8 <HAL_DMA_IRQHandler+0x1ec>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x194>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a18      	ldr	r2, [pc, #96]	@ (8004edc <HAL_DMA_IRQHandler+0x1f0>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d12f      	bne.n	8004ee0 <HAL_DMA_IRQHandler+0x1f4>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0304 	and.w	r3, r3, #4
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	bf14      	ite	ne
 8004e8e:	2301      	movne	r3, #1
 8004e90:	2300      	moveq	r3, #0
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	e02e      	b.n	8004ef4 <HAL_DMA_IRQHandler+0x208>
 8004e96:	bf00      	nop
 8004e98:	24000000 	.word	0x24000000
 8004e9c:	1b4e81b5 	.word	0x1b4e81b5
 8004ea0:	40020010 	.word	0x40020010
 8004ea4:	40020028 	.word	0x40020028
 8004ea8:	40020040 	.word	0x40020040
 8004eac:	40020058 	.word	0x40020058
 8004eb0:	40020070 	.word	0x40020070
 8004eb4:	40020088 	.word	0x40020088
 8004eb8:	400200a0 	.word	0x400200a0
 8004ebc:	400200b8 	.word	0x400200b8
 8004ec0:	40020410 	.word	0x40020410
 8004ec4:	40020428 	.word	0x40020428
 8004ec8:	40020440 	.word	0x40020440
 8004ecc:	40020458 	.word	0x40020458
 8004ed0:	40020470 	.word	0x40020470
 8004ed4:	40020488 	.word	0x40020488
 8004ed8:	400204a0 	.word	0x400204a0
 8004edc:	400204b8 	.word	0x400204b8
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	bf14      	ite	ne
 8004eee:	2301      	movne	r3, #1
 8004ef0:	2300      	moveq	r3, #0
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d015      	beq.n	8004f24 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0204 	bic.w	r2, r2, #4
 8004f06:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0c:	f003 031f 	and.w	r3, r3, #31
 8004f10:	2208      	movs	r2, #8
 8004f12:	409a      	lsls	r2, r3
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1c:	f043 0201 	orr.w	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f28:	f003 031f 	and.w	r3, r3, #31
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d06e      	beq.n	8005018 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a69      	ldr	r2, [pc, #420]	@ (80050e4 <HAL_DMA_IRQHandler+0x3f8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d04a      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a67      	ldr	r2, [pc, #412]	@ (80050e8 <HAL_DMA_IRQHandler+0x3fc>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d045      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a66      	ldr	r2, [pc, #408]	@ (80050ec <HAL_DMA_IRQHandler+0x400>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d040      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a64      	ldr	r2, [pc, #400]	@ (80050f0 <HAL_DMA_IRQHandler+0x404>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d03b      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a63      	ldr	r2, [pc, #396]	@ (80050f4 <HAL_DMA_IRQHandler+0x408>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d036      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a61      	ldr	r2, [pc, #388]	@ (80050f8 <HAL_DMA_IRQHandler+0x40c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d031      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a60      	ldr	r2, [pc, #384]	@ (80050fc <HAL_DMA_IRQHandler+0x410>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d02c      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a5e      	ldr	r2, [pc, #376]	@ (8005100 <HAL_DMA_IRQHandler+0x414>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d027      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8005104 <HAL_DMA_IRQHandler+0x418>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d022      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a5b      	ldr	r2, [pc, #364]	@ (8005108 <HAL_DMA_IRQHandler+0x41c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d01d      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a5a      	ldr	r2, [pc, #360]	@ (800510c <HAL_DMA_IRQHandler+0x420>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d018      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a58      	ldr	r2, [pc, #352]	@ (8005110 <HAL_DMA_IRQHandler+0x424>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a57      	ldr	r2, [pc, #348]	@ (8005114 <HAL_DMA_IRQHandler+0x428>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00e      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a55      	ldr	r2, [pc, #340]	@ (8005118 <HAL_DMA_IRQHandler+0x42c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d009      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a54      	ldr	r2, [pc, #336]	@ (800511c <HAL_DMA_IRQHandler+0x430>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d004      	beq.n	8004fda <HAL_DMA_IRQHandler+0x2ee>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a52      	ldr	r2, [pc, #328]	@ (8005120 <HAL_DMA_IRQHandler+0x434>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d10a      	bne.n	8004ff0 <HAL_DMA_IRQHandler+0x304>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bf14      	ite	ne
 8004fe8:	2301      	movne	r3, #1
 8004fea:	2300      	moveq	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	e003      	b.n	8004ff8 <HAL_DMA_IRQHandler+0x30c>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00d      	beq.n	8005018 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005000:	f003 031f 	and.w	r3, r3, #31
 8005004:	2201      	movs	r2, #1
 8005006:	409a      	lsls	r2, r3
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005010:	f043 0202 	orr.w	r2, r3, #2
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800501c:	f003 031f 	and.w	r3, r3, #31
 8005020:	2204      	movs	r2, #4
 8005022:	409a      	lsls	r2, r3
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 808f 	beq.w	800514c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2c      	ldr	r2, [pc, #176]	@ (80050e4 <HAL_DMA_IRQHandler+0x3f8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d04a      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2a      	ldr	r2, [pc, #168]	@ (80050e8 <HAL_DMA_IRQHandler+0x3fc>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d045      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a29      	ldr	r2, [pc, #164]	@ (80050ec <HAL_DMA_IRQHandler+0x400>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d040      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a27      	ldr	r2, [pc, #156]	@ (80050f0 <HAL_DMA_IRQHandler+0x404>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d03b      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a26      	ldr	r2, [pc, #152]	@ (80050f4 <HAL_DMA_IRQHandler+0x408>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d036      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a24      	ldr	r2, [pc, #144]	@ (80050f8 <HAL_DMA_IRQHandler+0x40c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d031      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a23      	ldr	r2, [pc, #140]	@ (80050fc <HAL_DMA_IRQHandler+0x410>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d02c      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a21      	ldr	r2, [pc, #132]	@ (8005100 <HAL_DMA_IRQHandler+0x414>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d027      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a20      	ldr	r2, [pc, #128]	@ (8005104 <HAL_DMA_IRQHandler+0x418>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d022      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a1e      	ldr	r2, [pc, #120]	@ (8005108 <HAL_DMA_IRQHandler+0x41c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d01d      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a1d      	ldr	r2, [pc, #116]	@ (800510c <HAL_DMA_IRQHandler+0x420>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d018      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005110 <HAL_DMA_IRQHandler+0x424>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d013      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005114 <HAL_DMA_IRQHandler+0x428>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d00e      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a18      	ldr	r2, [pc, #96]	@ (8005118 <HAL_DMA_IRQHandler+0x42c>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d009      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a17      	ldr	r2, [pc, #92]	@ (800511c <HAL_DMA_IRQHandler+0x430>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d004      	beq.n	80050ce <HAL_DMA_IRQHandler+0x3e2>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a15      	ldr	r2, [pc, #84]	@ (8005120 <HAL_DMA_IRQHandler+0x434>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d12a      	bne.n	8005124 <HAL_DMA_IRQHandler+0x438>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bf14      	ite	ne
 80050dc:	2301      	movne	r3, #1
 80050de:	2300      	moveq	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e023      	b.n	800512c <HAL_DMA_IRQHandler+0x440>
 80050e4:	40020010 	.word	0x40020010
 80050e8:	40020028 	.word	0x40020028
 80050ec:	40020040 	.word	0x40020040
 80050f0:	40020058 	.word	0x40020058
 80050f4:	40020070 	.word	0x40020070
 80050f8:	40020088 	.word	0x40020088
 80050fc:	400200a0 	.word	0x400200a0
 8005100:	400200b8 	.word	0x400200b8
 8005104:	40020410 	.word	0x40020410
 8005108:	40020428 	.word	0x40020428
 800510c:	40020440 	.word	0x40020440
 8005110:	40020458 	.word	0x40020458
 8005114:	40020470 	.word	0x40020470
 8005118:	40020488 	.word	0x40020488
 800511c:	400204a0 	.word	0x400204a0
 8005120:	400204b8 	.word	0x400204b8
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2300      	movs	r3, #0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00d      	beq.n	800514c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005134:	f003 031f 	and.w	r3, r3, #31
 8005138:	2204      	movs	r2, #4
 800513a:	409a      	lsls	r2, r3
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005144:	f043 0204 	orr.w	r2, r3, #4
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005150:	f003 031f 	and.w	r3, r3, #31
 8005154:	2210      	movs	r2, #16
 8005156:	409a      	lsls	r2, r3
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	4013      	ands	r3, r2
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 80a6 	beq.w	80052ae <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a85      	ldr	r2, [pc, #532]	@ (800537c <HAL_DMA_IRQHandler+0x690>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d04a      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a83      	ldr	r2, [pc, #524]	@ (8005380 <HAL_DMA_IRQHandler+0x694>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d045      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a82      	ldr	r2, [pc, #520]	@ (8005384 <HAL_DMA_IRQHandler+0x698>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d040      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a80      	ldr	r2, [pc, #512]	@ (8005388 <HAL_DMA_IRQHandler+0x69c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d03b      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a7f      	ldr	r2, [pc, #508]	@ (800538c <HAL_DMA_IRQHandler+0x6a0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d036      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a7d      	ldr	r2, [pc, #500]	@ (8005390 <HAL_DMA_IRQHandler+0x6a4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d031      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a7c      	ldr	r2, [pc, #496]	@ (8005394 <HAL_DMA_IRQHandler+0x6a8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d02c      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a7a      	ldr	r2, [pc, #488]	@ (8005398 <HAL_DMA_IRQHandler+0x6ac>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d027      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a79      	ldr	r2, [pc, #484]	@ (800539c <HAL_DMA_IRQHandler+0x6b0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d022      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a77      	ldr	r2, [pc, #476]	@ (80053a0 <HAL_DMA_IRQHandler+0x6b4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d01d      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a76      	ldr	r2, [pc, #472]	@ (80053a4 <HAL_DMA_IRQHandler+0x6b8>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d018      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a74      	ldr	r2, [pc, #464]	@ (80053a8 <HAL_DMA_IRQHandler+0x6bc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d013      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a73      	ldr	r2, [pc, #460]	@ (80053ac <HAL_DMA_IRQHandler+0x6c0>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00e      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a71      	ldr	r2, [pc, #452]	@ (80053b0 <HAL_DMA_IRQHandler+0x6c4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d009      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a70      	ldr	r2, [pc, #448]	@ (80053b4 <HAL_DMA_IRQHandler+0x6c8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d004      	beq.n	8005202 <HAL_DMA_IRQHandler+0x516>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a6e      	ldr	r2, [pc, #440]	@ (80053b8 <HAL_DMA_IRQHandler+0x6cc>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d10a      	bne.n	8005218 <HAL_DMA_IRQHandler+0x52c>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0308 	and.w	r3, r3, #8
 800520c:	2b00      	cmp	r3, #0
 800520e:	bf14      	ite	ne
 8005210:	2301      	movne	r3, #1
 8005212:	2300      	moveq	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	e009      	b.n	800522c <HAL_DMA_IRQHandler+0x540>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0304 	and.w	r3, r3, #4
 8005222:	2b00      	cmp	r3, #0
 8005224:	bf14      	ite	ne
 8005226:	2301      	movne	r3, #1
 8005228:	2300      	moveq	r3, #0
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d03e      	beq.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005234:	f003 031f 	and.w	r3, r3, #31
 8005238:	2210      	movs	r2, #16
 800523a:	409a      	lsls	r2, r3
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d018      	beq.n	8005280 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d108      	bne.n	800526e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005260:	2b00      	cmp	r3, #0
 8005262:	d024      	beq.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	4798      	blx	r3
 800526c:	e01f      	b.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005272:	2b00      	cmp	r3, #0
 8005274:	d01b      	beq.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	4798      	blx	r3
 800527e:	e016      	b.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528a:	2b00      	cmp	r3, #0
 800528c:	d107      	bne.n	800529e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0208 	bic.w	r2, r2, #8
 800529c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b2:	f003 031f 	and.w	r3, r3, #31
 80052b6:	2220      	movs	r2, #32
 80052b8:	409a      	lsls	r2, r3
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	4013      	ands	r3, r2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f000 8110 	beq.w	80054e4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a2c      	ldr	r2, [pc, #176]	@ (800537c <HAL_DMA_IRQHandler+0x690>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d04a      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005380 <HAL_DMA_IRQHandler+0x694>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d045      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a29      	ldr	r2, [pc, #164]	@ (8005384 <HAL_DMA_IRQHandler+0x698>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d040      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a28      	ldr	r2, [pc, #160]	@ (8005388 <HAL_DMA_IRQHandler+0x69c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d03b      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a26      	ldr	r2, [pc, #152]	@ (800538c <HAL_DMA_IRQHandler+0x6a0>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d036      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a25      	ldr	r2, [pc, #148]	@ (8005390 <HAL_DMA_IRQHandler+0x6a4>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d031      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a23      	ldr	r2, [pc, #140]	@ (8005394 <HAL_DMA_IRQHandler+0x6a8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d02c      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a22      	ldr	r2, [pc, #136]	@ (8005398 <HAL_DMA_IRQHandler+0x6ac>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d027      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a20      	ldr	r2, [pc, #128]	@ (800539c <HAL_DMA_IRQHandler+0x6b0>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d022      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1f      	ldr	r2, [pc, #124]	@ (80053a0 <HAL_DMA_IRQHandler+0x6b4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d01d      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a1d      	ldr	r2, [pc, #116]	@ (80053a4 <HAL_DMA_IRQHandler+0x6b8>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d018      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a1c      	ldr	r2, [pc, #112]	@ (80053a8 <HAL_DMA_IRQHandler+0x6bc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d013      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a1a      	ldr	r2, [pc, #104]	@ (80053ac <HAL_DMA_IRQHandler+0x6c0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d00e      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a19      	ldr	r2, [pc, #100]	@ (80053b0 <HAL_DMA_IRQHandler+0x6c4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d009      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a17      	ldr	r2, [pc, #92]	@ (80053b4 <HAL_DMA_IRQHandler+0x6c8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d004      	beq.n	8005364 <HAL_DMA_IRQHandler+0x678>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a16      	ldr	r2, [pc, #88]	@ (80053b8 <HAL_DMA_IRQHandler+0x6cc>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d12b      	bne.n	80053bc <HAL_DMA_IRQHandler+0x6d0>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	bf14      	ite	ne
 8005372:	2301      	movne	r3, #1
 8005374:	2300      	moveq	r3, #0
 8005376:	b2db      	uxtb	r3, r3
 8005378:	e02a      	b.n	80053d0 <HAL_DMA_IRQHandler+0x6e4>
 800537a:	bf00      	nop
 800537c:	40020010 	.word	0x40020010
 8005380:	40020028 	.word	0x40020028
 8005384:	40020040 	.word	0x40020040
 8005388:	40020058 	.word	0x40020058
 800538c:	40020070 	.word	0x40020070
 8005390:	40020088 	.word	0x40020088
 8005394:	400200a0 	.word	0x400200a0
 8005398:	400200b8 	.word	0x400200b8
 800539c:	40020410 	.word	0x40020410
 80053a0:	40020428 	.word	0x40020428
 80053a4:	40020440 	.word	0x40020440
 80053a8:	40020458 	.word	0x40020458
 80053ac:	40020470 	.word	0x40020470
 80053b0:	40020488 	.word	0x40020488
 80053b4:	400204a0 	.word	0x400204a0
 80053b8:	400204b8 	.word	0x400204b8
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bf14      	ite	ne
 80053ca:	2301      	movne	r3, #1
 80053cc:	2300      	moveq	r3, #0
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 8087 	beq.w	80054e4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053da:	f003 031f 	and.w	r3, r3, #31
 80053de:	2220      	movs	r2, #32
 80053e0:	409a      	lsls	r2, r3
 80053e2:	6a3b      	ldr	r3, [r7, #32]
 80053e4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b04      	cmp	r3, #4
 80053f0:	d139      	bne.n	8005466 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0216 	bic.w	r2, r2, #22
 8005400:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695a      	ldr	r2, [r3, #20]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005410:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <HAL_DMA_IRQHandler+0x736>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f022 0208 	bic.w	r2, r2, #8
 8005430:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005436:	f003 031f 	and.w	r3, r3, #31
 800543a:	223f      	movs	r2, #63	@ 0x3f
 800543c:	409a      	lsls	r2, r3
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 834a 	beq.w	8005af0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	4798      	blx	r3
          }
          return;
 8005464:	e344      	b.n	8005af0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d018      	beq.n	80054a6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d108      	bne.n	8005494 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005486:	2b00      	cmp	r3, #0
 8005488:	d02c      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	4798      	blx	r3
 8005492:	e027      	b.n	80054e4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005498:	2b00      	cmp	r3, #0
 800549a:	d023      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	4798      	blx	r3
 80054a4:	e01e      	b.n	80054e4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10f      	bne.n	80054d4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 0210 	bic.w	r2, r2, #16
 80054c2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 8306 	beq.w	8005afa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 8088 	beq.w	800560c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2204      	movs	r2, #4
 8005500:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a7a      	ldr	r2, [pc, #488]	@ (80056f4 <HAL_DMA_IRQHandler+0xa08>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d04a      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a79      	ldr	r2, [pc, #484]	@ (80056f8 <HAL_DMA_IRQHandler+0xa0c>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d045      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a77      	ldr	r2, [pc, #476]	@ (80056fc <HAL_DMA_IRQHandler+0xa10>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d040      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a76      	ldr	r2, [pc, #472]	@ (8005700 <HAL_DMA_IRQHandler+0xa14>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d03b      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a74      	ldr	r2, [pc, #464]	@ (8005704 <HAL_DMA_IRQHandler+0xa18>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d036      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a73      	ldr	r2, [pc, #460]	@ (8005708 <HAL_DMA_IRQHandler+0xa1c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d031      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a71      	ldr	r2, [pc, #452]	@ (800570c <HAL_DMA_IRQHandler+0xa20>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d02c      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a70      	ldr	r2, [pc, #448]	@ (8005710 <HAL_DMA_IRQHandler+0xa24>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d027      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a6e      	ldr	r2, [pc, #440]	@ (8005714 <HAL_DMA_IRQHandler+0xa28>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d022      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a6d      	ldr	r2, [pc, #436]	@ (8005718 <HAL_DMA_IRQHandler+0xa2c>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d01d      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a6b      	ldr	r2, [pc, #428]	@ (800571c <HAL_DMA_IRQHandler+0xa30>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d018      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a6a      	ldr	r2, [pc, #424]	@ (8005720 <HAL_DMA_IRQHandler+0xa34>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d013      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a68      	ldr	r2, [pc, #416]	@ (8005724 <HAL_DMA_IRQHandler+0xa38>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00e      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a67      	ldr	r2, [pc, #412]	@ (8005728 <HAL_DMA_IRQHandler+0xa3c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d009      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a65      	ldr	r2, [pc, #404]	@ (800572c <HAL_DMA_IRQHandler+0xa40>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d004      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x8b8>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a64      	ldr	r2, [pc, #400]	@ (8005730 <HAL_DMA_IRQHandler+0xa44>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d108      	bne.n	80055b6 <HAL_DMA_IRQHandler+0x8ca>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f022 0201 	bic.w	r2, r2, #1
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	e007      	b.n	80055c6 <HAL_DMA_IRQHandler+0x8da>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0201 	bic.w	r2, r2, #1
 80055c4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3301      	adds	r3, #1
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d307      	bcc.n	80055e2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f2      	bne.n	80055c6 <HAL_DMA_IRQHandler+0x8da>
 80055e0:	e000      	b.n	80055e4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80055e2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d004      	beq.n	80055fc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2203      	movs	r2, #3
 80055f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80055fa:	e003      	b.n	8005604 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 8272 	beq.w	8005afa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	4798      	blx	r3
 800561e:	e26c      	b.n	8005afa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a43      	ldr	r2, [pc, #268]	@ (8005734 <HAL_DMA_IRQHandler+0xa48>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d022      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a42      	ldr	r2, [pc, #264]	@ (8005738 <HAL_DMA_IRQHandler+0xa4c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d01d      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a40      	ldr	r2, [pc, #256]	@ (800573c <HAL_DMA_IRQHandler+0xa50>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d018      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a3f      	ldr	r2, [pc, #252]	@ (8005740 <HAL_DMA_IRQHandler+0xa54>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d013      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a3d      	ldr	r2, [pc, #244]	@ (8005744 <HAL_DMA_IRQHandler+0xa58>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d00e      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a3c      	ldr	r2, [pc, #240]	@ (8005748 <HAL_DMA_IRQHandler+0xa5c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d009      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a3a      	ldr	r2, [pc, #232]	@ (800574c <HAL_DMA_IRQHandler+0xa60>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d004      	beq.n	8005670 <HAL_DMA_IRQHandler+0x984>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a39      	ldr	r2, [pc, #228]	@ (8005750 <HAL_DMA_IRQHandler+0xa64>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d101      	bne.n	8005674 <HAL_DMA_IRQHandler+0x988>
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <HAL_DMA_IRQHandler+0x98a>
 8005674:	2300      	movs	r3, #0
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 823f 	beq.w	8005afa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	2204      	movs	r2, #4
 800568e:	409a      	lsls	r2, r3
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	4013      	ands	r3, r2
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 80cd 	beq.w	8005834 <HAL_DMA_IRQHandler+0xb48>
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f003 0304 	and.w	r3, r3, #4
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 80c7 	beq.w	8005834 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056aa:	f003 031f 	and.w	r3, r3, #31
 80056ae:	2204      	movs	r2, #4
 80056b0:	409a      	lsls	r2, r3
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d049      	beq.n	8005754 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d109      	bne.n	80056de <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 8210 	beq.w	8005af4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056dc:	e20a      	b.n	8005af4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 8206 	beq.w	8005af4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056f0:	e200      	b.n	8005af4 <HAL_DMA_IRQHandler+0xe08>
 80056f2:	bf00      	nop
 80056f4:	40020010 	.word	0x40020010
 80056f8:	40020028 	.word	0x40020028
 80056fc:	40020040 	.word	0x40020040
 8005700:	40020058 	.word	0x40020058
 8005704:	40020070 	.word	0x40020070
 8005708:	40020088 	.word	0x40020088
 800570c:	400200a0 	.word	0x400200a0
 8005710:	400200b8 	.word	0x400200b8
 8005714:	40020410 	.word	0x40020410
 8005718:	40020428 	.word	0x40020428
 800571c:	40020440 	.word	0x40020440
 8005720:	40020458 	.word	0x40020458
 8005724:	40020470 	.word	0x40020470
 8005728:	40020488 	.word	0x40020488
 800572c:	400204a0 	.word	0x400204a0
 8005730:	400204b8 	.word	0x400204b8
 8005734:	58025408 	.word	0x58025408
 8005738:	5802541c 	.word	0x5802541c
 800573c:	58025430 	.word	0x58025430
 8005740:	58025444 	.word	0x58025444
 8005744:	58025458 	.word	0x58025458
 8005748:	5802546c 	.word	0x5802546c
 800574c:	58025480 	.word	0x58025480
 8005750:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f003 0320 	and.w	r3, r3, #32
 800575a:	2b00      	cmp	r3, #0
 800575c:	d160      	bne.n	8005820 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a7f      	ldr	r2, [pc, #508]	@ (8005960 <HAL_DMA_IRQHandler+0xc74>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d04a      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a7d      	ldr	r2, [pc, #500]	@ (8005964 <HAL_DMA_IRQHandler+0xc78>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d045      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a7c      	ldr	r2, [pc, #496]	@ (8005968 <HAL_DMA_IRQHandler+0xc7c>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d040      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a7a      	ldr	r2, [pc, #488]	@ (800596c <HAL_DMA_IRQHandler+0xc80>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d03b      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a79      	ldr	r2, [pc, #484]	@ (8005970 <HAL_DMA_IRQHandler+0xc84>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d036      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a77      	ldr	r2, [pc, #476]	@ (8005974 <HAL_DMA_IRQHandler+0xc88>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d031      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a76      	ldr	r2, [pc, #472]	@ (8005978 <HAL_DMA_IRQHandler+0xc8c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d02c      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a74      	ldr	r2, [pc, #464]	@ (800597c <HAL_DMA_IRQHandler+0xc90>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d027      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a73      	ldr	r2, [pc, #460]	@ (8005980 <HAL_DMA_IRQHandler+0xc94>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d022      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a71      	ldr	r2, [pc, #452]	@ (8005984 <HAL_DMA_IRQHandler+0xc98>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d01d      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a70      	ldr	r2, [pc, #448]	@ (8005988 <HAL_DMA_IRQHandler+0xc9c>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d018      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a6e      	ldr	r2, [pc, #440]	@ (800598c <HAL_DMA_IRQHandler+0xca0>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d013      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a6d      	ldr	r2, [pc, #436]	@ (8005990 <HAL_DMA_IRQHandler+0xca4>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d00e      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a6b      	ldr	r2, [pc, #428]	@ (8005994 <HAL_DMA_IRQHandler+0xca8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d009      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a6a      	ldr	r2, [pc, #424]	@ (8005998 <HAL_DMA_IRQHandler+0xcac>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d004      	beq.n	80057fe <HAL_DMA_IRQHandler+0xb12>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a68      	ldr	r2, [pc, #416]	@ (800599c <HAL_DMA_IRQHandler+0xcb0>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d108      	bne.n	8005810 <HAL_DMA_IRQHandler+0xb24>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f022 0208 	bic.w	r2, r2, #8
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	e007      	b.n	8005820 <HAL_DMA_IRQHandler+0xb34>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0204 	bic.w	r2, r2, #4
 800581e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 8165 	beq.w	8005af4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005832:	e15f      	b.n	8005af4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005838:	f003 031f 	and.w	r3, r3, #31
 800583c:	2202      	movs	r2, #2
 800583e:	409a      	lsls	r2, r3
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 80c5 	beq.w	80059d4 <HAL_DMA_IRQHandler+0xce8>
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 80bf 	beq.w	80059d4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800585a:	f003 031f 	and.w	r3, r3, #31
 800585e:	2202      	movs	r2, #2
 8005860:	409a      	lsls	r2, r3
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d018      	beq.n	80058a2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d109      	bne.n	800588e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587e:	2b00      	cmp	r3, #0
 8005880:	f000 813a 	beq.w	8005af8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800588c:	e134      	b.n	8005af8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 8130 	beq.w	8005af8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058a0:	e12a      	b.n	8005af8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f003 0320 	and.w	r3, r3, #32
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f040 8089 	bne.w	80059c0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005960 <HAL_DMA_IRQHandler+0xc74>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d04a      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a29      	ldr	r2, [pc, #164]	@ (8005964 <HAL_DMA_IRQHandler+0xc78>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d045      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a28      	ldr	r2, [pc, #160]	@ (8005968 <HAL_DMA_IRQHandler+0xc7c>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d040      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a26      	ldr	r2, [pc, #152]	@ (800596c <HAL_DMA_IRQHandler+0xc80>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d03b      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a25      	ldr	r2, [pc, #148]	@ (8005970 <HAL_DMA_IRQHandler+0xc84>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d036      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a23      	ldr	r2, [pc, #140]	@ (8005974 <HAL_DMA_IRQHandler+0xc88>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d031      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a22      	ldr	r2, [pc, #136]	@ (8005978 <HAL_DMA_IRQHandler+0xc8c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d02c      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a20      	ldr	r2, [pc, #128]	@ (800597c <HAL_DMA_IRQHandler+0xc90>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d027      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a1f      	ldr	r2, [pc, #124]	@ (8005980 <HAL_DMA_IRQHandler+0xc94>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d022      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a1d      	ldr	r2, [pc, #116]	@ (8005984 <HAL_DMA_IRQHandler+0xc98>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d01d      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a1c      	ldr	r2, [pc, #112]	@ (8005988 <HAL_DMA_IRQHandler+0xc9c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d018      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a1a      	ldr	r2, [pc, #104]	@ (800598c <HAL_DMA_IRQHandler+0xca0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d013      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a19      	ldr	r2, [pc, #100]	@ (8005990 <HAL_DMA_IRQHandler+0xca4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00e      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a17      	ldr	r2, [pc, #92]	@ (8005994 <HAL_DMA_IRQHandler+0xca8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d009      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a16      	ldr	r2, [pc, #88]	@ (8005998 <HAL_DMA_IRQHandler+0xcac>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d004      	beq.n	800594e <HAL_DMA_IRQHandler+0xc62>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a14      	ldr	r2, [pc, #80]	@ (800599c <HAL_DMA_IRQHandler+0xcb0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d128      	bne.n	80059a0 <HAL_DMA_IRQHandler+0xcb4>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0214 	bic.w	r2, r2, #20
 800595c:	601a      	str	r2, [r3, #0]
 800595e:	e027      	b.n	80059b0 <HAL_DMA_IRQHandler+0xcc4>
 8005960:	40020010 	.word	0x40020010
 8005964:	40020028 	.word	0x40020028
 8005968:	40020040 	.word	0x40020040
 800596c:	40020058 	.word	0x40020058
 8005970:	40020070 	.word	0x40020070
 8005974:	40020088 	.word	0x40020088
 8005978:	400200a0 	.word	0x400200a0
 800597c:	400200b8 	.word	0x400200b8
 8005980:	40020410 	.word	0x40020410
 8005984:	40020428 	.word	0x40020428
 8005988:	40020440 	.word	0x40020440
 800598c:	40020458 	.word	0x40020458
 8005990:	40020470 	.word	0x40020470
 8005994:	40020488 	.word	0x40020488
 8005998:	400204a0 	.word	0x400204a0
 800599c:	400204b8 	.word	0x400204b8
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 020a 	bic.w	r2, r2, #10
 80059ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 8097 	beq.w	8005af8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059d2:	e091      	b.n	8005af8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d8:	f003 031f 	and.w	r3, r3, #31
 80059dc:	2208      	movs	r2, #8
 80059de:	409a      	lsls	r2, r3
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	4013      	ands	r3, r2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 8088 	beq.w	8005afa <HAL_DMA_IRQHandler+0xe0e>
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	f003 0308 	and.w	r3, r3, #8
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 8082 	beq.w	8005afa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a41      	ldr	r2, [pc, #260]	@ (8005b00 <HAL_DMA_IRQHandler+0xe14>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d04a      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a3f      	ldr	r2, [pc, #252]	@ (8005b04 <HAL_DMA_IRQHandler+0xe18>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d045      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8005b08 <HAL_DMA_IRQHandler+0xe1c>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d040      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a3c      	ldr	r2, [pc, #240]	@ (8005b0c <HAL_DMA_IRQHandler+0xe20>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d03b      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a3b      	ldr	r2, [pc, #236]	@ (8005b10 <HAL_DMA_IRQHandler+0xe24>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d036      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a39      	ldr	r2, [pc, #228]	@ (8005b14 <HAL_DMA_IRQHandler+0xe28>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d031      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a38      	ldr	r2, [pc, #224]	@ (8005b18 <HAL_DMA_IRQHandler+0xe2c>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d02c      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a36      	ldr	r2, [pc, #216]	@ (8005b1c <HAL_DMA_IRQHandler+0xe30>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d027      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a35      	ldr	r2, [pc, #212]	@ (8005b20 <HAL_DMA_IRQHandler+0xe34>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d022      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a33      	ldr	r2, [pc, #204]	@ (8005b24 <HAL_DMA_IRQHandler+0xe38>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d01d      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a32      	ldr	r2, [pc, #200]	@ (8005b28 <HAL_DMA_IRQHandler+0xe3c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d018      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a30      	ldr	r2, [pc, #192]	@ (8005b2c <HAL_DMA_IRQHandler+0xe40>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d013      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a2f      	ldr	r2, [pc, #188]	@ (8005b30 <HAL_DMA_IRQHandler+0xe44>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d00e      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b34 <HAL_DMA_IRQHandler+0xe48>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d009      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <HAL_DMA_IRQHandler+0xe4c>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d004      	beq.n	8005a96 <HAL_DMA_IRQHandler+0xdaa>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a2a      	ldr	r2, [pc, #168]	@ (8005b3c <HAL_DMA_IRQHandler+0xe50>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d108      	bne.n	8005aa8 <HAL_DMA_IRQHandler+0xdbc>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 021c 	bic.w	r2, r2, #28
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	e007      	b.n	8005ab8 <HAL_DMA_IRQHandler+0xdcc>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 020e 	bic.w	r2, r2, #14
 8005ab6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005abc:	f003 031f 	and.w	r3, r3, #31
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	409a      	lsls	r2, r3
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d009      	beq.n	8005afa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
 8005aee:	e004      	b.n	8005afa <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005af0:	bf00      	nop
 8005af2:	e002      	b.n	8005afa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005af4:	bf00      	nop
 8005af6:	e000      	b.n	8005afa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005af8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005afa:	3728      	adds	r7, #40	@ 0x28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40020010 	.word	0x40020010
 8005b04:	40020028 	.word	0x40020028
 8005b08:	40020040 	.word	0x40020040
 8005b0c:	40020058 	.word	0x40020058
 8005b10:	40020070 	.word	0x40020070
 8005b14:	40020088 	.word	0x40020088
 8005b18:	400200a0 	.word	0x400200a0
 8005b1c:	400200b8 	.word	0x400200b8
 8005b20:	40020410 	.word	0x40020410
 8005b24:	40020428 	.word	0x40020428
 8005b28:	40020440 	.word	0x40020440
 8005b2c:	40020458 	.word	0x40020458
 8005b30:	40020470 	.word	0x40020470
 8005b34:	40020488 	.word	0x40020488
 8005b38:	400204a0 	.word	0x400204a0
 8005b3c:	400204b8 	.word	0x400204b8

08005b40 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
 8005b4c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b52:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b58:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a7f      	ldr	r2, [pc, #508]	@ (8005d5c <DMA_SetConfig+0x21c>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d072      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a7d      	ldr	r2, [pc, #500]	@ (8005d60 <DMA_SetConfig+0x220>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d06d      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a7c      	ldr	r2, [pc, #496]	@ (8005d64 <DMA_SetConfig+0x224>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d068      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a7a      	ldr	r2, [pc, #488]	@ (8005d68 <DMA_SetConfig+0x228>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d063      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a79      	ldr	r2, [pc, #484]	@ (8005d6c <DMA_SetConfig+0x22c>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d05e      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a77      	ldr	r2, [pc, #476]	@ (8005d70 <DMA_SetConfig+0x230>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d059      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a76      	ldr	r2, [pc, #472]	@ (8005d74 <DMA_SetConfig+0x234>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d054      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a74      	ldr	r2, [pc, #464]	@ (8005d78 <DMA_SetConfig+0x238>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d04f      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a73      	ldr	r2, [pc, #460]	@ (8005d7c <DMA_SetConfig+0x23c>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d04a      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a71      	ldr	r2, [pc, #452]	@ (8005d80 <DMA_SetConfig+0x240>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d045      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a70      	ldr	r2, [pc, #448]	@ (8005d84 <DMA_SetConfig+0x244>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d040      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a6e      	ldr	r2, [pc, #440]	@ (8005d88 <DMA_SetConfig+0x248>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d03b      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a6d      	ldr	r2, [pc, #436]	@ (8005d8c <DMA_SetConfig+0x24c>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d036      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a6b      	ldr	r2, [pc, #428]	@ (8005d90 <DMA_SetConfig+0x250>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d031      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a6a      	ldr	r2, [pc, #424]	@ (8005d94 <DMA_SetConfig+0x254>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d02c      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a68      	ldr	r2, [pc, #416]	@ (8005d98 <DMA_SetConfig+0x258>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d027      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a67      	ldr	r2, [pc, #412]	@ (8005d9c <DMA_SetConfig+0x25c>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d022      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a65      	ldr	r2, [pc, #404]	@ (8005da0 <DMA_SetConfig+0x260>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d01d      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a64      	ldr	r2, [pc, #400]	@ (8005da4 <DMA_SetConfig+0x264>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d018      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a62      	ldr	r2, [pc, #392]	@ (8005da8 <DMA_SetConfig+0x268>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a61      	ldr	r2, [pc, #388]	@ (8005dac <DMA_SetConfig+0x26c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00e      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a5f      	ldr	r2, [pc, #380]	@ (8005db0 <DMA_SetConfig+0x270>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d009      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a5e      	ldr	r2, [pc, #376]	@ (8005db4 <DMA_SetConfig+0x274>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d004      	beq.n	8005c4a <DMA_SetConfig+0x10a>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a5c      	ldr	r2, [pc, #368]	@ (8005db8 <DMA_SetConfig+0x278>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d101      	bne.n	8005c4e <DMA_SetConfig+0x10e>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e000      	b.n	8005c50 <DMA_SetConfig+0x110>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00d      	beq.n	8005c70 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005c5c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d004      	beq.n	8005c70 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005c6e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a39      	ldr	r2, [pc, #228]	@ (8005d5c <DMA_SetConfig+0x21c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d04a      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a38      	ldr	r2, [pc, #224]	@ (8005d60 <DMA_SetConfig+0x220>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d045      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a36      	ldr	r2, [pc, #216]	@ (8005d64 <DMA_SetConfig+0x224>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d040      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a35      	ldr	r2, [pc, #212]	@ (8005d68 <DMA_SetConfig+0x228>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d03b      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a33      	ldr	r2, [pc, #204]	@ (8005d6c <DMA_SetConfig+0x22c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d036      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a32      	ldr	r2, [pc, #200]	@ (8005d70 <DMA_SetConfig+0x230>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d031      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a30      	ldr	r2, [pc, #192]	@ (8005d74 <DMA_SetConfig+0x234>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d02c      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a2f      	ldr	r2, [pc, #188]	@ (8005d78 <DMA_SetConfig+0x238>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d027      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8005d7c <DMA_SetConfig+0x23c>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d022      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a2c      	ldr	r2, [pc, #176]	@ (8005d80 <DMA_SetConfig+0x240>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d01d      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005d84 <DMA_SetConfig+0x244>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d018      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a29      	ldr	r2, [pc, #164]	@ (8005d88 <DMA_SetConfig+0x248>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d013      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a27      	ldr	r2, [pc, #156]	@ (8005d8c <DMA_SetConfig+0x24c>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d00e      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a26      	ldr	r2, [pc, #152]	@ (8005d90 <DMA_SetConfig+0x250>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d009      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a24      	ldr	r2, [pc, #144]	@ (8005d94 <DMA_SetConfig+0x254>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d004      	beq.n	8005d10 <DMA_SetConfig+0x1d0>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a23      	ldr	r2, [pc, #140]	@ (8005d98 <DMA_SetConfig+0x258>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d101      	bne.n	8005d14 <DMA_SetConfig+0x1d4>
 8005d10:	2301      	movs	r3, #1
 8005d12:	e000      	b.n	8005d16 <DMA_SetConfig+0x1d6>
 8005d14:	2300      	movs	r3, #0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d059      	beq.n	8005dce <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d1e:	f003 031f 	and.w	r3, r3, #31
 8005d22:	223f      	movs	r2, #63	@ 0x3f
 8005d24:	409a      	lsls	r2, r3
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005d38:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	2b40      	cmp	r3, #64	@ 0x40
 8005d48:	d138      	bne.n	8005dbc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005d5a:	e086      	b.n	8005e6a <DMA_SetConfig+0x32a>
 8005d5c:	40020010 	.word	0x40020010
 8005d60:	40020028 	.word	0x40020028
 8005d64:	40020040 	.word	0x40020040
 8005d68:	40020058 	.word	0x40020058
 8005d6c:	40020070 	.word	0x40020070
 8005d70:	40020088 	.word	0x40020088
 8005d74:	400200a0 	.word	0x400200a0
 8005d78:	400200b8 	.word	0x400200b8
 8005d7c:	40020410 	.word	0x40020410
 8005d80:	40020428 	.word	0x40020428
 8005d84:	40020440 	.word	0x40020440
 8005d88:	40020458 	.word	0x40020458
 8005d8c:	40020470 	.word	0x40020470
 8005d90:	40020488 	.word	0x40020488
 8005d94:	400204a0 	.word	0x400204a0
 8005d98:	400204b8 	.word	0x400204b8
 8005d9c:	58025408 	.word	0x58025408
 8005da0:	5802541c 	.word	0x5802541c
 8005da4:	58025430 	.word	0x58025430
 8005da8:	58025444 	.word	0x58025444
 8005dac:	58025458 	.word	0x58025458
 8005db0:	5802546c 	.word	0x5802546c
 8005db4:	58025480 	.word	0x58025480
 8005db8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	60da      	str	r2, [r3, #12]
}
 8005dcc:	e04d      	b.n	8005e6a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a29      	ldr	r2, [pc, #164]	@ (8005e78 <DMA_SetConfig+0x338>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d022      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a27      	ldr	r2, [pc, #156]	@ (8005e7c <DMA_SetConfig+0x33c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d01d      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a26      	ldr	r2, [pc, #152]	@ (8005e80 <DMA_SetConfig+0x340>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d018      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a24      	ldr	r2, [pc, #144]	@ (8005e84 <DMA_SetConfig+0x344>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d013      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a23      	ldr	r2, [pc, #140]	@ (8005e88 <DMA_SetConfig+0x348>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d00e      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a21      	ldr	r2, [pc, #132]	@ (8005e8c <DMA_SetConfig+0x34c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d009      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a20      	ldr	r2, [pc, #128]	@ (8005e90 <DMA_SetConfig+0x350>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d004      	beq.n	8005e1e <DMA_SetConfig+0x2de>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a1e      	ldr	r2, [pc, #120]	@ (8005e94 <DMA_SetConfig+0x354>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d101      	bne.n	8005e22 <DMA_SetConfig+0x2e2>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e000      	b.n	8005e24 <DMA_SetConfig+0x2e4>
 8005e22:	2300      	movs	r3, #0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d020      	beq.n	8005e6a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e2c:	f003 031f 	and.w	r3, r3, #31
 8005e30:	2201      	movs	r2, #1
 8005e32:	409a      	lsls	r2, r3
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2b40      	cmp	r3, #64	@ 0x40
 8005e46:	d108      	bne.n	8005e5a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	60da      	str	r2, [r3, #12]
}
 8005e58:	e007      	b.n	8005e6a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68ba      	ldr	r2, [r7, #8]
 8005e60:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	60da      	str	r2, [r3, #12]
}
 8005e6a:	bf00      	nop
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	58025408 	.word	0x58025408
 8005e7c:	5802541c 	.word	0x5802541c
 8005e80:	58025430 	.word	0x58025430
 8005e84:	58025444 	.word	0x58025444
 8005e88:	58025458 	.word	0x58025458
 8005e8c:	5802546c 	.word	0x5802546c
 8005e90:	58025480 	.word	0x58025480
 8005e94:	58025494 	.word	0x58025494

08005e98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a42      	ldr	r2, [pc, #264]	@ (8005fb0 <DMA_CalcBaseAndBitshift+0x118>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d04a      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a41      	ldr	r2, [pc, #260]	@ (8005fb4 <DMA_CalcBaseAndBitshift+0x11c>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d045      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a3f      	ldr	r2, [pc, #252]	@ (8005fb8 <DMA_CalcBaseAndBitshift+0x120>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d040      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a3e      	ldr	r2, [pc, #248]	@ (8005fbc <DMA_CalcBaseAndBitshift+0x124>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d03b      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a3c      	ldr	r2, [pc, #240]	@ (8005fc0 <DMA_CalcBaseAndBitshift+0x128>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d036      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a3b      	ldr	r2, [pc, #236]	@ (8005fc4 <DMA_CalcBaseAndBitshift+0x12c>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d031      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a39      	ldr	r2, [pc, #228]	@ (8005fc8 <DMA_CalcBaseAndBitshift+0x130>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d02c      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a38      	ldr	r2, [pc, #224]	@ (8005fcc <DMA_CalcBaseAndBitshift+0x134>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d027      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a36      	ldr	r2, [pc, #216]	@ (8005fd0 <DMA_CalcBaseAndBitshift+0x138>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d022      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a35      	ldr	r2, [pc, #212]	@ (8005fd4 <DMA_CalcBaseAndBitshift+0x13c>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d01d      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a33      	ldr	r2, [pc, #204]	@ (8005fd8 <DMA_CalcBaseAndBitshift+0x140>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d018      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a32      	ldr	r2, [pc, #200]	@ (8005fdc <DMA_CalcBaseAndBitshift+0x144>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d013      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a30      	ldr	r2, [pc, #192]	@ (8005fe0 <DMA_CalcBaseAndBitshift+0x148>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00e      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2f      	ldr	r2, [pc, #188]	@ (8005fe4 <DMA_CalcBaseAndBitshift+0x14c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d009      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a2d      	ldr	r2, [pc, #180]	@ (8005fe8 <DMA_CalcBaseAndBitshift+0x150>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d004      	beq.n	8005f40 <DMA_CalcBaseAndBitshift+0xa8>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8005fec <DMA_CalcBaseAndBitshift+0x154>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d101      	bne.n	8005f44 <DMA_CalcBaseAndBitshift+0xac>
 8005f40:	2301      	movs	r3, #1
 8005f42:	e000      	b.n	8005f46 <DMA_CalcBaseAndBitshift+0xae>
 8005f44:	2300      	movs	r3, #0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d024      	beq.n	8005f94 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	3b10      	subs	r3, #16
 8005f52:	4a27      	ldr	r2, [pc, #156]	@ (8005ff0 <DMA_CalcBaseAndBitshift+0x158>)
 8005f54:	fba2 2303 	umull	r2, r3, r2, r3
 8005f58:	091b      	lsrs	r3, r3, #4
 8005f5a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f003 0307 	and.w	r3, r3, #7
 8005f62:	4a24      	ldr	r2, [pc, #144]	@ (8005ff4 <DMA_CalcBaseAndBitshift+0x15c>)
 8005f64:	5cd3      	ldrb	r3, [r2, r3]
 8005f66:	461a      	mov	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d908      	bls.n	8005f84 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	4b1f      	ldr	r3, [pc, #124]	@ (8005ff8 <DMA_CalcBaseAndBitshift+0x160>)
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	1d1a      	adds	r2, r3, #4
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	659a      	str	r2, [r3, #88]	@ 0x58
 8005f82:	e00d      	b.n	8005fa0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	461a      	mov	r2, r3
 8005f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff8 <DMA_CalcBaseAndBitshift+0x160>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f92:	e005      	b.n	8005fa0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	40020010 	.word	0x40020010
 8005fb4:	40020028 	.word	0x40020028
 8005fb8:	40020040 	.word	0x40020040
 8005fbc:	40020058 	.word	0x40020058
 8005fc0:	40020070 	.word	0x40020070
 8005fc4:	40020088 	.word	0x40020088
 8005fc8:	400200a0 	.word	0x400200a0
 8005fcc:	400200b8 	.word	0x400200b8
 8005fd0:	40020410 	.word	0x40020410
 8005fd4:	40020428 	.word	0x40020428
 8005fd8:	40020440 	.word	0x40020440
 8005fdc:	40020458 	.word	0x40020458
 8005fe0:	40020470 	.word	0x40020470
 8005fe4:	40020488 	.word	0x40020488
 8005fe8:	400204a0 	.word	0x400204a0
 8005fec:	400204b8 	.word	0x400204b8
 8005ff0:	aaaaaaab 	.word	0xaaaaaaab
 8005ff4:	08024178 	.word	0x08024178
 8005ff8:	fffffc00 	.word	0xfffffc00

08005ffc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d120      	bne.n	8006052 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006014:	2b03      	cmp	r3, #3
 8006016:	d858      	bhi.n	80060ca <DMA_CheckFifoParam+0xce>
 8006018:	a201      	add	r2, pc, #4	@ (adr r2, 8006020 <DMA_CheckFifoParam+0x24>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006031 	.word	0x08006031
 8006024:	08006043 	.word	0x08006043
 8006028:	08006031 	.word	0x08006031
 800602c:	080060cb 	.word	0x080060cb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006034:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d048      	beq.n	80060ce <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006040:	e045      	b.n	80060ce <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006046:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800604a:	d142      	bne.n	80060d2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006050:	e03f      	b.n	80060d2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605a:	d123      	bne.n	80060a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006060:	2b03      	cmp	r3, #3
 8006062:	d838      	bhi.n	80060d6 <DMA_CheckFifoParam+0xda>
 8006064:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <DMA_CheckFifoParam+0x70>)
 8006066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606a:	bf00      	nop
 800606c:	0800607d 	.word	0x0800607d
 8006070:	08006083 	.word	0x08006083
 8006074:	0800607d 	.word	0x0800607d
 8006078:	08006095 	.word	0x08006095
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	73fb      	strb	r3, [r7, #15]
        break;
 8006080:	e030      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006086:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d025      	beq.n	80060da <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006092:	e022      	b.n	80060da <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800609c:	d11f      	bne.n	80060de <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80060a2:	e01c      	b.n	80060de <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d902      	bls.n	80060b2 <DMA_CheckFifoParam+0xb6>
 80060ac:	2b03      	cmp	r3, #3
 80060ae:	d003      	beq.n	80060b8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80060b0:	e018      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	73fb      	strb	r3, [r7, #15]
        break;
 80060b6:	e015      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00e      	beq.n	80060e2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
    break;
 80060c8:	e00b      	b.n	80060e2 <DMA_CheckFifoParam+0xe6>
        break;
 80060ca:	bf00      	nop
 80060cc:	e00a      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        break;
 80060ce:	bf00      	nop
 80060d0:	e008      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        break;
 80060d2:	bf00      	nop
 80060d4:	e006      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        break;
 80060d6:	bf00      	nop
 80060d8:	e004      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        break;
 80060da:	bf00      	nop
 80060dc:	e002      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
        break;
 80060de:	bf00      	nop
 80060e0:	e000      	b.n	80060e4 <DMA_CheckFifoParam+0xe8>
    break;
 80060e2:	bf00      	nop
    }
  }

  return status;
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop

080060f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a38      	ldr	r2, [pc, #224]	@ (80061e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d022      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a36      	ldr	r2, [pc, #216]	@ (80061ec <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d01d      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a35      	ldr	r2, [pc, #212]	@ (80061f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d018      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a33      	ldr	r2, [pc, #204]	@ (80061f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d013      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a32      	ldr	r2, [pc, #200]	@ (80061f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d00e      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a30      	ldr	r2, [pc, #192]	@ (80061fc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d009      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a2f      	ldr	r2, [pc, #188]	@ (8006200 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d004      	beq.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a2d      	ldr	r2, [pc, #180]	@ (8006204 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d101      	bne.n	8006156 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006152:	2301      	movs	r3, #1
 8006154:	e000      	b.n	8006158 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006156:	2300      	movs	r3, #0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d01a      	beq.n	8006192 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	b2db      	uxtb	r3, r3
 8006162:	3b08      	subs	r3, #8
 8006164:	4a28      	ldr	r2, [pc, #160]	@ (8006208 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	091b      	lsrs	r3, r3, #4
 800616c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	4b26      	ldr	r3, [pc, #152]	@ (800620c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	461a      	mov	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a24      	ldr	r2, [pc, #144]	@ (8006210 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006180:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	2201      	movs	r2, #1
 800618a:	409a      	lsls	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006190:	e024      	b.n	80061dc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	b2db      	uxtb	r3, r3
 8006198:	3b10      	subs	r3, #16
 800619a:	4a1e      	ldr	r2, [pc, #120]	@ (8006214 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800619c:	fba2 2303 	umull	r2, r3, r2, r3
 80061a0:	091b      	lsrs	r3, r3, #4
 80061a2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4a1c      	ldr	r2, [pc, #112]	@ (8006218 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d806      	bhi.n	80061ba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4a1b      	ldr	r2, [pc, #108]	@ (800621c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d902      	bls.n	80061ba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	3308      	adds	r3, #8
 80061b8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	4b18      	ldr	r3, [pc, #96]	@ (8006220 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80061be:	4413      	add	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	461a      	mov	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a16      	ldr	r2, [pc, #88]	@ (8006224 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80061cc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f003 031f 	and.w	r3, r3, #31
 80061d4:	2201      	movs	r2, #1
 80061d6:	409a      	lsls	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80061dc:	bf00      	nop
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	58025408 	.word	0x58025408
 80061ec:	5802541c 	.word	0x5802541c
 80061f0:	58025430 	.word	0x58025430
 80061f4:	58025444 	.word	0x58025444
 80061f8:	58025458 	.word	0x58025458
 80061fc:	5802546c 	.word	0x5802546c
 8006200:	58025480 	.word	0x58025480
 8006204:	58025494 	.word	0x58025494
 8006208:	cccccccd 	.word	0xcccccccd
 800620c:	16009600 	.word	0x16009600
 8006210:	58025880 	.word	0x58025880
 8006214:	aaaaaaab 	.word	0xaaaaaaab
 8006218:	400204b8 	.word	0x400204b8
 800621c:	4002040f 	.word	0x4002040f
 8006220:	10008200 	.word	0x10008200
 8006224:	40020880 	.word	0x40020880

08006228 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	b2db      	uxtb	r3, r3
 8006236:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d04a      	beq.n	80062d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b08      	cmp	r3, #8
 8006242:	d847      	bhi.n	80062d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a25      	ldr	r2, [pc, #148]	@ (80062e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d022      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a24      	ldr	r2, [pc, #144]	@ (80062e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d01d      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a22      	ldr	r2, [pc, #136]	@ (80062e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d018      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a21      	ldr	r2, [pc, #132]	@ (80062ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d013      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a1f      	ldr	r2, [pc, #124]	@ (80062f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d00e      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a1e      	ldr	r2, [pc, #120]	@ (80062f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d009      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a1c      	ldr	r2, [pc, #112]	@ (80062f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d004      	beq.n	8006294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a1b      	ldr	r2, [pc, #108]	@ (80062fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d101      	bne.n	8006298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006298:	2300      	movs	r3, #0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00a      	beq.n	80062b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4b17      	ldr	r3, [pc, #92]	@ (8006300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80062a2:	4413      	add	r3, r2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	461a      	mov	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a15      	ldr	r2, [pc, #84]	@ (8006304 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80062b0:	671a      	str	r2, [r3, #112]	@ 0x70
 80062b2:	e009      	b.n	80062c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4b14      	ldr	r3, [pc, #80]	@ (8006308 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80062b8:	4413      	add	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	461a      	mov	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a11      	ldr	r2, [pc, #68]	@ (800630c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80062c6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	3b01      	subs	r3, #1
 80062cc:	2201      	movs	r2, #1
 80062ce:	409a      	lsls	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80062d4:	bf00      	nop
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr
 80062e0:	58025408 	.word	0x58025408
 80062e4:	5802541c 	.word	0x5802541c
 80062e8:	58025430 	.word	0x58025430
 80062ec:	58025444 	.word	0x58025444
 80062f0:	58025458 	.word	0x58025458
 80062f4:	5802546c 	.word	0x5802546c
 80062f8:	58025480 	.word	0x58025480
 80062fc:	58025494 	.word	0x58025494
 8006300:	1600963f 	.word	0x1600963f
 8006304:	58025940 	.word	0x58025940
 8006308:	1000823f 	.word	0x1000823f
 800630c:	40020940 	.word	0x40020940

08006310 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e04f      	b.n	80063c2 <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d106      	bne.n	800633c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7fa ff2e 	bl	8001198 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2202      	movs	r2, #2
 8006340:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	4b20      	ldr	r3, [pc, #128]	@ (80063cc <HAL_DMA2D_Init+0xbc>)
 800634c:	4013      	ands	r3, r2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6851      	ldr	r1, [r2, #4]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	69d2      	ldr	r2, [r2, #28]
 8006356:	4311      	orrs	r1, r2
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	430b      	orrs	r3, r1
 800635e:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006366:	4b1a      	ldr	r3, [pc, #104]	@ (80063d0 <HAL_DMA2D_Init+0xc0>)
 8006368:	4013      	ands	r3, r2
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	6891      	ldr	r1, [r2, #8]
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	6992      	ldr	r2, [r2, #24]
 8006372:	4311      	orrs	r1, r2
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	6812      	ldr	r2, [r2, #0]
 8006378:	430b      	orrs	r3, r1
 800637a:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006382:	4b14      	ldr	r3, [pc, #80]	@ (80063d4 <HAL_DMA2D_Init+0xc4>)
 8006384:	4013      	ands	r3, r2
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	68d1      	ldr	r1, [r2, #12]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6812      	ldr	r2, [r2, #0]
 800638e:	430b      	orrs	r3, r1
 8006390:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006398:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	051a      	lsls	r2, r3, #20
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	055b      	lsls	r3, r3, #21
 80063a8:	431a      	orrs	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	fff8ffbf 	.word	0xfff8ffbf
 80063d0:	fffffef8 	.word	0xfffffef8
 80063d4:	ffff0000 	.word	0xffff0000

080063d8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d026      	beq.n	8006448 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006400:	2b00      	cmp	r3, #0
 8006402:	d021      	beq.n	8006448 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006412:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006418:	f043 0201 	orr.w	r2, r3, #1
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2201      	movs	r2, #1
 8006426:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2204      	movs	r2, #4
 800642c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f003 0320 	and.w	r3, r3, #32
 800644e:	2b00      	cmp	r3, #0
 8006450:	d026      	beq.n	80064a0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006458:	2b00      	cmp	r3, #0
 800645a:	d021      	beq.n	80064a0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800646a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2220      	movs	r2, #32
 8006472:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006478:	f043 0202 	orr.w	r2, r3, #2
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2204      	movs	r2, #4
 8006484:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f003 0308 	and.w	r3, r3, #8
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d026      	beq.n	80064f8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d021      	beq.n	80064f8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064c2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2208      	movs	r2, #8
 80064ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064d0:	f043 0204 	orr.w	r2, r3, #4
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2204      	movs	r2, #4
 80064dc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d003      	beq.n	80064f8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f003 0304 	and.w	r3, r3, #4
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d013      	beq.n	800652a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00e      	beq.n	800652a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800651a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2204      	movs	r2, #4
 8006522:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f853 	bl	80065d0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f003 0302 	and.w	r3, r3, #2
 8006530:	2b00      	cmp	r3, #0
 8006532:	d024      	beq.n	800657e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800653a:	2b00      	cmp	r3, #0
 800653c:	d01f      	beq.n	800657e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800654c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2202      	movs	r2, #2
 8006554:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferCpltCallback != NULL)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d003      	beq.n	800657e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f003 0310 	and.w	r3, r3, #16
 8006584:	2b00      	cmp	r3, #0
 8006586:	d01f      	beq.n	80065c8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d01a      	beq.n	80065c8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80065a0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2210      	movs	r2, #16
 80065a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f80e 	bl	80065e4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80065c8:	bf00      	nop
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_DMA2D_ConfigLayer+0x24>
 8006618:	2302      	movs	r3, #2
 800661a:	e092      	b.n	8006742 <HAL_DMA2D_ConfigLayer+0x14a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	4613      	mov	r3, r2
 8006630:	00db      	lsls	r3, r3, #3
 8006632:	1a9b      	subs	r3, r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	3328      	adds	r3, #40	@ 0x28
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	4413      	add	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	685a      	ldr	r2, [r3, #4]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	041b      	lsls	r3, r3, #16
 8006648:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006650:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006658:	4313      	orrs	r3, r2
 800665a:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 800665c:	4b3c      	ldr	r3, [pc, #240]	@ (8006750 <HAL_DMA2D_ConfigLayer+0x158>)
 800665e:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b0a      	cmp	r3, #10
 8006666:	d003      	beq.n	8006670 <HAL_DMA2D_ConfigLayer+0x78>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	2b09      	cmp	r3, #9
 800666e:	d107      	bne.n	8006680 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	4313      	orrs	r3, r2
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	e005      	b.n	800668c <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	061b      	lsls	r3, r3, #24
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	4313      	orrs	r3, r2
 800668a:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d120      	bne.n	80066d4 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	43db      	mvns	r3, r3
 800669c:	ea02 0103 	and.w	r1, r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	2b0a      	cmp	r3, #10
 80066ba:	d003      	beq.n	80066c4 <HAL_DMA2D_ConfigLayer+0xcc>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	2b09      	cmp	r3, #9
 80066c2:	d135      	bne.n	8006730 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80066d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80066d2:	e02d      	b.n	8006730 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b0b      	cmp	r3, #11
 80066da:	d109      	bne.n	80066f0 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	049b      	lsls	r3, r3, #18
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 80066ee:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	69da      	ldr	r2, [r3, #28]
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	43db      	mvns	r3, r3
 80066fa:	ea02 0103 	and.w	r1, r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	430a      	orrs	r2, r1
 8006706:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	2b0a      	cmp	r3, #10
 8006718:	d003      	beq.n	8006722 <HAL_DMA2D_ConfigLayer+0x12a>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b09      	cmp	r3, #9
 8006720:	d106      	bne.n	8006730 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800672e:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	ff33000f 	.word	0xff33000f

08006754 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
 8006760:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006762:	2300      	movs	r3, #0
 8006764:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	2b80      	cmp	r3, #128	@ 0x80
 800676c:	d105      	bne.n	800677a <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006774:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e315      	b.n	8006da6 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 8006784:	2302      	movs	r3, #2
 8006786:	e30e      	b.n	8006da6 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	f040 82fd 	bne.w	8006d98 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2202      	movs	r2, #2
 80067a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	655a      	str	r2, [r3, #84]	@ 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a82      	ldr	r2, [pc, #520]	@ (80069bc <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d04a      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a81      	ldr	r2, [pc, #516]	@ (80069c0 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d045      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a7f      	ldr	r2, [pc, #508]	@ (80069c4 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d040      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a7e      	ldr	r2, [pc, #504]	@ (80069c8 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d03b      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a7c      	ldr	r2, [pc, #496]	@ (80069cc <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d036      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a7b      	ldr	r2, [pc, #492]	@ (80069d0 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d031      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a79      	ldr	r2, [pc, #484]	@ (80069d4 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d02c      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a78      	ldr	r2, [pc, #480]	@ (80069d8 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d027      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a76      	ldr	r2, [pc, #472]	@ (80069dc <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d022      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a75      	ldr	r2, [pc, #468]	@ (80069e0 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d01d      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a73      	ldr	r2, [pc, #460]	@ (80069e4 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d018      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a72      	ldr	r2, [pc, #456]	@ (80069e8 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d013      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a70      	ldr	r2, [pc, #448]	@ (80069ec <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d00e      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a6f      	ldr	r2, [pc, #444]	@ (80069f0 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d009      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a6d      	ldr	r2, [pc, #436]	@ (80069f4 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d004      	beq.n	800684c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a6c      	ldr	r2, [pc, #432]	@ (80069f8 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d101      	bne.n	8006850 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 800684c:	2301      	movs	r3, #1
 800684e:	e000      	b.n	8006852 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8006850:	2300      	movs	r3, #0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d018      	beq.n	8006888 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006864:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	683a      	ldr	r2, [r7, #0]
 800686c:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006872:	3308      	adds	r3, #8
 8006874:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800687a:	f003 031f 	and.w	r3, r3, #31
 800687e:	223f      	movs	r2, #63	@ 0x3f
 8006880:	409a      	lsls	r2, r3
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	e018      	b.n	80068ba <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6819      	ldr	r1, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	f248 0320 	movw	r3, #32800	@ 0x8020
 8006896:	430b      	orrs	r3, r1
 8006898:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a6:	3304      	adds	r3, #4
 80068a8:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ae:	f003 031f 	and.w	r3, r3, #31
 80068b2:	2201      	movs	r2, #1
 80068b4:	409a      	lsls	r2, r3
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	68b9      	ldr	r1, [r7, #8]
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 fb41 	bl	8006f48 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a3c      	ldr	r2, [pc, #240]	@ (80069bc <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d072      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a3a      	ldr	r2, [pc, #232]	@ (80069c0 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d06d      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a39      	ldr	r2, [pc, #228]	@ (80069c4 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d068      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a37      	ldr	r2, [pc, #220]	@ (80069c8 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d063      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a36      	ldr	r2, [pc, #216]	@ (80069cc <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d05e      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a34      	ldr	r2, [pc, #208]	@ (80069d0 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d059      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a33      	ldr	r2, [pc, #204]	@ (80069d4 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d054      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a31      	ldr	r2, [pc, #196]	@ (80069d8 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d04f      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a30      	ldr	r2, [pc, #192]	@ (80069dc <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d04a      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a2e      	ldr	r2, [pc, #184]	@ (80069e0 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d045      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a2d      	ldr	r2, [pc, #180]	@ (80069e4 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d040      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a2b      	ldr	r2, [pc, #172]	@ (80069e8 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d03b      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a2a      	ldr	r2, [pc, #168]	@ (80069ec <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d036      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a28      	ldr	r2, [pc, #160]	@ (80069f0 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d031      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a27      	ldr	r2, [pc, #156]	@ (80069f4 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d02c      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a25      	ldr	r2, [pc, #148]	@ (80069f8 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d027      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a24      	ldr	r2, [pc, #144]	@ (80069fc <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d022      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a22      	ldr	r2, [pc, #136]	@ (8006a00 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d01d      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a21      	ldr	r2, [pc, #132]	@ (8006a04 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d018      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a1f      	ldr	r2, [pc, #124]	@ (8006a08 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d013      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a1e      	ldr	r2, [pc, #120]	@ (8006a0c <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d00e      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a1c      	ldr	r2, [pc, #112]	@ (8006a10 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d009      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a1b      	ldr	r2, [pc, #108]	@ (8006a14 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d004      	beq.n	80069b6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a19      	ldr	r2, [pc, #100]	@ (8006a18 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d132      	bne.n	8006a1c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 80069b6:	2301      	movs	r3, #1
 80069b8:	e031      	b.n	8006a1e <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 80069ba:	bf00      	nop
 80069bc:	40020010 	.word	0x40020010
 80069c0:	40020028 	.word	0x40020028
 80069c4:	40020040 	.word	0x40020040
 80069c8:	40020058 	.word	0x40020058
 80069cc:	40020070 	.word	0x40020070
 80069d0:	40020088 	.word	0x40020088
 80069d4:	400200a0 	.word	0x400200a0
 80069d8:	400200b8 	.word	0x400200b8
 80069dc:	40020410 	.word	0x40020410
 80069e0:	40020428 	.word	0x40020428
 80069e4:	40020440 	.word	0x40020440
 80069e8:	40020458 	.word	0x40020458
 80069ec:	40020470 	.word	0x40020470
 80069f0:	40020488 	.word	0x40020488
 80069f4:	400204a0 	.word	0x400204a0
 80069f8:	400204b8 	.word	0x400204b8
 80069fc:	58025408 	.word	0x58025408
 8006a00:	5802541c 	.word	0x5802541c
 8006a04:	58025430 	.word	0x58025430
 8006a08:	58025444 	.word	0x58025444
 8006a0c:	58025458 	.word	0x58025458
 8006a10:	5802546c 	.word	0x5802546c
 8006a14:	58025480 	.word	0x58025480
 8006a18:	58025494 	.word	0x58025494
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00d      	beq.n	8006a3e <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006a2a:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d004      	beq.n	8006a3e <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a3c:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a3b      	ldr	r2, [pc, #236]	@ (8006b30 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d04a      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a39      	ldr	r2, [pc, #228]	@ (8006b34 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d045      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a38      	ldr	r2, [pc, #224]	@ (8006b38 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d040      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a36      	ldr	r2, [pc, #216]	@ (8006b3c <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d03b      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a35      	ldr	r2, [pc, #212]	@ (8006b40 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d036      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a33      	ldr	r2, [pc, #204]	@ (8006b44 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d031      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a32      	ldr	r2, [pc, #200]	@ (8006b48 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d02c      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a30      	ldr	r2, [pc, #192]	@ (8006b4c <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d027      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a2f      	ldr	r2, [pc, #188]	@ (8006b50 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d022      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8006b54 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d01d      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a2c      	ldr	r2, [pc, #176]	@ (8006b58 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d018      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2a      	ldr	r2, [pc, #168]	@ (8006b5c <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d013      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a29      	ldr	r2, [pc, #164]	@ (8006b60 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00e      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a27      	ldr	r2, [pc, #156]	@ (8006b64 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d009      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a26      	ldr	r2, [pc, #152]	@ (8006b68 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d004      	beq.n	8006ade <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a24      	ldr	r2, [pc, #144]	@ (8006b6c <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d101      	bne.n	8006ae2 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e000      	b.n	8006ae4 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d043      	beq.n	8006b70 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f023 021e 	bic.w	r2, r3, #30
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f042 0216 	orr.w	r2, r2, #22
 8006afa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	695a      	ldr	r2, [r3, #20]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006b0a:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d103      	bne.n	8006b1c <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d043      	beq.n	8006ba4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0208 	orr.w	r2, r2, #8
 8006b2a:	601a      	str	r2, [r3, #0]
 8006b2c:	e03a      	b.n	8006ba4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 8006b2e:	bf00      	nop
 8006b30:	40020010 	.word	0x40020010
 8006b34:	40020028 	.word	0x40020028
 8006b38:	40020040 	.word	0x40020040
 8006b3c:	40020058 	.word	0x40020058
 8006b40:	40020070 	.word	0x40020070
 8006b44:	40020088 	.word	0x40020088
 8006b48:	400200a0 	.word	0x400200a0
 8006b4c:	400200b8 	.word	0x400200b8
 8006b50:	40020410 	.word	0x40020410
 8006b54:	40020428 	.word	0x40020428
 8006b58:	40020440 	.word	0x40020440
 8006b5c:	40020458 	.word	0x40020458
 8006b60:	40020470 	.word	0x40020470
 8006b64:	40020488 	.word	0x40020488
 8006b68:	400204a0 	.word	0x400204a0
 8006b6c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f023 020e 	bic.w	r2, r3, #14
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 020a 	orr.w	r2, r2, #10
 8006b82:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d103      	bne.n	8006b94 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d007      	beq.n	8006ba4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f042 0204 	orr.w	r2, r2, #4
 8006ba2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a81      	ldr	r2, [pc, #516]	@ (8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d072      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a80      	ldr	r2, [pc, #512]	@ (8006db4 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d06d      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a7e      	ldr	r2, [pc, #504]	@ (8006db8 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d068      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a7d      	ldr	r2, [pc, #500]	@ (8006dbc <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d063      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a7b      	ldr	r2, [pc, #492]	@ (8006dc0 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d05e      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a7a      	ldr	r2, [pc, #488]	@ (8006dc4 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d059      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a78      	ldr	r2, [pc, #480]	@ (8006dc8 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d054      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a77      	ldr	r2, [pc, #476]	@ (8006dcc <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d04f      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a75      	ldr	r2, [pc, #468]	@ (8006dd0 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d04a      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a74      	ldr	r2, [pc, #464]	@ (8006dd4 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d045      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a72      	ldr	r2, [pc, #456]	@ (8006dd8 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d040      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a71      	ldr	r2, [pc, #452]	@ (8006ddc <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d03b      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a6f      	ldr	r2, [pc, #444]	@ (8006de0 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d036      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a6e      	ldr	r2, [pc, #440]	@ (8006de4 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d031      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a6c      	ldr	r2, [pc, #432]	@ (8006de8 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d02c      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a6b      	ldr	r2, [pc, #428]	@ (8006dec <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d027      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a69      	ldr	r2, [pc, #420]	@ (8006df0 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d022      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a68      	ldr	r2, [pc, #416]	@ (8006df4 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d01d      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a66      	ldr	r2, [pc, #408]	@ (8006df8 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d018      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a65      	ldr	r2, [pc, #404]	@ (8006dfc <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d013      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a63      	ldr	r2, [pc, #396]	@ (8006e00 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00e      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a62      	ldr	r2, [pc, #392]	@ (8006e04 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d009      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a60      	ldr	r2, [pc, #384]	@ (8006e08 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d004      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a5f      	ldr	r2, [pc, #380]	@ (8006e0c <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d101      	bne.n	8006c98 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8006c94:	2301      	movs	r3, #1
 8006c96:	e000      	b.n	8006c9a <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d01a      	beq.n	8006cd4 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d007      	beq.n	8006cbc <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cba:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d007      	beq.n	8006cd4 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a35      	ldr	r2, [pc, #212]	@ (8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d04a      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a34      	ldr	r2, [pc, #208]	@ (8006db4 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d045      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a32      	ldr	r2, [pc, #200]	@ (8006db8 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d040      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a31      	ldr	r2, [pc, #196]	@ (8006dbc <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d03b      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a2f      	ldr	r2, [pc, #188]	@ (8006dc0 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d036      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a2e      	ldr	r2, [pc, #184]	@ (8006dc4 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d031      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a2c      	ldr	r2, [pc, #176]	@ (8006dc8 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d02c      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8006dcc <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d027      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a29      	ldr	r2, [pc, #164]	@ (8006dd0 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d022      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a28      	ldr	r2, [pc, #160]	@ (8006dd4 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d01d      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a26      	ldr	r2, [pc, #152]	@ (8006dd8 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d018      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a25      	ldr	r2, [pc, #148]	@ (8006ddc <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d013      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a23      	ldr	r2, [pc, #140]	@ (8006de0 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00e      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a22      	ldr	r2, [pc, #136]	@ (8006de4 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d009      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a20      	ldr	r2, [pc, #128]	@ (8006de8 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d004      	beq.n	8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006dec <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d108      	bne.n	8006d86 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f042 0201 	orr.w	r2, r2, #1
 8006d82:	601a      	str	r2, [r3, #0]
 8006d84:	e00e      	b.n	8006da4 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f042 0201 	orr.w	r2, r2, #1
 8006d94:	601a      	str	r2, [r3, #0]
 8006d96:	e005      	b.n	8006da4 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    status = HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	40020010 	.word	0x40020010
 8006db4:	40020028 	.word	0x40020028
 8006db8:	40020040 	.word	0x40020040
 8006dbc:	40020058 	.word	0x40020058
 8006dc0:	40020070 	.word	0x40020070
 8006dc4:	40020088 	.word	0x40020088
 8006dc8:	400200a0 	.word	0x400200a0
 8006dcc:	400200b8 	.word	0x400200b8
 8006dd0:	40020410 	.word	0x40020410
 8006dd4:	40020428 	.word	0x40020428
 8006dd8:	40020440 	.word	0x40020440
 8006ddc:	40020458 	.word	0x40020458
 8006de0:	40020470 	.word	0x40020470
 8006de4:	40020488 	.word	0x40020488
 8006de8:	400204a0 	.word	0x400204a0
 8006dec:	400204b8 	.word	0x400204b8
 8006df0:	58025408 	.word	0x58025408
 8006df4:	5802541c 	.word	0x5802541c
 8006df8:	58025430 	.word	0x58025430
 8006dfc:	58025444 	.word	0x58025444
 8006e00:	58025458 	.word	0x58025458
 8006e04:	5802546c 	.word	0x5802546c
 8006e08:	58025480 	.word	0x58025480
 8006e0c:	58025494 	.word	0x58025494

08006e10 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a39      	ldr	r2, [pc, #228]	@ (8006f08 <HAL_DMAEx_ChangeMemory+0xf8>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d04a      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a37      	ldr	r2, [pc, #220]	@ (8006f0c <HAL_DMAEx_ChangeMemory+0xfc>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d045      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a36      	ldr	r2, [pc, #216]	@ (8006f10 <HAL_DMAEx_ChangeMemory+0x100>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d040      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a34      	ldr	r2, [pc, #208]	@ (8006f14 <HAL_DMAEx_ChangeMemory+0x104>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d03b      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a33      	ldr	r2, [pc, #204]	@ (8006f18 <HAL_DMAEx_ChangeMemory+0x108>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d036      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a31      	ldr	r2, [pc, #196]	@ (8006f1c <HAL_DMAEx_ChangeMemory+0x10c>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d031      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a30      	ldr	r2, [pc, #192]	@ (8006f20 <HAL_DMAEx_ChangeMemory+0x110>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d02c      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a2e      	ldr	r2, [pc, #184]	@ (8006f24 <HAL_DMAEx_ChangeMemory+0x114>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d027      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a2d      	ldr	r2, [pc, #180]	@ (8006f28 <HAL_DMAEx_ChangeMemory+0x118>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d022      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a2b      	ldr	r2, [pc, #172]	@ (8006f2c <HAL_DMAEx_ChangeMemory+0x11c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d01d      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a2a      	ldr	r2, [pc, #168]	@ (8006f30 <HAL_DMAEx_ChangeMemory+0x120>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d018      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a28      	ldr	r2, [pc, #160]	@ (8006f34 <HAL_DMAEx_ChangeMemory+0x124>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d013      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a27      	ldr	r2, [pc, #156]	@ (8006f38 <HAL_DMAEx_ChangeMemory+0x128>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d00e      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a25      	ldr	r2, [pc, #148]	@ (8006f3c <HAL_DMAEx_ChangeMemory+0x12c>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d009      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a24      	ldr	r2, [pc, #144]	@ (8006f40 <HAL_DMAEx_ChangeMemory+0x130>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d004      	beq.n	8006ebe <HAL_DMAEx_ChangeMemory+0xae>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a22      	ldr	r2, [pc, #136]	@ (8006f44 <HAL_DMAEx_ChangeMemory+0x134>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d101      	bne.n	8006ec2 <HAL_DMAEx_ChangeMemory+0xb2>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e000      	b.n	8006ec4 <HAL_DMAEx_ChangeMemory+0xb4>
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00c      	beq.n	8006ee2 <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8006ec8:	79fb      	ldrb	r3, [r7, #7]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d104      	bne.n	8006ed8 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	60da      	str	r2, [r3, #12]
 8006ed6:	e010      	b.n	8006efa <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	611a      	str	r2, [r3, #16]
 8006ee0:	e00b      	b.n	8006efa <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8006ee2:	79fb      	ldrb	r3, [r7, #7]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d104      	bne.n	8006ef2 <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68ba      	ldr	r2, [r7, #8]
 8006eee:	60da      	str	r2, [r3, #12]
 8006ef0:	e003      	b.n	8006efa <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3714      	adds	r7, #20
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	40020010 	.word	0x40020010
 8006f0c:	40020028 	.word	0x40020028
 8006f10:	40020040 	.word	0x40020040
 8006f14:	40020058 	.word	0x40020058
 8006f18:	40020070 	.word	0x40020070
 8006f1c:	40020088 	.word	0x40020088
 8006f20:	400200a0 	.word	0x400200a0
 8006f24:	400200b8 	.word	0x400200b8
 8006f28:	40020410 	.word	0x40020410
 8006f2c:	40020428 	.word	0x40020428
 8006f30:	40020440 	.word	0x40020440
 8006f34:	40020458 	.word	0x40020458
 8006f38:	40020470 	.word	0x40020470
 8006f3c:	40020488 	.word	0x40020488
 8006f40:	400204a0 	.word	0x400204a0
 8006f44:	400204b8 	.word	0x400204b8

08006f48 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
 8006f54:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a46      	ldr	r2, [pc, #280]	@ (8007074 <DMA_MultiBufferSetConfig+0x12c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d04a      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a44      	ldr	r2, [pc, #272]	@ (8007078 <DMA_MultiBufferSetConfig+0x130>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d045      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a43      	ldr	r2, [pc, #268]	@ (800707c <DMA_MultiBufferSetConfig+0x134>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d040      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a41      	ldr	r2, [pc, #260]	@ (8007080 <DMA_MultiBufferSetConfig+0x138>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d03b      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a40      	ldr	r2, [pc, #256]	@ (8007084 <DMA_MultiBufferSetConfig+0x13c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d036      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a3e      	ldr	r2, [pc, #248]	@ (8007088 <DMA_MultiBufferSetConfig+0x140>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d031      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a3d      	ldr	r2, [pc, #244]	@ (800708c <DMA_MultiBufferSetConfig+0x144>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d02c      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a3b      	ldr	r2, [pc, #236]	@ (8007090 <DMA_MultiBufferSetConfig+0x148>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d027      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a3a      	ldr	r2, [pc, #232]	@ (8007094 <DMA_MultiBufferSetConfig+0x14c>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d022      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a38      	ldr	r2, [pc, #224]	@ (8007098 <DMA_MultiBufferSetConfig+0x150>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d01d      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a37      	ldr	r2, [pc, #220]	@ (800709c <DMA_MultiBufferSetConfig+0x154>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d018      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a35      	ldr	r2, [pc, #212]	@ (80070a0 <DMA_MultiBufferSetConfig+0x158>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d013      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a34      	ldr	r2, [pc, #208]	@ (80070a4 <DMA_MultiBufferSetConfig+0x15c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d00e      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a32      	ldr	r2, [pc, #200]	@ (80070a8 <DMA_MultiBufferSetConfig+0x160>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d009      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a31      	ldr	r2, [pc, #196]	@ (80070ac <DMA_MultiBufferSetConfig+0x164>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d004      	beq.n	8006ff6 <DMA_MultiBufferSetConfig+0xae>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a2f      	ldr	r2, [pc, #188]	@ (80070b0 <DMA_MultiBufferSetConfig+0x168>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d101      	bne.n	8006ffa <DMA_MultiBufferSetConfig+0xb2>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e000      	b.n	8006ffc <DMA_MultiBufferSetConfig+0xb4>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d019      	beq.n	8007034 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	2b40      	cmp	r3, #64	@ 0x40
 800700e:	d108      	bne.n	8007022 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8007020:	e021      	b.n	8007066 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	60da      	str	r2, [r3, #12]
}
 8007032:	e018      	b.n	8007066 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	2b40      	cmp	r3, #64	@ 0x40
 8007042:	d108      	bne.n	8007056 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	60da      	str	r2, [r3, #12]
}
 8007054:	e007      	b.n	8007066 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	60da      	str	r2, [r3, #12]
}
 8007066:	bf00      	nop
 8007068:	3714      	adds	r7, #20
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	40020010 	.word	0x40020010
 8007078:	40020028 	.word	0x40020028
 800707c:	40020040 	.word	0x40020040
 8007080:	40020058 	.word	0x40020058
 8007084:	40020070 	.word	0x40020070
 8007088:	40020088 	.word	0x40020088
 800708c:	400200a0 	.word	0x400200a0
 8007090:	400200b8 	.word	0x400200b8
 8007094:	40020410 	.word	0x40020410
 8007098:	40020428 	.word	0x40020428
 800709c:	40020440 	.word	0x40020440
 80070a0:	40020458 	.word	0x40020458
 80070a4:	40020470 	.word	0x40020470
 80070a8:	40020488 	.word	0x40020488
 80070ac:	400204a0 	.word	0x400204a0
 80070b0:	400204b8 	.word	0x400204b8

080070b4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e0e3      	b.n	800728e <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d106      	bne.n	80070de <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f00a f959 	bl	8011390 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070de:	4b6e      	ldr	r3, [pc, #440]	@ (8007298 <HAL_ETH_Init+0x1e4>)
 80070e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070e4:	4a6c      	ldr	r2, [pc, #432]	@ (8007298 <HAL_ETH_Init+0x1e4>)
 80070e6:	f043 0302 	orr.w	r3, r3, #2
 80070ea:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80070ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007298 <HAL_ETH_Init+0x1e4>)
 80070f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	60bb      	str	r3, [r7, #8]
 80070fa:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	7a1b      	ldrb	r3, [r3, #8]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d103      	bne.n	800710c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8007104:	2000      	movs	r0, #0
 8007106:	f7fb fbd3 	bl	80028b0 <HAL_SYSCFG_ETHInterfaceSelect>
 800710a:	e003      	b.n	8007114 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800710c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007110:	f7fb fbce 	bl	80028b0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8007114:	4b61      	ldr	r3, [pc, #388]	@ (800729c <HAL_ETH_Init+0x1e8>)
 8007116:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	6812      	ldr	r2, [r2, #0]
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800712e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007130:	f7fb fb82 	bl	8002838 <HAL_GetTick>
 8007134:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8007136:	e011      	b.n	800715c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007138:	f7fb fb7e 	bl	8002838 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007146:	d909      	bls.n	800715c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2204      	movs	r2, #4
 800714c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	22e0      	movs	r2, #224	@ 0xe0
 8007154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e098      	b.n	800728e <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1e4      	bne.n	8007138 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 ff62 	bl	8008038 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8007174:	f005 fd62 	bl	800cc3c <HAL_RCC_GetHCLKFreq>
 8007178:	4603      	mov	r3, r0
 800717a:	4a49      	ldr	r2, [pc, #292]	@ (80072a0 <HAL_ETH_Init+0x1ec>)
 800717c:	fba2 2303 	umull	r2, r3, r2, r3
 8007180:	0c9a      	lsrs	r2, r3, #18
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3a01      	subs	r2, #1
 8007188:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f001 f95f 	bl	8008450 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800719a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800719e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	6812      	ldr	r2, [r2, #0]
 80071a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80071aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80071ae:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d009      	beq.n	80071d2 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	22e0      	movs	r2, #224	@ 0xe0
 80071ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e05d      	b.n	800728e <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071da:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80071de:	4b31      	ldr	r3, [pc, #196]	@ (80072a4 <HAL_ETH_Init+0x1f0>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	6952      	ldr	r2, [r2, #20]
 80071e6:	0051      	lsls	r1, r2, #1
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	430b      	orrs	r3, r1
 80071ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80071f2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f001 f9c7 	bl	800858a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f001 fa0d 	bl	800861c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	3305      	adds	r3, #5
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	021a      	lsls	r2, r3, #8
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	3304      	adds	r3, #4
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	4619      	mov	r1, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	3303      	adds	r3, #3
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	061a      	lsls	r2, r3, #24
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	3302      	adds	r3, #2
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	041b      	lsls	r3, r3, #16
 8007234:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	3301      	adds	r3, #1
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007240:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800724e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007250:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	4b11      	ldr	r3, [pc, #68]	@ (80072a8 <HAL_ETH_Init+0x1f4>)
 8007262:	430b      	orrs	r3, r1
 8007264:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	4b0d      	ldr	r3, [pc, #52]	@ (80072ac <HAL_ETH_Init+0x1f8>)
 8007276:	430b      	orrs	r3, r1
 8007278:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2210      	movs	r2, #16
 8007288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	58024400 	.word	0x58024400
 800729c:	58000400 	.word	0x58000400
 80072a0:	431bde83 	.word	0x431bde83
 80072a4:	ffff8001 	.word	0xffff8001
 80072a8:	0c020060 	.word	0x0c020060
 80072ac:	0c20c000 	.word	0x0c20c000

080072b0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b082      	sub	sp, #8
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072be:	2b10      	cmp	r3, #16
 80072c0:	d165      	bne.n	800738e <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2204      	movs	r2, #4
 80072d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 fa2a 	bl	8007730 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072e4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	6812      	ldr	r2, [r2, #0]
 80072ec:	f043 0301 	orr.w	r3, r3, #1
 80072f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80072f4:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007300:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6812      	ldr	r2, [r2, #0]
 8007308:	f043 0301 	orr.w	r3, r3, #1
 800730c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007310:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800731c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	6812      	ldr	r2, [r2, #0]
 8007324:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8007328:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800732c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f042 0201 	orr.w	r2, r2, #1
 8007340:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f042 0202 	orr.w	r2, r2, #2
 8007352:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f042 0201 	orr.w	r2, r2, #1
 8007362:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800736c:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8007378:	430b      	orrs	r3, r1
 800737a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800737e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2240      	movs	r2, #64	@ 0x40
 8007386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800738a:	2300      	movs	r3, #0
 800738c:	e000      	b.n	8007390 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
  }
}
 8007390:	4618      	mov	r0, r3
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073a6:	2b40      	cmp	r3, #64	@ 0x40
 80073a8:	d165      	bne.n	8007476 <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2220      	movs	r2, #32
 80073ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073ba:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	4b30      	ldr	r3, [pc, #192]	@ (8007484 <HAL_ETH_Stop_IT+0xec>)
 80073c4:	400b      	ands	r3, r1
 80073c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80073ca:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073d6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	6812      	ldr	r2, [r2, #0]
 80073de:	f023 0301 	bic.w	r3, r3, #1
 80073e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80073e6:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	6812      	ldr	r2, [r2, #0]
 80073fa:	f023 0301 	bic.w	r3, r3, #1
 80073fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007402:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0201 	bic.w	r2, r2, #1
 8007414:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f022 0202 	bic.w	r2, r2, #2
 8007438:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800743a:	2300      	movs	r3, #0
 800743c:	60fb      	str	r3, [r7, #12]
 800743e:	e00e      	b.n	800745e <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	3212      	adds	r2, #18
 8007446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800744a:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	3301      	adds	r3, #1
 800745c:	60fb      	str	r3, [r7, #12]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2b03      	cmp	r3, #3
 8007462:	d9ed      	bls.n	8007440 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2210      	movs	r2, #16
 800746e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	e000      	b.n	8007478 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
  }
}
 8007478:	4618      	mov	r0, r3
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	ffff2f3e 	.word	0xffff2f3e

08007488 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b086      	sub	sp, #24
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a0:	f043 0201 	orr.w	r2, r3, #1
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e07f      	b.n	80075ae <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074b4:	2b40      	cmp	r3, #64	@ 0x40
 80074b6:	d179      	bne.n	80075ac <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 80074b8:	2200      	movs	r2, #0
 80074ba:	68b9      	ldr	r1, [r7, #8]
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f001 f90b 	bl	80086d8 <ETH_Prepare_Tx_Descriptors>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d009      	beq.n	80074dc <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ce:	f043 0202 	orr.w	r2, r3, #2
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e068      	b.n	80075ae <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 80074dc:	f3bf 8f4f 	dsb	sy
}
 80074e0:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	3206      	adds	r2, #6
 80074ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ee:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074fe:	2b03      	cmp	r3, #3
 8007500:	d904      	bls.n	800750c <HAL_ETH_Transmit+0x84>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007506:	1f1a      	subs	r2, r3, #4
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	3106      	adds	r1, #6
 8007518:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800751c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007520:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    tickstart = HAL_GetTick();
 8007524:	f7fb f988 	bl	8002838 <HAL_GetTick>
 8007528:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 800752a:	e039      	b.n	80075a0 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007534:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d012      	beq.n	8007566 <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007546:	f043 0208 	orr.w	r2, r3, #8
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007558:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e023      	b.n	80075ae <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756c:	d018      	beq.n	80075a0 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800756e:	f7fb f963 	bl	8002838 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	429a      	cmp	r2, r3
 800757c:	d302      	bcc.n	8007584 <HAL_ETH_Transmit+0xfc>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10d      	bne.n	80075a0 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758a:	f043 0204 	orr.w	r2, r3, #4
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800759a:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e006      	b.n	80075ae <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	dbc1      	blt.n	800752c <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	e000      	b.n	80075ae <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
  }
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b088      	sub	sp, #32
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80075c0:	2300      	movs	r3, #0
 80075c2:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80075c4:	2300      	movs	r3, #0
 80075c6:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d109      	bne.n	80075e2 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d4:	f043 0201 	orr.w	r2, r3, #1
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e0a2      	b.n	8007728 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075e8:	2b40      	cmp	r3, #64	@ 0x40
 80075ea:	d001      	beq.n	80075f0 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e09b      	b.n	8007728 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075f4:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	69fa      	ldr	r2, [r7, #28]
 80075fa:	3212      	adds	r2, #18
 80075fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007600:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007606:	f1c3 0304 	rsb	r3, r3, #4
 800760a:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800760c:	e064      	b.n	80076d8 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d007      	beq.n	800762a <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d103      	bne.n	800763e <HAL_ETH_ReadData+0x88>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800763a:	2b00      	cmp	r3, #0
 800763c:	d03a      	beq.n	80076b4 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800766e:	2b00      	cmp	r3, #0
 8007670:	d005      	beq.n	800767e <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800767a:	2301      	movs	r3, #1
 800767c:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800768e:	461a      	mov	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	b29b      	uxth	r3, r3
 8007694:	f00a f83c 	bl	8011710 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	441a      	add	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	2200      	movs	r2, #0
 80076b2:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	3301      	adds	r3, #1
 80076b8:	61fb      	str	r3, [r7, #28]
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	2b03      	cmp	r3, #3
 80076be:	d902      	bls.n	80076c6 <HAL_ETH_ReadData+0x110>
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	3b04      	subs	r3, #4
 80076c4:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	69fa      	ldr	r2, [r7, #28]
 80076ca:	3212      	adds	r2, #18
 80076cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d0:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	3301      	adds	r3, #1
 80076d6:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 80076dc:	2b00      	cmp	r3, #0
 80076de:	db06      	blt.n	80076ee <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d202      	bcs.n	80076ee <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 80076e8:	7cfb      	ldrb	r3, [r7, #19]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d08f      	beq.n	800760e <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	441a      	add	r2, r3
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d002      	beq.n	8007708 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 f814 	bl	8007730 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 800770e:	7cfb      	ldrb	r3, [r7, #19]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d108      	bne.n	8007726 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007722:	2300      	movs	r3, #0
 8007724:	e000      	b.n	8007728 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
}
 8007728:	4618      	mov	r0, r3
 800772a:	3720      	adds	r7, #32
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b088      	sub	sp, #32
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8007738:	2300      	movs	r3, #0
 800773a:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 800773c:	2301      	movs	r3, #1
 800773e:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007744:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	69fa      	ldr	r2, [r7, #28]
 800774a:	3212      	adds	r2, #18
 800774c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007750:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007756:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8007758:	e038      	b.n	80077cc <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d112      	bne.n	8007788 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8007762:	f107 0308 	add.w	r3, r7, #8
 8007766:	4618      	mov	r0, r3
 8007768:	f009 ffa2 	bl	80116b0 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d102      	bne.n	8007778 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	74fb      	strb	r3, [r7, #19]
 8007776:	e007      	b.n	8007788 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	461a      	mov	r2, r3
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	461a      	mov	r2, r3
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8007788:	7cfb      	ldrb	r3, [r7, #19]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d01e      	beq.n	80077cc <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007792:	2b00      	cmp	r3, #0
 8007794:	d004      	beq.n	80077a0 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 800779c:	60da      	str	r2, [r3, #12]
 800779e:	e003      	b.n	80077a8 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 80077a6:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	3301      	adds	r3, #1
 80077ac:	61fb      	str	r3, [r7, #28]
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d902      	bls.n	80077ba <ETH_UpdateDescriptor+0x8a>
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	3b04      	subs	r3, #4
 80077b8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	3212      	adds	r2, #18
 80077c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077c4:	617b      	str	r3, [r7, #20]
      desccount--;
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d002      	beq.n	80077d8 <ETH_UpdateDescriptor+0xa8>
 80077d2:	7cfb      	ldrb	r3, [r7, #19]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1c0      	bne.n	800775a <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077dc:	69ba      	ldr	r2, [r7, #24]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d01b      	beq.n	800781a <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	3303      	adds	r3, #3
 80077e6:	f003 0303 	and.w	r3, r3, #3
 80077ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80077ec:	f3bf 8f5f 	dmb	sy
}
 80077f0:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6919      	ldr	r1, [r3, #16]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	4613      	mov	r3, r2
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	4413      	add	r3, r2
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	18ca      	adds	r2, r1, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800780a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	69fa      	ldr	r2, [r7, #28]
 8007812:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 800781a:	bf00      	nop
 800781c:	3720      	adds	r7, #32
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8007822:	b580      	push	{r7, lr}
 8007824:	b086      	sub	sp, #24
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	3318      	adds	r3, #24
 800782e:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007834:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783a:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 800783c:	2301      	movs	r3, #1
 800783e:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8007840:	e047      	b.n	80078d2 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8007842:	2301      	movs	r3, #1
 8007844:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	3b01      	subs	r3, #1
 800784a:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	3304      	adds	r3, #4
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4413      	add	r3, r2
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d10a      	bne.n	8007872 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	3301      	adds	r3, #1
 8007860:	613b      	str	r3, [r7, #16]
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	2b03      	cmp	r3, #3
 8007866:	d902      	bls.n	800786e <HAL_ETH_ReleaseTxPacket+0x4c>
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	3b04      	subs	r3, #4
 800786c:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8007872:	7bbb      	ldrb	r3, [r7, #14]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d02c      	beq.n	80078d2 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68d9      	ldr	r1, [r3, #12]
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	4613      	mov	r3, r2
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	4413      	add	r3, r2
 8007884:	00db      	lsls	r3, r3, #3
 8007886:	440b      	add	r3, r1
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	db1f      	blt.n	80078ce <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 800788e:	68ba      	ldr	r2, [r7, #8]
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	3304      	adds	r3, #4
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4413      	add	r3, r2
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	4618      	mov	r0, r3
 800789c:	f009 ffa0 	bl	80117e0 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	3304      	adds	r3, #4
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	2200      	movs	r2, #0
 80078ac:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	3301      	adds	r3, #1
 80078b2:	613b      	str	r3, [r7, #16]
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d902      	bls.n	80078c0 <HAL_ETH_ReleaseTxPacket+0x9e>
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	3b04      	subs	r3, #4
 80078be:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	693a      	ldr	r2, [r7, #16]
 80078ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80078cc:	e001      	b.n	80078d2 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80078ce:	2300      	movs	r3, #0
 80078d0:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <HAL_ETH_ReleaseTxPacket+0xbc>
 80078d8:	7bfb      	ldrb	r3, [r7, #15]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1b1      	bne.n	8007842 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3718      	adds	r7, #24
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078f8:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007902:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007906:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007910:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8007914:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8007916:	4b6d      	ldr	r3, [pc, #436]	@ (8007acc <HAL_ETH_IRQHandler+0x1e4>)
 8007918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791a:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b00      	cmp	r3, #0
 8007924:	d010      	beq.n	8007948 <HAL_ETH_IRQHandler+0x60>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00b      	beq.n	8007948 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007938:	461a      	mov	r2, r3
 800793a:	f248 0340 	movw	r3, #32832	@ 0x8040
 800793e:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f009 fa12 	bl	8010d6c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b00      	cmp	r3, #0
 8007950:	d010      	beq.n	8007974 <HAL_ETH_IRQHandler+0x8c>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00b      	beq.n	8007974 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007964:	461a      	mov	r2, r3
 8007966:	f248 0301 	movw	r3, #32769	@ 0x8001
 800796a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f009 fa0c 	bl	8010d8c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d047      	beq.n	8007a0e <HAL_ETH_IRQHandler+0x126>
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007984:	2b00      	cmp	r3, #0
 8007986:	d042      	beq.n	8007a0e <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800798e:	f043 0208 	orr.w	r2, r3, #8
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01e      	beq.n	80079e0 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079aa:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80079ae:	f241 1302 	movw	r3, #4354	@ 0x1102
 80079b2:	4013      	ands	r3, r2
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079c2:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	6812      	ldr	r2, [r2, #0]
 80079ca:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80079ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80079d2:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	22e0      	movs	r2, #224	@ 0xe0
 80079da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80079de:	e013      	b.n	8007a08 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079e8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80079ec:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079fe:	461a      	mov	r2, r3
 8007a00:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8007a04:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f009 f9cf 	bl	8010dac <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d104      	bne.n	8007a22 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d019      	beq.n	8007a56 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a28:	f043 0210 	orr.w	r2, r3, #16
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	22e0      	movs	r2, #224	@ 0xe0
 8007a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f009 f9af 	bl	8010dac <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f003 0310 	and.w	r3, r3, #16
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00f      	beq.n	8007a80 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007a68:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f82c 	bl	8007ad0 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f003 0320 	and.w	r3, r3, #32
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00f      	beq.n	8007aaa <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007a92:	f003 020f 	and.w	r2, r3, #15
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f821 	bl	8007ae4 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d006      	beq.n	8007ac2 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8007ab4:	4b05      	ldr	r3, [pc, #20]	@ (8007acc <HAL_ETH_IRQHandler+0x1e4>)
 8007ab6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007aba:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f81b 	bl	8007af8 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8007ac2:	bf00      	nop
 8007ac4:	3718      	adds	r7, #24
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	58000080 	.word	0x58000080

08007ad0 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr

08007b0c <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
 8007b18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e03e      	b.n	8007bac <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b36:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	055b      	lsls	r3, r3, #21
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	041b      	lsls	r3, r3, #16
 8007b50:	4313      	orrs	r3, r2
 8007b52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f043 030c 	orr.w	r3, r3, #12
 8007b5a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f043 0301 	orr.w	r3, r3, #1
 8007b62:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8007b6e:	f7fa fe63 	bl	8002838 <HAL_GetTick>
 8007b72:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007b74:	e009      	b.n	8007b8a <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8007b76:	f7fa fe5f 	bl	8002838 <HAL_GetTick>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b84:	d901      	bls.n	8007b8a <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e010      	b.n	8007bac <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b92:	f003 0301 	and.w	r3, r3, #1
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1ed      	bne.n	8007b76 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	607a      	str	r2, [r7, #4]
 8007bc0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e03c      	b.n	8007c50 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007bde:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	055b      	lsls	r3, r3, #21
 8007bea:	4313      	orrs	r3, r2
 8007bec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	041b      	lsls	r3, r3, #16
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	f023 030c 	bic.w	r3, r3, #12
 8007c02:	f043 0304 	orr.w	r3, r3, #4
 8007c06:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	f043 0301 	orr.w	r3, r3, #1
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	b29a      	uxth	r2, r3
 8007c14:	4b10      	ldr	r3, [pc, #64]	@ (8007c58 <HAL_ETH_WritePHYRegister+0xa4>)
 8007c16:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8007c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8007c58 <HAL_ETH_WritePHYRegister+0xa4>)
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8007c22:	f7fa fe09 	bl	8002838 <HAL_GetTick>
 8007c26:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007c28:	e009      	b.n	8007c3e <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8007c2a:	f7fa fe05 	bl	8002838 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c38:	d901      	bls.n	8007c3e <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e008      	b.n	8007c50 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007c46:	f003 0301 	and.w	r3, r3, #1
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1ed      	bne.n	8007c2a <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3718      	adds	r7, #24
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	40028000 	.word	0x40028000

08007c5c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d101      	bne.n	8007c70 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e1c3      	b.n	8007ff8 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 020c 	and.w	r2, r3, #12
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0310 	and.w	r3, r3, #16
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	bf14      	ite	ne
 8007c8c:	2301      	movne	r3, #1
 8007c8e:	2300      	moveq	r3, #0
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	bf0c      	ite	eq
 8007cb6:	2301      	moveq	r3, #1
 8007cb8:	2300      	movne	r3, #0
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	bf14      	ite	ne
 8007cd2:	2301      	movne	r3, #1
 8007cd4:	2300      	moveq	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	bf0c      	ite	eq
 8007cec:	2301      	moveq	r3, #1
 8007cee:	2300      	movne	r3, #0
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8007cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	bf14      	ite	ne
 8007d06:	2301      	movne	r3, #1
 8007d08:	2300      	moveq	r3, #0
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bf14      	ite	ne
 8007d20:	2301      	movne	r3, #1
 8007d22:	2300      	moveq	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	461a      	mov	r2, r3
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	bf14      	ite	ne
 8007d56:	2301      	movne	r3, #1
 8007d58:	2300      	moveq	r3, #0
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	bf0c      	ite	eq
 8007d70:	2301      	moveq	r3, #1
 8007d72:	2300      	movne	r3, #0
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	461a      	mov	r2, r3
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	bf0c      	ite	eq
 8007d8a:	2301      	moveq	r3, #1
 8007d8c:	2300      	movne	r3, #0
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	461a      	mov	r2, r3
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	bf14      	ite	ne
 8007da4:	2301      	movne	r3, #1
 8007da6:	2300      	moveq	r3, #0
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	461a      	mov	r2, r3
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	bf14      	ite	ne
 8007dbe:	2301      	movne	r3, #1
 8007dc0:	2300      	moveq	r3, #0
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	bf14      	ite	ne
 8007dd8:	2301      	movne	r3, #1
 8007dda:	2300      	moveq	r3, #0
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8007dea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	bf14      	ite	ne
 8007df2:	2301      	movne	r3, #1
 8007df4:	2300      	moveq	r3, #0
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bf14      	ite	ne
 8007e1a:	2301      	movne	r3, #1
 8007e1c:	2300      	moveq	r3, #0
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	461a      	mov	r2, r3
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	bf0c      	ite	eq
 8007e50:	2301      	moveq	r3, #1
 8007e52:	2300      	movne	r3, #0
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	461a      	mov	r2, r3
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	bf14      	ite	ne
 8007e6c:	2301      	movne	r3, #1
 8007e6e:	2300      	moveq	r3, #0
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	461a      	mov	r2, r3
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8007e80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bf14      	ite	ne
 8007e88:	2301      	movne	r3, #1
 8007e8a:	2300      	moveq	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	bf14      	ite	ne
 8007ea4:	2301      	movne	r3, #1
 8007ea6:	2300      	moveq	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	0e5b      	lsrs	r3, r3, #25
 8007eba:	f003 021f 	and.w	r2, r3, #31
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	bf14      	ite	ne
 8007ed0:	2301      	movne	r3, #1
 8007ed2:	2300      	moveq	r3, #0
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	f003 020f 	and.w	r2, r3, #15
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ef2:	f003 0302 	and.w	r3, r3, #2
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	bf14      	ite	ne
 8007efa:	2301      	movne	r3, #1
 8007efc:	2300      	moveq	r3, #0
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	bf0c      	ite	eq
 8007f16:	2301      	moveq	r3, #1
 8007f18:	2300      	movne	r3, #0
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f2a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f38:	0c1b      	lsrs	r3, r3, #16
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	bf14      	ite	ne
 8007f50:	2301      	movne	r3, #1
 8007f52:	2300      	moveq	r3, #0
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	461a      	mov	r2, r3
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f66:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	bf14      	ite	ne
 8007f6e:	2301      	movne	r3, #1
 8007f70:	2300      	moveq	r3, #0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8007f84:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007f94:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8007fa4:	f003 0308 	and.w	r3, r3, #8
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bf14      	ite	ne
 8007fac:	2301      	movne	r3, #1
 8007fae:	2300      	moveq	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007fc2:	f003 0310 	and.w	r3, r3, #16
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	bf14      	ite	ne
 8007fca:	2301      	movne	r3, #1
 8007fcc:	2300      	moveq	r3, #0
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8007fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	bf0c      	ite	eq
 8007fe8:	2301      	moveq	r3, #1
 8007fea:	2300      	movne	r3, #0
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8007ff6:	2300      	movs	r3, #0
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d101      	bne.n	8008018 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e00b      	b.n	8008030 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800801e:	2b10      	cmp	r3, #16
 8008020:	d105      	bne.n	800802e <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8008022:	6839      	ldr	r1, [r7, #0]
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f871 	bl	800810c <ETH_SetMACConfig>

    return HAL_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	e000      	b.n	8008030 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
  }
}
 8008030:	4618      	mov	r0, r3
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8008048:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008050:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8008052:	f004 fdf3 	bl	800cc3c <HAL_RCC_GetHCLKFreq>
 8008056:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	4a1a      	ldr	r2, [pc, #104]	@ (80080c4 <HAL_ETH_SetMDIOClockRange+0x8c>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d804      	bhi.n	800806a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	e022      	b.n	80080b0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	4a16      	ldr	r2, [pc, #88]	@ (80080c8 <HAL_ETH_SetMDIOClockRange+0x90>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d204      	bcs.n	800807c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008078:	60fb      	str	r3, [r7, #12]
 800807a:	e019      	b.n	80080b0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4a13      	ldr	r2, [pc, #76]	@ (80080cc <HAL_ETH_SetMDIOClockRange+0x94>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d915      	bls.n	80080b0 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	4a12      	ldr	r2, [pc, #72]	@ (80080d0 <HAL_ETH_SetMDIOClockRange+0x98>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d804      	bhi.n	8008096 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008092:	60fb      	str	r3, [r7, #12]
 8008094:	e00c      	b.n	80080b0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	4a0e      	ldr	r2, [pc, #56]	@ (80080d4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d804      	bhi.n	80080a8 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80080a4:	60fb      	str	r3, [r7, #12]
 80080a6:	e003      	b.n	80080b0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80080ae:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80080ba:	bf00      	nop
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	02160ebf 	.word	0x02160ebf
 80080c8:	03938700 	.word	0x03938700
 80080cc:	05f5e0ff 	.word	0x05f5e0ff
 80080d0:	08f0d17f 	.word	0x08f0d17f
 80080d4:	0ee6b27f 	.word	0x0ee6b27f

080080d8 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b083      	sub	sp, #12
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8008100:	4618      	mov	r0, r3
 8008102:	370c      	adds	r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800810c:	b480      	push	{r7}
 800810e:	b085      	sub	sp, #20
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800811e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	791b      	ldrb	r3, [r3, #4]
 8008124:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8008126:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	7b1b      	ldrb	r3, [r3, #12]
 800812c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800812e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	7b5b      	ldrb	r3, [r3, #13]
 8008134:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8008136:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	7b9b      	ldrb	r3, [r3, #14]
 800813c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800813e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	7bdb      	ldrb	r3, [r3, #15]
 8008144:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8008146:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8008148:	683a      	ldr	r2, [r7, #0]
 800814a:	7c12      	ldrb	r2, [r2, #16]
 800814c:	2a00      	cmp	r2, #0
 800814e:	d102      	bne.n	8008156 <ETH_SetMACConfig+0x4a>
 8008150:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8008154:	e000      	b.n	8008158 <ETH_SetMACConfig+0x4c>
 8008156:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8008158:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800815a:	683a      	ldr	r2, [r7, #0]
 800815c:	7c52      	ldrb	r2, [r2, #17]
 800815e:	2a00      	cmp	r2, #0
 8008160:	d102      	bne.n	8008168 <ETH_SetMACConfig+0x5c>
 8008162:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008166:	e000      	b.n	800816a <ETH_SetMACConfig+0x5e>
 8008168:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800816a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	7c9b      	ldrb	r3, [r3, #18]
 8008170:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8008172:	431a      	orrs	r2, r3
               macconf->Speed |
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8008178:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800817e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	7f1b      	ldrb	r3, [r3, #28]
 8008184:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8008186:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	7f5b      	ldrb	r3, [r3, #29]
 800818c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800818e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8008190:	683a      	ldr	r2, [r7, #0]
 8008192:	7f92      	ldrb	r2, [r2, #30]
 8008194:	2a00      	cmp	r2, #0
 8008196:	d102      	bne.n	800819e <ETH_SetMACConfig+0x92>
 8008198:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800819c:	e000      	b.n	80081a0 <ETH_SetMACConfig+0x94>
 800819e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80081a0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	7fdb      	ldrb	r3, [r3, #31]
 80081a6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80081a8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	f892 2020 	ldrb.w	r2, [r2, #32]
 80081b0:	2a00      	cmp	r2, #0
 80081b2:	d102      	bne.n	80081ba <ETH_SetMACConfig+0xae>
 80081b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081b8:	e000      	b.n	80081bc <ETH_SetMACConfig+0xb0>
 80081ba:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80081bc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80081c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ca:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80081cc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80081d2:	4313      	orrs	r3, r2
 80081d4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	4b56      	ldr	r3, [pc, #344]	@ (8008338 <ETH_SetMACConfig+0x22c>)
 80081de:	4013      	ands	r3, r2
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	6812      	ldr	r2, [r2, #0]
 80081e4:	68f9      	ldr	r1, [r7, #12]
 80081e6:	430b      	orrs	r3, r1
 80081e8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ee:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80081f6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80081f8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008200:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8008202:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800820a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800820c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8008214:	2a00      	cmp	r2, #0
 8008216:	d102      	bne.n	800821e <ETH_SetMACConfig+0x112>
 8008218:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800821c:	e000      	b.n	8008220 <ETH_SetMACConfig+0x114>
 800821e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8008220:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8008226:	4313      	orrs	r3, r2
 8008228:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	4b42      	ldr	r3, [pc, #264]	@ (800833c <ETH_SetMACConfig+0x230>)
 8008232:	4013      	ands	r3, r2
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	6812      	ldr	r2, [r2, #0]
 8008238:	68f9      	ldr	r1, [r7, #12]
 800823a:	430b      	orrs	r3, r1
 800823c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008244:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800824a:	4313      	orrs	r3, r2
 800824c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68da      	ldr	r2, [r3, #12]
 8008254:	4b3a      	ldr	r3, [pc, #232]	@ (8008340 <ETH_SetMACConfig+0x234>)
 8008256:	4013      	ands	r3, r2
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	6812      	ldr	r2, [r2, #0]
 800825c:	68f9      	ldr	r1, [r7, #12]
 800825e:	430b      	orrs	r3, r1
 8008260:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8008268:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800826e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8008276:	2a00      	cmp	r2, #0
 8008278:	d101      	bne.n	800827e <ETH_SetMACConfig+0x172>
 800827a:	2280      	movs	r2, #128	@ 0x80
 800827c:	e000      	b.n	8008280 <ETH_SetMACConfig+0x174>
 800827e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8008280:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008286:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8008288:	4313      	orrs	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008292:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8008296:	4013      	ands	r3, r2
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	6812      	ldr	r2, [r2, #0]
 800829c:	68f9      	ldr	r1, [r7, #12]
 800829e:	430b      	orrs	r3, r1
 80082a0:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80082a8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80082b0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80082b2:	4313      	orrs	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082be:	f023 0103 	bic.w	r1, r3, #3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	430a      	orrs	r2, r1
 80082ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80082d6:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	430a      	orrs	r2, r1
 80082e4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80082f2:	2a00      	cmp	r2, #0
 80082f4:	d101      	bne.n	80082fa <ETH_SetMACConfig+0x1ee>
 80082f6:	2240      	movs	r2, #64	@ 0x40
 80082f8:	e000      	b.n	80082fc <ETH_SetMACConfig+0x1f0>
 80082fa:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80082fc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8008304:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8008306:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800830e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8008310:	4313      	orrs	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800831c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68fa      	ldr	r2, [r7, #12]
 8008326:	430a      	orrs	r2, r1
 8008328:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 800832c:	bf00      	nop
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr
 8008338:	00048083 	.word	0x00048083
 800833c:	c0f88000 	.word	0xc0f88000
 8008340:	fffffef0 	.word	0xfffffef0

08008344 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	4b38      	ldr	r3, [pc, #224]	@ (800843c <ETH_SetDMAConfig+0xf8>)
 800835a:	4013      	ands	r3, r2
 800835c:	683a      	ldr	r2, [r7, #0]
 800835e:	6811      	ldr	r1, [r2, #0]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	6812      	ldr	r2, [r2, #0]
 8008364:	430b      	orrs	r3, r1
 8008366:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800836a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	791b      	ldrb	r3, [r3, #4]
 8008370:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8008376:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	7b1b      	ldrb	r3, [r3, #12]
 800837c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800837e:	4313      	orrs	r3, r2
 8008380:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	4b2c      	ldr	r3, [pc, #176]	@ (8008440 <ETH_SetDMAConfig+0xfc>)
 800838e:	4013      	ands	r3, r2
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6812      	ldr	r2, [r2, #0]
 8008394:	68f9      	ldr	r1, [r7, #12]
 8008396:	430b      	orrs	r3, r1
 8008398:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800839c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	7b5b      	ldrb	r3, [r3, #13]
 80083a2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80083a8:	4313      	orrs	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083b4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80083b8:	4b22      	ldr	r3, [pc, #136]	@ (8008444 <ETH_SetDMAConfig+0x100>)
 80083ba:	4013      	ands	r3, r2
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	6812      	ldr	r2, [r2, #0]
 80083c0:	68f9      	ldr	r1, [r7, #12]
 80083c2:	430b      	orrs	r3, r1
 80083c4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80083c8:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	7d1b      	ldrb	r3, [r3, #20]
 80083d4:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80083d6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	7f5b      	ldrb	r3, [r3, #29]
 80083dc:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80083de:	4313      	orrs	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083ea:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80083ee:	4b16      	ldr	r3, [pc, #88]	@ (8008448 <ETH_SetDMAConfig+0x104>)
 80083f0:	4013      	ands	r3, r2
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	6812      	ldr	r2, [r2, #0]
 80083f6:	68f9      	ldr	r1, [r7, #12]
 80083f8:	430b      	orrs	r3, r1
 80083fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80083fe:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	7f1b      	ldrb	r3, [r3, #28]
 8008406:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800840c:	4313      	orrs	r3, r2
 800840e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008418:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800841c:	4b0b      	ldr	r3, [pc, #44]	@ (800844c <ETH_SetDMAConfig+0x108>)
 800841e:	4013      	ands	r3, r2
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	6812      	ldr	r2, [r2, #0]
 8008424:	68f9      	ldr	r1, [r7, #12]
 8008426:	430b      	orrs	r3, r1
 8008428:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800842c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8008430:	bf00      	nop
 8008432:	3714      	adds	r7, #20
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr
 800843c:	ffff87fd 	.word	0xffff87fd
 8008440:	ffff2ffe 	.word	0xffff2ffe
 8008444:	fffec000 	.word	0xfffec000
 8008448:	ffc0efef 	.word	0xffc0efef
 800844c:	7fc0ffff 	.word	0x7fc0ffff

08008450 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b0a4      	sub	sp, #144	@ 0x90
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8008458:	2301      	movs	r3, #1
 800845a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800845e:	2300      	movs	r3, #0
 8008460:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8008462:	2300      	movs	r3, #0
 8008464:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8008468:	2300      	movs	r3, #0
 800846a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800846e:	2301      	movs	r3, #1
 8008470:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8008474:	2301      	movs	r3, #1
 8008476:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800847a:	2301      	movs	r3, #1
 800847c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8008480:	2300      	movs	r3, #0
 8008482:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8008486:	2301      	movs	r3, #1
 8008488:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800848c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008490:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8008492:	2300      	movs	r3, #0
 8008494:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8008498:	2300      	movs	r3, #0
 800849a:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800849c:	2300      	movs	r3, #0
 800849e:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80084a2:	2300      	movs	r3, #0
 80084a4:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80084a8:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80084ac:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80084ae:	2300      	movs	r3, #0
 80084b0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80084b4:	2300      	movs	r3, #0
 80084b6:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80084b8:	2301      	movs	r3, #1
 80084ba:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80084be:	2300      	movs	r3, #0
 80084c0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80084c4:	2300      	movs	r3, #0
 80084c6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80084ca:	2300      	movs	r3, #0
 80084cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80084d2:	2300      	movs	r3, #0
 80084d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80084d6:	2300      	movs	r3, #0
 80084d8:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80084dc:	2300      	movs	r3, #0
 80084de:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80084e2:	2301      	movs	r3, #1
 80084e4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80084e8:	2320      	movs	r3, #32
 80084ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80084ee:	2301      	movs	r3, #1
 80084f0:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80084f4:	2300      	movs	r3, #0
 80084f6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80084fa:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80084fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8008500:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008504:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8008506:	2300      	movs	r3, #0
 8008508:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800850c:	2302      	movs	r3, #2
 800850e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8008512:	2300      	movs	r3, #0
 8008514:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8008518:	2300      	movs	r3, #0
 800851a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800851e:	2300      	movs	r3, #0
 8008520:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8008524:	2301      	movs	r3, #1
 8008526:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800852a:	2300      	movs	r3, #0
 800852c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800852e:	2301      	movs	r3, #1
 8008530:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8008534:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008538:	4619      	mov	r1, r3
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff fde6 	bl	800810c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8008540:	2301      	movs	r3, #1
 8008542:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8008544:	2301      	movs	r3, #1
 8008546:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8008548:	2300      	movs	r3, #0
 800854a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800854c:	2300      	movs	r3, #0
 800854e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8008552:	2300      	movs	r3, #0
 8008554:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8008556:	2300      	movs	r3, #0
 8008558:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800855a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800855e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8008560:	2300      	movs	r3, #0
 8008562:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8008564:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008568:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800856a:	2300      	movs	r3, #0
 800856c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8008570:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8008574:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8008576:	f107 0308 	add.w	r3, r7, #8
 800857a:	4619      	mov	r1, r3
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7ff fee1 	bl	8008344 <ETH_SetDMAConfig>
}
 8008582:	bf00      	nop
 8008584:	3790      	adds	r7, #144	@ 0x90
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800858a:	b480      	push	{r7}
 800858c:	b085      	sub	sp, #20
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008592:	2300      	movs	r3, #0
 8008594:	60fb      	str	r3, [r7, #12]
 8008596:	e01d      	b.n	80085d4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	68d9      	ldr	r1, [r3, #12]
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	4613      	mov	r3, r2
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	4413      	add	r3, r2
 80085a4:	00db      	lsls	r3, r3, #3
 80085a6:	440b      	add	r3, r1
 80085a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	2200      	movs	r2, #0
 80085b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	2200      	movs	r2, #0
 80085ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2200      	movs	r2, #0
 80085c0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80085c2:	68b9      	ldr	r1, [r7, #8]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	3206      	adds	r2, #6
 80085ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	3301      	adds	r3, #1
 80085d2:	60fb      	str	r3, [r7, #12]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d9de      	bls.n	8008598 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085e8:	461a      	mov	r2, r3
 80085ea:	2303      	movs	r3, #3
 80085ec:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085fc:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	68da      	ldr	r2, [r3, #12]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800860c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8008610:	bf00      	nop
 8008612:	3714      	adds	r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8008624:	2300      	movs	r3, #0
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	e023      	b.n	8008672 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6919      	ldr	r1, [r3, #16]
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	4613      	mov	r3, r2
 8008632:	005b      	lsls	r3, r3, #1
 8008634:	4413      	add	r3, r2
 8008636:	00db      	lsls	r3, r3, #3
 8008638:	440b      	add	r3, r1
 800863a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	2200      	movs	r2, #0
 8008646:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2200      	movs	r2, #0
 800864c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2200      	movs	r2, #0
 8008652:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2200      	movs	r2, #0
 8008658:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2200      	movs	r2, #0
 800865e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8008660:	68b9      	ldr	r1, [r7, #8]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	3212      	adds	r2, #18
 8008668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	3301      	adds	r3, #1
 8008670:	60fb      	str	r3, [r7, #12]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2b03      	cmp	r3, #3
 8008676:	d9d8      	bls.n	800862a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800869e:	461a      	mov	r2, r3
 80086a0:	2303      	movs	r3, #3
 80086a2:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	691a      	ldr	r2, [r3, #16]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086b2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086c6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80086ca:	bf00      	nop
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
	...

080086d8 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80086d8:	b480      	push	{r7}
 80086da:	b091      	sub	sp, #68	@ 0x44
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	3318      	adds	r3, #24
 80086e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80086f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80086f6:	2300      	movs	r3, #0
 80086f8:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80086fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80086fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008702:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800870a:	2300      	movs	r3, #0
 800870c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800870e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008716:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800871a:	d007      	beq.n	800872c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800871c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800871e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008720:	3304      	adds	r3, #4
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	4413      	add	r3, r2
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800872c:	2302      	movs	r3, #2
 800872e:	e266      	b.n	8008bfe <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 0304 	and.w	r3, r3, #4
 8008738:	2b00      	cmp	r3, #0
 800873a:	d044      	beq.n	80087c6 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	4b75      	ldr	r3, [pc, #468]	@ (8008918 <ETH_Prepare_Tx_Descriptors+0x240>)
 8008742:	4013      	ands	r3, r2
 8008744:	68ba      	ldr	r2, [r7, #8]
 8008746:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008748:	431a      	orrs	r2, r3
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008758:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008768:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f003 0308 	and.w	r3, r3, #8
 8008772:	2b00      	cmp	r3, #0
 8008774:	d027      	beq.n	80087c6 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8008776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	b29a      	uxth	r2, r3
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008780:	041b      	lsls	r3, r3, #16
 8008782:	431a      	orrs	r2, r3
 8008784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008786:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a0:	431a      	orrs	r2, r3
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80087b4:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80087c4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0310 	and.w	r3, r3, #16
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00e      	beq.n	80087f0 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	4b51      	ldr	r3, [pc, #324]	@ (800891c <ETH_Prepare_Tx_Descriptors+0x244>)
 80087d8:	4013      	ands	r3, r2
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	6992      	ldr	r2, [r2, #24]
 80087de:	431a      	orrs	r2, r3
 80087e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e2:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d105      	bne.n	8008808 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 0310 	and.w	r3, r3, #16
 8008804:	2b00      	cmp	r3, #0
 8008806:	d036      	beq.n	8008876 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8008808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880a:	68db      	ldr	r3, [r3, #12]
 800880c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008812:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8008814:	f3bf 8f5f 	dmb	sy
}
 8008818:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008824:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8008826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008828:	3301      	adds	r3, #1
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800882c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800882e:	2b03      	cmp	r3, #3
 8008830:	d902      	bls.n	8008838 <ETH_Prepare_Tx_Descriptors+0x160>
 8008832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008834:	3b04      	subs	r3, #4
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800883a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800883c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008840:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 8008842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008844:	3301      	adds	r3, #1
 8008846:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008854:	d10f      	bne.n	8008876 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	6a3a      	ldr	r2, [r7, #32]
 800885a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8008860:	f3bf 8f5f 	dmb	sy
}
 8008864:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8008866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800886e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008870:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8008872:	2302      	movs	r3, #2
 8008874:	e1c3      	b.n	8008bfe <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8008876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008878:	3301      	adds	r3, #1
 800887a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800887c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	461a      	mov	r2, r3
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8008886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008888:	689a      	ldr	r2, [r3, #8]
 800888a:	4b24      	ldr	r3, [pc, #144]	@ (800891c <ETH_Prepare_Tx_Descriptors+0x244>)
 800888c:	4013      	ands	r3, r2
 800888e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008890:	6852      	ldr	r2, [r2, #4]
 8008892:	431a      	orrs	r2, r3
 8008894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008896:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8008898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d012      	beq.n	80088c6 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80088a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80088a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	461a      	mov	r2, r3
 80088ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ae:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	689a      	ldr	r2, [r3, #8]
 80088b4:	4b1a      	ldr	r3, [pc, #104]	@ (8008920 <ETH_Prepare_Tx_Descriptors+0x248>)
 80088b6:	4013      	ands	r3, r2
 80088b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088ba:	6852      	ldr	r2, [r2, #4]
 80088bc:	0412      	lsls	r2, r2, #16
 80088be:	431a      	orrs	r2, r3
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	609a      	str	r2, [r3, #8]
 80088c4:	e008      	b.n	80088d8 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80088c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c8:	2200      	movs	r2, #0
 80088ca:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80088cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	4b13      	ldr	r3, [pc, #76]	@ (8008920 <ETH_Prepare_Tx_Descriptors+0x248>)
 80088d2:	4013      	ands	r3, r2
 80088d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088d6:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0310 	and.w	r3, r3, #16
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d021      	beq.n	8008928 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80088e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	04db      	lsls	r3, r3, #19
 80088f2:	431a      	orrs	r2, r3
 80088f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f6:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	68da      	ldr	r2, [r3, #12]
 80088fc:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <ETH_Prepare_Tx_Descriptors+0x24c>)
 80088fe:	4013      	ands	r3, r2
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	69d2      	ldr	r2, [r2, #28]
 8008904:	431a      	orrs	r2, r3
 8008906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008908:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	68db      	ldr	r3, [r3, #12]
 800890e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	60da      	str	r2, [r3, #12]
 8008916:	e02e      	b.n	8008976 <ETH_Prepare_Tx_Descriptors+0x29e>
 8008918:	ffff0000 	.word	0xffff0000
 800891c:	ffffc000 	.word	0xffffc000
 8008920:	c000ffff 	.word	0xc000ffff
 8008924:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8008928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892a:	68da      	ldr	r2, [r3, #12]
 800892c:	4b7b      	ldr	r3, [pc, #492]	@ (8008b1c <ETH_Prepare_Tx_Descriptors+0x444>)
 800892e:	4013      	ands	r3, r2
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	6852      	ldr	r2, [r2, #4]
 8008934:	431a      	orrs	r2, r3
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d008      	beq.n	8008958 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	695b      	ldr	r3, [r3, #20]
 8008952:	431a      	orrs	r2, r3
 8008954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008956:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f003 0320 	and.w	r3, r3, #32
 8008960:	2b00      	cmp	r3, #0
 8008962:	d008      	beq.n	8008976 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	431a      	orrs	r2, r3
 8008972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008974:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	d008      	beq.n	8008994 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800898e:	431a      	orrs	r2, r3
 8008990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008992:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8008994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899e:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80089a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a2:	68db      	ldr	r3, [r3, #12]
 80089a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80089a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089aa:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80089ac:	f3bf 8f5f 	dmb	sy
}
 80089b0:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80089ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089bc:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f003 0302 	and.w	r3, r3, #2
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 80da 	beq.w	8008b80 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80089cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	431a      	orrs	r2, r3
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80089de:	e0cf      	b.n	8008b80 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80089e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80089e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ea:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80089ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ee:	3301      	adds	r3, #1
 80089f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089f4:	2b03      	cmp	r3, #3
 80089f6:	d902      	bls.n	80089fe <ETH_Prepare_Tx_Descriptors+0x326>
 80089f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089fa:	3b04      	subs	r3, #4
 80089fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80089fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a06:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8008a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a12:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8008a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a20:	d007      	beq.n	8008a32 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8008a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a26:	3304      	adds	r3, #4
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d029      	beq.n	8008a86 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8008a32:	6a3b      	ldr	r3, [r7, #32]
 8008a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a3e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8008a40:	2300      	movs	r3, #0
 8008a42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a44:	e019      	b.n	8008a7a <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8008a46:	f3bf 8f5f 	dmb	sy
}
 8008a4a:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a56:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8008a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a60:	2b03      	cmp	r3, #3
 8008a62:	d902      	bls.n	8008a6a <ETH_Prepare_Tx_Descriptors+0x392>
 8008a64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a66:	3b04      	subs	r3, #4
 8008a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a72:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8008a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a76:	3301      	adds	r3, #1
 8008a78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d3e1      	bcc.n	8008a46 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8008a82:	2302      	movs	r3, #2
 8008a84:	e0bb      	b.n	8008bfe <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8008a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a88:	3301      	adds	r3, #1
 8008a8a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8008a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8008a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	461a      	mov	r2, r3
 8008a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9a:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8008b20 <ETH_Prepare_Tx_Descriptors+0x448>)
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008aa6:	6852      	ldr	r2, [r2, #4]
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8008aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d012      	beq.n	8008adc <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8008ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8008abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	689a      	ldr	r2, [r3, #8]
 8008aca:	4b16      	ldr	r3, [pc, #88]	@ (8008b24 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ad0:	6852      	ldr	r2, [r2, #4]
 8008ad2:	0412      	lsls	r2, r2, #16
 8008ad4:	431a      	orrs	r2, r3
 8008ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad8:	609a      	str	r2, [r3, #8]
 8008ada:	e008      	b.n	8008aee <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8008adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ade:	2200      	movs	r2, #0
 8008ae0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8008b24 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008ae8:	4013      	ands	r3, r2
 8008aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aec:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f003 0310 	and.w	r3, r3, #16
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d018      	beq.n	8008b2c <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8008afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afc:	68da      	ldr	r2, [r3, #12]
 8008afe:	4b0a      	ldr	r3, [pc, #40]	@ (8008b28 <ETH_Prepare_Tx_Descriptors+0x450>)
 8008b00:	4013      	ands	r3, r2
 8008b02:	68ba      	ldr	r2, [r7, #8]
 8008b04:	69d2      	ldr	r2, [r2, #28]
 8008b06:	431a      	orrs	r2, r3
 8008b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0a:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8008b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b16:	60da      	str	r2, [r3, #12]
 8008b18:	e020      	b.n	8008b5c <ETH_Prepare_Tx_Descriptors+0x484>
 8008b1a:	bf00      	nop
 8008b1c:	ffff8000 	.word	0xffff8000
 8008b20:	ffffc000 	.word	0xffffc000
 8008b24:	c000ffff 	.word	0xc000ffff
 8008b28:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8008b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	4b36      	ldr	r3, [pc, #216]	@ (8008c0c <ETH_Prepare_Tx_Descriptors+0x534>)
 8008b32:	4013      	ands	r3, r2
 8008b34:	68ba      	ldr	r2, [r7, #8]
 8008b36:	6852      	ldr	r2, [r2, #4]
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3c:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d008      	beq.n	8008b5c <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8008b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	431a      	orrs	r2, r3
 8008b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5a:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8008b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5e:	3301      	adds	r3, #1
 8008b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8008b62:	f3bf 8f5f 	dmb	sy
}
 8008b66:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8008b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b72:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8008b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7e:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8008b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f47f af2b 	bne.w	80089e0 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d006      	beq.n	8008b9e <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9a:	609a      	str	r2, [r3, #8]
 8008b9c:	e005      	b.n	8008baa <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba8:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bac:	68db      	ldr	r3, [r3, #12]
 8008bae:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb4:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bbe:	3304      	adds	r3, #4
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8008bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008bca:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bcc:	f3ef 8310 	mrs	r3, PRIMASK
 8008bd0:	61bb      	str	r3, [r7, #24]
  return(result);
 8008bd2:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008bd4:	61fb      	str	r3, [r7, #28]
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	f383 8810 	msr	PRIMASK, r3
}
 8008be0:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be8:	4413      	add	r3, r2
 8008bea:	1c5a      	adds	r2, r3, #1
 8008bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bee:	629a      	str	r2, [r3, #40]	@ 0x28
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f383 8810 	msr	PRIMASK, r3
}
 8008bfa:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3744      	adds	r7, #68	@ 0x44
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	ffff8000 	.word	0xffff8000

08008c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b089      	sub	sp, #36	@ 0x24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008c1e:	4b89      	ldr	r3, [pc, #548]	@ (8008e44 <HAL_GPIO_Init+0x234>)
 8008c20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c22:	e194      	b.n	8008f4e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	2101      	movs	r1, #1
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c30:	4013      	ands	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f000 8186 	beq.w	8008f48 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	f003 0303 	and.w	r3, r3, #3
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d005      	beq.n	8008c54 <HAL_GPIO_Init+0x44>
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	f003 0303 	and.w	r3, r3, #3
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d130      	bne.n	8008cb6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	2203      	movs	r2, #3
 8008c60:	fa02 f303 	lsl.w	r3, r2, r3
 8008c64:	43db      	mvns	r3, r3
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	68da      	ldr	r2, [r3, #12]
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	005b      	lsls	r3, r3, #1
 8008c74:	fa02 f303 	lsl.w	r3, r2, r3
 8008c78:	69ba      	ldr	r2, [r7, #24]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	69ba      	ldr	r2, [r7, #24]
 8008c82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c92:	43db      	mvns	r3, r3
 8008c94:	69ba      	ldr	r2, [r7, #24]
 8008c96:	4013      	ands	r3, r2
 8008c98:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	091b      	lsrs	r3, r3, #4
 8008ca0:	f003 0201 	and.w	r2, r3, #1
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	69ba      	ldr	r2, [r7, #24]
 8008cb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f003 0303 	and.w	r3, r3, #3
 8008cbe:	2b03      	cmp	r3, #3
 8008cc0:	d017      	beq.n	8008cf2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	2203      	movs	r2, #3
 8008cce:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd2:	43db      	mvns	r3, r3
 8008cd4:	69ba      	ldr	r2, [r7, #24]
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	689a      	ldr	r2, [r3, #8]
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	005b      	lsls	r3, r3, #1
 8008ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce6:	69ba      	ldr	r2, [r7, #24]
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	69ba      	ldr	r2, [r7, #24]
 8008cf0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f003 0303 	and.w	r3, r3, #3
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d123      	bne.n	8008d46 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	08da      	lsrs	r2, r3, #3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	3208      	adds	r2, #8
 8008d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008d0c:	69fb      	ldr	r3, [r7, #28]
 8008d0e:	f003 0307 	and.w	r3, r3, #7
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	220f      	movs	r2, #15
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	43db      	mvns	r3, r3
 8008d1c:	69ba      	ldr	r2, [r7, #24]
 8008d1e:	4013      	ands	r3, r2
 8008d20:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	691a      	ldr	r2, [r3, #16]
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	f003 0307 	and.w	r3, r3, #7
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d32:	69ba      	ldr	r2, [r7, #24]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	08da      	lsrs	r2, r3, #3
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	3208      	adds	r2, #8
 8008d40:	69b9      	ldr	r1, [r7, #24]
 8008d42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	005b      	lsls	r3, r3, #1
 8008d50:	2203      	movs	r2, #3
 8008d52:	fa02 f303 	lsl.w	r3, r2, r3
 8008d56:	43db      	mvns	r3, r3
 8008d58:	69ba      	ldr	r2, [r7, #24]
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f003 0203 	and.w	r2, r3, #3
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6e:	69ba      	ldr	r2, [r7, #24]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f000 80e0 	beq.w	8008f48 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d88:	4b2f      	ldr	r3, [pc, #188]	@ (8008e48 <HAL_GPIO_Init+0x238>)
 8008d8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d8e:	4a2e      	ldr	r2, [pc, #184]	@ (8008e48 <HAL_GPIO_Init+0x238>)
 8008d90:	f043 0302 	orr.w	r3, r3, #2
 8008d94:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008d98:	4b2b      	ldr	r3, [pc, #172]	@ (8008e48 <HAL_GPIO_Init+0x238>)
 8008d9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	60fb      	str	r3, [r7, #12]
 8008da4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008da6:	4a29      	ldr	r2, [pc, #164]	@ (8008e4c <HAL_GPIO_Init+0x23c>)
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	089b      	lsrs	r3, r3, #2
 8008dac:	3302      	adds	r3, #2
 8008dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	f003 0303 	and.w	r3, r3, #3
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	220f      	movs	r2, #15
 8008dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc2:	43db      	mvns	r3, r3
 8008dc4:	69ba      	ldr	r2, [r7, #24]
 8008dc6:	4013      	ands	r3, r2
 8008dc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a20      	ldr	r2, [pc, #128]	@ (8008e50 <HAL_GPIO_Init+0x240>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d052      	beq.n	8008e78 <HAL_GPIO_Init+0x268>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8008e54 <HAL_GPIO_Init+0x244>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d031      	beq.n	8008e3e <HAL_GPIO_Init+0x22e>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8008e58 <HAL_GPIO_Init+0x248>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d02b      	beq.n	8008e3a <HAL_GPIO_Init+0x22a>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a1d      	ldr	r2, [pc, #116]	@ (8008e5c <HAL_GPIO_Init+0x24c>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d025      	beq.n	8008e36 <HAL_GPIO_Init+0x226>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a1c      	ldr	r2, [pc, #112]	@ (8008e60 <HAL_GPIO_Init+0x250>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d01f      	beq.n	8008e32 <HAL_GPIO_Init+0x222>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a1b      	ldr	r2, [pc, #108]	@ (8008e64 <HAL_GPIO_Init+0x254>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d019      	beq.n	8008e2e <HAL_GPIO_Init+0x21e>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a1a      	ldr	r2, [pc, #104]	@ (8008e68 <HAL_GPIO_Init+0x258>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d013      	beq.n	8008e2a <HAL_GPIO_Init+0x21a>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	4a19      	ldr	r2, [pc, #100]	@ (8008e6c <HAL_GPIO_Init+0x25c>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d00d      	beq.n	8008e26 <HAL_GPIO_Init+0x216>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	4a18      	ldr	r2, [pc, #96]	@ (8008e70 <HAL_GPIO_Init+0x260>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d007      	beq.n	8008e22 <HAL_GPIO_Init+0x212>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	4a17      	ldr	r2, [pc, #92]	@ (8008e74 <HAL_GPIO_Init+0x264>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d101      	bne.n	8008e1e <HAL_GPIO_Init+0x20e>
 8008e1a:	2309      	movs	r3, #9
 8008e1c:	e02d      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e1e:	230a      	movs	r3, #10
 8008e20:	e02b      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e22:	2308      	movs	r3, #8
 8008e24:	e029      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e26:	2307      	movs	r3, #7
 8008e28:	e027      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e2a:	2306      	movs	r3, #6
 8008e2c:	e025      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e2e:	2305      	movs	r3, #5
 8008e30:	e023      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e32:	2304      	movs	r3, #4
 8008e34:	e021      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e36:	2303      	movs	r3, #3
 8008e38:	e01f      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e3a:	2302      	movs	r3, #2
 8008e3c:	e01d      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e01b      	b.n	8008e7a <HAL_GPIO_Init+0x26a>
 8008e42:	bf00      	nop
 8008e44:	58000080 	.word	0x58000080
 8008e48:	58024400 	.word	0x58024400
 8008e4c:	58000400 	.word	0x58000400
 8008e50:	58020000 	.word	0x58020000
 8008e54:	58020400 	.word	0x58020400
 8008e58:	58020800 	.word	0x58020800
 8008e5c:	58020c00 	.word	0x58020c00
 8008e60:	58021000 	.word	0x58021000
 8008e64:	58021400 	.word	0x58021400
 8008e68:	58021800 	.word	0x58021800
 8008e6c:	58021c00 	.word	0x58021c00
 8008e70:	58022000 	.word	0x58022000
 8008e74:	58022400 	.word	0x58022400
 8008e78:	2300      	movs	r3, #0
 8008e7a:	69fa      	ldr	r2, [r7, #28]
 8008e7c:	f002 0203 	and.w	r2, r2, #3
 8008e80:	0092      	lsls	r2, r2, #2
 8008e82:	4093      	lsls	r3, r2
 8008e84:	69ba      	ldr	r2, [r7, #24]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e8a:	4938      	ldr	r1, [pc, #224]	@ (8008f6c <HAL_GPIO_Init+0x35c>)
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	089b      	lsrs	r3, r3, #2
 8008e90:	3302      	adds	r3, #2
 8008e92:	69ba      	ldr	r2, [r7, #24]
 8008e94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	43db      	mvns	r3, r3
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d003      	beq.n	8008ebe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008eb6:	69ba      	ldr	r2, [r7, #24]
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008ebe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	43db      	mvns	r3, r3
 8008ed2:	69ba      	ldr	r2, [r7, #24]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d003      	beq.n	8008eec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008eec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	43db      	mvns	r3, r3
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	4013      	ands	r3, r2
 8008f02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d003      	beq.n	8008f18 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	69ba      	ldr	r2, [r7, #24]
 8008f1c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	43db      	mvns	r3, r3
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d003      	beq.n	8008f42 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	69ba      	ldr	r2, [r7, #24]
 8008f46:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	fa22 f303 	lsr.w	r3, r2, r3
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f47f ae63 	bne.w	8008c24 <HAL_GPIO_Init+0x14>
  }
}
 8008f5e:	bf00      	nop
 8008f60:	bf00      	nop
 8008f62:	3724      	adds	r7, #36	@ 0x24
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	58000400 	.word	0x58000400

08008f70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b087      	sub	sp, #28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008f7e:	4b75      	ldr	r3, [pc, #468]	@ (8009154 <HAL_GPIO_DeInit+0x1e4>)
 8008f80:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8008f82:	e0d9      	b.n	8009138 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8008f84:	2201      	movs	r2, #1
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	fa02 f303 	lsl.w	r3, r2, r3
 8008f8c:	683a      	ldr	r2, [r7, #0]
 8008f8e:	4013      	ands	r3, r2
 8008f90:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 80cc 	beq.w	8009132 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8008f9a:	4a6f      	ldr	r2, [pc, #444]	@ (8009158 <HAL_GPIO_DeInit+0x1e8>)
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	089b      	lsrs	r3, r3, #2
 8008fa0:	3302      	adds	r3, #2
 8008fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fa6:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	f003 0303 	and.w	r3, r3, #3
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	220f      	movs	r2, #15
 8008fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	4013      	ands	r3, r2
 8008fba:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a67      	ldr	r2, [pc, #412]	@ (800915c <HAL_GPIO_DeInit+0x1ec>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d037      	beq.n	8009034 <HAL_GPIO_DeInit+0xc4>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a66      	ldr	r2, [pc, #408]	@ (8009160 <HAL_GPIO_DeInit+0x1f0>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d031      	beq.n	8009030 <HAL_GPIO_DeInit+0xc0>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a65      	ldr	r2, [pc, #404]	@ (8009164 <HAL_GPIO_DeInit+0x1f4>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d02b      	beq.n	800902c <HAL_GPIO_DeInit+0xbc>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a64      	ldr	r2, [pc, #400]	@ (8009168 <HAL_GPIO_DeInit+0x1f8>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d025      	beq.n	8009028 <HAL_GPIO_DeInit+0xb8>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a63      	ldr	r2, [pc, #396]	@ (800916c <HAL_GPIO_DeInit+0x1fc>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d01f      	beq.n	8009024 <HAL_GPIO_DeInit+0xb4>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	4a62      	ldr	r2, [pc, #392]	@ (8009170 <HAL_GPIO_DeInit+0x200>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d019      	beq.n	8009020 <HAL_GPIO_DeInit+0xb0>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a61      	ldr	r2, [pc, #388]	@ (8009174 <HAL_GPIO_DeInit+0x204>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d013      	beq.n	800901c <HAL_GPIO_DeInit+0xac>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	4a60      	ldr	r2, [pc, #384]	@ (8009178 <HAL_GPIO_DeInit+0x208>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d00d      	beq.n	8009018 <HAL_GPIO_DeInit+0xa8>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4a5f      	ldr	r2, [pc, #380]	@ (800917c <HAL_GPIO_DeInit+0x20c>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d007      	beq.n	8009014 <HAL_GPIO_DeInit+0xa4>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a5e      	ldr	r2, [pc, #376]	@ (8009180 <HAL_GPIO_DeInit+0x210>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d101      	bne.n	8009010 <HAL_GPIO_DeInit+0xa0>
 800900c:	2309      	movs	r3, #9
 800900e:	e012      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009010:	230a      	movs	r3, #10
 8009012:	e010      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009014:	2308      	movs	r3, #8
 8009016:	e00e      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009018:	2307      	movs	r3, #7
 800901a:	e00c      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 800901c:	2306      	movs	r3, #6
 800901e:	e00a      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009020:	2305      	movs	r3, #5
 8009022:	e008      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009024:	2304      	movs	r3, #4
 8009026:	e006      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009028:	2303      	movs	r3, #3
 800902a:	e004      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 800902c:	2302      	movs	r3, #2
 800902e:	e002      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009030:	2301      	movs	r3, #1
 8009032:	e000      	b.n	8009036 <HAL_GPIO_DeInit+0xc6>
 8009034:	2300      	movs	r3, #0
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	f002 0203 	and.w	r2, r2, #3
 800903c:	0092      	lsls	r2, r2, #2
 800903e:	4093      	lsls	r3, r2
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	429a      	cmp	r2, r3
 8009044:	d136      	bne.n	80090b4 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	43db      	mvns	r3, r3
 800904e:	401a      	ands	r2, r3
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	685a      	ldr	r2, [r3, #4]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	43db      	mvns	r3, r3
 800905c:	401a      	ands	r2, r3
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8009062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	43db      	mvns	r3, r3
 800906c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009070:	4013      	ands	r3, r2
 8009072:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8009074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	43db      	mvns	r3, r3
 800907e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009082:	4013      	ands	r3, r2
 8009084:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	f003 0303 	and.w	r3, r3, #3
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	220f      	movs	r2, #15
 8009090:	fa02 f303 	lsl.w	r3, r2, r3
 8009094:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8009096:	4a30      	ldr	r2, [pc, #192]	@ (8009158 <HAL_GPIO_DeInit+0x1e8>)
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	089b      	lsrs	r3, r3, #2
 800909c:	3302      	adds	r3, #2
 800909e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	43da      	mvns	r2, r3
 80090a6:	482c      	ldr	r0, [pc, #176]	@ (8009158 <HAL_GPIO_DeInit+0x1e8>)
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	089b      	lsrs	r3, r3, #2
 80090ac:	400a      	ands	r2, r1
 80090ae:	3302      	adds	r3, #2
 80090b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	005b      	lsls	r3, r3, #1
 80090bc:	2103      	movs	r1, #3
 80090be:	fa01 f303 	lsl.w	r3, r1, r3
 80090c2:	431a      	orrs	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	08da      	lsrs	r2, r3, #3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	3208      	adds	r2, #8
 80090d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	f003 0307 	and.w	r3, r3, #7
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	220f      	movs	r2, #15
 80090de:	fa02 f303 	lsl.w	r3, r2, r3
 80090e2:	43db      	mvns	r3, r3
 80090e4:	697a      	ldr	r2, [r7, #20]
 80090e6:	08d2      	lsrs	r2, r2, #3
 80090e8:	4019      	ands	r1, r3
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	3208      	adds	r2, #8
 80090ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	68da      	ldr	r2, [r3, #12]
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	005b      	lsls	r3, r3, #1
 80090fa:	2103      	movs	r1, #3
 80090fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009100:	43db      	mvns	r3, r3
 8009102:	401a      	ands	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	2101      	movs	r1, #1
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	fa01 f303 	lsl.w	r3, r1, r3
 8009114:	43db      	mvns	r3, r3
 8009116:	401a      	ands	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	689a      	ldr	r2, [r3, #8]
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	005b      	lsls	r3, r3, #1
 8009124:	2103      	movs	r1, #3
 8009126:	fa01 f303 	lsl.w	r3, r1, r3
 800912a:	43db      	mvns	r3, r3
 800912c:	401a      	ands	r2, r3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	609a      	str	r2, [r3, #8]
    }

    position++;
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	3301      	adds	r3, #1
 8009136:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	fa22 f303 	lsr.w	r3, r2, r3
 8009140:	2b00      	cmp	r3, #0
 8009142:	f47f af1f 	bne.w	8008f84 <HAL_GPIO_DeInit+0x14>
  }
}
 8009146:	bf00      	nop
 8009148:	bf00      	nop
 800914a:	371c      	adds	r7, #28
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	58000080 	.word	0x58000080
 8009158:	58000400 	.word	0x58000400
 800915c:	58020000 	.word	0x58020000
 8009160:	58020400 	.word	0x58020400
 8009164:	58020800 	.word	0x58020800
 8009168:	58020c00 	.word	0x58020c00
 800916c:	58021000 	.word	0x58021000
 8009170:	58021400 	.word	0x58021400
 8009174:	58021800 	.word	0x58021800
 8009178:	58021c00 	.word	0x58021c00
 800917c:	58022000 	.word	0x58022000
 8009180:	58022400 	.word	0x58022400

08009184 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009184:	b480      	push	{r7}
 8009186:	b085      	sub	sp, #20
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	460b      	mov	r3, r1
 800918e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	691a      	ldr	r2, [r3, #16]
 8009194:	887b      	ldrh	r3, [r7, #2]
 8009196:	4013      	ands	r3, r2
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800919c:	2301      	movs	r3, #1
 800919e:	73fb      	strb	r3, [r7, #15]
 80091a0:	e001      	b.n	80091a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80091a2:	2300      	movs	r3, #0
 80091a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	807b      	strh	r3, [r7, #2]
 80091c0:	4613      	mov	r3, r2
 80091c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80091c4:	787b      	ldrb	r3, [r7, #1]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d003      	beq.n	80091d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80091ca:	887a      	ldrh	r2, [r7, #2]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80091d0:	e003      	b.n	80091da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80091d2:	887b      	ldrh	r3, [r7, #2]
 80091d4:	041a      	lsls	r2, r3, #16
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	619a      	str	r2, [r3, #24]
}
 80091da:	bf00      	nop
 80091dc:	370c      	adds	r7, #12
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr

080091e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80091e6:	b480      	push	{r7}
 80091e8:	b085      	sub	sp, #20
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
 80091ee:	460b      	mov	r3, r1
 80091f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	695b      	ldr	r3, [r3, #20]
 80091f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80091f8:	887a      	ldrh	r2, [r7, #2]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	4013      	ands	r3, r2
 80091fe:	041a      	lsls	r2, r3, #16
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	43d9      	mvns	r1, r3
 8009204:	887b      	ldrh	r3, [r7, #2]
 8009206:	400b      	ands	r3, r1
 8009208:	431a      	orrs	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	619a      	str	r2, [r3, #24]
}
 800920e:	bf00      	nop
 8009210:	3714      	adds	r7, #20
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
	...

0800921c <HAL_JPEG_Init>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_Init(JPEG_HandleTypeDef *hjpeg)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
    99,  99,  99,  99,  99,  99,  99,  99,
    99,  99,  99,  99,  99,  99,  99,  99
  };

  /* Check the JPEG handle allocation */
  if (hjpeg == NULL)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d101      	bne.n	800922e <HAL_JPEG_Init+0x12>
  {
    return HAL_ERROR;
 800922a:	2301      	movs	r3, #1
 800922c:	e070      	b.n	8009310 <HAL_JPEG_Init+0xf4>

    /* Init the low level hardware */
    hjpeg->MspInitCallback(hjpeg);
  }
#else
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009234:	b2db      	uxtb	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	d106      	bne.n	8009248 <HAL_JPEG_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hjpeg->Lock = HAL_UNLOCKED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_JPEG_MspInit(hjpeg);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f7f8 f952 	bl	80014ec <HAL_JPEG_MspInit>
  }
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2202      	movs	r2, #2
 800924c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Start the JPEG Core*/
  __HAL_JPEG_ENABLE(hjpeg);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0201 	orr.w	r2, r2, #1
 800925e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Stop the JPEG encoding/decoding process*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f022 0201 	bic.w	r2, r2, #1
 800926e:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800927e:	631a      	str	r2, [r3, #48]	@ 0x30


  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800928e:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800929e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80092ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* init default quantization tables*/
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a19      	ldr	r2, [pc, #100]	@ (8009318 <HAL_JPEG_Init+0xfc>)
 80092b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a18      	ldr	r2, [pc, #96]	@ (800931c <HAL_JPEG_Init+0x100>)
 80092ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hjpeg->QuantTable2 = NULL;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hjpeg->QuantTable3 = NULL;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* init the default Huffman tables*/
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fe8f 	bl	8009fec <JPEG_Set_HuffEnc_Mem>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d004      	beq.n	80092de <HAL_JPEG_Init+0xc2>
  {
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2201      	movs	r2, #1
 80092d8:	651a      	str	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e018      	b.n	8009310 <HAL_JPEG_Init+0xf4>
  }

  /* Enable header processing*/
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80092ec:	605a      	str	r2, [r3, #4]

  /* Reset JpegInCount and JpegOutCount */
  hjpeg->JpegInCount = 0;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	621a      	str	r2, [r3, #32]
  hjpeg->JpegOutCount = 0;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_READY;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2201      	movs	r2, #1
 80092fe:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Reset the JPEG ErrorCode */
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	651a      	str	r2, [r3, #80]	@ 0x50

  /*Clear the context filelds*/
  hjpeg->Context = 0;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	08024360 	.word	0x08024360
 800931c:	080243a0 	.word	0x080243a0

08009320 <HAL_JPEG_ConfigEncoding>:
  * @param  pConf pointer to a JPEG_ConfTypeDef structure that contains
  *         the encoding configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_ConfigEncoding(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pConf)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b088      	sub	sp, #32
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  uint32_t vfactor;
  uint32_t hMCU;
  uint32_t vMCU;

  /* Check the JPEG handle allocation */
  if ((hjpeg == NULL) || (pConf == NULL))
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d002      	beq.n	8009336 <HAL_JPEG_ConfigEncoding+0x16>
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d101      	bne.n	800933a <HAL_JPEG_ConfigEncoding+0x1a>
  {
    return HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	e191      	b.n	800965e <HAL_JPEG_ConfigEncoding+0x33e>
    assert_param(IS_JPEG_COLORSPACE(pConf->ColorSpace));
    assert_param(IS_JPEG_CHROMASUBSAMPLING(pConf->ChromaSubsampling));
    assert_param(IS_JPEG_IMAGE_QUALITY(pConf->ImageQuality));

    /* Process Locked */
    __HAL_LOCK(hjpeg);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009340:	2b01      	cmp	r3, #1
 8009342:	d101      	bne.n	8009348 <HAL_JPEG_ConfigEncoding+0x28>
 8009344:	2302      	movs	r3, #2
 8009346:	e18a      	b.n	800965e <HAL_JPEG_ConfigEncoding+0x33e>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    if (hjpeg->State == HAL_JPEG_STATE_READY)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009356:	b2db      	uxtb	r3, r3
 8009358:	2b01      	cmp	r3, #1
 800935a:	f040 817b 	bne.w	8009654 <HAL_JPEG_ConfigEncoding+0x334>
    {
      hjpeg->State = HAL_JPEG_STATE_BUSY;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2202      	movs	r2, #2
 8009362:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      hjpeg->Conf.ColorSpace          =  pConf->ColorSpace;
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	605a      	str	r2, [r3, #4]
      hjpeg->Conf.ChromaSubsampling   =  pConf->ChromaSubsampling;
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	609a      	str	r2, [r3, #8]
      hjpeg->Conf.ImageHeight         =  pConf->ImageHeight;
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	689a      	ldr	r2, [r3, #8]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	60da      	str	r2, [r3, #12]
      hjpeg->Conf.ImageWidth          =  pConf->ImageWidth;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	68da      	ldr	r2, [r3, #12]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	611a      	str	r2, [r3, #16]
      hjpeg->Conf.ImageQuality        =  pConf->ImageQuality;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	691a      	ldr	r2, [r3, #16]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	615a      	str	r2, [r3, #20]

      /* Reset the Color Space : by default only one quantization table is used*/
      hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_COLORSPACE;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800939c:	605a      	str	r2, [r3, #4]

      /* Set Number of color components*/
      if (hjpeg->Conf.ColorSpace == JPEG_GRAYSCALE_COLORSPACE)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d110      	bne.n	80093c8 <HAL_JPEG_ConfigEncoding+0xa8>
      {
        /*Gray Scale is only one component 8x8 blocks i.e 4:4:4*/
        hjpeg->Conf.ChromaSubsampling = JPEG_444_SUBSAMPLING;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	609a      	str	r2, [r3, #8]

        JPEG_SetColorGrayScale(hjpeg);
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f001 f989 	bl	800a6c4 <JPEG_SetColorGrayScale>
        /* Set quantization table 0*/
        error = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	3350      	adds	r3, #80	@ 0x50
 80093bc:	461a      	mov	r2, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f001 f896 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 80093c4:	61f8      	str	r0, [r7, #28]
 80093c6:	e0c5      	b.n	8009554 <HAL_JPEG_ConfigEncoding+0x234>
      }
      else if (hjpeg->Conf.ColorSpace == JPEG_YCBCR_COLORSPACE)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d166      	bne.n	800949e <HAL_JPEG_ConfigEncoding+0x17e>
      {
        /*
           Set the Color Space for YCbCr : 2 quantization tables are used
           one for Luminance(Y) and one for both Chrominances (Cb & Cr)
          */
        hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE_0;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685a      	ldr	r2, [r3, #4]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f042 0210 	orr.w	r2, r2, #16
 80093de:	605a      	str	r2, [r3, #4]

        JPEG_SetColorYCBCR(hjpeg);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f001 f8f7 	bl	800a5d4 <JPEG_SetColorYCBCR>

        /* Set quantization table 0*/
        error  = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	3350      	adds	r3, #80	@ 0x50
 80093f0:	461a      	mov	r2, r3
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f001 f87c 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 80093f8:	61f8      	str	r0, [r7, #28]
        /*By default quantization table 0 for component 0 and quantization table 1 for both components 1 and 2*/
        error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable1, (hjpeg->Instance->QMEM1));
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3390      	adds	r3, #144	@ 0x90
 8009404:	461a      	mov	r2, r3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f001 f872 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 800940c:	4602      	mov	r2, r0
 800940e:	69fb      	ldr	r3, [r7, #28]
 8009410:	4313      	orrs	r3, r2
 8009412:	61fb      	str	r3, [r7, #28]

        if ((hjpeg->Context & JPEG_CONTEXT_CUSTOM_TABLES) != 0UL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009418:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 8099 	beq.w	8009554 <HAL_JPEG_ConfigEncoding+0x234>
        {
          /*Use user customized quantization tables , 1 table per component*/
          /* use 3 quantization tables , one for each component*/
          hjpeg->Instance->CONFR1 &= (~JPEG_CONFR1_COLORSPACE);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	685a      	ldr	r2, [r3, #4]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8009430:	605a      	str	r2, [r3, #4]
          hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE_1;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	685a      	ldr	r2, [r3, #4]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f042 0220 	orr.w	r2, r2, #32
 8009440:	605a      	str	r2, [r3, #4]

          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable2, (hjpeg->Instance->QMEM2));
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	33d0      	adds	r3, #208	@ 0xd0
 800944c:	461a      	mov	r2, r3
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f001 f84e 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 8009454:	4602      	mov	r2, r0
 8009456:	69fb      	ldr	r3, [r7, #28]
 8009458:	4313      	orrs	r3, r2
 800945a:	61fb      	str	r3, [r7, #28]

          /*Use Quantization 1 table for component 1*/
          hjpeg->Instance->CONFR5 &= (~JPEG_CONFR5_QT);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	695a      	ldr	r2, [r3, #20]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f022 020c 	bic.w	r2, r2, #12
 800946a:	615a      	str	r2, [r3, #20]
          hjpeg->Instance->CONFR5 |=  JPEG_CONFR5_QT_0;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	695a      	ldr	r2, [r3, #20]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f042 0204 	orr.w	r2, r2, #4
 800947a:	615a      	str	r2, [r3, #20]

          /*Use Quantization 2 table for component 2*/
          hjpeg->Instance->CONFR6 &= (~JPEG_CONFR6_QT);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	699a      	ldr	r2, [r3, #24]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 020c 	bic.w	r2, r2, #12
 800948a:	619a      	str	r2, [r3, #24]
          hjpeg->Instance->CONFR6 |=  JPEG_CONFR6_QT_1;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	699a      	ldr	r2, [r3, #24]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0208 	orr.w	r2, r2, #8
 800949a:	619a      	str	r2, [r3, #24]
 800949c:	e05a      	b.n	8009554 <HAL_JPEG_ConfigEncoding+0x234>
        }
      }
      else /* ColorSpace == JPEG_CMYK_COLORSPACE */
      {
        JPEG_SetColorCMYK(hjpeg);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f001 f92e 	bl	800a700 <JPEG_SetColorCMYK>

        /* Set quantization table 0*/
        error  = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	3350      	adds	r3, #80	@ 0x50
 80094ae:	461a      	mov	r2, r3
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f001 f81d 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 80094b6:	61f8      	str	r0, [r7, #28]
        /*By default quantization table 0 for All components*/

        if ((hjpeg->Context & JPEG_CONTEXT_CUSTOM_TABLES) != 0UL)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d047      	beq.n	8009554 <HAL_JPEG_ConfigEncoding+0x234>
        {
          /*Use user customized quantization tables , 1 table per component*/
          /* use 4 quantization tables , one for each component*/
          hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	685a      	ldr	r2, [r3, #4]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80094d2:	605a      	str	r2, [r3, #4]

          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable1, (hjpeg->Instance->QMEM1));
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	3390      	adds	r3, #144	@ 0x90
 80094de:	461a      	mov	r2, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f001 f805 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 80094e6:	4602      	mov	r2, r0
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	61fb      	str	r3, [r7, #28]
          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable2, (hjpeg->Instance->QMEM2));
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	33d0      	adds	r3, #208	@ 0xd0
 80094f8:	461a      	mov	r2, r3
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 fff8 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 8009500:	4602      	mov	r2, r0
 8009502:	69fb      	ldr	r3, [r7, #28]
 8009504:	4313      	orrs	r3, r2
 8009506:	61fb      	str	r3, [r7, #28]
          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable3, (hjpeg->Instance->QMEM3));
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8009514:	461a      	mov	r2, r3
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 ffea 	bl	800a4f0 <JPEG_Set_Quantization_Mem>
 800951c:	4602      	mov	r2, r0
 800951e:	69fb      	ldr	r3, [r7, #28]
 8009520:	4313      	orrs	r3, r2
 8009522:	61fb      	str	r3, [r7, #28]

          /*Use Quantization 1 table for component 1*/
          hjpeg->Instance->CONFR5 |=  JPEG_CONFR5_QT_0;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	695a      	ldr	r2, [r3, #20]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f042 0204 	orr.w	r2, r2, #4
 8009532:	615a      	str	r2, [r3, #20]

          /*Use Quantization 2 table for component 2*/
          hjpeg->Instance->CONFR6 |=  JPEG_CONFR6_QT_1;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	699a      	ldr	r2, [r3, #24]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f042 0208 	orr.w	r2, r2, #8
 8009542:	619a      	str	r2, [r3, #24]

          /*Use Quantization 3 table for component 3*/
          hjpeg->Instance->CONFR7 |=  JPEG_CONFR7_QT;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	69da      	ldr	r2, [r3, #28]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 020c 	orr.w	r2, r2, #12
 8009552:	61da      	str	r2, [r3, #28]
        }
      }

      if (error != 0UL)
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00c      	beq.n	8009574 <HAL_JPEG_ConfigEncoding+0x254>
      {
        hjpeg->ErrorCode = HAL_JPEG_ERROR_QUANT_TABLE;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2202      	movs	r2, #2
 800955e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Process Unlocked */
        __HAL_UNLOCK(hjpeg);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Set the JPEG State to ready */
        hjpeg->State = HAL_JPEG_STATE_READY;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2201      	movs	r2, #1
 800956c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

        return  HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e074      	b.n	800965e <HAL_JPEG_ConfigEncoding+0x33e>
      }
      /* Set the image size*/
      /* set the number of lines*/
      MODIFY_REG(hjpeg->Instance->CONFR1, JPEG_CONFR1_YSIZE, ((hjpeg->Conf.ImageHeight & 0x0000FFFFUL) << 16));
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	b299      	uxth	r1, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	041a      	lsls	r2, r3, #16
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	430a      	orrs	r2, r1
 8009588:	605a      	str	r2, [r3, #4]
      /* set the number of pixels per line*/
      MODIFY_REG(hjpeg->Instance->CONFR3, JPEG_CONFR3_XSIZE, ((hjpeg->Conf.ImageWidth & 0x0000FFFFUL) << 16));
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	b299      	uxth	r1, r3
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	691b      	ldr	r3, [r3, #16]
 8009596:	041a      	lsls	r2, r3, #16
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	430a      	orrs	r2, r1
 800959e:	60da      	str	r2, [r3, #12]


      if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING) /* 4:2:0*/
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	689b      	ldr	r3, [r3, #8]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d104      	bne.n	80095b2 <HAL_JPEG_ConfigEncoding+0x292>
      {
        hfactor = 16;
 80095a8:	2310      	movs	r3, #16
 80095aa:	61bb      	str	r3, [r7, #24]
        vfactor = 16;
 80095ac:	2310      	movs	r3, #16
 80095ae:	617b      	str	r3, [r7, #20]
 80095b0:	e00c      	b.n	80095cc <HAL_JPEG_ConfigEncoding+0x2ac>
      }
      else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING) /* 4:2:2*/
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d104      	bne.n	80095c4 <HAL_JPEG_ConfigEncoding+0x2a4>
      {
        hfactor = 16;
 80095ba:	2310      	movs	r3, #16
 80095bc:	61bb      	str	r3, [r7, #24]
        vfactor = 8;
 80095be:	2308      	movs	r3, #8
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	e003      	b.n	80095cc <HAL_JPEG_ConfigEncoding+0x2ac>
      }
      else /* Default is 8x8 MCU,  4:4:4*/
      {
        hfactor = 8;
 80095c4:	2308      	movs	r3, #8
 80095c6:	61bb      	str	r3, [r7, #24]
        vfactor = 8;
 80095c8:	2308      	movs	r3, #8
 80095ca:	617b      	str	r3, [r7, #20]
      }

      hMCU = (hjpeg->Conf.ImageWidth / hfactor);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	691a      	ldr	r2, [r3, #16]
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095d6:	613b      	str	r3, [r7, #16]
      if ((hjpeg->Conf.ImageWidth % hfactor) != 0UL)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	691b      	ldr	r3, [r3, #16]
 80095dc:	69ba      	ldr	r2, [r7, #24]
 80095de:	fbb3 f2f2 	udiv	r2, r3, r2
 80095e2:	69b9      	ldr	r1, [r7, #24]
 80095e4:	fb01 f202 	mul.w	r2, r1, r2
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d002      	beq.n	80095f4 <HAL_JPEG_ConfigEncoding+0x2d4>
      {
        hMCU++; /*+1 for horizontal incomplete MCU */
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	3301      	adds	r3, #1
 80095f2:	613b      	str	r3, [r7, #16]
      }

      vMCU = (hjpeg->Conf.ImageHeight / vfactor);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80095fe:	60fb      	str	r3, [r7, #12]
      if ((hjpeg->Conf.ImageHeight % vfactor) != 0UL)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	fbb3 f2f2 	udiv	r2, r3, r2
 800960a:	6979      	ldr	r1, [r7, #20]
 800960c:	fb01 f202 	mul.w	r2, r1, r2
 8009610:	1a9b      	subs	r3, r3, r2
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <HAL_JPEG_ConfigEncoding+0x2fc>
      {
        vMCU++; /*+1 for vertical incomplete MCU */
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	3301      	adds	r3, #1
 800961a:	60fb      	str	r3, [r7, #12]
      }

      numberMCU = (hMCU * vMCU) - 1UL; /* Bit Field JPEG_CONFR2_NMCU shall be set to NB_MCU - 1*/
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	68fa      	ldr	r2, [r7, #12]
 8009620:	fb02 f303 	mul.w	r3, r2, r3
 8009624:	3b01      	subs	r3, #1
 8009626:	60bb      	str	r3, [r7, #8]
      /* Set the number of MCU*/
      hjpeg->Instance->CONFR2 = (numberMCU & JPEG_CONFR2_NMCU);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8009632:	609a      	str	r2, [r3, #8]

      hjpeg->Context |= JPEG_CONTEXT_CONF_ENCODING;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009638:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Set the JPEG State to ready */
      hjpeg->State = HAL_JPEG_STATE_READY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      /* Return function status */
      return HAL_OK;
 8009650:	2300      	movs	r3, #0
 8009652:	e004      	b.n	800965e <HAL_JPEG_ConfigEncoding+0x33e>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Return function status */
      return HAL_BUSY;
 800965c:	2302      	movs	r3, #2
    }
  }
}
 800965e:	4618      	mov	r0, r3
 8009660:	3720      	adds	r7, #32
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <HAL_JPEG_GetInfo>:
  * @param  pInfo pointer to a JPEG_ConfTypeDef structure that contains
  *         The JPEG decoded header information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b086      	sub	sp, #24
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
 800966e:	6039      	str	r1, [r7, #0]
  uint32_t yblockNb;
  uint32_t cBblockNb;
  uint32_t cRblockNb;

  /* Check the JPEG handle allocation */
  if ((hjpeg == NULL) || (pInfo == NULL))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d002      	beq.n	800967c <HAL_JPEG_GetInfo+0x16>
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <HAL_JPEG_GetInfo+0x1a>
  {
    return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e083      	b.n	8009788 <HAL_JPEG_GetInfo+0x122>
  }

  /*Read the conf parameters */
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	f003 0303 	and.w	r3, r3, #3
 800968a:	2b02      	cmp	r3, #2
 800968c:	d103      	bne.n	8009696 <HAL_JPEG_GetInfo+0x30>
  {
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	2210      	movs	r2, #16
 8009692:	601a      	str	r2, [r3, #0]
 8009694:	e017      	b.n	80096c6 <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	f003 0303 	and.w	r3, r3, #3
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d103      	bne.n	80096ac <HAL_JPEG_GetInfo+0x46>
  {
    pInfo->ColorSpace = JPEG_GRAYSCALE_COLORSPACE;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2200      	movs	r2, #0
 80096a8:	601a      	str	r2, [r3, #0]
 80096aa:	e00c      	b.n	80096c6 <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	f003 0303 	and.w	r3, r3, #3
 80096b6:	2b03      	cmp	r3, #3
 80096b8:	d103      	bne.n	80096c2 <HAL_JPEG_GetInfo+0x5c>
  {
    pInfo->ColorSpace = JPEG_CMYK_COLORSPACE;
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	2230      	movs	r2, #48	@ 0x30
 80096be:	601a      	str	r2, [r3, #0]
 80096c0:	e001      	b.n	80096c6 <HAL_JPEG_GetInfo+0x60>
  }
  else
  {
    return HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	e060      	b.n	8009788 <HAL_JPEG_GetInfo+0x122>
  }

  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	0c1b      	lsrs	r3, r3, #16
 80096ce:	b29a      	uxth	r2, r3
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	609a      	str	r2, [r3, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	0c1b      	lsrs	r3, r3, #16
 80096dc:	b29a      	uxth	r2, r3
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	60da      	str	r2, [r3, #12]

  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2b10      	cmp	r3, #16
 80096e8:	d003      	beq.n	80096f2 <HAL_JPEG_GetInfo+0x8c>
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2b30      	cmp	r3, #48	@ 0x30
 80096f0:	d140      	bne.n	8009774 <HAL_JPEG_GetInfo+0x10e>
  {
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	091b      	lsrs	r3, r3, #4
 80096fa:	f003 030f 	and.w	r3, r3, #15
 80096fe:	617b      	str	r3, [r7, #20]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	091b      	lsrs	r3, r3, #4
 8009708:	f003 030f 	and.w	r3, r3, #15
 800970c:	613b      	str	r3, [r7, #16]
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	091b      	lsrs	r3, r3, #4
 8009716:	f003 030f 	and.w	r3, r3, #15
 800971a:	60fb      	str	r3, [r7, #12]

    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	2b01      	cmp	r3, #1
 8009720:	d109      	bne.n	8009736 <HAL_JPEG_GetInfo+0xd0>
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d106      	bne.n	8009736 <HAL_JPEG_GetInfo+0xd0>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d103      	bne.n	8009736 <HAL_JPEG_GetInfo+0xd0>
    {
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	2202      	movs	r2, #2
 8009732:	605a      	str	r2, [r3, #4]
 8009734:	e01d      	b.n	8009772 <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d109      	bne.n	8009750 <HAL_JPEG_GetInfo+0xea>
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d106      	bne.n	8009750 <HAL_JPEG_GetInfo+0xea>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d103      	bne.n	8009750 <HAL_JPEG_GetInfo+0xea>
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	2200      	movs	r2, #0
 800974c:	605a      	str	r2, [r3, #4]
 800974e:	e010      	b.n	8009772 <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	2b03      	cmp	r3, #3
 8009754:	d109      	bne.n	800976a <HAL_JPEG_GetInfo+0x104>
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d106      	bne.n	800976a <HAL_JPEG_GetInfo+0x104>
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d103      	bne.n	800976a <HAL_JPEG_GetInfo+0x104>
    {
      pInfo->ChromaSubsampling = JPEG_420_SUBSAMPLING;
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	2201      	movs	r2, #1
 8009766:	605a      	str	r2, [r3, #4]
 8009768:	e003      	b.n	8009772 <HAL_JPEG_GetInfo+0x10c>
    }
    else /*Default is 4:4:4*/
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	2200      	movs	r2, #0
 800976e:	605a      	str	r2, [r3, #4]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8009770:	e003      	b.n	800977a <HAL_JPEG_GetInfo+0x114>
 8009772:	e002      	b.n	800977a <HAL_JPEG_GetInfo+0x114>
    }
  }
  else
  {
    pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	2200      	movs	r2, #0
 8009778:	605a      	str	r2, [r3, #4]
  }

  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f001 fe9a 	bl	800b4b4 <JPEG_GetQuality>
 8009780:	4602      	mov	r2, r0
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <HAL_JPEG_Encode_DMA>:
  * @param  OutDataLength size in bytes of the Output buffer
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_JPEG_Encode_DMA(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataInMCU, uint32_t InDataLength,
                                       uint8_t *pDataOut, uint32_t OutDataLength)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b084      	sub	sp, #16
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	607a      	str	r2, [r7, #4]
 800979c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param((InDataLength >= 4UL));
  assert_param((OutDataLength >= 4UL));

  /* Check In/out buffer allocation and size */
  if ((hjpeg == NULL) || (pDataInMCU == NULL) || (pDataOut == NULL))
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d005      	beq.n	80097b0 <HAL_JPEG_Encode_DMA+0x20>
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d002      	beq.n	80097b0 <HAL_JPEG_Encode_DMA+0x20>
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d101      	bne.n	80097b4 <HAL_JPEG_Encode_DMA+0x24>
  {
    return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e059      	b.n	8009868 <HAL_JPEG_Encode_DMA+0xd8>
  }

  /* Process Locked */
  __HAL_LOCK(hjpeg);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d101      	bne.n	80097c2 <HAL_JPEG_Encode_DMA+0x32>
 80097be:	2302      	movs	r3, #2
 80097c0:	e052      	b.n	8009868 <HAL_JPEG_Encode_DMA+0xd8>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2201      	movs	r2, #1
 80097c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  if (hjpeg->State != HAL_JPEG_STATE_READY)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d005      	beq.n	80097e2 <HAL_JPEG_Encode_DMA+0x52>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_BUSY;
 80097de:	2302      	movs	r3, #2
 80097e0:	e042      	b.n	8009868 <HAL_JPEG_Encode_DMA+0xd8>
  }
  else
  {
    if ((hjpeg->Context & JPEG_CONTEXT_CONF_ENCODING) == JPEG_CONTEXT_CONF_ENCODING)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097ee:	d134      	bne.n	800985a <HAL_JPEG_Encode_DMA+0xca>
    {
      /*Change JPEG state*/
      hjpeg->State = HAL_JPEG_STATE_BUSY_ENCODING;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2203      	movs	r2, #3
 80097f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      /*Set the Context to Encode with DMA*/
      hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097fc:	f023 020f 	bic.w	r2, r3, #15
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	655a      	str	r2, [r3, #84]	@ 0x54
      hjpeg->Context |= (JPEG_CONTEXT_ENCODE | JPEG_CONTEXT_DMA);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009808:	f043 020d 	orr.w	r2, r3, #13
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	655a      	str	r2, [r3, #84]	@ 0x54

      /*Store In/out buffers pointers and size*/
      hjpeg->pJpegInBuffPtr = pDataInMCU;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	619a      	str	r2, [r3, #24]
      hjpeg->pJpegOutBuffPtr = pDataOut;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	61da      	str	r2, [r3, #28]
      hjpeg->InDataLength = InDataLength;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	629a      	str	r2, [r3, #40]	@ 0x28
      hjpeg->OutDataLength = OutDataLength;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	69ba      	ldr	r2, [r7, #24]
 8009826:	62da      	str	r2, [r3, #44]	@ 0x2c

      /*Reset In/out data counter */
      hjpeg->JpegInCount = 0;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	621a      	str	r2, [r3, #32]
      hjpeg->JpegOutCount = 0;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2200      	movs	r2, #0
 8009832:	625a      	str	r2, [r3, #36]	@ 0x24

      /*Init decoding process*/
      JPEG_Init_Process(hjpeg);
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f000 ffcd 	bl	800a7d4 <JPEG_Init_Process>

      /* JPEG encoding process using DMA */
      if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f001 faee 	bl	800ae1c <JPEG_DMA_StartProcess>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00f      	beq.n	8009866 <HAL_JPEG_Encode_DMA+0xd6>
      {
        /* Update State */
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2206      	movs	r2, #6
 800984a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        /* Process Unlocked */
        __HAL_UNLOCK(hjpeg);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e006      	b.n	8009868 <HAL_JPEG_Encode_DMA+0xd8>

    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e000      	b.n	8009868 <HAL_JPEG_Encode_DMA+0xd8>
    }
  }
  /* Return function status */
  return HAL_OK;
 8009866:	2300      	movs	r3, #0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3710      	adds	r7, #16
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <HAL_JPEG_Pause>:
  *                           JPEG_PAUSE_RESUME_OUTPUT: Pause Output processing
  *                           JPEG_PAUSE_RESUME_INPUT_OUTPUT: Pause Input and Output processing
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_JPEG_Pause(JPEG_HandleTypeDef *hjpeg, uint32_t XferSelection)
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
  uint32_t mask = 0;
 800987a:	2300      	movs	r3, #0
 800987c:	60fb      	str	r3, [r7, #12]

  assert_param(IS_JPEG_PAUSE_RESUME_STATE(XferSelection));

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009882:	f003 030c 	and.w	r3, r3, #12
 8009886:	2b0c      	cmp	r3, #12
 8009888:	d116      	bne.n	80098b8 <HAL_JPEG_Pause+0x48>
  {
    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	f003 0301 	and.w	r3, r3, #1
 8009890:	2b00      	cmp	r3, #0
 8009892:	d005      	beq.n	80098a0 <HAL_JPEG_Pause+0x30>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009898:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d033      	beq.n	8009912 <HAL_JPEG_Pause+0xa2>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ae:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	655a      	str	r2, [r3, #84]	@ 0x54
 80098b6:	e02c      	b.n	8009912 <HAL_JPEG_Pause+0xa2>
    }

  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098bc:	f003 030c 	and.w	r3, r3, #12
 80098c0:	2b08      	cmp	r3, #8
 80098c2:	d126      	bne.n	8009912 <HAL_JPEG_Pause+0xa2>
  {

    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	f003 0301 	and.w	r3, r3, #1
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d009      	beq.n	80098e2 <HAL_JPEG_Pause+0x72>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	655a      	str	r2, [r3, #84]	@ 0x54
      mask |= (JPEG_IT_IFT | JPEG_IT_IFNF);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f043 0306 	orr.w	r3, r3, #6
 80098e0:	60fb      	str	r3, [r7, #12]
    }
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	f003 0302 	and.w	r3, r3, #2
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d009      	beq.n	8009900 <HAL_JPEG_Pause+0x90>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098f0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	655a      	str	r2, [r3, #84]	@ 0x54
      mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80098fe:	60fb      	str	r3, [r7, #12]
    }
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	43da      	mvns	r2, r3
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	400a      	ands	r2, r1
 8009910:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Nothing to do */
  }

  /* Return function status */
  return HAL_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3714      	adds	r7, #20
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr

08009920 <HAL_JPEG_ConfigInputBuffer>:
  * @param  pNewInputBuffer Pointer to the new input data buffer
  * @param  InDataLength Size in bytes of the new Input data buffer
  * @retval HAL status
  */
void HAL_JPEG_ConfigInputBuffer(JPEG_HandleTypeDef *hjpeg, uint8_t *pNewInputBuffer, uint32_t InDataLength)
{
 8009920:	b480      	push	{r7}
 8009922:	b085      	sub	sp, #20
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	68ba      	ldr	r2, [r7, #8]
 8009930:	619a      	str	r2, [r3, #24]
  hjpeg->InDataLength = InDataLength;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009938:	bf00      	nop
 800993a:	3714      	adds	r7, #20
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_JPEG_InfoReadyCallback>:
  * @param  pInfo pointer to a JPEG_ConfTypeDef structure that contains
  *         The JPEG decoded header information
  * @retval None
  */
__weak void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  UNUSED(pInfo);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_HeaderParsingCpltCallback could be implemented in the user file
   */
}
 800994e:	bf00      	nop
 8009950:	370c      	adds	r7, #12
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr

0800995a <HAL_JPEG_DecodeCpltCallback>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
__weak void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{
 800995a:	b480      	push	{r7}
 800995c:	b083      	sub	sp, #12
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  UNUSED(hjpeg);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_EncodeCpltCallback could be implemented in the user file
   */
}
 8009962:	bf00      	nop
 8009964:	370c      	adds	r7, #12
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr

0800996e <HAL_JPEG_ErrorCallback>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
__weak void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
 800996e:	b480      	push	{r7}
 8009970:	b083      	sub	sp, #12
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
  UNUSED(hjpeg);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_ErrorCallback could be implemented in the user file
   */
}
 8009976:	bf00      	nop
 8009978:	370c      	adds	r7, #12
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr

08009982 <HAL_JPEG_IRQHandler>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
void HAL_JPEG_IRQHandler(JPEG_HandleTypeDef *hjpeg)
{
 8009982:	b580      	push	{r7, lr}
 8009984:	b082      	sub	sp, #8
 8009986:	af00      	add	r7, sp, #0
 8009988:	6078      	str	r0, [r7, #4]
  switch (hjpeg->State)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009990:	b2db      	uxtb	r3, r3
 8009992:	3b03      	subs	r3, #3
 8009994:	2b01      	cmp	r3, #1
 8009996:	d813      	bhi.n	80099c0 <HAL_JPEG_IRQHandler+0x3e>
  {
    case HAL_JPEG_STATE_BUSY_ENCODING:
    case HAL_JPEG_STATE_BUSY_DECODING:
      /* continue JPEG data encoding/Decoding*/
      /* JPEG data processing : In/Out FIFO transfer*/
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800999c:	f003 030c 	and.w	r3, r3, #12
 80099a0:	2b08      	cmp	r3, #8
 80099a2:	d103      	bne.n	80099ac <HAL_JPEG_IRQHandler+0x2a>
      {
        (void) JPEG_Process(hjpeg);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 ff89 	bl	800a8bc <JPEG_Process>
      }
      else
      {
        /* Nothing to do */
      }
      break;
 80099aa:	e00b      	b.n	80099c4 <HAL_JPEG_IRQHandler+0x42>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099b0:	f003 030c 	and.w	r3, r3, #12
 80099b4:	2b0c      	cmp	r3, #12
 80099b6:	d105      	bne.n	80099c4 <HAL_JPEG_IRQHandler+0x42>
        JPEG_DMA_ContinueProcess(hjpeg);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f001 fac9 	bl	800af50 <JPEG_DMA_ContinueProcess>
      break;
 80099be:	e001      	b.n	80099c4 <HAL_JPEG_IRQHandler+0x42>

    default:
      break;
 80099c0:	bf00      	nop
 80099c2:	e000      	b.n	80099c6 <HAL_JPEG_IRQHandler+0x44>
      break;
 80099c4:	bf00      	nop
  }
}
 80099c6:	bf00      	nop
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 80099ce:	b480      	push	{r7}
 80099d0:	b08b      	sub	sp, #44	@ 0x2c
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	60f8      	str	r0, [r7, #12]
 80099d6:	60b9      	str	r1, [r7, #8]
 80099d8:	607a      	str	r2, [r7, #4]
 80099da:	603b      	str	r3, [r7, #0]
  uint32_t l;
  uint32_t code;
  uint32_t si;

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
 80099dc:	2300      	movs	r3, #0
 80099de:	623b      	str	r3, [r7, #32]
  for (l = 0; l < 16UL; l++)
 80099e0:	2300      	movs	r3, #0
 80099e2:	61fb      	str	r3, [r7, #28]
 80099e4:	e020      	b.n	8009a28 <JPEG_Bits_To_SizeCodes+0x5a>
  {
    i = (uint32_t)Bits[l];
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	4413      	add	r3, r2
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((p + i) > 256UL)
 80099f0:	6a3a      	ldr	r2, [r7, #32]
 80099f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f4:	4413      	add	r3, r2
 80099f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099fa:	d90f      	bls.n	8009a1c <JPEG_Bits_To_SizeCodes+0x4e>
    {
      /* check for table overflow */
      return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e055      	b.n	8009aac <JPEG_Bits_To_SizeCodes+0xde>
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	68b9      	ldr	r1, [r7, #8]
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	440b      	add	r3, r1
 8009a0a:	3201      	adds	r2, #1
 8009a0c:	b2d2      	uxtb	r2, r2
 8009a0e:	701a      	strb	r2, [r3, #0]
      p++;
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	3301      	adds	r3, #1
 8009a14:	623b      	str	r3, [r7, #32]
      i--;
 8009a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a18:	3b01      	subs	r3, #1
 8009a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i != 0UL)
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d1ee      	bne.n	8009a00 <JPEG_Bits_To_SizeCodes+0x32>
  for (l = 0; l < 16UL; l++)
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	3301      	adds	r3, #1
 8009a26:	61fb      	str	r3, [r7, #28]
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	2b0f      	cmp	r3, #15
 8009a2c:	d9db      	bls.n	80099e6 <JPEG_Bits_To_SizeCodes+0x18>
    }
  }
  Huffsize[p] = 0;
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	6a3b      	ldr	r3, [r7, #32]
 8009a32:	4413      	add	r3, r2
 8009a34:	2200      	movs	r2, #0
 8009a36:	701a      	strb	r2, [r3, #0]
  *LastK = p;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	6a3a      	ldr	r2, [r7, #32]
 8009a3c:	601a      	str	r2, [r3, #0]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	61bb      	str	r3, [r7, #24]
  si = Huffsize[0];
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	617b      	str	r3, [r7, #20]
  p = 0;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	623b      	str	r3, [r7, #32]
  while (Huffsize[p] != 0U)
 8009a4c:	e027      	b.n	8009a9e <JPEG_Bits_To_SizeCodes+0xd0>
  {
    while (((uint32_t) Huffsize[p]) == si)
    {
      Huffcode[p] = code;
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	4413      	add	r3, r2
 8009a56:	69ba      	ldr	r2, [r7, #24]
 8009a58:	601a      	str	r2, [r3, #0]
      p++;
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	623b      	str	r3, [r7, #32]
      code++;
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	3301      	adds	r3, #1
 8009a64:	61bb      	str	r3, [r7, #24]
    while (((uint32_t) Huffsize[p]) == si)
 8009a66:	68ba      	ldr	r2, [r7, #8]
 8009a68:	6a3b      	ldr	r3, [r7, #32]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d0eb      	beq.n	8009a4e <JPEG_Bits_To_SizeCodes+0x80>
    }
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b1f      	cmp	r3, #31
 8009a7a:	d901      	bls.n	8009a80 <JPEG_Bits_To_SizeCodes+0xb2>
    {
      return HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e015      	b.n	8009aac <JPEG_Bits_To_SizeCodes+0xde>
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 8009a80:	2201      	movs	r2, #1
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	fa02 f303 	lsl.w	r3, r2, r3
 8009a88:	69ba      	ldr	r2, [r7, #24]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d301      	bcc.n	8009a92 <JPEG_Bits_To_SizeCodes+0xc4>
    {
      return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e00c      	b.n	8009aac <JPEG_Bits_To_SizeCodes+0xde>
    }
    code <<= 1;
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	005b      	lsls	r3, r3, #1
 8009a96:	61bb      	str	r3, [r7, #24]
    si++;
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	617b      	str	r3, [r7, #20]
  while (Huffsize[p] != 0U)
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	6a3b      	ldr	r3, [r7, #32]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1dd      	bne.n	8009a66 <JPEG_Bits_To_SizeCodes+0x98>
  }
  /* Return function status */
  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	372c      	adds	r7, #44	@ 0x2c
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <JPEG_ACHuff_BitsVals_To_SizeCodes>:
  * @param  AC_SizeCodesTable pointer to AC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_ACHuff_BitsVals_To_SizeCodes(JPEG_ACHuffTableTypeDef *AC_BitsValsTable,
                                                           JPEG_AC_HuffCodeTableTypeDef *AC_SizeCodesTable)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	f5ad 6da5 	sub.w	sp, sp, #1320	@ 0x528
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009ac4:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009ac8:	6018      	str	r0, [r3, #0]
 8009aca:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009ace:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009ad2:	6019      	str	r1, [r3, #0]
  uint32_t huffcode[257];
  uint32_t k;
  uint32_t l, lsb, msb;
  uint32_t lastK;

  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8009ad4:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009ad8:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009adc:	6818      	ldr	r0, [r3, #0]
 8009ade:	f107 0308 	add.w	r3, r7, #8
 8009ae2:	f107 020c 	add.w	r2, r7, #12
 8009ae6:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 8009aea:	f7ff ff70 	bl	80099ce <JPEG_Bits_To_SizeCodes>
 8009aee:	4603      	mov	r3, r0
 8009af0:	f887 351f 	strb.w	r3, [r7, #1311]	@ 0x51f
  if (error != HAL_OK)
 8009af4:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d002      	beq.n	8009b02 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 8009afc:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 8009b00:	e075      	b.n	8009bee <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
  }

  /* Figure C.3: Ordering procedure for encoding procedure code tables */
  k = 0;
 8009b02:	2300      	movs	r3, #0
 8009b04:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524

  while (k < lastK)
 8009b08:	e067      	b.n	8009bda <JPEG_ACHuff_BitsVals_To_SizeCodes+0x122>
  {
    l = AC_BitsValsTable->HuffVal[k];
 8009b0a:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b0e:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009b18:	4413      	add	r3, r2
 8009b1a:	3310      	adds	r3, #16
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    if (l == 0UL)
 8009b22:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d103      	bne.n	8009b32 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x7a>
    {
      l = 160; /*l = 0x00 EOB code*/
 8009b2a:	23a0      	movs	r3, #160	@ 0xa0
 8009b2c:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 8009b30:	e021      	b.n	8009b76 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8009b32:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b36:	2bf0      	cmp	r3, #240	@ 0xf0
 8009b38:	d103      	bne.n	8009b42 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x8a>
    {
      l = 161;
 8009b3a:	23a1      	movs	r3, #161	@ 0xa1
 8009b3c:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 8009b40:	e019      	b.n	8009b76 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else
    {
      msb = (l & 0xF0UL) >> 4;
 8009b42:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b46:	091b      	lsrs	r3, r3, #4
 8009b48:	f003 030f 	and.w	r3, r3, #15
 8009b4c:	f8c7 3518 	str.w	r3, [r7, #1304]	@ 0x518
      lsb = (l & 0x0FUL);
 8009b50:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b54:	f003 030f 	and.w	r3, r3, #15
 8009b58:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
      l = (msb * 10UL) + lsb - 1UL;
 8009b5c:	f8d7 2518 	ldr.w	r2, [r7, #1304]	@ 0x518
 8009b60:	4613      	mov	r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4413      	add	r3, r2
 8009b66:	005b      	lsls	r3, r3, #1
 8009b68:	461a      	mov	r2, r3
 8009b6a:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009b6e:	4413      	add	r3, r2
 8009b70:	3b01      	subs	r3, #1
 8009b72:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    }
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8009b76:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b7a:	2ba1      	cmp	r3, #161	@ 0xa1
 8009b7c:	d901      	bls.n	8009b82 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xca>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e035      	b.n	8009bee <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
    }
    else
    {
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8009b82:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b86:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009b8a:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 8009b8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009b92:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b96:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009b9a:	6819      	ldr	r1, [r3, #0]
 8009b9c:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009ba0:	3328      	adds	r3, #40	@ 0x28
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	440b      	add	r3, r1
 8009ba6:	605a      	str	r2, [r3, #4]
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8009ba8:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009bac:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8009bb0:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009bb4:	4413      	add	r3, r2
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	b2d9      	uxtb	r1, r3
 8009bbc:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009bc0:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009bc4:	681a      	ldr	r2, [r3, #0]
 8009bc6:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009bca:	4413      	add	r3, r2
 8009bcc:	460a      	mov	r2, r1
 8009bce:	701a      	strb	r2, [r3, #0]
      k++;
 8009bd0:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524
  while (k < lastK)
 8009bda:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009bde:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d38e      	bcc.n	8009b0a <JPEG_ACHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f507 67a5 	add.w	r7, r7, #1320	@ 0x528
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	f5ad 6da4 	sub.w	sp, sp, #1312	@ 0x520
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c04:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009c08:	6018      	str	r0, [r3, #0]
 8009c0a:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c0e:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009c12:	6019      	str	r1, [r3, #0]
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8009c14:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c18:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009c1c:	6818      	ldr	r0, [r3, #0]
 8009c1e:	f507 63a2 	add.w	r3, r7, #1296	@ 0x510
 8009c22:	f107 0208 	add.w	r2, r7, #8
 8009c26:	f207 410c 	addw	r1, r7, #1036	@ 0x40c
 8009c2a:	f7ff fed0 	bl	80099ce <JPEG_Bits_To_SizeCodes>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	f887 351b 	strb.w	r3, [r7, #1307]	@ 0x51b
  if (error != HAL_OK)
 8009c34:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d002      	beq.n	8009c42 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 8009c3c:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 8009c40:	e048      	b.n	8009cd4 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;
 8009c42:	2300      	movs	r3, #0
 8009c44:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c

  while (k < lastK)
 8009c48:	e03d      	b.n	8009cc6 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xce>
  {
    l = DC_BitsValsTable->HuffVal[k];
 8009c4a:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c4e:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009c58:	4413      	add	r3, r2
 8009c5a:	3310      	adds	r3, #16
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8009c62:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009c66:	2b0b      	cmp	r3, #11
 8009c68:	d901      	bls.n	8009c6e <JPEG_DCHuff_BitsVals_To_SizeCodes+0x76>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e032      	b.n	8009cd4 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8009c6e:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c72:	f5a3 63a3 	sub.w	r3, r3, #1304	@ 0x518
 8009c76:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8009c7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c7e:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c82:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009c86:	6819      	ldr	r1, [r3, #0]
 8009c88:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009c8c:	3302      	adds	r3, #2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	440b      	add	r3, r1
 8009c92:	605a      	str	r2, [r3, #4]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8009c94:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c98:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8009c9c:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009ca0:	4413      	add	r3, r2
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	3b01      	subs	r3, #1
 8009ca6:	b2d9      	uxtb	r1, r3
 8009ca8:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009cac:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009cb6:	4413      	add	r3, r2
 8009cb8:	460a      	mov	r2, r1
 8009cba:	701a      	strb	r2, [r3, #0]
      k++;
 8009cbc:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c
  while (k < lastK)
 8009cc6:	f8d7 3510 	ldr.w	r3, [r7, #1296]	@ 0x510
 8009cca:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d3bb      	bcc.n	8009c4a <JPEG_DCHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f507 67a4 	add.w	r7, r7, #1312	@ 0x520
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}

08009cde <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8009cde:	b580      	push	{r7, lr}
 8009ce0:	b09a      	sub	sp, #104	@ 0x68
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	60f8      	str	r0, [r7, #12]
 8009ce6:	60b9      	str	r1, [r7, #8]
 8009ce8:	607a      	str	r2, [r7, #4]
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d106      	bne.n	8009d06 <JPEG_Set_HuffDC_Mem+0x28>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8009d00:	3318      	adds	r3, #24
 8009d02:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d04:	e00f      	b.n	8009d26 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d106      	bne.n	8009d22 <JPEG_Set_HuffDC_Mem+0x44>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8009d1c:	3318      	adds	r3, #24
 8009d1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d20:	e001      	b.n	8009d26 <JPEG_Set_HuffDC_Mem+0x48>
  }
  else
  {
    return HAL_ERROR;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e059      	b.n	8009dda <JPEG_Set_HuffDC_Mem+0xfc>
  }

  if (HuffTableDC != NULL)
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d055      	beq.n	8009dd8 <JPEG_Set_HuffDC_Mem+0xfa>
  {
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 8009d2c:	f107 0314 	add.w	r3, r7, #20
 8009d30:	4619      	mov	r1, r3
 8009d32:	68b8      	ldr	r0, [r7, #8]
 8009d34:	f7ff ff60 	bl	8009bf8 <JPEG_DCHuff_BitsVals_To_SizeCodes>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (error != HAL_OK)
 8009d3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d002      	beq.n	8009d4c <JPEG_Set_HuffDC_Mem+0x6e>
    {
      return  error;
 8009d46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d4a:	e046      	b.n	8009dda <JPEG_Set_HuffDC_Mem+0xfc>
    }
    addressDef = address;
 8009d4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8009d50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d52:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009d56:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009d58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8009d5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d60:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009d64:	601a      	str	r2, [r3, #0]

    i = JPEG_DC_HUFF_TABLE_SIZE;
 8009d66:	230c      	movs	r3, #12
 8009d68:	667b      	str	r3, [r7, #100]	@ 0x64
    while (i > 1UL)
 8009d6a:	e032      	b.n	8009dd2 <JPEG_Set_HuffDC_Mem+0xf4>
    {
      i--;
 8009d6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d6e:	3b01      	subs	r3, #1
 8009d70:	667b      	str	r3, [r7, #100]	@ 0x64
      address --;
 8009d72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d74:	3b04      	subs	r3, #4
 8009d76:	663b      	str	r3, [r7, #96]	@ 0x60
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8009d78:	f107 0214 	add.w	r2, r7, #20
 8009d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d7e:	4413      	add	r3, r2
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	021b      	lsls	r3, r3, #8
 8009d84:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009d88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d8a:	3302      	adds	r3, #2
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	3368      	adds	r3, #104	@ 0x68
 8009d90:	443b      	add	r3, r7
 8009d92:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	657b      	str	r3, [r7, #84]	@ 0x54
                                                                                   0xFFUL);
      i--;
 8009d9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	667b      	str	r3, [r7, #100]	@ 0x64
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8009da2:	f107 0214 	add.w	r2, r7, #20
 8009da6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009da8:	4413      	add	r3, r2
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	021b      	lsls	r3, r3, #8
 8009dae:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009db2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009db4:	3302      	adds	r3, #2
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	3368      	adds	r3, #104	@ 0x68
 8009dba:	443b      	add	r3, r7
 8009dbc:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	653b      	str	r3, [r7, #80]	@ 0x50
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8009dc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009dc8:	041a      	lsls	r2, r3, #16
 8009dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dcc:	431a      	orrs	r2, r3
 8009dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009dd0:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8009dd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d8c9      	bhi.n	8009d6c <JPEG_Set_HuffDC_Mem+0x8e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3768      	adds	r7, #104	@ 0x68
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
	...

08009de4 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	f5ad 7d56 	sub.w	sp, sp, #856	@ 0x358
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009df0:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009df4:	6018      	str	r0, [r3, #0]
 8009df6:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009dfa:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009dfe:	6019      	str	r1, [r3, #0]
 8009e00:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e04:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8009e08:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8009e0a:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e0e:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e1a:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8009e1e:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8009e22:	6812      	ldr	r2, [r2, #0]
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d10c      	bne.n	8009e42 <JPEG_Set_HuffAC_Mem+0x5e>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8009e28:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e2c:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e38:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8009e3c:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8009e40:	e01d      	b.n	8009e7e <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 8009e42:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e46:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8009e52:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8009e56:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8009e5a:	6812      	ldr	r2, [r2, #0]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d10c      	bne.n	8009e7a <JPEG_Set_HuffAC_Mem+0x96>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8009e60:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e64:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8009e70:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8009e74:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8009e78:	e001      	b.n	8009e7e <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else
  {
    return HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e0a8      	b.n	8009fd0 <JPEG_Set_HuffAC_Mem+0x1ec>
  }

  if (HuffTableAC != NULL)
 8009e7e:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e82:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 80a0 	beq.w	8009fce <JPEG_Set_HuffAC_Mem+0x1ea>
  {
    error = JPEG_ACHuff_BitsVals_To_SizeCodes(HuffTableAC, &acSizeCodesTable);
 8009e8e:	f107 0214 	add.w	r2, r7, #20
 8009e92:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e96:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009e9a:	4611      	mov	r1, r2
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	f7ff fe0b 	bl	8009ab8 <JPEG_ACHuff_BitsVals_To_SizeCodes>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	f887 334b 	strb.w	r3, [r7, #843]	@ 0x34b
    if (error != HAL_OK)
 8009ea8:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d002      	beq.n	8009eb6 <JPEG_Set_HuffAC_Mem+0xd2>
    {
      return  error;
 8009eb0:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8009eb4:	e08c      	b.n	8009fd0 <JPEG_Set_HuffAC_Mem+0x1ec>
    }
    /* Default values settings: 162:167 FFFh , 168:175 FD0h_FD7h */
    /* Locations 162:175 of each AC table contain information used internally by the core */

    addressDef = address;
 8009eb6:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009eba:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8009ec4:	e00e      	b.n	8009ee4 <JPEG_Set_HuffAC_Mem+0x100>
    {
      *addressDef = 0x0FFF0FFF;
 8009ec6:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009eca:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009ece:	601a      	str	r2, [r3, #0]
      addressDef++;
 8009ed0:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8009eda:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009ede:	3301      	adds	r3, #1
 8009ee0:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8009ee4:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d9ec      	bls.n	8009ec6 <JPEG_Set_HuffAC_Mem+0xe2>
    }
    *addressDef = 0x0FD10FD0;
 8009eec:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009ef0:	4a3a      	ldr	r2, [pc, #232]	@ (8009fdc <JPEG_Set_HuffAC_Mem+0x1f8>)
 8009ef2:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009ef4:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009ef8:	3304      	adds	r3, #4
 8009efa:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD30FD2;
 8009efe:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009f02:	4a37      	ldr	r2, [pc, #220]	@ (8009fe0 <JPEG_Set_HuffAC_Mem+0x1fc>)
 8009f04:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009f06:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD50FD4;
 8009f10:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009f14:	4a33      	ldr	r2, [pc, #204]	@ (8009fe4 <JPEG_Set_HuffAC_Mem+0x200>)
 8009f16:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009f18:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD70FD6;
 8009f22:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009f26:	4a30      	ldr	r2, [pc, #192]	@ (8009fe8 <JPEG_Set_HuffAC_Mem+0x204>)
 8009f28:	601a      	str	r2, [r3, #0]
    /* end of Locations 162:175  */


    i = JPEG_AC_HUFF_TABLE_SIZE;
 8009f2a:	23a2      	movs	r3, #162	@ 0xa2
 8009f2c:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
    while (i > 1UL)
 8009f30:	e049      	b.n	8009fc6 <JPEG_Set_HuffAC_Mem+0x1e2>
    {
      i--;
 8009f32:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f36:	3b01      	subs	r3, #1
 8009f38:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      address--;
 8009f3c:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009f40:	3b04      	subs	r3, #4
 8009f42:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8009f46:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f4a:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8009f4e:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f52:	4413      	add	r3, r2
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	021b      	lsls	r3, r3, #8
 8009f58:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009f5c:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f60:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8009f64:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f68:	3328      	adds	r3, #40	@ 0x28
 8009f6a:	009b      	lsls	r3, r3, #2
 8009f6c:	440b      	add	r3, r1
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	4313      	orrs	r3, r2
 8009f74:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
                                                                                   0xFFUL);
      i--;
 8009f78:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8009f82:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f86:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8009f8a:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f8e:	4413      	add	r3, r2
 8009f90:	781b      	ldrb	r3, [r3, #0]
 8009f92:	021b      	lsls	r3, r3, #8
 8009f94:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009f98:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f9c:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8009fa0:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009fa4:	3328      	adds	r3, #40	@ 0x28
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	440b      	add	r3, r1
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8009fb4:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8009fb8:	041a      	lsls	r2, r3, #16
 8009fba:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8009fbe:	431a      	orrs	r2, r3
 8009fc0:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009fc4:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8009fc6:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d8b1      	bhi.n	8009f32 <JPEG_Set_HuffAC_Mem+0x14e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	0fd10fd0 	.word	0x0fd10fd0
 8009fe0:	0fd30fd2 	.word	0x0fd30fd2
 8009fe4:	0fd50fd4 	.word	0x0fd50fd4
 8009fe8:	0fd70fd6 	.word	0x0fd70fd6

08009fec <JPEG_Set_HuffEnc_Mem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static HAL_StatusTypeDef JPEG_Set_HuffEnc_Mem(JPEG_HandleTypeDef *hjpeg)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef error;

  JPEG_Set_Huff_DHTMem(hjpeg);
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 f84d 	bl	800a094 <JPEG_Set_Huff_DHTMem>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC0));
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 800a002:	461a      	mov	r2, r3
 800a004:	491f      	ldr	r1, [pc, #124]	@ (800a084 <JPEG_Set_HuffEnc_Mem+0x98>)
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7ff feec 	bl	8009de4 <JPEG_Set_HuffAC_Mem>
 800a00c:	4603      	mov	r3, r0
 800a00e:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800a010:	7bfb      	ldrb	r3, [r7, #15]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d001      	beq.n	800a01a <JPEG_Set_HuffEnc_Mem+0x2e>
  {
    return  error;
 800a016:	7bfb      	ldrb	r3, [r7, #15]
 800a018:	e030      	b.n	800a07c <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC1));
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 800a022:	461a      	mov	r2, r3
 800a024:	4918      	ldr	r1, [pc, #96]	@ (800a088 <JPEG_Set_HuffEnc_Mem+0x9c>)
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f7ff fedc 	bl	8009de4 <JPEG_Set_HuffAC_Mem>
 800a02c:	4603      	mov	r3, r0
 800a02e:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800a030:	7bfb      	ldrb	r3, [r7, #15]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d001      	beq.n	800a03a <JPEG_Set_HuffEnc_Mem+0x4e>
  {
    return  error;
 800a036:	7bfb      	ldrb	r3, [r7, #15]
 800a038:	e020      	b.n	800a07c <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC0);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 800a042:	461a      	mov	r2, r3
 800a044:	4911      	ldr	r1, [pc, #68]	@ (800a08c <JPEG_Set_HuffEnc_Mem+0xa0>)
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f7ff fe49 	bl	8009cde <JPEG_Set_HuffDC_Mem>
 800a04c:	4603      	mov	r3, r0
 800a04e:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d001      	beq.n	800a05a <JPEG_Set_HuffEnc_Mem+0x6e>
  {
    return  error;
 800a056:	7bfb      	ldrb	r3, [r7, #15]
 800a058:	e010      	b.n	800a07c <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC1);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 800a062:	461a      	mov	r2, r3
 800a064:	490a      	ldr	r1, [pc, #40]	@ (800a090 <JPEG_Set_HuffEnc_Mem+0xa4>)
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f7ff fe39 	bl	8009cde <JPEG_Set_HuffDC_Mem>
 800a06c:	4603      	mov	r3, r0
 800a06e:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 800a070:	7bfb      	ldrb	r3, [r7, #15]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d001      	beq.n	800a07a <JPEG_Set_HuffEnc_Mem+0x8e>
  {
    return  error;
 800a076:	7bfb      	ldrb	r3, [r7, #15]
 800a078:	e000      	b.n	800a07c <JPEG_Set_HuffEnc_Mem+0x90>
  }
  /* Return function status */
  return HAL_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	080241b8 	.word	0x080241b8
 800a088:	0802426c 	.word	0x0802426c
 800a08c:	08024180 	.word	0x08024180
 800a090:	0802419c 	.word	0x0802419c

0800a094 <JPEG_Set_Huff_DHTMem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Set_Huff_DHTMem(JPEG_HandleTypeDef *hjpeg)
{
 800a094:	b480      	push	{r7}
 800a096:	b08b      	sub	sp, #44	@ 0x2c
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  JPEG_ACHuffTableTypeDef *HuffTableAC0 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable;
 800a09c:	4b80      	ldr	r3, [pc, #512]	@ (800a2a0 <JPEG_Set_Huff_DHTMem+0x20c>)
 800a09e:	61fb      	str	r3, [r7, #28]
  JPEG_ACHuffTableTypeDef *HuffTableAC1 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable;
 800a0a0:	4b80      	ldr	r3, [pc, #512]	@ (800a2a4 <JPEG_Set_Huff_DHTMem+0x210>)
 800a0a2:	61bb      	str	r3, [r7, #24]
  JPEG_DCHuffTableTypeDef *HuffTableDC0 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable;
 800a0a4:	4b80      	ldr	r3, [pc, #512]	@ (800a2a8 <JPEG_Set_Huff_DHTMem+0x214>)
 800a0a6:	617b      	str	r3, [r7, #20]
  JPEG_DCHuffTableTypeDef *HuffTableDC1 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable;
 800a0a8:	4b80      	ldr	r3, [pc, #512]	@ (800a2ac <JPEG_Set_Huff_DHTMem+0x218>)
 800a0aa:	613b      	str	r3, [r7, #16]
  uint32_t value, index;
  __IO uint32_t *address;

  /* DC0 Huffman Table : BITS*/
  /* DC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address to DHTMEM + 3*/
  address = (hjpeg->Instance->DHTMEM + 3);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a0b4:	330c      	adds	r3, #12
 800a0b6:	623b      	str	r3, [r7, #32]
  index = 16;
 800a0b8:	2310      	movs	r3, #16
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a0bc:	e01d      	b.n	800a0fa <JPEG_Set_Huff_DHTMem+0x66>
  {

    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	5cd3      	ldrb	r3, [r2, r3]
 800a0c6:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ca:	3b02      	subs	r3, #2
 800a0cc:	6979      	ldr	r1, [r7, #20]
 800a0ce:	5ccb      	ldrb	r3, [r1, r3]
 800a0d0:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a0d2:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d6:	3b03      	subs	r3, #3
 800a0d8:	6979      	ldr	r1, [r7, #20]
 800a0da:	5ccb      	ldrb	r3, [r1, r3]
 800a0dc:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a0de:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->Bits[index - 4UL] & 0xFFUL);
 800a0e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0e2:	3a04      	subs	r2, #4
 800a0e4:	6979      	ldr	r1, [r7, #20]
 800a0e6:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a0e8:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	601a      	str	r2, [r3, #0]
    address--;
 800a0ee:	6a3b      	ldr	r3, [r7, #32]
 800a0f0:	3b04      	subs	r3, #4
 800a0f2:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f6:	3b04      	subs	r3, #4
 800a0f8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	2b03      	cmp	r3, #3
 800a0fe:	d8de      	bhi.n	800a0be <JPEG_Set_Huff_DHTMem+0x2a>

  }
  /* DC0 Huffman Table : Val*/
  /* DC0 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +4 to DHTMEM + 6 */
  address = (hjpeg->Instance->DHTMEM + 6);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a108:	3318      	adds	r3, #24
 800a10a:	623b      	str	r3, [r7, #32]
  index = 12;
 800a10c:	230c      	movs	r3, #12
 800a10e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a110:	e021      	b.n	800a156 <JPEG_Set_Huff_DHTMem+0xc2>
  {
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a114:	3b01      	subs	r3, #1
 800a116:	697a      	ldr	r2, [r7, #20]
 800a118:	4413      	add	r3, r2
 800a11a:	7c1b      	ldrb	r3, [r3, #16]
 800a11c:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a120:	3b02      	subs	r3, #2
 800a122:	6979      	ldr	r1, [r7, #20]
 800a124:	440b      	add	r3, r1
 800a126:	7c1b      	ldrb	r3, [r3, #16]
 800a128:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a12a:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12e:	3b03      	subs	r3, #3
 800a130:	6979      	ldr	r1, [r7, #20]
 800a132:	440b      	add	r3, r1
 800a134:	7c1b      	ldrb	r3, [r3, #16]
 800a136:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a138:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->HuffVal[index - 4UL] & 0xFFUL);
 800a13a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a13c:	3a04      	subs	r2, #4
 800a13e:	6979      	ldr	r1, [r7, #20]
 800a140:	440a      	add	r2, r1
 800a142:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a144:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a146:	6a3b      	ldr	r3, [r7, #32]
 800a148:	601a      	str	r2, [r3, #0]
    address--;
 800a14a:	6a3b      	ldr	r3, [r7, #32]
 800a14c:	3b04      	subs	r3, #4
 800a14e:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a152:	3b04      	subs	r3, #4
 800a154:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a158:	2b03      	cmp	r3, #3
 800a15a:	d8da      	bhi.n	800a112 <JPEG_Set_Huff_DHTMem+0x7e>
  }

  /* AC0 Huffman Table : BITS*/
  /* AC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 7 to DHTMEM + 10*/
  address = (hjpeg->Instance->DHTMEM + 10UL);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a164:	3328      	adds	r3, #40	@ 0x28
 800a166:	623b      	str	r3, [r7, #32]
  index = 16;
 800a168:	2310      	movs	r3, #16
 800a16a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a16c:	e01d      	b.n	800a1aa <JPEG_Set_Huff_DHTMem+0x116>
  {

    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a170:	3b01      	subs	r3, #1
 800a172:	69fa      	ldr	r2, [r7, #28]
 800a174:	5cd3      	ldrb	r3, [r2, r3]
 800a176:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a17a:	3b02      	subs	r3, #2
 800a17c:	69f9      	ldr	r1, [r7, #28]
 800a17e:	5ccb      	ldrb	r3, [r1, r3]
 800a180:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a182:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a186:	3b03      	subs	r3, #3
 800a188:	69f9      	ldr	r1, [r7, #28]
 800a18a:	5ccb      	ldrb	r3, [r1, r3]
 800a18c:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a18e:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->Bits[index - 4UL] & 0xFFUL);
 800a190:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a192:	3a04      	subs	r2, #4
 800a194:	69f9      	ldr	r1, [r7, #28]
 800a196:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a198:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a19a:	6a3b      	ldr	r3, [r7, #32]
 800a19c:	601a      	str	r2, [r3, #0]
    address--;
 800a19e:	6a3b      	ldr	r3, [r7, #32]
 800a1a0:	3b04      	subs	r3, #4
 800a1a2:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	3b04      	subs	r3, #4
 800a1a8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ac:	2b03      	cmp	r3, #3
 800a1ae:	d8de      	bhi.n	800a16e <JPEG_Set_Huff_DHTMem+0xda>

  }
  /* AC0 Huffman Table : Val*/
  /* AC0 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 11 to DHTMEM + 51 */
  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 51) belong to AC0 VALS table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a1b8:	33cc      	adds	r3, #204	@ 0xcc
 800a1ba:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	4b3b      	ldr	r3, [pc, #236]	@ (800a2b0 <JPEG_Set_Huff_DHTMem+0x21c>)
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 800a1cc:	021a      	lsls	r2, r3, #8
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	69fa      	ldr	r2, [r7, #28]
 800a1d4:	f892 20b0 	ldrb.w	r2, [r2, #176]	@ 0xb0
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a1dc:	6a3b      	ldr	r3, [r7, #32]
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC0 huffman values */
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 800a1e2:	6a3b      	ldr	r3, [r7, #32]
 800a1e4:	3b04      	subs	r3, #4
 800a1e6:	623b      	str	r3, [r7, #32]
  index = 160;
 800a1e8:	23a0      	movs	r3, #160	@ 0xa0
 800a1ea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a1ec:	e021      	b.n	800a232 <JPEG_Set_Huff_DHTMem+0x19e>
  {
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	69fa      	ldr	r2, [r7, #28]
 800a1f4:	4413      	add	r3, r2
 800a1f6:	7c1b      	ldrb	r3, [r3, #16]
 800a1f8:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fc:	3b02      	subs	r3, #2
 800a1fe:	69f9      	ldr	r1, [r7, #28]
 800a200:	440b      	add	r3, r1
 800a202:	7c1b      	ldrb	r3, [r3, #16]
 800a204:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a206:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a20a:	3b03      	subs	r3, #3
 800a20c:	69f9      	ldr	r1, [r7, #28]
 800a20e:	440b      	add	r3, r1
 800a210:	7c1b      	ldrb	r3, [r3, #16]
 800a212:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a214:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 800a216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a218:	3a04      	subs	r2, #4
 800a21a:	69f9      	ldr	r1, [r7, #28]
 800a21c:	440a      	add	r2, r1
 800a21e:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a220:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a222:	6a3b      	ldr	r3, [r7, #32]
 800a224:	601a      	str	r2, [r3, #0]
    address--;
 800a226:	6a3b      	ldr	r3, [r7, #32]
 800a228:	3b04      	subs	r3, #4
 800a22a:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22e:	3b04      	subs	r3, #4
 800a230:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a234:	2b03      	cmp	r3, #3
 800a236:	d8da      	bhi.n	800a1ee <JPEG_Set_Huff_DHTMem+0x15a>
  }

  /* DC1 Huffman Table : BITS*/
  /* DC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM + 51 base address to DHTMEM + 55*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 51) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a240:	33cc      	adds	r3, #204	@ 0xcc
 800a242:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 800a244:	6a3b      	ldr	r3, [r7, #32]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	b29b      	uxth	r3, r3
 800a24a:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	785b      	ldrb	r3, [r3, #1]
 800a250:	061a      	lsls	r2, r3, #24
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	431a      	orrs	r2, r3
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	041b      	lsls	r3, r3, #16
 800a25c:	4313      	orrs	r3, r2
 800a25e:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a260:	6a3b      	ldr	r3, [r7, #32]
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 55) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 55);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a26e:	33dc      	adds	r3, #220	@ 0xdc
 800a270:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a272:	6a3b      	ldr	r3, [r7, #32]
 800a274:	681a      	ldr	r2, [r3, #0]
 800a276:	4b0e      	ldr	r3, [pc, #56]	@ (800a2b0 <JPEG_Set_Huff_DHTMem+0x21c>)
 800a278:	4013      	ands	r3, r2
 800a27a:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->Bits[14] & 0xFFUL);
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	7bdb      	ldrb	r3, [r3, #15]
 800a280:	021a      	lsls	r2, r3, #8
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	4313      	orrs	r3, r2
 800a286:	693a      	ldr	r2, [r7, #16]
 800a288:	7b92      	ldrb	r2, [r2, #14]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	601a      	str	r2, [r3, #0]

  /*continue setting 12 DC1 huffman Bits from DHTMEM + 54 down to DHTMEM + 52*/
  address--;
 800a294:	6a3b      	ldr	r3, [r7, #32]
 800a296:	3b04      	subs	r3, #4
 800a298:	623b      	str	r3, [r7, #32]
  index = 12;
 800a29a:	230c      	movs	r3, #12
 800a29c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a29e:	e027      	b.n	800a2f0 <JPEG_Set_Huff_DHTMem+0x25c>
 800a2a0:	080241b8 	.word	0x080241b8
 800a2a4:	0802426c 	.word	0x0802426c
 800a2a8:	08024180 	.word	0x08024180
 800a2ac:	0802419c 	.word	0x0802419c
 800a2b0:	ffff0000 	.word	0xffff0000
  {

    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	693a      	ldr	r2, [r7, #16]
 800a2ba:	5cd3      	ldrb	r3, [r2, r3]
 800a2bc:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800a2be:	6939      	ldr	r1, [r7, #16]
 800a2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c2:	440b      	add	r3, r1
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a2c8:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	6939      	ldr	r1, [r7, #16]
 800a2d0:	5ccb      	ldrb	r3, [r1, r3]
 800a2d2:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800a2d4:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->Bits[index - 2UL] & 0xFFUL);
 800a2d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2d8:	3a02      	subs	r2, #2
 800a2da:	6939      	ldr	r1, [r7, #16]
 800a2dc:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a2de:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	601a      	str	r2, [r3, #0]
    address--;
 800a2e4:	6a3b      	ldr	r3, [r7, #32]
 800a2e6:	3b04      	subs	r3, #4
 800a2e8:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ec:	3b04      	subs	r3, #4
 800a2ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f2:	2b03      	cmp	r3, #3
 800a2f4:	d8de      	bhi.n	800a2b4 <JPEG_Set_Huff_DHTMem+0x220>

  }
  /* DC1 Huffman Table : Val*/
  /* DC1 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +55 to DHTMEM + 58 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 55) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 55);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a2fe:	33dc      	adds	r3, #220	@ 0xdc
 800a300:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	b29b      	uxth	r3, r3
 800a308:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	7c5b      	ldrb	r3, [r3, #17]
 800a30e:	061a      	lsls	r2, r3, #24
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	431a      	orrs	r2, r3
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	7c1b      	ldrb	r3, [r3, #16]
 800a318:	041b      	lsls	r3, r3, #16
 800a31a:	4313      	orrs	r3, r2
 800a31c:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 800a31e:	6a3b      	ldr	r3, [r7, #32]
 800a320:	68fa      	ldr	r2, [r7, #12]
 800a322:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 58) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 58);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a32c:	33e8      	adds	r3, #232	@ 0xe8
 800a32e:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000UL;
 800a330:	6a3b      	ldr	r3, [r7, #32]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	4b6d      	ldr	r3, [pc, #436]	@ (800a4ec <JPEG_Set_Huff_DHTMem+0x458>)
 800a336:	4013      	ands	r3, r2
 800a338:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	7edb      	ldrb	r3, [r3, #27]
 800a33e:	021a      	lsls	r2, r3, #8
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	4313      	orrs	r3, r2
 800a344:	693a      	ldr	r2, [r7, #16]
 800a346:	7e92      	ldrb	r2, [r2, #26]
 800a348:	4313      	orrs	r3, r2
 800a34a:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a34c:	6a3b      	ldr	r3, [r7, #32]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	601a      	str	r2, [r3, #0]

  /*continue setting 8 DC1 huffman val from DHTMEM + 57 down to DHTMEM + 56*/
  address--;
 800a352:	6a3b      	ldr	r3, [r7, #32]
 800a354:	3b04      	subs	r3, #4
 800a356:	623b      	str	r3, [r7, #32]
  index = 8;
 800a358:	2308      	movs	r3, #8
 800a35a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a35c:	e021      	b.n	800a3a2 <JPEG_Set_Huff_DHTMem+0x30e>
  {
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a360:	3301      	adds	r3, #1
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	4413      	add	r3, r2
 800a366:	7c1b      	ldrb	r3, [r3, #16]
 800a368:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 800a36a:	6939      	ldr	r1, [r7, #16]
 800a36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36e:	440b      	add	r3, r1
 800a370:	3310      	adds	r3, #16
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a376:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37a:	3b01      	subs	r3, #1
 800a37c:	6939      	ldr	r1, [r7, #16]
 800a37e:	440b      	add	r3, r1
 800a380:	7c1b      	ldrb	r3, [r3, #16]
 800a382:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 800a384:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->HuffVal[index - 2UL] & 0xFFUL);
 800a386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a388:	3a02      	subs	r2, #2
 800a38a:	6939      	ldr	r1, [r7, #16]
 800a38c:	440a      	add	r2, r1
 800a38e:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a390:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a392:	6a3b      	ldr	r3, [r7, #32]
 800a394:	601a      	str	r2, [r3, #0]
    address--;
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	3b04      	subs	r3, #4
 800a39a:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39e:	3b04      	subs	r3, #4
 800a3a0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a4:	2b03      	cmp	r3, #3
 800a3a6:	d8da      	bhi.n	800a35e <JPEG_Set_Huff_DHTMem+0x2ca>
  }

  /* AC1 Huffman Table : BITS*/
  /* AC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 58 to DHTMEM + 62*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 58) belong to AC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 58);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a3b0:	33e8      	adds	r3, #232	@ 0xe8
 800a3b2:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 800a3b4:	6a3b      	ldr	r3, [r7, #32]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	785b      	ldrb	r3, [r3, #1]
 800a3c0:	061a      	lsls	r2, r3, #24
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	431a      	orrs	r2, r3
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	041b      	lsls	r3, r3, #16
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a3d0:	6a3b      	ldr	r3, [r7, #32]
 800a3d2:	68fa      	ldr	r2, [r7, #12]
 800a3d4:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 62) belong to Bits Val table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a3de:	33f8      	adds	r3, #248	@ 0xf8
 800a3e0:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a3e2:	6a3b      	ldr	r3, [r7, #32]
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	4b41      	ldr	r3, [pc, #260]	@ (800a4ec <JPEG_Set_Huff_DHTMem+0x458>)
 800a3e8:	4013      	ands	r3, r2
 800a3ea:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	7bdb      	ldrb	r3, [r3, #15]
 800a3f0:	021a      	lsls	r2, r3, #8
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	69ba      	ldr	r2, [r7, #24]
 800a3f8:	7b92      	ldrb	r2, [r2, #14]
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	601a      	str	r2, [r3, #0]

  /*continue setting 12 AC1 huffman Bits from DHTMEM + 61 down to DHTMEM + 59*/
  address--;
 800a404:	6a3b      	ldr	r3, [r7, #32]
 800a406:	3b04      	subs	r3, #4
 800a408:	623b      	str	r3, [r7, #32]
  index = 12;
 800a40a:	230c      	movs	r3, #12
 800a40c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a40e:	e01d      	b.n	800a44c <JPEG_Set_Huff_DHTMem+0x3b8>
  {

    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a412:	3301      	adds	r3, #1
 800a414:	69ba      	ldr	r2, [r7, #24]
 800a416:	5cd3      	ldrb	r3, [r2, r3]
 800a418:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 800a41a:	69b9      	ldr	r1, [r7, #24]
 800a41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41e:	440b      	add	r3, r1
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a424:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a428:	3b01      	subs	r3, #1
 800a42a:	69b9      	ldr	r1, [r7, #24]
 800a42c:	5ccb      	ldrb	r3, [r1, r3]
 800a42e:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 800a430:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->Bits[index - 2UL] & 0xFFUL);
 800a432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a434:	3a02      	subs	r2, #2
 800a436:	69b9      	ldr	r1, [r7, #24]
 800a438:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a43a:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	601a      	str	r2, [r3, #0]
    address--;
 800a440:	6a3b      	ldr	r3, [r7, #32]
 800a442:	3b04      	subs	r3, #4
 800a444:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	3b04      	subs	r3, #4
 800a44a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44e:	2b03      	cmp	r3, #3
 800a450:	d8de      	bhi.n	800a410 <JPEG_Set_Huff_DHTMem+0x37c>

  }
  /* AC1 Huffman Table : Val*/
  /* AC1 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 62 to DHTMEM + 102 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 62) belong to AC1 VALS table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a45a:	33f8      	adds	r3, #248	@ 0xf8
 800a45c:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800a45e:	6a3b      	ldr	r3, [r7, #32]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	b29b      	uxth	r3, r3
 800a464:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	7c5b      	ldrb	r3, [r3, #17]
 800a46a:	061a      	lsls	r2, r3, #24
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	431a      	orrs	r2, r3
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	7c1b      	ldrb	r3, [r3, #16]
 800a474:	041b      	lsls	r3, r3, #16
 800a476:	4313      	orrs	r3, r2
 800a478:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 800a47a:	6a3b      	ldr	r3, [r7, #32]
 800a47c:	68fa      	ldr	r2, [r7, #12]
 800a47e:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC1 huffman values from DHTMEM + 63 to DHTMEM+102 */
  address = (hjpeg->Instance->DHTMEM + 102);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a488:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 800a48c:	623b      	str	r3, [r7, #32]
  index = 160;
 800a48e:	23a0      	movs	r3, #160	@ 0xa0
 800a490:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a492:	e021      	b.n	800a4d8 <JPEG_Set_Huff_DHTMem+0x444>
  {
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a496:	3301      	adds	r3, #1
 800a498:	69ba      	ldr	r2, [r7, #24]
 800a49a:	4413      	add	r3, r2
 800a49c:	7c1b      	ldrb	r3, [r3, #16]
 800a49e:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800a4a0:	69b9      	ldr	r1, [r7, #24]
 800a4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a4:	440b      	add	r3, r1
 800a4a6:	3310      	adds	r3, #16
 800a4a8:	781b      	ldrb	r3, [r3, #0]
 800a4aa:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a4ac:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	69b9      	ldr	r1, [r7, #24]
 800a4b4:	440b      	add	r3, r1
 800a4b6:	7c1b      	ldrb	r3, [r3, #16]
 800a4b8:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800a4ba:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 800a4bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4be:	3a02      	subs	r2, #2
 800a4c0:	69b9      	ldr	r1, [r7, #24]
 800a4c2:	440a      	add	r2, r1
 800a4c4:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a4c6:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a4c8:	6a3b      	ldr	r3, [r7, #32]
 800a4ca:	601a      	str	r2, [r3, #0]
    address--;
 800a4cc:	6a3b      	ldr	r3, [r7, #32]
 800a4ce:	3b04      	subs	r3, #4
 800a4d0:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d4:	3b04      	subs	r3, #4
 800a4d6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4da:	2b03      	cmp	r3, #3
 800a4dc:	d8da      	bhi.n	800a494 <JPEG_Set_Huff_DHTMem+0x400>
  }

}
 800a4de:	bf00      	nop
 800a4e0:	bf00      	nop
 800a4e2:	372c      	adds	r7, #44	@ 0x2c
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr
 800a4ec:	ffff0000 	.word	0xffff0000

0800a4f0 <JPEG_Set_Quantization_Mem>:
  *         it could be QMEM0, QMEM1, QMEM2 or QMEM3
  * @retval 0 if no error, 1 if error
  */
static uint32_t JPEG_Set_Quantization_Mem(JPEG_HandleTypeDef *hjpeg, uint8_t *QTable,
                                                    __IO uint32_t *QTableAddress)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b08b      	sub	sp, #44	@ 0x2c
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
  uint32_t quantRow;
  uint32_t quantVal;
  uint32_t ScaleFactor;
  __IO uint32_t *tableAddress;

  tableAddress = QTableAddress;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	613b      	str	r3, [r7, #16]

  if ((hjpeg->Conf.ImageQuality >= 50UL) && (hjpeg->Conf.ImageQuality <= 100UL))
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	695b      	ldr	r3, [r3, #20]
 800a504:	2b31      	cmp	r3, #49	@ 0x31
 800a506:	d90a      	bls.n	800a51e <JPEG_Set_Quantization_Mem+0x2e>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	695b      	ldr	r3, [r3, #20]
 800a50c:	2b64      	cmp	r3, #100	@ 0x64
 800a50e:	d806      	bhi.n	800a51e <JPEG_Set_Quantization_Mem+0x2e>
  {
    ScaleFactor = 200UL - (hjpeg->Conf.ImageQuality * 2UL);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	695b      	ldr	r3, [r3, #20]
 800a514:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	617b      	str	r3, [r7, #20]
 800a51c:	e00d      	b.n	800a53a <JPEG_Set_Quantization_Mem+0x4a>
  }
  else if (hjpeg->Conf.ImageQuality > 0UL)
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d007      	beq.n	800a536 <JPEG_Set_Quantization_Mem+0x46>
  {
    ScaleFactor = ((uint32_t) 5000) / ((uint32_t) hjpeg->Conf.ImageQuality);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	695b      	ldr	r3, [r3, #20]
 800a52a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a52e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a532:	617b      	str	r3, [r7, #20]
 800a534:	e001      	b.n	800a53a <JPEG_Set_Quantization_Mem+0x4a>
  }
  else
  {
    return 1UL;
 800a536:	2301      	movs	r3, #1
 800a538:	e041      	b.n	800a5be <JPEG_Set_Quantization_Mem+0xce>
  }

  /*Quantization_table = (Standard_quanization_table * ScaleFactor + 50) / 100*/
  i = 0;
 800a53a:	2300      	movs	r3, #0
 800a53c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800a53e:	e03a      	b.n	800a5b6 <JPEG_Set_Quantization_Mem+0xc6>
  {
    quantRow = 0;
 800a540:	2300      	movs	r3, #0
 800a542:	61fb      	str	r3, [r7, #28]
    for (j = 0; j < 4UL; j++)
 800a544:	2300      	movs	r3, #0
 800a546:	623b      	str	r3, [r7, #32]
 800a548:	e029      	b.n	800a59e <JPEG_Set_Quantization_Mem+0xae>
    {
      /* Note that the quantization coefficients must be specified in the table in zigzag order */
      quantVal = ((((uint32_t) QTable[JPEG_ZIGZAG_ORDER[i + j]]) * ScaleFactor) + 50UL) / 100UL;
 800a54a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a54c:	6a3b      	ldr	r3, [r7, #32]
 800a54e:	4413      	add	r3, r2
 800a550:	4a1e      	ldr	r2, [pc, #120]	@ (800a5cc <JPEG_Set_Quantization_Mem+0xdc>)
 800a552:	5cd3      	ldrb	r3, [r2, r3]
 800a554:	461a      	mov	r2, r3
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	4413      	add	r3, r2
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	461a      	mov	r2, r3
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	fb02 f303 	mul.w	r3, r2, r3
 800a564:	3332      	adds	r3, #50	@ 0x32
 800a566:	4a1a      	ldr	r2, [pc, #104]	@ (800a5d0 <JPEG_Set_Quantization_Mem+0xe0>)
 800a568:	fba2 2303 	umull	r2, r3, r2, r3
 800a56c:	095b      	lsrs	r3, r3, #5
 800a56e:	61bb      	str	r3, [r7, #24]

      if (quantVal == 0UL)
 800a570:	69bb      	ldr	r3, [r7, #24]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d102      	bne.n	800a57c <JPEG_Set_Quantization_Mem+0x8c>
      {
        quantVal = 1UL;
 800a576:	2301      	movs	r3, #1
 800a578:	61bb      	str	r3, [r7, #24]
 800a57a:	e004      	b.n	800a586 <JPEG_Set_Quantization_Mem+0x96>
      }
      else if (quantVal > 255UL)
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	2bff      	cmp	r3, #255	@ 0xff
 800a580:	d901      	bls.n	800a586 <JPEG_Set_Quantization_Mem+0x96>
      {
        quantVal = 255UL;
 800a582:	23ff      	movs	r3, #255	@ 0xff
 800a584:	61bb      	str	r3, [r7, #24]
      else
      {
        /* Nothing to do, keep same value of quantVal */
      }

      quantRow |= ((quantVal & 0xFFUL) << (8UL * j));
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	b2da      	uxtb	r2, r3
 800a58a:	6a3b      	ldr	r3, [r7, #32]
 800a58c:	00db      	lsls	r3, r3, #3
 800a58e:	fa02 f303 	lsl.w	r3, r2, r3
 800a592:	69fa      	ldr	r2, [r7, #28]
 800a594:	4313      	orrs	r3, r2
 800a596:	61fb      	str	r3, [r7, #28]
    for (j = 0; j < 4UL; j++)
 800a598:	6a3b      	ldr	r3, [r7, #32]
 800a59a:	3301      	adds	r3, #1
 800a59c:	623b      	str	r3, [r7, #32]
 800a59e:	6a3b      	ldr	r3, [r7, #32]
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d9d2      	bls.n	800a54a <JPEG_Set_Quantization_Mem+0x5a>
    }

    i += 4UL;
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a6:	3304      	adds	r3, #4
 800a5a8:	627b      	str	r3, [r7, #36]	@ 0x24
    *tableAddress = quantRow;
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	69fa      	ldr	r2, [r7, #28]
 800a5ae:	601a      	str	r2, [r3, #0]
    tableAddress ++;
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	3304      	adds	r3, #4
 800a5b4:	613b      	str	r3, [r7, #16]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800a5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b8:	2b3c      	cmp	r3, #60	@ 0x3c
 800a5ba:	d9c1      	bls.n	800a540 <JPEG_Set_Quantization_Mem+0x50>
  }

  /* Return function status */
  return 0UL;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	372c      	adds	r7, #44	@ 0x2c
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	08024320 	.word	0x08024320
 800a5d0:	51eb851f 	.word	0x51eb851f

0800a5d4 <JPEG_SetColorYCBCR>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorYCBCR(JPEG_HandleTypeDef *hjpeg)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b087      	sub	sp, #28
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  uint32_t ySamplingH;
  uint32_t ySamplingV;
  uint32_t yblockNb;

  /*Set Number of color components to 3*/
  hjpeg->Instance->CONFR1 &=  ~JPEG_CONFR1_NF;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	685a      	ldr	r2, [r3, #4]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f022 0203 	bic.w	r2, r2, #3
 800a5ea:	605a      	str	r2, [r3, #4]
  hjpeg->Instance->CONFR1 |=  JPEG_CONFR1_NF_1;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f042 0202 	orr.w	r2, r2, #2
 800a5fa:	605a      	str	r2, [r3, #4]

  /* compute MCU block size and Y, Cb ,Cr sampling factors*/
  if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	689b      	ldr	r3, [r3, #8]
 800a600:	2b01      	cmp	r3, #1
 800a602:	d108      	bne.n	800a616 <JPEG_SetColorYCBCR+0x42>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a604:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a608:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_1;   /* Vs = 2*/
 800a60a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a60e:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x30; /* 4 blocks of 8x8*/
 800a610:	2330      	movs	r3, #48	@ 0x30
 800a612:	60fb      	str	r3, [r7, #12]
 800a614:	e014      	b.n	800a640 <JPEG_SetColorYCBCR+0x6c>
  }
  else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d108      	bne.n	800a630 <JPEG_SetColorYCBCR+0x5c>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a61e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a622:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a624:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a628:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x10; /* 2 blocks of 8x8*/
 800a62a:	2310      	movs	r3, #16
 800a62c:	60fb      	str	r3, [r7, #12]
 800a62e:	e007      	b.n	800a640 <JPEG_SetColorYCBCR+0x6c>
  }
  else /*JPEG_444_SUBSAMPLING and default*/
  {
    ySamplingH  = JPEG_CONFR4_HSF_0;   /* Hs = 1*/
 800a630:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a634:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a63a:	613b      	str	r3, [r7, #16]

    yblockNb  = 0; /* 1 block of 8x8*/
 800a63c:	2300      	movs	r3, #0
 800a63e:	60fb      	str	r3, [r7, #12]
  }

  hjpeg->Instance->CONFR1 &= ~(JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685a      	ldr	r2, [r3, #4]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f022 02c3 	bic.w	r2, r2, #195	@ 0xc3
 800a64e:	605a      	str	r2, [r3, #4]
  hjpeg->Instance->CONFR1 |= (JPEG_CONFR1_NF_1 | JPEG_CONFR1_NS_1);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	685a      	ldr	r2, [r3, #4]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f042 0282 	orr.w	r2, r2, #130	@ 0x82
 800a65e:	605a      	str	r2, [r3, #4]

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2200      	movs	r2, #0
 800a666:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |= (ySamplingH | ySamplingV | (yblockNb & JPEG_CONFR4_NB));
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	6919      	ldr	r1, [r3, #16]
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	431a      	orrs	r2, r3
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a67a:	431a      	orrs	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	430a      	orrs	r2, r1
 800a682:	611a      	str	r2, [r3, #16]

  /*Reset CONFR5 register*/
  hjpeg->Instance->CONFR5 =  0;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2200      	movs	r2, #0
 800a68a:	615a      	str	r2, [r3, #20]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 1*/
  hjpeg->Instance->CONFR5 |= (JPEG_CONFR5_HSF_0 | JPEG_CONFR5_VSF_0 | JPEG_CONFR5_QT_0 | JPEG_CONFR5_HA | JPEG_CONFR5_HD);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	6959      	ldr	r1, [r3, #20]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681a      	ldr	r2, [r3, #0]
 800a696:	f241 1307 	movw	r3, #4359	@ 0x1107
 800a69a:	430b      	orrs	r3, r1
 800a69c:	6153      	str	r3, [r2, #20]

  /*Reset CONFR6 register*/
  hjpeg->Instance->CONFR6 =  0;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	619a      	str	r2, [r3, #24]
  /*Set Horizental and Vertical  sampling factor and number of blocks for component 2*/
  /* In YCBCR , by default, both chrominance components (component 1 and component 2) use the same Quantization table (table 1) */
  /* In YCBCR , both chrominance components (component 1 and component 2) use the same Huffman tables (table 1) */
  hjpeg->Instance->CONFR6 |= (JPEG_CONFR6_HSF_0 | JPEG_CONFR6_VSF_0 | JPEG_CONFR6_QT_0 | JPEG_CONFR6_HA | JPEG_CONFR6_HD);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6999      	ldr	r1, [r3, #24]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	f241 1307 	movw	r3, #4359	@ 0x1107
 800a6b4:	430b      	orrs	r3, r1
 800a6b6:	6193      	str	r3, [r2, #24]

}
 800a6b8:	bf00      	nop
 800a6ba:	371c      	adds	r7, #28
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <JPEG_SetColorGrayScale>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorGrayScale(JPEG_HandleTypeDef *hjpeg)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  /*Set Number of color components to 1*/
  hjpeg->Instance->CONFR1 &= ~(JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	685a      	ldr	r2, [r3, #4]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f022 02c3 	bic.w	r2, r2, #195	@ 0xc3
 800a6da:	605a      	str	r2, [r3, #4]

  /*in GrayScale use 1 single Quantization table (Table 0)*/
  /*in GrayScale use only one couple of AC/DC huffman table (table 0)*/

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |=  JPEG_CONFR4_HSF_0 | JPEG_CONFR4_VSF_0 ;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	691a      	ldr	r2, [r3, #16]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a6f2:	611a      	str	r2, [r3, #16]
}
 800a6f4:	bf00      	nop
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <JPEG_SetColorCMYK>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorCMYK(JPEG_HandleTypeDef *hjpeg)
{
 800a700:	b480      	push	{r7}
 800a702:	b087      	sub	sp, #28
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  uint32_t ySamplingH;
  uint32_t ySamplingV;
  uint32_t yblockNb;

  /*Set Number of color components to 4*/
  hjpeg->Instance->CONFR1 |= (JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685a      	ldr	r2, [r3, #4]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f042 02c3 	orr.w	r2, r2, #195	@ 0xc3
 800a716:	605a      	str	r2, [r3, #4]

  /* compute MCU block size and Y, Cb ,Cr sampling factors*/
  if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d108      	bne.n	800a732 <JPEG_SetColorCMYK+0x32>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a720:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a724:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_1;   /* Vs = 2*/
 800a726:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a72a:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x30; /* 4 blocks of 8x8*/
 800a72c:	2330      	movs	r3, #48	@ 0x30
 800a72e:	60fb      	str	r3, [r7, #12]
 800a730:	e014      	b.n	800a75c <JPEG_SetColorCMYK+0x5c>
  }
  else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	2b02      	cmp	r3, #2
 800a738:	d108      	bne.n	800a74c <JPEG_SetColorCMYK+0x4c>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a73a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a73e:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a740:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a744:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x10; /* 2 blocks of 8x8*/
 800a746:	2310      	movs	r3, #16
 800a748:	60fb      	str	r3, [r7, #12]
 800a74a:	e007      	b.n	800a75c <JPEG_SetColorCMYK+0x5c>
  }
  else /*JPEG_444_SUBSAMPLING and default*/
  {
    ySamplingH  = JPEG_CONFR4_HSF_0;   /* Hs = 1*/
 800a74c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a750:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a756:	613b      	str	r3, [r7, #16]

    yblockNb  = 0; /* 1 block of 8x8*/
 800a758:	2300      	movs	r3, #0
 800a75a:	60fb      	str	r3, [r7, #12]
  }

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2200      	movs	r2, #0
 800a762:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |= (ySamplingH | ySamplingV | (yblockNb & JPEG_CONFR4_NB));
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	6919      	ldr	r1, [r3, #16]
 800a76a:	697a      	ldr	r2, [r7, #20]
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	431a      	orrs	r2, r3
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a776:	431a      	orrs	r2, r3
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	430a      	orrs	r2, r1
 800a77e:	611a      	str	r2, [r3, #16]

  /*Reset CONFR5 register*/
  hjpeg->Instance->CONFR5 =  0;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2200      	movs	r2, #0
 800a786:	615a      	str	r2, [r3, #20]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 1*/
  hjpeg->Instance->CONFR5 |= (JPEG_CONFR5_HSF_0 | JPEG_CONFR5_VSF_0);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	695a      	ldr	r2, [r3, #20]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a796:	615a      	str	r2, [r3, #20]

  /*Reset CONFR6 register*/
  hjpeg->Instance->CONFR6 =  0;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2200      	movs	r2, #0
 800a79e:	619a      	str	r2, [r3, #24]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 2*/
  hjpeg->Instance->CONFR6 |= (JPEG_CONFR6_HSF_0 | JPEG_CONFR6_VSF_0);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	699a      	ldr	r2, [r3, #24]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a7ae:	619a      	str	r2, [r3, #24]

  /*Reset CONFR7 register*/
  hjpeg->Instance->CONFR7 =  0;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	61da      	str	r2, [r3, #28]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 3*/
  hjpeg->Instance->CONFR7 |= (JPEG_CONFR7_HSF_0 | JPEG_CONFR7_VSF_0);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	69da      	ldr	r2, [r3, #28]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a7c6:	61da      	str	r2, [r3, #28]
}
 800a7c8:	bf00      	nop
 800a7ca:	371c      	adds	r7, #28
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <JPEG_Init_Process>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	655a      	str	r2, [r3, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7ec:	f003 0303 	and.w	r3, r3, #3
 800a7f0:	2b02      	cmp	r3, #2
 800a7f2:	d108      	bne.n	800a806 <JPEG_Init_Process+0x32>
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	685a      	ldr	r2, [r3, #4]
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f042 0208 	orr.w	r2, r2, #8
 800a802:	605a      	str	r2, [r3, #4]
 800a804:	e007      	b.n	800a816 <JPEG_Init_Process+0x42>
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	685a      	ldr	r2, [r3, #4]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f022 0208 	bic.w	r2, r2, #8
 800a814:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f022 0201 	bic.w	r2, r2, #1
 800a824:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800a834:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a844:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a854:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a864:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f042 0201 	orr.w	r2, r2, #1
 800a874:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87a:	f003 030c 	and.w	r3, r3, #12
 800a87e:	2b08      	cmp	r3, #8
 800a880:	d108      	bne.n	800a894 <JPEG_Init_Process+0xc0>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 800a890:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  else
  {
    /* Nothing to do */
  }
}
 800a892:	e00d      	b.n	800a8b0 <JPEG_Init_Process+0xdc>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a898:	f003 030c 	and.w	r3, r3, #12
 800a89c:	2b0c      	cmp	r3, #12
 800a89e:	d107      	bne.n	800a8b0 <JPEG_Init_Process+0xdc>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a8ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a8b0:	bf00      	nop
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <JPEG_Process>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if the process has ends else JPEG_PROCESS_ONGOING
  */
static uint32_t JPEG_Process(JPEG_HandleTypeDef *hjpeg)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b084      	sub	sp, #16
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;

  /*End of header processing flag */
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8c8:	f003 0303 	and.w	r3, r3, #3
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d125      	bne.n	800a91c <JPEG_Process+0x60>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d01e      	beq.n	800a91c <JPEG_Process+0x60>
    {
      /*Call Header parsing complete callback */
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f7fe febe 	bl	8009666 <HAL_JPEG_GetInfo>
      /* Reset the ImageQuality */
      hjpeg->Conf.ImageQuality = 0;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	615a      	str	r2, [r3, #20]

      /*Call Info Ready callback */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->InfoReadyCallback(hjpeg, &hjpeg->Conf);
#else
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	4619      	mov	r1, r3
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7ff f824 	bl	8009944 <HAL_JPEG_InfoReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a90a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Clear header processing done flag */
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a91a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  /*Input FIFO status handling*/
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a920:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d116      	bne.n	800a956 <JPEG_Process+0x9a>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a92e:	f003 0302 	and.w	r3, r3, #2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d004      	beq.n	800a940 <JPEG_Process+0x84>
    {
      /*Input FIFO threshold flag */
      /*JPEG_FIFO_TH_SIZE words can be written in */
      JPEG_ReadInputData(hjpeg, JPEG_FIFO_TH_SIZE);
 800a936:	2108      	movs	r1, #8
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f988 	bl	800ac4e <JPEG_ReadInputData>
 800a93e:	e00a      	b.n	800a956 <JPEG_Process+0x9a>
    }
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a946:	f003 0304 	and.w	r3, r3, #4
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d003      	beq.n	800a956 <JPEG_Process+0x9a>
    {
      /*Input FIFO Not Full flag */
      /*32-bit value can be written in */
      JPEG_ReadInputData(hjpeg, 1);
 800a94e:	2101      	movs	r1, #1
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 f97c 	bl	800ac4e <JPEG_ReadInputData>
    }
  }


  /*Output FIFO flag handling*/
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a95a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d116      	bne.n	800a990 <JPEG_Process+0xd4>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a968:	f003 0308 	and.w	r3, r3, #8
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d004      	beq.n	800a97a <JPEG_Process+0xbe>
    {
      /*Output FIFO threshold flag */
      /*JPEG_FIFO_TH_SIZE words can be read out */
      JPEG_StoreOutputData(hjpeg, JPEG_FIFO_TH_SIZE);
 800a970:	2108      	movs	r1, #8
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 f864 	bl	800aa40 <JPEG_StoreOutputData>
 800a978:	e00a      	b.n	800a990 <JPEG_Process+0xd4>
    }
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a980:	f003 0310 	and.w	r3, r3, #16
 800a984:	2b00      	cmp	r3, #0
 800a986:	d003      	beq.n	800a990 <JPEG_Process+0xd4>
    {
      /*Output FIFO Not Empty flag */
      /*32-bit value can be read out */
      JPEG_StoreOutputData(hjpeg, 1);
 800a988:	2101      	movs	r1, #1
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f858 	bl	800aa40 <JPEG_StoreOutputData>
      /* Nothing to do */
    }
  }

  /*End of Conversion handling :i.e EOC flag is high and OFTF low and OFNEF low*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a996:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a99a:	2b20      	cmp	r3, #32
 800a99c:	d14b      	bne.n	800aa36 <JPEG_Process+0x17a>
  {
    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f022 0201 	bic.w	r2, r2, #1
 800a9ac:	601a      	str	r2, [r3, #0]

    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9b2:	f003 030c 	and.w	r3, r3, #12
 800a9b6:	2b08      	cmp	r3, #8
 800a9b8:	d107      	bne.n	800a9ca <JPEG_Process+0x10e>
    {
      /* Disable All Interrupts */
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800a9c8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Clear all flags */
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a9d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /*Call End of conversion callback */
    if (hjpeg->JpegOutCount > 0UL)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00a      	beq.n	800a9f8 <JPEG_Process+0x13c>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	69d9      	ldr	r1, [r3, #28]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f7f5 ffaf 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /*Reset Context Operation*/
    tmpContext = hjpeg->Context;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9fc:	60fb      	str	r3, [r7, #12]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa02:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2201      	movs	r2, #1
 800aa16:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f003 0303 	and.w	r3, r3, #3
 800aa20:	2b02      	cmp	r3, #2
 800aa22:	d103      	bne.n	800aa2c <JPEG_Process+0x170>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f7fe ff98 	bl	800995a <HAL_JPEG_DecodeCpltCallback>
 800aa2a:	e002      	b.n	800aa32 <JPEG_Process+0x176>
    else /* JPEG_CONTEXT_ENCODE */
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->EncodeCpltCallback(hjpeg);
#else
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f7f5 ffa3 	bl	8000978 <HAL_JPEG_EncodeCpltCallback>
#endif
    }

    return JPEG_PROCESS_DONE;
 800aa32:	2301      	movs	r3, #1
 800aa34:	e000      	b.n	800aa38 <JPEG_Process+0x17c>
  }


  return JPEG_PROCESS_ONGOING;
 800aa36:	2300      	movs	r3, #0
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3710      	adds	r7, #16
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <JPEG_StoreOutputData>:
  *         the configuration information for JPEG module
  * @param  nbOutputWords Number of output words (of 32 bits) ready from the JPEG peripheral
  * @retval None
  */
static void JPEG_StoreOutputData(JPEG_HandleTypeDef *hjpeg, uint32_t nbOutputWords)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b086      	sub	sp, #24
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	6039      	str	r1, [r7, #0]
  uint32_t index;
  uint32_t nb_words;
  uint32_t nb_bytes;
  uint32_t dataword;

  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	009b      	lsls	r3, r3, #2
 800aa56:	440b      	add	r3, r1
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d34b      	bcc.n	800aaf4 <JPEG_StoreOutputData+0xb4>
  {
    for (index = 0; index < nbOutputWords; index++)
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	617b      	str	r3, [r7, #20]
 800aa60:	e031      	b.n	800aac6 <JPEG_StoreOutputData+0x86>
    {
      /*Transfer 32 bits from the JPEG output FIFO*/
      dataword = hjpeg->Instance->DOR;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa68:	60bb      	str	r3, [r7, #8]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	69da      	ldr	r2, [r3, #28]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa72:	4413      	add	r3, r2
 800aa74:	68ba      	ldr	r2, [r7, #8]
 800aa76:	b2d2      	uxtb	r2, r2
 800aa78:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	0a19      	lsrs	r1, r3, #8
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	69da      	ldr	r2, [r3, #28]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa86:	3301      	adds	r3, #1
 800aa88:	4413      	add	r3, r2
 800aa8a:	b2ca      	uxtb	r2, r1
 800aa8c:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	0c19      	lsrs	r1, r3, #16
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	69da      	ldr	r2, [r3, #28]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa9a:	3302      	adds	r3, #2
 800aa9c:	4413      	add	r3, r2
 800aa9e:	b2ca      	uxtb	r2, r1
 800aaa0:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	0e19      	lsrs	r1, r3, #24
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	69da      	ldr	r2, [r3, #28]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaae:	3303      	adds	r3, #3
 800aab0:	4413      	add	r3, r2
 800aab2:	b2ca      	uxtb	r2, r1
 800aab4:	701a      	strb	r2, [r3, #0]
      hjpeg->JpegOutCount += 4UL;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaba:	1d1a      	adds	r2, r3, #4
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	625a      	str	r2, [r3, #36]	@ 0x24
    for (index = 0; index < nbOutputWords; index++)
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	3301      	adds	r3, #1
 800aac4:	617b      	str	r3, [r7, #20]
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d3c9      	bcc.n	800aa62 <JPEG_StoreOutputData+0x22>
    }
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad6:	429a      	cmp	r2, r3
 800aad8:	f040 80b5 	bne.w	800ac46 <JPEG_StoreOutputData+0x206>
    {
      /*Output Buffer is full, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	69d9      	ldr	r1, [r3, #28]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae4:	461a      	mov	r2, r3
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7f5 ff32 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /*USE_HAL_JPEG_REGISTER_CALLBACKS*/
      hjpeg->JpegOutCount = 0;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  else
  {
    /* Nothing to do */
  }
}
 800aaf2:	e0a8      	b.n	800ac46 <JPEG_StoreOutputData+0x206>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aafc:	429a      	cmp	r2, r3
 800aafe:	f240 80a2 	bls.w	800ac46 <JPEG_StoreOutputData+0x206>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0a:	1ad3      	subs	r3, r2, r3
 800ab0c:	089b      	lsrs	r3, r3, #2
 800ab0e:	613b      	str	r3, [r7, #16]
    for (index = 0; index < nb_words; index++)
 800ab10:	2300      	movs	r3, #0
 800ab12:	617b      	str	r3, [r7, #20]
 800ab14:	e031      	b.n	800ab7a <JPEG_StoreOutputData+0x13a>
      dataword = hjpeg->Instance->DOR;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab1c:	60bb      	str	r3, [r7, #8]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	69da      	ldr	r2, [r3, #28]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab26:	4413      	add	r3, r2
 800ab28:	68ba      	ldr	r2, [r7, #8]
 800ab2a:	b2d2      	uxtb	r2, r2
 800ab2c:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	0a19      	lsrs	r1, r3, #8
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	69da      	ldr	r2, [r3, #28]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	4413      	add	r3, r2
 800ab3e:	b2ca      	uxtb	r2, r1
 800ab40:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	0c19      	lsrs	r1, r3, #16
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	69da      	ldr	r2, [r3, #28]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab4e:	3302      	adds	r3, #2
 800ab50:	4413      	add	r3, r2
 800ab52:	b2ca      	uxtb	r2, r1
 800ab54:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	0e19      	lsrs	r1, r3, #24
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	69da      	ldr	r2, [r3, #28]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab62:	3303      	adds	r3, #3
 800ab64:	4413      	add	r3, r2
 800ab66:	b2ca      	uxtb	r2, r1
 800ab68:	701a      	strb	r2, [r3, #0]
      hjpeg->JpegOutCount += 4UL;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab6e:	1d1a      	adds	r2, r3, #4
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	625a      	str	r2, [r3, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	3301      	adds	r3, #1
 800ab78:	617b      	str	r3, [r7, #20]
 800ab7a:	697a      	ldr	r2, [r7, #20]
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d3c9      	bcc.n	800ab16 <JPEG_StoreOutputData+0xd6>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d10b      	bne.n	800aba6 <JPEG_StoreOutputData+0x166>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	69d9      	ldr	r1, [r3, #28]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab96:	461a      	mov	r2, r3
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f7f5 fed9 	bl	8000950 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2200      	movs	r2, #0
 800aba2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800aba4:	e04f      	b.n	800ac46 <JPEG_StoreOutputData+0x206>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	60fb      	str	r3, [r7, #12]
      dataword = hjpeg->Instance->DOR;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abb8:	60bb      	str	r3, [r7, #8]
      for (index = 0; index < nb_bytes; index++)
 800abba:	2300      	movs	r3, #0
 800abbc:	617b      	str	r3, [r7, #20]
 800abbe:	e015      	b.n	800abec <JPEG_StoreOutputData+0x1ac>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	f003 0303 	and.w	r3, r3, #3
 800abc6:	00db      	lsls	r3, r3, #3
 800abc8:	68ba      	ldr	r2, [r7, #8]
 800abca:	fa22 f103 	lsr.w	r1, r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69da      	ldr	r2, [r3, #28]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd6:	4413      	add	r3, r2
 800abd8:	b2ca      	uxtb	r2, r1
 800abda:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount++;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe0:	1c5a      	adds	r2, r3, #1
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	625a      	str	r2, [r3, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	3301      	adds	r3, #1
 800abea:	617b      	str	r3, [r7, #20]
 800abec:	697a      	ldr	r2, [r7, #20]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d3e5      	bcc.n	800abc0 <JPEG_StoreOutputData+0x180>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	69d9      	ldr	r1, [r3, #28]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abfc:	461a      	mov	r2, r3
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7f5 fea6 	bl	8000950 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2200      	movs	r2, #0
 800ac08:	625a      	str	r2, [r3, #36]	@ 0x24
      nb_bytes = 4UL - nb_bytes;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	f1c3 0304 	rsb	r3, r3, #4
 800ac10:	60fb      	str	r3, [r7, #12]
      for (index = nb_bytes; index < 4UL; index++)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	617b      	str	r3, [r7, #20]
 800ac16:	e013      	b.n	800ac40 <JPEG_StoreOutputData+0x200>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	00db      	lsls	r3, r3, #3
 800ac1c:	68ba      	ldr	r2, [r7, #8]
 800ac1e:	fa22 f103 	lsr.w	r1, r2, r3
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	69da      	ldr	r2, [r3, #28]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac2a:	4413      	add	r3, r2
 800ac2c:	b2ca      	uxtb	r2, r1
 800ac2e:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount++;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac34:	1c5a      	adds	r2, r3, #1
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	625a      	str	r2, [r3, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	617b      	str	r3, [r7, #20]
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d9e8      	bls.n	800ac18 <JPEG_StoreOutputData+0x1d8>
}
 800ac46:	bf00      	nop
 800ac48:	3718      	adds	r7, #24
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <JPEG_ReadInputData>:
  *         the configuration information for JPEG module
  * @param  nbRequestWords Number of input words (of 32 bits) that the JPE peripheral request
  * @retval None
  */
static void JPEG_ReadInputData(JPEG_HandleTypeDef *hjpeg, uint32_t nbRequestWords)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b088      	sub	sp, #32
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	6039      	str	r1, [r7, #0]
  uint32_t nb_bytes = 0;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	61fb      	str	r3, [r7, #28]
  uint32_t nb_words;
  uint32_t index;
  uint32_t dataword;
  uint32_t input_count;

  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d002      	beq.n	800ac6a <JPEG_ReadInputData+0x1c>
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d104      	bne.n	800ac74 <JPEG_ReadInputData+0x26>
  {
    /* No more Input data : nothing to do*/
    (void) HAL_JPEG_Pause(hjpeg, JPEG_PAUSE_RESUME_INPUT);
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f7fe fdff 	bl	8009870 <HAL_JPEG_Pause>
 800ac72:	e028      	b.n	800acc6 <JPEG_ReadInputData+0x78>
  }
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6a1b      	ldr	r3, [r3, #32]
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d906      	bls.n	800ac8e <JPEG_ReadInputData+0x40>
  {
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6a1b      	ldr	r3, [r3, #32]
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	61fb      	str	r3, [r7, #28]
 800ac8c:	e01b      	b.n	800acc6 <JPEG_ReadInputData+0x78>
  }
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6a1b      	ldr	r3, [r3, #32]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d115      	bne.n	800acc6 <JPEG_ReadInputData+0x78>
  {
    /*Call HAL_JPEG_GetDataCallback to get new data */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->GetDataCallback(hjpeg, hjpeg->JpegInCount);
#else
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6a1b      	ldr	r3, [r3, #32]
 800ac9e:	4619      	mov	r1, r3
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f7f5 fe03 	bl	80008ac <HAL_JPEG_GetDataCallback>
#endif /*USE_HAL_JPEG_REGISTER_CALLBACKS*/

    if (hjpeg->InDataLength > 4UL)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acaa:	2b04      	cmp	r3, #4
 800acac:	d905      	bls.n	800acba <JPEG_ReadInputData+0x6c>
    {
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb2:	f023 0203 	bic.w	r2, r3, #3
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    hjpeg->JpegInCount = 0;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2200      	movs	r2, #0
 800acbe:	621a      	str	r2, [r3, #32]
    nb_bytes = hjpeg->InDataLength;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acc4:	61fb      	str	r3, [r7, #28]
  }
  else
  {
    /* Nothing to do */
  }
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f040 809f 	bne.w	800ae12 <JPEG_ReadInputData+0x1c4>
 800acd4:	69fb      	ldr	r3, [r7, #28]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f000 809b 	beq.w	800ae12 <JPEG_ReadInputData+0x1c4>
  {
    nb_words = nb_bytes / 4UL;
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	089b      	lsrs	r3, r3, #2
 800ace0:	613b      	str	r3, [r7, #16]
    if (nb_words >= nbRequestWords)
 800ace2:	693a      	ldr	r2, [r7, #16]
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d335      	bcc.n	800ad56 <JPEG_ReadInputData+0x108>
    {
      for (index = 0; index < nbRequestWords; index++)
 800acea:	2300      	movs	r3, #0
 800acec:	61bb      	str	r3, [r7, #24]
 800acee:	e02d      	b.n	800ad4c <JPEG_ReadInputData+0xfe>
      {
        input_count = hjpeg->JpegInCount;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6a1b      	ldr	r3, [r3, #32]
 800acf4:	60fb      	str	r3, [r7, #12]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	699a      	ldr	r2, [r3, #24]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	4413      	add	r3, r2
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	4619      	mov	r1, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	699a      	ldr	r2, [r3, #24]
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	4413      	add	r3, r2
 800ad0c:	781b      	ldrb	r3, [r3, #0]
 800ad0e:	021b      	lsls	r3, r3, #8
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad10:	ea41 0203 	orr.w	r2, r1, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6999      	ldr	r1, [r3, #24]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	3302      	adds	r3, #2
 800ad1c:	440b      	add	r3, r1
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	041b      	lsls	r3, r3, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ad22:	ea42 0103 	orr.w	r1, r2, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	699a      	ldr	r2, [r3, #24]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3303      	adds	r3, #3
 800ad2e:	4413      	add	r3, r2
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	061a      	lsls	r2, r3, #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ad38:	430a      	orrs	r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad3a:	641a      	str	r2, [r3, #64]	@ 0x40

        hjpeg->JpegInCount += 4UL;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a1b      	ldr	r3, [r3, #32]
 800ad40:	1d1a      	adds	r2, r3, #4
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	621a      	str	r2, [r3, #32]
      for (index = 0; index < nbRequestWords; index++)
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	61bb      	str	r3, [r7, #24]
 800ad4c:	69ba      	ldr	r2, [r7, #24]
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d3cd      	bcc.n	800acf0 <JPEG_ReadInputData+0xa2>
        }
        hjpeg->Instance->DIR = dataword;
      }
    }
  }
}
 800ad54:	e05d      	b.n	800ae12 <JPEG_ReadInputData+0x1c4>
      if (nb_words > 0UL)
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d035      	beq.n	800adc8 <JPEG_ReadInputData+0x17a>
        for (index = 0; index < nb_words; index++)
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	61bb      	str	r3, [r7, #24]
 800ad60:	e02d      	b.n	800adbe <JPEG_ReadInputData+0x170>
          input_count = hjpeg->JpegInCount;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	60fb      	str	r3, [r7, #12]
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	699a      	ldr	r2, [r3, #24]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	4413      	add	r3, r2
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	4619      	mov	r1, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	699a      	ldr	r2, [r3, #24]
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	4413      	add	r3, r2
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	021b      	lsls	r3, r3, #8
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad82:	ea41 0203 	orr.w	r2, r1, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6999      	ldr	r1, [r3, #24]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	3302      	adds	r3, #2
 800ad8e:	440b      	add	r3, r1
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	041b      	lsls	r3, r3, #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ad94:	ea42 0103 	orr.w	r1, r2, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	699a      	ldr	r2, [r3, #24]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	3303      	adds	r3, #3
 800ada0:	4413      	add	r3, r2
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	061a      	lsls	r2, r3, #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800adaa:	430a      	orrs	r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800adac:	641a      	str	r2, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6a1b      	ldr	r3, [r3, #32]
 800adb2:	1d1a      	adds	r2, r3, #4
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	621a      	str	r2, [r3, #32]
        for (index = 0; index < nb_words; index++)
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	3301      	adds	r3, #1
 800adbc:	61bb      	str	r3, [r7, #24]
 800adbe:	69ba      	ldr	r2, [r7, #24]
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d3cd      	bcc.n	800ad62 <JPEG_ReadInputData+0x114>
}
 800adc6:	e024      	b.n	800ae12 <JPEG_ReadInputData+0x1c4>
        dataword = 0;
 800adc8:	2300      	movs	r3, #0
 800adca:	617b      	str	r3, [r7, #20]
        for (index = 0; index < nb_bytes; index++)
 800adcc:	2300      	movs	r3, #0
 800adce:	61bb      	str	r3, [r7, #24]
 800add0:	e017      	b.n	800ae02 <JPEG_ReadInputData+0x1b4>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	699a      	ldr	r2, [r3, #24]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6a1b      	ldr	r3, [r3, #32]
 800adda:	4413      	add	r3, r2
 800addc:	781b      	ldrb	r3, [r3, #0]
 800adde:	461a      	mov	r2, r3
 800ade0:	69bb      	ldr	r3, [r7, #24]
 800ade2:	f003 0303 	and.w	r3, r3, #3
 800ade6:	00db      	lsls	r3, r3, #3
 800ade8:	fa02 f303 	lsl.w	r3, r2, r3
 800adec:	697a      	ldr	r2, [r7, #20]
 800adee:	4313      	orrs	r3, r2
 800adf0:	617b      	str	r3, [r7, #20]
          hjpeg->JpegInCount++;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6a1b      	ldr	r3, [r3, #32]
 800adf6:	1c5a      	adds	r2, r3, #1
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	621a      	str	r2, [r3, #32]
        for (index = 0; index < nb_bytes; index++)
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	3301      	adds	r3, #1
 800ae00:	61bb      	str	r3, [r7, #24]
 800ae02:	69ba      	ldr	r2, [r7, #24]
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d3e3      	bcc.n	800add2 <JPEG_ReadInputData+0x184>
        hjpeg->Instance->DIR = dataword;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	697a      	ldr	r2, [r7, #20]
 800ae10:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800ae12:	bf00      	nop
 800ae14:	3720      	adds	r7, #32
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
	...

0800ae1c <JPEG_DMA_StartProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if process ends else JPEG_PROCESS_ONGOING
  */
static HAL_StatusTypeDef JPEG_DMA_StartProcess(JPEG_HandleTypeDef *hjpeg)
{
 800ae1c:	b590      	push	{r4, r7, lr}
 800ae1e:	b087      	sub	sp, #28
 800ae20:	af02      	add	r7, sp, #8
 800ae22:	6078      	str	r0, [r7, #4]
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae2a:	60fb      	str	r3, [r7, #12]
  /*if the MDMA Out is triggred with JPEG Out FIFO Threshold flag
      then MDMA out buffer size is 32 bytes
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae32:	60bb      	str	r3, [r7, #8]

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d804      	bhi.n	800ae48 <JPEG_DMA_StartProcess+0x2c>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d901      	bls.n	800ae4c <JPEG_DMA_StartProcess+0x30>
  {
    return HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	e074      	b.n	800af36 <JPEG_DMA_StartProcess+0x11a>
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae50:	4a3b      	ldr	r2, [pc, #236]	@ (800af40 <JPEG_DMA_StartProcess+0x124>)
 800ae52:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae58:	4a3a      	ldr	r2, [pc, #232]	@ (800af44 <JPEG_DMA_StartProcess+0x128>)
 800ae5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae60:	4a39      	ldr	r2, [pc, #228]	@ (800af48 <JPEG_DMA_StartProcess+0x12c>)
 800ae62:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae68:	4a36      	ldr	r2, [pc, #216]	@ (800af44 <JPEG_DMA_StartProcess+0x128>)
 800ae6a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae70:	4a36      	ldr	r2, [pc, #216]	@ (800af4c <JPEG_DMA_StartProcess+0x130>)
 800ae72:	659a      	str	r2, [r3, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d002      	beq.n	800ae80 <JPEG_DMA_StartProcess+0x64>
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d107      	bne.n	800ae90 <JPEG_DMA_StartProcess+0x74>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae84:	f043 0204 	orr.w	r2, r3, #4
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	e052      	b.n	800af36 <JPEG_DMA_StartProcess+0x11a>
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae98:	68f9      	ldr	r1, [r7, #12]
 800ae9a:	fbb3 f1f1 	udiv	r1, r3, r1
 800ae9e:	68f8      	ldr	r0, [r7, #12]
 800aea0:	fb00 f101 	mul.w	r1, r0, r1
 800aea4:	1a5b      	subs	r3, r3, r1
 800aea6:	1ad2      	subs	r2, r2, r3
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	629a      	str	r2, [r3, #40]	@ 0x28

  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb4:	68b9      	ldr	r1, [r7, #8]
 800aeb6:	fbb3 f1f1 	udiv	r1, r3, r1
 800aeba:	68b8      	ldr	r0, [r7, #8]
 800aebc:	fb00 f101 	mul.w	r1, r0, r1
 800aec0:	1a5b      	subs	r3, r3, r1
 800aec2:	1ad2      	subs	r2, r2, r3
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	62da      	str	r2, [r3, #44]	@ 0x2c


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	3344      	adds	r3, #68	@ 0x44
 800aed2:	4619      	mov	r1, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	461c      	mov	r4, r3
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aede:	2201      	movs	r2, #1
 800aee0:	9200      	str	r2, [sp, #0]
 800aee2:	4622      	mov	r2, r4
 800aee4:	f000 fbe2 	bl	800b6ac <HAL_MDMA_Start_IT>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d007      	beq.n	800aefe <JPEG_DMA_StartProcess+0xe2>
                        hjpeg->OutDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aef2:	f043 0204 	orr.w	r2, r3, #4
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	e01b      	b.n	800af36 <JPEG_DMA_StartProcess+0x11a>
  }
  /* Start DMA FIFO In transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	699b      	ldr	r3, [r3, #24]
 800af06:	4619      	mov	r1, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	3340      	adds	r3, #64	@ 0x40
 800af0e:	461c      	mov	r4, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af14:	2201      	movs	r2, #1
 800af16:	9200      	str	r2, [sp, #0]
 800af18:	4622      	mov	r2, r4
 800af1a:	f000 fbc7 	bl	800b6ac <HAL_MDMA_Start_IT>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d007      	beq.n	800af34 <JPEG_DMA_StartProcess+0x118>
                        hjpeg->InDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af28:	f043 0204 	orr.w	r2, r3, #4
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e000      	b.n	800af36 <JPEG_DMA_StartProcess+0x11a>
  }

  return HAL_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	3714      	adds	r7, #20
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd90      	pop	{r4, r7, pc}
 800af3e:	bf00      	nop
 800af40:	0800b24f 	.word	0x0800b24f
 800af44:	0800b43d 	.word	0x0800b43d
 800af48:	0800b37b 	.word	0x0800b37b
 800af4c:	0800b48d 	.word	0x0800b48d

0800af50 <JPEG_DMA_ContinueProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if process ends else JPEG_PROCESS_ONGOING
  */
static void JPEG_DMA_ContinueProcess(JPEG_HandleTypeDef *hjpeg)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  /*End of header processing flag rises*/
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af5c:	f003 0303 	and.w	r3, r3, #3
 800af60:	2b02      	cmp	r3, #2
 800af62:	d125      	bne.n	800afb0 <JPEG_DMA_ContinueProcess+0x60>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d01e      	beq.n	800afb0 <JPEG_DMA_ContinueProcess+0x60>
    {
      /*Call Header parsing complete callback */
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	3304      	adds	r3, #4
 800af76:	4619      	mov	r1, r3
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f7fe fb74 	bl	8009666 <HAL_JPEG_GetInfo>

      /* Reset the ImageQuality */
      hjpeg->Conf.ImageQuality = 0;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	615a      	str	r2, [r3, #20]

      /*Call Info Ready callback */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->InfoReadyCallback(hjpeg, &hjpeg->Conf);
#else
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	3304      	adds	r3, #4
 800af88:	4619      	mov	r1, r3
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f7fe fcda 	bl	8009944 <HAL_JPEG_InfoReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af9e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Clear header processing done flag */
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800afae:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  /*End of Conversion handling*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb6:	f003 0320 	and.w	r3, r3, #32
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d039      	beq.n	800b032 <JPEG_DMA_ContinueProcess+0xe2>
  {

    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afc2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	655a      	str	r2, [r3, #84]	@ 0x54

    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f022 0201 	bic.w	r2, r2, #1
 800afd8:	601a      	str	r2, [r3, #0]

    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800afe8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear all flags */
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800aff8:	639a      	str	r2, [r3, #56]	@ 0x38

    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800affe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b002:	b2db      	uxtb	r3, r3
 800b004:	2b02      	cmp	r3, #2
 800b006:	d104      	bne.n	800b012 <JPEG_DMA_ContinueProcess+0xc2>
    {
      /* Stop the MDMA In Xfer*/
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmain);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b00c:	4618      	mov	r0, r3
 800b00e:	f000 fbce 	bl	800b7ae <HAL_MDMA_Abort_IT>
    }

    if (hjpeg->hdmaout->State == HAL_MDMA_STATE_BUSY)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b016:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d105      	bne.n	800b02c <JPEG_DMA_ContinueProcess+0xdc>
    {
      /* Stop the MDMA out Xfer*/
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmaout);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b024:	4618      	mov	r0, r3
 800b026:	f000 fbc2 	bl	800b7ae <HAL_MDMA_Abort_IT>
      JPEG_DMA_EndProcess(hjpeg);
    }
  }


}
 800b02a:	e002      	b.n	800b032 <JPEG_DMA_ContinueProcess+0xe2>
      JPEG_DMA_EndProcess(hjpeg);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 f804 	bl	800b03a <JPEG_DMA_EndProcess>
}
 800b032:	bf00      	nop
 800b034:	3708      	adds	r7, #8
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}

0800b03a <JPEG_DMA_EndProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE
  */
static void JPEG_DMA_EndProcess(JPEG_HandleTypeDef *hjpeg)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b084      	sub	sp, #16
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	695b      	ldr	r3, [r3, #20]
 800b04e:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800b052:	1ad2      	subs	r2, r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	625a      	str	r2, [r3, #36]	@ 0x24

  /*if Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b060:	429a      	cmp	r2, r3
 800b062:	d10a      	bne.n	800b07a <JPEG_DMA_EndProcess+0x40>
  {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	69d9      	ldr	r1, [r3, #28]
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06c:	461a      	mov	r2, r3
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7f5 fc6e 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

    hjpeg->JpegOutCount = 0;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /*Check if remaining data in the output FIFO*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b080:	f003 0310 	and.w	r3, r3, #16
 800b084:	2b00      	cmp	r3, #0
 800b086:	d134      	bne.n	800b0f2 <JPEG_DMA_EndProcess+0xb8>
  {
    if (hjpeg->JpegOutCount > 0UL)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00a      	beq.n	800b0a6 <JPEG_DMA_EndProcess+0x6c>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	69d9      	ldr	r1, [r3, #28]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b098:	461a      	mov	r2, r3
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f7f5 fc58 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f022 0201 	bic.w	r2, r2, #1
 800b0b4:	601a      	str	r2, [r3, #0]

    tmpContext = hjpeg->Context;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0ba:	60fb      	str	r3, [r7, #12]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0c0:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	f003 0303 	and.w	r3, r3, #3
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	d103      	bne.n	800b0ea <JPEG_DMA_EndProcess+0xb0>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f7fe fc39 	bl	800995a <HAL_JPEG_DecodeCpltCallback>
  else
  {
    /* Nothing to do */
  }

}
 800b0e8:	e00c      	b.n	800b104 <JPEG_DMA_EndProcess+0xca>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f7f5 fc44 	bl	8000978 <HAL_JPEG_EncodeCpltCallback>
}
 800b0f0:	e008      	b.n	800b104 <JPEG_DMA_EndProcess+0xca>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d102      	bne.n	800b104 <JPEG_DMA_EndProcess+0xca>
    JPEG_DMA_PollResidualData(hjpeg);
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f000 f804 	bl	800b10c <JPEG_DMA_PollResidualData>
}
 800b104:	bf00      	nop
 800b106:	3710      	adds	r7, #16
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <JPEG_DMA_PollResidualData>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None.
  */
static void JPEG_DMA_PollResidualData(JPEG_HandleTypeDef *hjpeg)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b086      	sub	sp, #24
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  uint32_t count;
  uint32_t dataOut;

  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 800b114:	2310      	movs	r3, #16
 800b116:	617b      	str	r3, [r7, #20]
 800b118:	e04f      	b.n	800b1ba <JPEG_DMA_PollResidualData+0xae>
  {
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b11e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d146      	bne.n	800b1b4 <JPEG_DMA_PollResidualData+0xa8>
    {
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b12c:	f003 0310 	and.w	r3, r3, #16
 800b130:	2b00      	cmp	r3, #0
 800b132:	d03f      	beq.n	800b1b4 <JPEG_DMA_PollResidualData+0xa8>
      {
        dataOut = hjpeg->Instance->DOR;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b13a:	60fb      	str	r3, [r7, #12]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	69da      	ldr	r2, [r3, #28]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b144:	4413      	add	r3, r2
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	b2d2      	uxtb	r2, r2
 800b14a:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	0a19      	lsrs	r1, r3, #8
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	69da      	ldr	r2, [r3, #28]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b158:	3301      	adds	r3, #1
 800b15a:	4413      	add	r3, r2
 800b15c:	b2ca      	uxtb	r2, r1
 800b15e:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	0c19      	lsrs	r1, r3, #16
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	69da      	ldr	r2, [r3, #28]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b16c:	3302      	adds	r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	b2ca      	uxtb	r2, r1
 800b172:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	0e19      	lsrs	r1, r3, #24
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	69da      	ldr	r2, [r3, #28]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b180:	3303      	adds	r3, #3
 800b182:	4413      	add	r3, r2
 800b184:	b2ca      	uxtb	r2, r1
 800b186:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount += 4UL;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b18c:	1d1a      	adds	r2, r3, #4
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	625a      	str	r2, [r3, #36]	@ 0x24

        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d10a      	bne.n	800b1b4 <JPEG_DMA_PollResidualData+0xa8>
        {
          /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	69d9      	ldr	r1, [r3, #28]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f7f5 fbd1 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

          hjpeg->JpegOutCount = 0;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	625a      	str	r2, [r3, #36]	@ 0x24
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	3b01      	subs	r3, #1
 800b1b8:	617b      	str	r3, [r7, #20]
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d1ac      	bne.n	800b11a <JPEG_DMA_PollResidualData+0xe>

      }
    }
  }

  tmpContext = hjpeg->Context;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1c4:	613b      	str	r3, [r7, #16]

  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1cc:	f003 0310 	and.w	r3, r3, #16
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d004      	beq.n	800b1de <JPEG_DMA_PollResidualData+0xd2>
 800b1d4:	693b      	ldr	r3, [r7, #16]
 800b1d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d133      	bne.n	800b246 <JPEG_DMA_PollResidualData+0x13a>
  {
    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	681a      	ldr	r2, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f022 0201 	bic.w	r2, r2, #1
 800b1ec:	601a      	str	r2, [r3, #0]

    if (hjpeg->JpegOutCount > 0UL)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d00a      	beq.n	800b20c <JPEG_DMA_PollResidualData+0x100>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	69d9      	ldr	r1, [r3, #28]
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1fe:	461a      	mov	r2, r3
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f7f5 fba5 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2200      	movs	r2, #0
 800b20a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    tmpContext = hjpeg->Context;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b210:	613b      	str	r3, [r7, #16]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b216:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2200      	movs	r2, #0
 800b222:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2201      	movs	r2, #1
 800b22a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	f003 0303 	and.w	r3, r3, #3
 800b234:	2b02      	cmp	r3, #2
 800b236:	d103      	bne.n	800b240 <JPEG_DMA_PollResidualData+0x134>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f7fe fb8e 	bl	800995a <HAL_JPEG_DecodeCpltCallback>
#else
      HAL_JPEG_EncodeCpltCallback(hjpeg);
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
    }
  }
}
 800b23e:	e002      	b.n	800b246 <JPEG_DMA_PollResidualData+0x13a>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f7f5 fb99 	bl	8000978 <HAL_JPEG_EncodeCpltCallback>
}
 800b246:	bf00      	nop
 800b248:	3718      	adds	r7, #24
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}

0800b24e <JPEG_MDMAInCpltCallback>:
  * @brief  MDMA input transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAInCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 800b24e:	b590      	push	{r4, r7, lr}
 800b250:	b087      	sub	sp, #28
 800b252:	af02      	add	r7, sp, #8
 800b254:	6078      	str	r0, [r7, #4]
  uint32_t inXfrSize;

  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b25a:	60fb      	str	r3, [r7, #12]

  /* Disable The JPEG IT so the MDMA Input Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b26a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Check if context method is DMA and we are not in ending DMA stage */
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b270:	f248 030c 	movw	r3, #32780	@ 0x800c
 800b274:	4013      	ands	r3, r2
 800b276:	2b0c      	cmp	r3, #12
 800b278:	d17c      	bne.n	800b374 <JPEG_MDMAInCpltCallback+0x126>
    /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
      else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
      */
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b27e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b280:	60bb      	str	r3, [r7, #8]

    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	695b      	ldr	r3, [r3, #20]
 800b28c:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800b290:	1ad2      	subs	r2, r2, r3
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	621a      	str	r2, [r3, #32]

    /*Call HAL_JPEG_GetDataCallback to get new data */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->GetDataCallback(hjpeg, hjpeg->JpegInCount);
#else
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6a1b      	ldr	r3, [r3, #32]
 800b29a:	4619      	mov	r1, r3
 800b29c:	68f8      	ldr	r0, [r7, #12]
 800b29e:	f7f5 fb05 	bl	80008ac <HAL_JPEG_GetDataCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */


    if (hjpeg->InDataLength >= inXfrSize)
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d81f      	bhi.n	800b2ec <JPEG_MDMAInCpltCallback+0x9e>
    {
      if (inXfrSize == 0UL)
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10d      	bne.n	800b2ce <JPEG_MDMAInCpltCallback+0x80>
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2b6:	f043 0204 	orr.w	r2, r3, #4
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2206      	movs	r2, #6
 800b2c2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f7fe fb51 	bl	800996e <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 800b2cc:	e052      	b.n	800b374 <JPEG_MDMAInCpltCallback+0x126>
      }
      /*JPEG Input MDMA transfer data number must be multiple of MDMA buffer size
        as the destination is a 32 bits register */
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d6:	68b9      	ldr	r1, [r7, #8]
 800b2d8:	fbb3 f1f1 	udiv	r1, r3, r1
 800b2dc:	68b8      	ldr	r0, [r7, #8]
 800b2de:	fb00 f101 	mul.w	r1, r0, r1
 800b2e2:	1a5b      	subs	r3, r3, r1
 800b2e4:	1ad2      	subs	r2, r2, r3
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	629a      	str	r2, [r3, #40]	@ 0x28
 800b2ea:	e010      	b.n	800b30e <JPEG_MDMAInCpltCallback+0xc0>

    }
    else if (hjpeg->InDataLength > 0UL)
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d00c      	beq.n	800b30e <JPEG_MDMAInCpltCallback+0xc0>
    {
      /* Transfer the remaining Data, must be multiple of source data size (byte) and destination data size (word) */
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2f8:	f003 0303 	and.w	r3, r3, #3
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d006      	beq.n	800b30e <JPEG_MDMAInCpltCallback+0xc0>
      {
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b304:	089b      	lsrs	r3, r3, #2
 800b306:	3301      	adds	r3, #1
 800b308:	009a      	lsls	r2, r3, #2
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	629a      	str	r2, [r3, #40]	@ 0x28
    else
    {
      /* Nothing to do */
    }

    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b312:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b316:	2b00      	cmp	r3, #0
 800b318:	d124      	bne.n	800b364 <JPEG_MDMAInCpltCallback+0x116>
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d020      	beq.n	800b364 <JPEG_MDMAInCpltCallback+0x116>
    {
      /* Start MDMA FIFO In transfer */
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	699b      	ldr	r3, [r3, #24]
 800b32a:	4619      	mov	r1, r3
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	3340      	adds	r3, #64	@ 0x40
 800b332:	461c      	mov	r4, r3
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b338:	2201      	movs	r2, #1
 800b33a:	9200      	str	r2, [sp, #0]
 800b33c:	4622      	mov	r2, r4
 800b33e:	f000 f9b5 	bl	800b6ac <HAL_MDMA_Start_IT>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00d      	beq.n	800b364 <JPEG_MDMAInCpltCallback+0x116>
                            hjpeg->InDataLength, 1) != HAL_OK)
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b34c:	f043 0204 	orr.w	r2, r3, #4
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2206      	movs	r2, #6
 800b358:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f7fe fb06 	bl	800996e <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 800b362:	e007      	b.n	800b374 <JPEG_MDMAInCpltCallback+0x126>
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800b372:	631a      	str	r2, [r3, #48]	@ 0x30
  }
}
 800b374:	3714      	adds	r7, #20
 800b376:	46bd      	mov	sp, r7
 800b378:	bd90      	pop	{r4, r7, pc}

0800b37a <JPEG_MDMAOutCpltCallback>:
  * @brief  MDMA output transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 800b37a:	b590      	push	{r4, r7, lr}
 800b37c:	b087      	sub	sp, #28
 800b37e:	af02      	add	r7, sp, #8
 800b380:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b386:	60fb      	str	r3, [r7, #12]


  /* Disable The JPEG IT so the MDMA Output Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b396:	631a      	str	r2, [r3, #48]	@ 0x30

  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b39c:	f248 030c 	movw	r3, #32780	@ 0x800c
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	2b0c      	cmp	r3, #12
 800b3a4:	d147      	bne.n	800b436 <JPEG_MDMAOutCpltCallback+0xbc>
      JPEG_CONTEXT_DMA) /* Check if context method is DMA and we are not in ending DMA stage */
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ac:	f003 0320 	and.w	r3, r3, #32
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d138      	bne.n	800b426 <JPEG_MDMAOutCpltCallback+0xac>
    {
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	695b      	ldr	r3, [r3, #20]
 800b3be:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800b3c2:	1ad2      	subs	r2, r2, r3
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	69d9      	ldr	r1, [r3, #28]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	68f8      	ldr	r0, [r7, #12]
 800b3d4:	f7f5 fabc 	bl	8000950 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d120      	bne.n	800b426 <JPEG_MDMAOutCpltCallback+0xac>
      {
        /* Start MDMA FIFO Out transfer */
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	3344      	adds	r3, #68	@ 0x44
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	69db      	ldr	r3, [r3, #28]
 800b3f4:	461c      	mov	r4, r3
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	9200      	str	r2, [sp, #0]
 800b3fe:	4622      	mov	r2, r4
 800b400:	f000 f954 	bl	800b6ac <HAL_MDMA_Start_IT>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00d      	beq.n	800b426 <JPEG_MDMAOutCpltCallback+0xac>
                              hjpeg->OutDataLength, 1) != HAL_OK)
        {
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b40e:	f043 0204 	orr.w	r2, r3, #4
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	651a      	str	r2, [r3, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2206      	movs	r2, #6
 800b41a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->ErrorCallback(hjpeg);
#else
          HAL_JPEG_ErrorCallback(hjpeg);
 800b41e:	68f8      	ldr	r0, [r7, #12]
 800b420:	f7fe faa5 	bl	800996e <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
          return;
 800b424:	e007      	b.n	800b436 <JPEG_MDMAOutCpltCallback+0xbc>
        }
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800b434:	631a      	str	r2, [r3, #48]	@ 0x30
  }

}
 800b436:	3714      	adds	r7, #20
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd90      	pop	{r4, r7, pc}

0800b43c <JPEG_MDMAErrorCallback>:
  * @brief  MDMA Transfer error callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAErrorCallback(MDMA_HandleTypeDef *hmdma)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b448:	60fb      	str	r3, [r7, #12]

  /*Stop Encoding/Decoding*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f022 0201 	bic.w	r2, r2, #1
 800b458:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b468:	631a      	str	r2, [r3, #48]	@ 0x30

  hjpeg->State = HAL_JPEG_STATE_READY;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2201      	movs	r2, #1
 800b46e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b476:	f043 0204 	orr.w	r2, r3, #4
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
  hjpeg->ErrorCallback(hjpeg);
#else
  HAL_JPEG_ErrorCallback(hjpeg);
 800b47e:	68f8      	ldr	r0, [r7, #12]
 800b480:	f7fe fa75 	bl	800996e <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
}
 800b484:	bf00      	nop
 800b486:	3710      	adds	r7, #16
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <JPEG_MDMAOutAbortCallback>:
  * @brief  MDMA output Abort callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutAbortCallback(MDMA_HandleTypeDef *hmdma)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b498:	60fb      	str	r3, [r7, #12]

  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d002      	beq.n	800b4ac <JPEG_MDMAOutAbortCallback+0x20>
  {
    JPEG_DMA_EndProcess(hjpeg);
 800b4a6:	68f8      	ldr	r0, [r7, #12]
 800b4a8:	f7ff fdc7 	bl	800b03a <JPEG_DMA_EndProcess>
  }
}
 800b4ac:	bf00      	nop
 800b4ae:	3710      	adds	r7, #16
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}

0800b4b4 <JPEG_GetQuality>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG image quality from 1 to 100.
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b08b      	sub	sp, #44	@ 0x2c
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  uint32_t quality = 0;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	3350      	adds	r3, #80	@ 0x50
 800b4c6:	61bb      	str	r3, [r7, #24]

  i = 0;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	623b      	str	r3, [r7, #32]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800b4cc:	e042      	b.n	800b554 <JPEG_GetQuality+0xa0>
  {
    quantRow = *tableAddress;
 800b4ce:	69bb      	ldr	r3, [r7, #24]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 4UL; j++)
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	61fb      	str	r3, [r7, #28]
 800b4d8:	e033      	b.n	800b542 <JPEG_GetQuality+0x8e>
    {
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	00db      	lsls	r3, r3, #3
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	fa22 f303 	lsr.w	r3, r2, r3
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	613b      	str	r3, [r7, #16]
      if (quantVal == 1UL)
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d103      	bne.n	800b4f6 <JPEG_GetQuality+0x42>
      {
        /* if Quantization value = 1 then quality is 100%*/
        quality += 100UL;
 800b4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f0:	3364      	adds	r3, #100	@ 0x64
 800b4f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4f4:	e022      	b.n	800b53c <JPEG_GetQuality+0x88>
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	2264      	movs	r2, #100	@ 0x64
 800b4fa:	fb02 f303 	mul.w	r3, r2, r3
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b502:	6a38      	ldr	r0, [r7, #32]
 800b504:	69f9      	ldr	r1, [r7, #28]
 800b506:	4401      	add	r1, r0
 800b508:	4818      	ldr	r0, [pc, #96]	@ (800b56c <JPEG_GetQuality+0xb8>)
 800b50a:	5c41      	ldrb	r1, [r0, r1]
 800b50c:	440a      	add	r2, r1
 800b50e:	7812      	ldrb	r2, [r2, #0]
 800b510:	fbb3 f3f2 	udiv	r3, r3, r2
 800b514:	60fb      	str	r3, [r7, #12]

        if (scale <= 100UL)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2b64      	cmp	r3, #100	@ 0x64
 800b51a:	d807      	bhi.n	800b52c <JPEG_GetQuality+0x78>
        {
          quality += (200UL - scale) / 2UL;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 800b522:	085b      	lsrs	r3, r3, #1
 800b524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b526:	4413      	add	r3, r2
 800b528:	627b      	str	r3, [r7, #36]	@ 0x24
 800b52a:	e007      	b.n	800b53c <JPEG_GetQuality+0x88>
        }
        else
        {
          quality += 5000UL / scale;
 800b52c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	fbb2 f3f3 	udiv	r3, r2, r3
 800b536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b538:	4413      	add	r3, r2
 800b53a:	627b      	str	r3, [r7, #36]	@ 0x24
    for (j = 0; j < 4UL; j++)
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	3301      	adds	r3, #1
 800b540:	61fb      	str	r3, [r7, #28]
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	2b03      	cmp	r3, #3
 800b546:	d9c8      	bls.n	800b4da <JPEG_GetQuality+0x26>
        }
      }
    }

    i += 4UL;
 800b548:	6a3b      	ldr	r3, [r7, #32]
 800b54a:	3304      	adds	r3, #4
 800b54c:	623b      	str	r3, [r7, #32]
    tableAddress ++;
 800b54e:	69bb      	ldr	r3, [r7, #24]
 800b550:	3304      	adds	r3, #4
 800b552:	61bb      	str	r3, [r7, #24]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800b554:	6a3b      	ldr	r3, [r7, #32]
 800b556:	2b3c      	cmp	r3, #60	@ 0x3c
 800b558:	d9b9      	bls.n	800b4ce <JPEG_GetQuality+0x1a>
  }

  return (quality / 64UL);
 800b55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55c:	099b      	lsrs	r3, r3, #6
}
 800b55e:	4618      	mov	r0, r3
 800b560:	372c      	adds	r7, #44	@ 0x2c
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr
 800b56a:	bf00      	nop
 800b56c:	08024320 	.word	0x08024320

0800b570 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b578:	f7f7 f95e 	bl	8002838 <HAL_GetTick>
 800b57c:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d101      	bne.n	800b588 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 800b584:	2301      	movs	r3, #1
 800b586:	e03b      	b.n	800b600 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2200      	movs	r2, #0
 800b58c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2202      	movs	r2, #2
 800b594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	68da      	ldr	r2, [r3, #12]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f022 0201 	bic.w	r2, r2, #1
 800b5a6:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800b5a8:	e00f      	b.n	800b5ca <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800b5aa:	f7f7 f945 	bl	8002838 <HAL_GetTick>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	1ad3      	subs	r3, r2, r3
 800b5b4:	2b05      	cmp	r3, #5
 800b5b6:	d908      	bls.n	800b5ca <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2240      	movs	r2, #64	@ 0x40
 800b5bc:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2203      	movs	r2, #3
 800b5c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e01a      	b.n	800b600 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	68db      	ldr	r3, [r3, #12]
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d1e8      	bne.n	800b5aa <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f000 fad3 	bl	800bb84 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b5fe:	2300      	movs	r3, #0
}
 800b600:	4618      	mov	r0, r3
 800b602:	3710      	adds	r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 800b608:	b480      	push	{r7}
 800b60a:	b087      	sub	sp, #28
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b614:	2300      	movs	r3, #0
 800b616:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d101      	bne.n	800b622 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 800b61e:	2301      	movs	r3, #1
 800b620:	e03e      	b.n	800b6a0 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d101      	bne.n	800b630 <HAL_MDMA_ConfigPostRequestMask+0x28>
 800b62c:	2302      	movs	r3, #2
 800b62e:	e037      	b.n	800b6a0 <HAL_MDMA_ConfigPostRequestMask+0x98>
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	2b01      	cmp	r3, #1
 800b642:	d126      	bne.n	800b692 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	691b      	ldr	r3, [r3, #16]
 800b64a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d11c      	bne.n	800b68c <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	68ba      	ldr	r2, [r7, #8]
 800b658:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d108      	bne.n	800b67a <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	691a      	ldr	r2, [r3, #16]
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b676:	611a      	str	r2, [r3, #16]
 800b678:	e00d      	b.n	800b696 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	691a      	ldr	r2, [r3, #16]
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b688:	611a      	str	r2, [r3, #16]
 800b68a:	e004      	b.n	800b696 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 800b68c:	2301      	movs	r3, #1
 800b68e:	75fb      	strb	r3, [r7, #23]
 800b690:	e001      	b.n	800b696 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800b692:	2301      	movs	r3, #1
 800b694:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b69e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	371c      	adds	r7, #28
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af02      	add	r7, sp, #8
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	607a      	str	r2, [r7, #4]
 800b6b8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e070      	b.n	800b7a6 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d101      	bne.n	800b6d2 <HAL_MDMA_Start_IT+0x26>
 800b6ce:	2302      	movs	r3, #2
 800b6d0:	e069      	b.n	800b7a6 <HAL_MDMA_Start_IT+0xfa>
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2201      	movs	r2, #1
 800b6d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6e0:	b2db      	uxtb	r3, r3
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d158      	bne.n	800b798 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2202      	movs	r2, #2
 800b6ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	68da      	ldr	r2, [r3, #12]
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f022 0201 	bic.w	r2, r2, #1
 800b702:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	687a      	ldr	r2, [r7, #4]
 800b70c:	68b9      	ldr	r1, [r7, #8]
 800b70e:	68f8      	ldr	r0, [r7, #12]
 800b710:	f000 f9c8 	bl	800baa4 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	68da      	ldr	r2, [r3, #12]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f042 0206 	orr.w	r2, r2, #6
 800b722:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d007      	beq.n	800b73c <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68da      	ldr	r2, [r3, #12]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f042 0210 	orr.w	r2, r2, #16
 800b73a:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b740:	2b00      	cmp	r3, #0
 800b742:	d007      	beq.n	800b754 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	68da      	ldr	r2, [r3, #12]
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f042 0208 	orr.w	r2, r2, #8
 800b752:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d007      	beq.n	800b76c <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	68da      	ldr	r2, [r3, #12]
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f042 0220 	orr.w	r2, r2, #32
 800b76a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	68da      	ldr	r2, [r3, #12]
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f042 0201 	orr.w	r2, r2, #1
 800b77a:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b784:	d10e      	bne.n	800b7a4 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	68da      	ldr	r2, [r3, #12]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b794:	60da      	str	r2, [r3, #12]
 800b796:	e005      	b.n	800b7a4 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2200      	movs	r2, #0
 800b79c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 800b7a0:	2302      	movs	r3, #2
 800b7a2:	e000      	b.n	800b7a6 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3710      	adds	r7, #16
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}

0800b7ae <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800b7ae:	b480      	push	{r7}
 800b7b0:	b083      	sub	sp, #12
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d101      	bne.n	800b7c0 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	e017      	b.n	800b7f0 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	2b02      	cmp	r3, #2
 800b7ca:	d004      	beq.n	800b7d6 <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2280      	movs	r2, #128	@ 0x80
 800b7d0:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	e00c      	b.n	800b7f0 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2204      	movs	r2, #4
 800b7da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68da      	ldr	r2, [r3, #12]
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f022 0201 	bic.w	r2, r2, #1
 800b7ec:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800b7ee:	2300      	movs	r3, #0
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b086      	sub	sp, #24
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 800b804:	2300      	movs	r3, #0
 800b806:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b808:	4b91      	ldr	r3, [pc, #580]	@ (800ba50 <HAL_MDMA_IRQHandler+0x254>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	4a91      	ldr	r2, [pc, #580]	@ (800ba54 <HAL_MDMA_IRQHandler+0x258>)
 800b80e:	fba2 2303 	umull	r2, r3, r2, r3
 800b812:	0a9b      	lsrs	r3, r3, #10
 800b814:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	461a      	mov	r2, r3
 800b81c:	4b8e      	ldr	r3, [pc, #568]	@ (800ba58 <HAL_MDMA_IRQHandler+0x25c>)
 800b81e:	4413      	add	r3, r2
 800b820:	099b      	lsrs	r3, r3, #6
 800b822:	f003 031f 	and.w	r3, r3, #31
 800b826:	2201      	movs	r2, #1
 800b828:	fa02 f303 	lsl.w	r3, r2, r3
 800b82c:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800b82e:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 800b832:	681a      	ldr	r2, [r3, #0]
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	4013      	ands	r3, r2
 800b838:	2b00      	cmp	r3, #0
 800b83a:	f000 812d 	beq.w	800ba98 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f003 0301 	and.w	r3, r3, #1
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d054      	beq.n	800b8f6 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	f003 0302 	and.w	r3, r3, #2
 800b856:	2b00      	cmp	r3, #0
 800b858:	d04d      	beq.n	800b8f6 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	68da      	ldr	r2, [r3, #12]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f022 0202 	bic.w	r2, r2, #2
 800b868:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	689b      	ldr	r3, [r3, #8]
 800b870:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d106      	bne.n	800b88a <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b880:	f043 0201 	orr.w	r2, r3, #1
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	669a      	str	r2, [r3, #104]	@ 0x68
 800b888:	e005      	b.n	800b896 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b88e:	f043 0202 	orr.w	r2, r3, #2
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d005      	beq.n	800b8ac <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8a4:	f043 0204 	orr.w	r2, r3, #4
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d005      	beq.n	800b8c2 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8ba:	f043 0208 	orr.w	r2, r3, #8
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d005      	beq.n	800b8d8 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8d0:	f043 0210 	orr.w	r2, r3, #16
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d005      	beq.n	800b8ee <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8e6:	f043 0220 	orr.w	r2, r3, #32
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f003 0310 	and.w	r3, r3, #16
 800b900:	2b00      	cmp	r3, #0
 800b902:	d012      	beq.n	800b92a <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	f003 0320 	and.w	r3, r3, #32
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d00b      	beq.n	800b92a <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	2210      	movs	r2, #16
 800b918:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d003      	beq.n	800b92a <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f003 0308 	and.w	r3, r3, #8
 800b934:	2b00      	cmp	r3, #0
 800b936:	d012      	beq.n	800b95e <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	68db      	ldr	r3, [r3, #12]
 800b93e:	f003 0310 	and.w	r3, r3, #16
 800b942:	2b00      	cmp	r3, #0
 800b944:	d00b      	beq.n	800b95e <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2208      	movs	r2, #8
 800b94c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b952:	2b00      	cmp	r3, #0
 800b954:	d003      	beq.n	800b95e <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	f003 0304 	and.w	r3, r3, #4
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d012      	beq.n	800b992 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f003 0308 	and.w	r3, r3, #8
 800b976:	2b00      	cmp	r3, #0
 800b978:	d00b      	beq.n	800b992 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2204      	movs	r2, #4
 800b980:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b986:	2b00      	cmp	r3, #0
 800b988:	d003      	beq.n	800b992 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f003 0302 	and.w	r3, r3, #2
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d039      	beq.n	800ba14 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	68db      	ldr	r3, [r3, #12]
 800b9a6:	f003 0304 	and.w	r3, r3, #4
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d032      	beq.n	800ba14 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	68da      	ldr	r2, [r3, #12]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 800b9bc:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9c4:	b2db      	uxtb	r3, r3
 800b9c6:	2b04      	cmp	r3, #4
 800b9c8:	d110      	bne.n	800b9ec <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d05c      	beq.n	800ba9c <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	4798      	blx	r3
        }
        return;
 800b9ea:	e057      	b.n	800ba9c <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2202      	movs	r2, #2
 800b9f2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2201      	movs	r2, #1
 800ba00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d003      	beq.n	800ba14 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d040      	beq.n	800ba9e <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2204      	movs	r2, #4
 800ba20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	68da      	ldr	r2, [r3, #12]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f022 0201 	bic.w	r2, r2, #1
 800ba32:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	3301      	adds	r3, #1
 800ba38:	60bb      	str	r3, [r7, #8]
 800ba3a:	697a      	ldr	r2, [r7, #20]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d30d      	bcc.n	800ba5c <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	68db      	ldr	r3, [r3, #12]
 800ba46:	f003 0301 	and.w	r3, r3, #1
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d1f2      	bne.n	800ba34 <HAL_MDMA_IRQHandler+0x238>
 800ba4e:	e006      	b.n	800ba5e <HAL_MDMA_IRQHandler+0x262>
 800ba50:	24000000 	.word	0x24000000
 800ba54:	1b4e81b5 	.word	0x1b4e81b5
 800ba58:	adffffc0 	.word	0xadffffc0
        break;
 800ba5c:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2200      	movs	r2, #0
 800ba62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	68db      	ldr	r3, [r3, #12]
 800ba6c:	f003 0301 	and.w	r3, r3, #1
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d004      	beq.n	800ba7e <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2203      	movs	r2, #3
 800ba78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800ba7c:	e003      	b.n	800ba86 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2201      	movs	r2, #1
 800ba82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d007      	beq.n	800ba9e <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	4798      	blx	r3
 800ba96:	e002      	b.n	800ba9e <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 800ba98:	bf00      	nop
 800ba9a:	e000      	b.n	800ba9e <HAL_MDMA_IRQHandler+0x2a2>
        return;
 800ba9c:	bf00      	nop
    }
  }
}
 800ba9e:	3718      	adds	r7, #24
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}

0800baa4 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 800baa4:	b480      	push	{r7}
 800baa6:	b087      	sub	sp, #28
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	60b9      	str	r1, [r7, #8]
 800baae:	607a      	str	r2, [r7, #4]
 800bab0:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	695a      	ldr	r2, [r3, #20]
 800bab8:	4b31      	ldr	r3, [pc, #196]	@ (800bb80 <MDMA_SetConfig+0xdc>)
 800baba:	4013      	ands	r3, r2
 800babc:	683a      	ldr	r2, [r7, #0]
 800babe:	f3c2 0110 	ubfx	r1, r2, #0, #17
 800bac2:	68fa      	ldr	r2, [r7, #12]
 800bac4:	6812      	ldr	r2, [r2, #0]
 800bac6:	430b      	orrs	r3, r1
 800bac8:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	695b      	ldr	r3, [r3, #20]
 800bad0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800bad4:	6a3b      	ldr	r3, [r7, #32]
 800bad6:	3b01      	subs	r3, #1
 800bad8:	051a      	lsls	r2, r3, #20
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	430a      	orrs	r2, r1
 800bae0:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	221f      	movs	r2, #31
 800bae8:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	68ba      	ldr	r2, [r7, #8]
 800baf8:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800bb00:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb08:	d002      	beq.n	800bb10 <MDMA_SetConfig+0x6c>
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d108      	bne.n	800bb22 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800bb1e:	629a      	str	r2, [r3, #40]	@ 0x28
 800bb20:	e007      	b.n	800bb32 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800bb30:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800bb38:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb40:	d002      	beq.n	800bb48 <MDMA_SetConfig+0xa4>
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d108      	bne.n	800bb5a <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800bb56:	629a      	str	r2, [r3, #40]	@ 0x28
 800bb58:	e007      	b.n	800bb6a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800bb68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bb74:	bf00      	nop
 800bb76:	371c      	adds	r7, #28
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr
 800bb80:	fffe0000 	.word	0xfffe0000

0800bb84 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800bb84:	b480      	push	{r7}
 800bb86:	b085      	sub	sp, #20
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	68d9      	ldr	r1, [r3, #12]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	691a      	ldr	r2, [r3, #16]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	430a      	orrs	r2, r1
 800bb9a:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	695a      	ldr	r2, [r3, #20]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	699b      	ldr	r3, [r3, #24]
 800bba4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bbaa:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6a1b      	ldr	r3, [r3, #32]
 800bbb0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bbb6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbbc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bbc2:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc8:	3b01      	subs	r3, #1
 800bbca:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 800bbcc:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800bbd8:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bbda:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbe4:	d107      	bne.n	800bbf6 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	691a      	ldr	r2, [r3, #16]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 800bbf4:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	da11      	bge.n	800bc2a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	695a      	ldr	r2, [r3, #20]
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800bc14:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc1a:	425b      	negs	r3, r3
 800bc1c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68fa      	ldr	r2, [r7, #12]
 800bc24:	b292      	uxth	r2, r2
 800bc26:	621a      	str	r2, [r3, #32]
 800bc28:	e006      	b.n	800bc38 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc2e:	461a      	mov	r2, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	b292      	uxth	r2, r2
 800bc36:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	da15      	bge.n	800bc6c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	695a      	ldr	r2, [r3, #20]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800bc4e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc54:	425b      	negs	r3, r3
 800bc56:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	6a19      	ldr	r1, [r3, #32]
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	041a      	lsls	r2, r3, #16
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	430a      	orrs	r2, r1
 800bc68:	621a      	str	r2, [r3, #32]
 800bc6a:	e009      	b.n	800bc80 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	6a19      	ldr	r1, [r3, #32]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc76:	041a      	lsls	r2, r3, #16
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	430a      	orrs	r2, r1
 800bc7e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc88:	d006      	beq.n	800bc98 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	685a      	ldr	r2, [r3, #4]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	b2d2      	uxtb	r2, r2
 800bc94:	629a      	str	r2, [r3, #40]	@ 0x28
 800bc96:	e003      	b.n	800bca0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	2200      	movs	r2, #0
 800bca6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bca8:	bf00      	nop
 800bcaa:	3714      	adds	r7, #20
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr

0800bcb4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800bcbc:	4b19      	ldr	r3, [pc, #100]	@ (800bd24 <HAL_PWREx_ConfigSupply+0x70>)
 800bcbe:	68db      	ldr	r3, [r3, #12]
 800bcc0:	f003 0304 	and.w	r3, r3, #4
 800bcc4:	2b04      	cmp	r3, #4
 800bcc6:	d00a      	beq.n	800bcde <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800bcc8:	4b16      	ldr	r3, [pc, #88]	@ (800bd24 <HAL_PWREx_ConfigSupply+0x70>)
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	f003 0307 	and.w	r3, r3, #7
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d001      	beq.n	800bcda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e01f      	b.n	800bd1a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	e01d      	b.n	800bd1a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800bcde:	4b11      	ldr	r3, [pc, #68]	@ (800bd24 <HAL_PWREx_ConfigSupply+0x70>)
 800bce0:	68db      	ldr	r3, [r3, #12]
 800bce2:	f023 0207 	bic.w	r2, r3, #7
 800bce6:	490f      	ldr	r1, [pc, #60]	@ (800bd24 <HAL_PWREx_ConfigSupply+0x70>)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	4313      	orrs	r3, r2
 800bcec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800bcee:	f7f6 fda3 	bl	8002838 <HAL_GetTick>
 800bcf2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bcf4:	e009      	b.n	800bd0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800bcf6:	f7f6 fd9f 	bl	8002838 <HAL_GetTick>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bd04:	d901      	bls.n	800bd0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	e007      	b.n	800bd1a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bd0a:	4b06      	ldr	r3, [pc, #24]	@ (800bd24 <HAL_PWREx_ConfigSupply+0x70>)
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd16:	d1ee      	bne.n	800bcf6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800bd18:	2300      	movs	r3, #0
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	58024800 	.word	0x58024800

0800bd28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b08c      	sub	sp, #48	@ 0x30
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d102      	bne.n	800bd3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800bd36:	2301      	movs	r3, #1
 800bd38:	f000 bc48 	b.w	800c5cc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f003 0301 	and.w	r3, r3, #1
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f000 8088 	beq.w	800be5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bd4a:	4b99      	ldr	r3, [pc, #612]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bd54:	4b96      	ldr	r3, [pc, #600]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bd56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd58:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800bd5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd5c:	2b10      	cmp	r3, #16
 800bd5e:	d007      	beq.n	800bd70 <HAL_RCC_OscConfig+0x48>
 800bd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd62:	2b18      	cmp	r3, #24
 800bd64:	d111      	bne.n	800bd8a <HAL_RCC_OscConfig+0x62>
 800bd66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd68:	f003 0303 	and.w	r3, r3, #3
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d10c      	bne.n	800bd8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bd70:	4b8f      	ldr	r3, [pc, #572]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d06d      	beq.n	800be58 <HAL_RCC_OscConfig+0x130>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d169      	bne.n	800be58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800bd84:	2301      	movs	r3, #1
 800bd86:	f000 bc21 	b.w	800c5cc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd92:	d106      	bne.n	800bda2 <HAL_RCC_OscConfig+0x7a>
 800bd94:	4b86      	ldr	r3, [pc, #536]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4a85      	ldr	r2, [pc, #532]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bd9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd9e:	6013      	str	r3, [r2, #0]
 800bda0:	e02e      	b.n	800be00 <HAL_RCC_OscConfig+0xd8>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d10c      	bne.n	800bdc4 <HAL_RCC_OscConfig+0x9c>
 800bdaa:	4b81      	ldr	r3, [pc, #516]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4a80      	ldr	r2, [pc, #512]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdb4:	6013      	str	r3, [r2, #0]
 800bdb6:	4b7e      	ldr	r3, [pc, #504]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4a7d      	ldr	r2, [pc, #500]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bdc0:	6013      	str	r3, [r2, #0]
 800bdc2:	e01d      	b.n	800be00 <HAL_RCC_OscConfig+0xd8>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bdcc:	d10c      	bne.n	800bde8 <HAL_RCC_OscConfig+0xc0>
 800bdce:	4b78      	ldr	r3, [pc, #480]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	4a77      	ldr	r2, [pc, #476]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bdd8:	6013      	str	r3, [r2, #0]
 800bdda:	4b75      	ldr	r3, [pc, #468]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4a74      	ldr	r2, [pc, #464]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bde0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bde4:	6013      	str	r3, [r2, #0]
 800bde6:	e00b      	b.n	800be00 <HAL_RCC_OscConfig+0xd8>
 800bde8:	4b71      	ldr	r3, [pc, #452]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a70      	ldr	r2, [pc, #448]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdf2:	6013      	str	r3, [r2, #0]
 800bdf4:	4b6e      	ldr	r3, [pc, #440]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4a6d      	ldr	r2, [pc, #436]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bdfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bdfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	685b      	ldr	r3, [r3, #4]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d013      	beq.n	800be30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be08:	f7f6 fd16 	bl	8002838 <HAL_GetTick>
 800be0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800be0e:	e008      	b.n	800be22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be10:	f7f6 fd12 	bl	8002838 <HAL_GetTick>
 800be14:	4602      	mov	r2, r0
 800be16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be18:	1ad3      	subs	r3, r2, r3
 800be1a:	2b64      	cmp	r3, #100	@ 0x64
 800be1c:	d901      	bls.n	800be22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800be1e:	2303      	movs	r3, #3
 800be20:	e3d4      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800be22:	4b63      	ldr	r3, [pc, #396]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d0f0      	beq.n	800be10 <HAL_RCC_OscConfig+0xe8>
 800be2e:	e014      	b.n	800be5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be30:	f7f6 fd02 	bl	8002838 <HAL_GetTick>
 800be34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800be36:	e008      	b.n	800be4a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be38:	f7f6 fcfe 	bl	8002838 <HAL_GetTick>
 800be3c:	4602      	mov	r2, r0
 800be3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be40:	1ad3      	subs	r3, r2, r3
 800be42:	2b64      	cmp	r3, #100	@ 0x64
 800be44:	d901      	bls.n	800be4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800be46:	2303      	movs	r3, #3
 800be48:	e3c0      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800be4a:	4b59      	ldr	r3, [pc, #356]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be52:	2b00      	cmp	r3, #0
 800be54:	d1f0      	bne.n	800be38 <HAL_RCC_OscConfig+0x110>
 800be56:	e000      	b.n	800be5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800be58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f003 0302 	and.w	r3, r3, #2
 800be62:	2b00      	cmp	r3, #0
 800be64:	f000 80ca 	beq.w	800bffc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800be68:	4b51      	ldr	r3, [pc, #324]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800be6a:	691b      	ldr	r3, [r3, #16]
 800be6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be70:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800be72:	4b4f      	ldr	r3, [pc, #316]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800be74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be76:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800be78:	6a3b      	ldr	r3, [r7, #32]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d007      	beq.n	800be8e <HAL_RCC_OscConfig+0x166>
 800be7e:	6a3b      	ldr	r3, [r7, #32]
 800be80:	2b18      	cmp	r3, #24
 800be82:	d156      	bne.n	800bf32 <HAL_RCC_OscConfig+0x20a>
 800be84:	69fb      	ldr	r3, [r7, #28]
 800be86:	f003 0303 	and.w	r3, r3, #3
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d151      	bne.n	800bf32 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be8e:	4b48      	ldr	r3, [pc, #288]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f003 0304 	and.w	r3, r3, #4
 800be96:	2b00      	cmp	r3, #0
 800be98:	d005      	beq.n	800bea6 <HAL_RCC_OscConfig+0x17e>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	68db      	ldr	r3, [r3, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d101      	bne.n	800bea6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	e392      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800bea6:	4b42      	ldr	r3, [pc, #264]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f023 0219 	bic.w	r2, r3, #25
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	493f      	ldr	r1, [pc, #252]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800beb4:	4313      	orrs	r3, r2
 800beb6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beb8:	f7f6 fcbe 	bl	8002838 <HAL_GetTick>
 800bebc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bebe:	e008      	b.n	800bed2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bec0:	f7f6 fcba 	bl	8002838 <HAL_GetTick>
 800bec4:	4602      	mov	r2, r0
 800bec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec8:	1ad3      	subs	r3, r2, r3
 800beca:	2b02      	cmp	r3, #2
 800becc:	d901      	bls.n	800bed2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bece:	2303      	movs	r3, #3
 800bed0:	e37c      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bed2:	4b37      	ldr	r3, [pc, #220]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f003 0304 	and.w	r3, r3, #4
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d0f0      	beq.n	800bec0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bede:	f7f6 fcdb 	bl	8002898 <HAL_GetREVID>
 800bee2:	4603      	mov	r3, r0
 800bee4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bee8:	4293      	cmp	r3, r2
 800beea:	d817      	bhi.n	800bf1c <HAL_RCC_OscConfig+0x1f4>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	691b      	ldr	r3, [r3, #16]
 800bef0:	2b40      	cmp	r3, #64	@ 0x40
 800bef2:	d108      	bne.n	800bf06 <HAL_RCC_OscConfig+0x1de>
 800bef4:	4b2e      	ldr	r3, [pc, #184]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800befc:	4a2c      	ldr	r2, [pc, #176]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800befe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf02:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bf04:	e07a      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf06:	4b2a      	ldr	r3, [pc, #168]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf08:	685b      	ldr	r3, [r3, #4]
 800bf0a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	691b      	ldr	r3, [r3, #16]
 800bf12:	031b      	lsls	r3, r3, #12
 800bf14:	4926      	ldr	r1, [pc, #152]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf16:	4313      	orrs	r3, r2
 800bf18:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bf1a:	e06f      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf1c:	4b24      	ldr	r3, [pc, #144]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	691b      	ldr	r3, [r3, #16]
 800bf28:	061b      	lsls	r3, r3, #24
 800bf2a:	4921      	ldr	r1, [pc, #132]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bf30:	e064      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d047      	beq.n	800bfca <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800bf3a:	4b1d      	ldr	r3, [pc, #116]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f023 0219 	bic.w	r2, r3, #25
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	68db      	ldr	r3, [r3, #12]
 800bf46:	491a      	ldr	r1, [pc, #104]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf4c:	f7f6 fc74 	bl	8002838 <HAL_GetTick>
 800bf50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bf52:	e008      	b.n	800bf66 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf54:	f7f6 fc70 	bl	8002838 <HAL_GetTick>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf5c:	1ad3      	subs	r3, r2, r3
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d901      	bls.n	800bf66 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800bf62:	2303      	movs	r3, #3
 800bf64:	e332      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bf66:	4b12      	ldr	r3, [pc, #72]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f003 0304 	and.w	r3, r3, #4
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d0f0      	beq.n	800bf54 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf72:	f7f6 fc91 	bl	8002898 <HAL_GetREVID>
 800bf76:	4603      	mov	r3, r0
 800bf78:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	d819      	bhi.n	800bfb4 <HAL_RCC_OscConfig+0x28c>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	691b      	ldr	r3, [r3, #16]
 800bf84:	2b40      	cmp	r3, #64	@ 0x40
 800bf86:	d108      	bne.n	800bf9a <HAL_RCC_OscConfig+0x272>
 800bf88:	4b09      	ldr	r3, [pc, #36]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf8a:	685b      	ldr	r3, [r3, #4]
 800bf8c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800bf90:	4a07      	ldr	r2, [pc, #28]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf96:	6053      	str	r3, [r2, #4]
 800bf98:	e030      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
 800bf9a:	4b05      	ldr	r3, [pc, #20]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	691b      	ldr	r3, [r3, #16]
 800bfa6:	031b      	lsls	r3, r3, #12
 800bfa8:	4901      	ldr	r1, [pc, #4]	@ (800bfb0 <HAL_RCC_OscConfig+0x288>)
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	604b      	str	r3, [r1, #4]
 800bfae:	e025      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
 800bfb0:	58024400 	.word	0x58024400
 800bfb4:	4b9a      	ldr	r3, [pc, #616]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800bfb6:	685b      	ldr	r3, [r3, #4]
 800bfb8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	061b      	lsls	r3, r3, #24
 800bfc2:	4997      	ldr	r1, [pc, #604]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800bfc4:	4313      	orrs	r3, r2
 800bfc6:	604b      	str	r3, [r1, #4]
 800bfc8:	e018      	b.n	800bffc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bfca:	4b95      	ldr	r3, [pc, #596]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a94      	ldr	r2, [pc, #592]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800bfd0:	f023 0301 	bic.w	r3, r3, #1
 800bfd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfd6:	f7f6 fc2f 	bl	8002838 <HAL_GetTick>
 800bfda:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bfdc:	e008      	b.n	800bff0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bfde:	f7f6 fc2b 	bl	8002838 <HAL_GetTick>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe6:	1ad3      	subs	r3, r2, r3
 800bfe8:	2b02      	cmp	r3, #2
 800bfea:	d901      	bls.n	800bff0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800bfec:	2303      	movs	r3, #3
 800bfee:	e2ed      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bff0:	4b8b      	ldr	r3, [pc, #556]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f003 0304 	and.w	r3, r3, #4
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d1f0      	bne.n	800bfde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	f003 0310 	and.w	r3, r3, #16
 800c004:	2b00      	cmp	r3, #0
 800c006:	f000 80a9 	beq.w	800c15c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c00a:	4b85      	ldr	r3, [pc, #532]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c00c:	691b      	ldr	r3, [r3, #16]
 800c00e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c012:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c014:	4b82      	ldr	r3, [pc, #520]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c018:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800c01a:	69bb      	ldr	r3, [r7, #24]
 800c01c:	2b08      	cmp	r3, #8
 800c01e:	d007      	beq.n	800c030 <HAL_RCC_OscConfig+0x308>
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	2b18      	cmp	r3, #24
 800c024:	d13a      	bne.n	800c09c <HAL_RCC_OscConfig+0x374>
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	f003 0303 	and.w	r3, r3, #3
 800c02c:	2b01      	cmp	r3, #1
 800c02e:	d135      	bne.n	800c09c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c030:	4b7b      	ldr	r3, [pc, #492]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d005      	beq.n	800c048 <HAL_RCC_OscConfig+0x320>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	69db      	ldr	r3, [r3, #28]
 800c040:	2b80      	cmp	r3, #128	@ 0x80
 800c042:	d001      	beq.n	800c048 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800c044:	2301      	movs	r3, #1
 800c046:	e2c1      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c048:	f7f6 fc26 	bl	8002898 <HAL_GetREVID>
 800c04c:	4603      	mov	r3, r0
 800c04e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800c052:	4293      	cmp	r3, r2
 800c054:	d817      	bhi.n	800c086 <HAL_RCC_OscConfig+0x35e>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6a1b      	ldr	r3, [r3, #32]
 800c05a:	2b20      	cmp	r3, #32
 800c05c:	d108      	bne.n	800c070 <HAL_RCC_OscConfig+0x348>
 800c05e:	4b70      	ldr	r3, [pc, #448]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800c066:	4a6e      	ldr	r2, [pc, #440]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c068:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c06c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c06e:	e075      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c070:	4b6b      	ldr	r3, [pc, #428]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6a1b      	ldr	r3, [r3, #32]
 800c07c:	069b      	lsls	r3, r3, #26
 800c07e:	4968      	ldr	r1, [pc, #416]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c080:	4313      	orrs	r3, r2
 800c082:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c084:	e06a      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c086:	4b66      	ldr	r3, [pc, #408]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c088:	68db      	ldr	r3, [r3, #12]
 800c08a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6a1b      	ldr	r3, [r3, #32]
 800c092:	061b      	lsls	r3, r3, #24
 800c094:	4962      	ldr	r1, [pc, #392]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c096:	4313      	orrs	r3, r2
 800c098:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c09a:	e05f      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	69db      	ldr	r3, [r3, #28]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d042      	beq.n	800c12a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800c0a4:	4b5e      	ldr	r3, [pc, #376]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a5d      	ldr	r2, [pc, #372]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0b0:	f7f6 fbc2 	bl	8002838 <HAL_GetTick>
 800c0b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c0b6:	e008      	b.n	800c0ca <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c0b8:	f7f6 fbbe 	bl	8002838 <HAL_GetTick>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	2b02      	cmp	r3, #2
 800c0c4:	d901      	bls.n	800c0ca <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800c0c6:	2303      	movs	r3, #3
 800c0c8:	e280      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c0ca:	4b55      	ldr	r3, [pc, #340]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d0f0      	beq.n	800c0b8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c0d6:	f7f6 fbdf 	bl	8002898 <HAL_GetREVID>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d817      	bhi.n	800c114 <HAL_RCC_OscConfig+0x3ec>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6a1b      	ldr	r3, [r3, #32]
 800c0e8:	2b20      	cmp	r3, #32
 800c0ea:	d108      	bne.n	800c0fe <HAL_RCC_OscConfig+0x3d6>
 800c0ec:	4b4c      	ldr	r3, [pc, #304]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c0ee:	685b      	ldr	r3, [r3, #4]
 800c0f0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800c0f4:	4a4a      	ldr	r2, [pc, #296]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c0f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c0fa:	6053      	str	r3, [r2, #4]
 800c0fc:	e02e      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
 800c0fe:	4b48      	ldr	r3, [pc, #288]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c100:	685b      	ldr	r3, [r3, #4]
 800c102:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6a1b      	ldr	r3, [r3, #32]
 800c10a:	069b      	lsls	r3, r3, #26
 800c10c:	4944      	ldr	r1, [pc, #272]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c10e:	4313      	orrs	r3, r2
 800c110:	604b      	str	r3, [r1, #4]
 800c112:	e023      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
 800c114:	4b42      	ldr	r3, [pc, #264]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c116:	68db      	ldr	r3, [r3, #12]
 800c118:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6a1b      	ldr	r3, [r3, #32]
 800c120:	061b      	lsls	r3, r3, #24
 800c122:	493f      	ldr	r1, [pc, #252]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c124:	4313      	orrs	r3, r2
 800c126:	60cb      	str	r3, [r1, #12]
 800c128:	e018      	b.n	800c15c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800c12a:	4b3d      	ldr	r3, [pc, #244]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4a3c      	ldr	r2, [pc, #240]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c130:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c136:	f7f6 fb7f 	bl	8002838 <HAL_GetTick>
 800c13a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c13c:	e008      	b.n	800c150 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c13e:	f7f6 fb7b 	bl	8002838 <HAL_GetTick>
 800c142:	4602      	mov	r2, r0
 800c144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c146:	1ad3      	subs	r3, r2, r3
 800c148:	2b02      	cmp	r3, #2
 800c14a:	d901      	bls.n	800c150 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800c14c:	2303      	movs	r3, #3
 800c14e:	e23d      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c150:	4b33      	ldr	r3, [pc, #204]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d1f0      	bne.n	800c13e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f003 0308 	and.w	r3, r3, #8
 800c164:	2b00      	cmp	r3, #0
 800c166:	d036      	beq.n	800c1d6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	695b      	ldr	r3, [r3, #20]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d019      	beq.n	800c1a4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c170:	4b2b      	ldr	r3, [pc, #172]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c174:	4a2a      	ldr	r2, [pc, #168]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c176:	f043 0301 	orr.w	r3, r3, #1
 800c17a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c17c:	f7f6 fb5c 	bl	8002838 <HAL_GetTick>
 800c180:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c182:	e008      	b.n	800c196 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c184:	f7f6 fb58 	bl	8002838 <HAL_GetTick>
 800c188:	4602      	mov	r2, r0
 800c18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18c:	1ad3      	subs	r3, r2, r3
 800c18e:	2b02      	cmp	r3, #2
 800c190:	d901      	bls.n	800c196 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800c192:	2303      	movs	r3, #3
 800c194:	e21a      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c196:	4b22      	ldr	r3, [pc, #136]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c19a:	f003 0302 	and.w	r3, r3, #2
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d0f0      	beq.n	800c184 <HAL_RCC_OscConfig+0x45c>
 800c1a2:	e018      	b.n	800c1d6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c1a4:	4b1e      	ldr	r3, [pc, #120]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c1a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1a8:	4a1d      	ldr	r2, [pc, #116]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c1aa:	f023 0301 	bic.w	r3, r3, #1
 800c1ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1b0:	f7f6 fb42 	bl	8002838 <HAL_GetTick>
 800c1b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c1b6:	e008      	b.n	800c1ca <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c1b8:	f7f6 fb3e 	bl	8002838 <HAL_GetTick>
 800c1bc:	4602      	mov	r2, r0
 800c1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c0:	1ad3      	subs	r3, r2, r3
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d901      	bls.n	800c1ca <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800c1c6:	2303      	movs	r3, #3
 800c1c8:	e200      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c1ca:	4b15      	ldr	r3, [pc, #84]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c1cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1ce:	f003 0302 	and.w	r3, r3, #2
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d1f0      	bne.n	800c1b8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f003 0320 	and.w	r3, r3, #32
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d039      	beq.n	800c256 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	699b      	ldr	r3, [r3, #24]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d01c      	beq.n	800c224 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	4a0c      	ldr	r2, [pc, #48]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c1f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c1f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c1f6:	f7f6 fb1f 	bl	8002838 <HAL_GetTick>
 800c1fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c1fc:	e008      	b.n	800c210 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1fe:	f7f6 fb1b 	bl	8002838 <HAL_GetTick>
 800c202:	4602      	mov	r2, r0
 800c204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c206:	1ad3      	subs	r3, r2, r3
 800c208:	2b02      	cmp	r3, #2
 800c20a:	d901      	bls.n	800c210 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800c20c:	2303      	movs	r3, #3
 800c20e:	e1dd      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c210:	4b03      	ldr	r3, [pc, #12]	@ (800c220 <HAL_RCC_OscConfig+0x4f8>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d0f0      	beq.n	800c1fe <HAL_RCC_OscConfig+0x4d6>
 800c21c:	e01b      	b.n	800c256 <HAL_RCC_OscConfig+0x52e>
 800c21e:	bf00      	nop
 800c220:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c224:	4b9b      	ldr	r3, [pc, #620]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4a9a      	ldr	r2, [pc, #616]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c22a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c22e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c230:	f7f6 fb02 	bl	8002838 <HAL_GetTick>
 800c234:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c236:	e008      	b.n	800c24a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c238:	f7f6 fafe 	bl	8002838 <HAL_GetTick>
 800c23c:	4602      	mov	r2, r0
 800c23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c240:	1ad3      	subs	r3, r2, r3
 800c242:	2b02      	cmp	r3, #2
 800c244:	d901      	bls.n	800c24a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800c246:	2303      	movs	r3, #3
 800c248:	e1c0      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c24a:	4b92      	ldr	r3, [pc, #584]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c252:	2b00      	cmp	r3, #0
 800c254:	d1f0      	bne.n	800c238 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f003 0304 	and.w	r3, r3, #4
 800c25e:	2b00      	cmp	r3, #0
 800c260:	f000 8081 	beq.w	800c366 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c264:	4b8c      	ldr	r3, [pc, #560]	@ (800c498 <HAL_RCC_OscConfig+0x770>)
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a8b      	ldr	r2, [pc, #556]	@ (800c498 <HAL_RCC_OscConfig+0x770>)
 800c26a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c26e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c270:	f7f6 fae2 	bl	8002838 <HAL_GetTick>
 800c274:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c276:	e008      	b.n	800c28a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c278:	f7f6 fade 	bl	8002838 <HAL_GetTick>
 800c27c:	4602      	mov	r2, r0
 800c27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c280:	1ad3      	subs	r3, r2, r3
 800c282:	2b64      	cmp	r3, #100	@ 0x64
 800c284:	d901      	bls.n	800c28a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800c286:	2303      	movs	r3, #3
 800c288:	e1a0      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c28a:	4b83      	ldr	r3, [pc, #524]	@ (800c498 <HAL_RCC_OscConfig+0x770>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c292:	2b00      	cmp	r3, #0
 800c294:	d0f0      	beq.n	800c278 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	2b01      	cmp	r3, #1
 800c29c:	d106      	bne.n	800c2ac <HAL_RCC_OscConfig+0x584>
 800c29e:	4b7d      	ldr	r3, [pc, #500]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2a2:	4a7c      	ldr	r2, [pc, #496]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2a4:	f043 0301 	orr.w	r3, r3, #1
 800c2a8:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2aa:	e02d      	b.n	800c308 <HAL_RCC_OscConfig+0x5e0>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d10c      	bne.n	800c2ce <HAL_RCC_OscConfig+0x5a6>
 800c2b4:	4b77      	ldr	r3, [pc, #476]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2b8:	4a76      	ldr	r2, [pc, #472]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2ba:	f023 0301 	bic.w	r3, r3, #1
 800c2be:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2c0:	4b74      	ldr	r3, [pc, #464]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2c4:	4a73      	ldr	r2, [pc, #460]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2c6:	f023 0304 	bic.w	r3, r3, #4
 800c2ca:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2cc:	e01c      	b.n	800c308 <HAL_RCC_OscConfig+0x5e0>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	689b      	ldr	r3, [r3, #8]
 800c2d2:	2b05      	cmp	r3, #5
 800c2d4:	d10c      	bne.n	800c2f0 <HAL_RCC_OscConfig+0x5c8>
 800c2d6:	4b6f      	ldr	r3, [pc, #444]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2da:	4a6e      	ldr	r2, [pc, #440]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2dc:	f043 0304 	orr.w	r3, r3, #4
 800c2e0:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2e2:	4b6c      	ldr	r3, [pc, #432]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2e6:	4a6b      	ldr	r2, [pc, #428]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2e8:	f043 0301 	orr.w	r3, r3, #1
 800c2ec:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2ee:	e00b      	b.n	800c308 <HAL_RCC_OscConfig+0x5e0>
 800c2f0:	4b68      	ldr	r3, [pc, #416]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2f4:	4a67      	ldr	r2, [pc, #412]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2f6:	f023 0301 	bic.w	r3, r3, #1
 800c2fa:	6713      	str	r3, [r2, #112]	@ 0x70
 800c2fc:	4b65      	ldr	r3, [pc, #404]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c2fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c300:	4a64      	ldr	r2, [pc, #400]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c302:	f023 0304 	bic.w	r3, r3, #4
 800c306:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d015      	beq.n	800c33c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c310:	f7f6 fa92 	bl	8002838 <HAL_GetTick>
 800c314:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c316:	e00a      	b.n	800c32e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c318:	f7f6 fa8e 	bl	8002838 <HAL_GetTick>
 800c31c:	4602      	mov	r2, r0
 800c31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c320:	1ad3      	subs	r3, r2, r3
 800c322:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c326:	4293      	cmp	r3, r2
 800c328:	d901      	bls.n	800c32e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e14e      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c32e:	4b59      	ldr	r3, [pc, #356]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c332:	f003 0302 	and.w	r3, r3, #2
 800c336:	2b00      	cmp	r3, #0
 800c338:	d0ee      	beq.n	800c318 <HAL_RCC_OscConfig+0x5f0>
 800c33a:	e014      	b.n	800c366 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c33c:	f7f6 fa7c 	bl	8002838 <HAL_GetTick>
 800c340:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c342:	e00a      	b.n	800c35a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c344:	f7f6 fa78 	bl	8002838 <HAL_GetTick>
 800c348:	4602      	mov	r2, r0
 800c34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c34c:	1ad3      	subs	r3, r2, r3
 800c34e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c352:	4293      	cmp	r3, r2
 800c354:	d901      	bls.n	800c35a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800c356:	2303      	movs	r3, #3
 800c358:	e138      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c35a:	4b4e      	ldr	r3, [pc, #312]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c35c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c35e:	f003 0302 	and.w	r3, r3, #2
 800c362:	2b00      	cmp	r3, #0
 800c364:	d1ee      	bne.n	800c344 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	f000 812d 	beq.w	800c5ca <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800c370:	4b48      	ldr	r3, [pc, #288]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c372:	691b      	ldr	r3, [r3, #16]
 800c374:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c378:	2b18      	cmp	r3, #24
 800c37a:	f000 80bd 	beq.w	800c4f8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c382:	2b02      	cmp	r3, #2
 800c384:	f040 809e 	bne.w	800c4c4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c388:	4b42      	ldr	r3, [pc, #264]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4a41      	ldr	r2, [pc, #260]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c38e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c394:	f7f6 fa50 	bl	8002838 <HAL_GetTick>
 800c398:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c39a:	e008      	b.n	800c3ae <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c39c:	f7f6 fa4c 	bl	8002838 <HAL_GetTick>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a4:	1ad3      	subs	r3, r2, r3
 800c3a6:	2b02      	cmp	r3, #2
 800c3a8:	d901      	bls.n	800c3ae <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800c3aa:	2303      	movs	r3, #3
 800c3ac:	e10e      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c3ae:	4b39      	ldr	r3, [pc, #228]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d1f0      	bne.n	800c39c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c3ba:	4b36      	ldr	r3, [pc, #216]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c3bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c3be:	4b37      	ldr	r3, [pc, #220]	@ (800c49c <HAL_RCC_OscConfig+0x774>)
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800c3c6:	687a      	ldr	r2, [r7, #4]
 800c3c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c3ca:	0112      	lsls	r2, r2, #4
 800c3cc:	430a      	orrs	r2, r1
 800c3ce:	4931      	ldr	r1, [pc, #196]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	628b      	str	r3, [r1, #40]	@ 0x28
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3e2:	3b01      	subs	r3, #1
 800c3e4:	025b      	lsls	r3, r3, #9
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	431a      	orrs	r2, r3
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ee:	3b01      	subs	r3, #1
 800c3f0:	041b      	lsls	r3, r3, #16
 800c3f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c3f6:	431a      	orrs	r2, r3
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	061b      	lsls	r3, r3, #24
 800c400:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c404:	4923      	ldr	r1, [pc, #140]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c406:	4313      	orrs	r3, r2
 800c408:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800c40a:	4b22      	ldr	r3, [pc, #136]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c40e:	4a21      	ldr	r2, [pc, #132]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c410:	f023 0301 	bic.w	r3, r3, #1
 800c414:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c416:	4b1f      	ldr	r3, [pc, #124]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c41a:	4b21      	ldr	r3, [pc, #132]	@ (800c4a0 <HAL_RCC_OscConfig+0x778>)
 800c41c:	4013      	ands	r3, r2
 800c41e:	687a      	ldr	r2, [r7, #4]
 800c420:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c422:	00d2      	lsls	r2, r2, #3
 800c424:	491b      	ldr	r1, [pc, #108]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c426:	4313      	orrs	r3, r2
 800c428:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800c42a:	4b1a      	ldr	r3, [pc, #104]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c42e:	f023 020c 	bic.w	r2, r3, #12
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c436:	4917      	ldr	r1, [pc, #92]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c438:	4313      	orrs	r3, r2
 800c43a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800c43c:	4b15      	ldr	r3, [pc, #84]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c440:	f023 0202 	bic.w	r2, r3, #2
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c448:	4912      	ldr	r1, [pc, #72]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c44a:	4313      	orrs	r3, r2
 800c44c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800c44e:	4b11      	ldr	r3, [pc, #68]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c452:	4a10      	ldr	r2, [pc, #64]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c458:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c45a:	4b0e      	ldr	r3, [pc, #56]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c45c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c45e:	4a0d      	ldr	r2, [pc, #52]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c464:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800c466:	4b0b      	ldr	r3, [pc, #44]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46a:	4a0a      	ldr	r2, [pc, #40]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c46c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c470:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800c472:	4b08      	ldr	r3, [pc, #32]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c476:	4a07      	ldr	r2, [pc, #28]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c478:	f043 0301 	orr.w	r3, r3, #1
 800c47c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c47e:	4b05      	ldr	r3, [pc, #20]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4a04      	ldr	r2, [pc, #16]	@ (800c494 <HAL_RCC_OscConfig+0x76c>)
 800c484:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c488:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c48a:	f7f6 f9d5 	bl	8002838 <HAL_GetTick>
 800c48e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c490:	e011      	b.n	800c4b6 <HAL_RCC_OscConfig+0x78e>
 800c492:	bf00      	nop
 800c494:	58024400 	.word	0x58024400
 800c498:	58024800 	.word	0x58024800
 800c49c:	fffffc0c 	.word	0xfffffc0c
 800c4a0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c4a4:	f7f6 f9c8 	bl	8002838 <HAL_GetTick>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	2b02      	cmp	r3, #2
 800c4b0:	d901      	bls.n	800c4b6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800c4b2:	2303      	movs	r3, #3
 800c4b4:	e08a      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c4b6:	4b47      	ldr	r3, [pc, #284]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d0f0      	beq.n	800c4a4 <HAL_RCC_OscConfig+0x77c>
 800c4c2:	e082      	b.n	800c5ca <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c4c4:	4b43      	ldr	r3, [pc, #268]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	4a42      	ldr	r2, [pc, #264]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c4ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c4ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c4d0:	f7f6 f9b2 	bl	8002838 <HAL_GetTick>
 800c4d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c4d6:	e008      	b.n	800c4ea <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c4d8:	f7f6 f9ae 	bl	8002838 <HAL_GetTick>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e0:	1ad3      	subs	r3, r2, r3
 800c4e2:	2b02      	cmp	r3, #2
 800c4e4:	d901      	bls.n	800c4ea <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800c4e6:	2303      	movs	r3, #3
 800c4e8:	e070      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c4ea:	4b3a      	ldr	r3, [pc, #232]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1f0      	bne.n	800c4d8 <HAL_RCC_OscConfig+0x7b0>
 800c4f6:	e068      	b.n	800c5ca <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800c4f8:	4b36      	ldr	r3, [pc, #216]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c4fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4fc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c4fe:	4b35      	ldr	r3, [pc, #212]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c502:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d031      	beq.n	800c570 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	f003 0203 	and.w	r2, r3, #3
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c516:	429a      	cmp	r2, r3
 800c518:	d12a      	bne.n	800c570 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	091b      	lsrs	r3, r3, #4
 800c51e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c526:	429a      	cmp	r2, r3
 800c528:	d122      	bne.n	800c570 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c534:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c536:	429a      	cmp	r2, r3
 800c538:	d11a      	bne.n	800c570 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	0a5b      	lsrs	r3, r3, #9
 800c53e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c546:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c548:	429a      	cmp	r2, r3
 800c54a:	d111      	bne.n	800c570 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	0c1b      	lsrs	r3, r3, #16
 800c550:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c558:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d108      	bne.n	800c570 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	0e1b      	lsrs	r3, r3, #24
 800c562:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c56a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d001      	beq.n	800c574 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	e02b      	b.n	800c5cc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800c574:	4b17      	ldr	r3, [pc, #92]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c578:	08db      	lsrs	r3, r3, #3
 800c57a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c57e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c584:	693a      	ldr	r2, [r7, #16]
 800c586:	429a      	cmp	r2, r3
 800c588:	d01f      	beq.n	800c5ca <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800c58a:	4b12      	ldr	r3, [pc, #72]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c58e:	4a11      	ldr	r2, [pc, #68]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c590:	f023 0301 	bic.w	r3, r3, #1
 800c594:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c596:	f7f6 f94f 	bl	8002838 <HAL_GetTick>
 800c59a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800c59c:	bf00      	nop
 800c59e:	f7f6 f94b 	bl	8002838 <HAL_GetTick>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d0f9      	beq.n	800c59e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c5aa:	4b0a      	ldr	r3, [pc, #40]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c5ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c5ae:	4b0a      	ldr	r3, [pc, #40]	@ (800c5d8 <HAL_RCC_OscConfig+0x8b0>)
 800c5b0:	4013      	ands	r3, r2
 800c5b2:	687a      	ldr	r2, [r7, #4]
 800c5b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c5b6:	00d2      	lsls	r2, r2, #3
 800c5b8:	4906      	ldr	r1, [pc, #24]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800c5be:	4b05      	ldr	r3, [pc, #20]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c5c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5c2:	4a04      	ldr	r2, [pc, #16]	@ (800c5d4 <HAL_RCC_OscConfig+0x8ac>)
 800c5c4:	f043 0301 	orr.w	r3, r3, #1
 800c5c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3730      	adds	r7, #48	@ 0x30
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}
 800c5d4:	58024400 	.word	0x58024400
 800c5d8:	ffff0007 	.word	0xffff0007

0800c5dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b086      	sub	sp, #24
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d101      	bne.n	800c5f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	e19c      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c5f0:	4b8a      	ldr	r3, [pc, #552]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f003 030f 	and.w	r3, r3, #15
 800c5f8:	683a      	ldr	r2, [r7, #0]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d910      	bls.n	800c620 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c5fe:	4b87      	ldr	r3, [pc, #540]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f023 020f 	bic.w	r2, r3, #15
 800c606:	4985      	ldr	r1, [pc, #532]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	4313      	orrs	r3, r2
 800c60c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c60e:	4b83      	ldr	r3, [pc, #524]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f003 030f 	and.w	r3, r3, #15
 800c616:	683a      	ldr	r2, [r7, #0]
 800c618:	429a      	cmp	r2, r3
 800c61a:	d001      	beq.n	800c620 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c61c:	2301      	movs	r3, #1
 800c61e:	e184      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f003 0304 	and.w	r3, r3, #4
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d010      	beq.n	800c64e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	691a      	ldr	r2, [r3, #16]
 800c630:	4b7b      	ldr	r3, [pc, #492]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c632:	699b      	ldr	r3, [r3, #24]
 800c634:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c638:	429a      	cmp	r2, r3
 800c63a:	d908      	bls.n	800c64e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c63c:	4b78      	ldr	r3, [pc, #480]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c63e:	699b      	ldr	r3, [r3, #24]
 800c640:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	691b      	ldr	r3, [r3, #16]
 800c648:	4975      	ldr	r1, [pc, #468]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c64a:	4313      	orrs	r3, r2
 800c64c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 0308 	and.w	r3, r3, #8
 800c656:	2b00      	cmp	r3, #0
 800c658:	d010      	beq.n	800c67c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	695a      	ldr	r2, [r3, #20]
 800c65e:	4b70      	ldr	r3, [pc, #448]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c660:	69db      	ldr	r3, [r3, #28]
 800c662:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c666:	429a      	cmp	r2, r3
 800c668:	d908      	bls.n	800c67c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c66a:	4b6d      	ldr	r3, [pc, #436]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c66c:	69db      	ldr	r3, [r3, #28]
 800c66e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	496a      	ldr	r1, [pc, #424]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c678:	4313      	orrs	r3, r2
 800c67a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	f003 0310 	and.w	r3, r3, #16
 800c684:	2b00      	cmp	r3, #0
 800c686:	d010      	beq.n	800c6aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	699a      	ldr	r2, [r3, #24]
 800c68c:	4b64      	ldr	r3, [pc, #400]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c68e:	69db      	ldr	r3, [r3, #28]
 800c690:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c694:	429a      	cmp	r2, r3
 800c696:	d908      	bls.n	800c6aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c698:	4b61      	ldr	r3, [pc, #388]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c69a:	69db      	ldr	r3, [r3, #28]
 800c69c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	699b      	ldr	r3, [r3, #24]
 800c6a4:	495e      	ldr	r1, [pc, #376]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6a6:	4313      	orrs	r3, r2
 800c6a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f003 0320 	and.w	r3, r3, #32
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d010      	beq.n	800c6d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	69da      	ldr	r2, [r3, #28]
 800c6ba:	4b59      	ldr	r3, [pc, #356]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6bc:	6a1b      	ldr	r3, [r3, #32]
 800c6be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d908      	bls.n	800c6d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c6c6:	4b56      	ldr	r3, [pc, #344]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6c8:	6a1b      	ldr	r3, [r3, #32]
 800c6ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	69db      	ldr	r3, [r3, #28]
 800c6d2:	4953      	ldr	r1, [pc, #332]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f003 0302 	and.w	r3, r3, #2
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d010      	beq.n	800c706 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	68da      	ldr	r2, [r3, #12]
 800c6e8:	4b4d      	ldr	r3, [pc, #308]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6ea:	699b      	ldr	r3, [r3, #24]
 800c6ec:	f003 030f 	and.w	r3, r3, #15
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d908      	bls.n	800c706 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c6f4:	4b4a      	ldr	r3, [pc, #296]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c6f6:	699b      	ldr	r3, [r3, #24]
 800c6f8:	f023 020f 	bic.w	r2, r3, #15
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	4947      	ldr	r1, [pc, #284]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c702:	4313      	orrs	r3, r2
 800c704:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f003 0301 	and.w	r3, r3, #1
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d055      	beq.n	800c7be <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c712:	4b43      	ldr	r3, [pc, #268]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c714:	699b      	ldr	r3, [r3, #24]
 800c716:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	689b      	ldr	r3, [r3, #8]
 800c71e:	4940      	ldr	r1, [pc, #256]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c720:	4313      	orrs	r3, r2
 800c722:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	685b      	ldr	r3, [r3, #4]
 800c728:	2b02      	cmp	r3, #2
 800c72a:	d107      	bne.n	800c73c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c72c:	4b3c      	ldr	r3, [pc, #240]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c734:	2b00      	cmp	r3, #0
 800c736:	d121      	bne.n	800c77c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c738:	2301      	movs	r3, #1
 800c73a:	e0f6      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	685b      	ldr	r3, [r3, #4]
 800c740:	2b03      	cmp	r3, #3
 800c742:	d107      	bne.n	800c754 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c744:	4b36      	ldr	r3, [pc, #216]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d115      	bne.n	800c77c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c750:	2301      	movs	r3, #1
 800c752:	e0ea      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	685b      	ldr	r3, [r3, #4]
 800c758:	2b01      	cmp	r3, #1
 800c75a:	d107      	bne.n	800c76c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c75c:	4b30      	ldr	r3, [pc, #192]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c764:	2b00      	cmp	r3, #0
 800c766:	d109      	bne.n	800c77c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c768:	2301      	movs	r3, #1
 800c76a:	e0de      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c76c:	4b2c      	ldr	r3, [pc, #176]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f003 0304 	and.w	r3, r3, #4
 800c774:	2b00      	cmp	r3, #0
 800c776:	d101      	bne.n	800c77c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c778:	2301      	movs	r3, #1
 800c77a:	e0d6      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c77c:	4b28      	ldr	r3, [pc, #160]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c77e:	691b      	ldr	r3, [r3, #16]
 800c780:	f023 0207 	bic.w	r2, r3, #7
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	4925      	ldr	r1, [pc, #148]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c78a:	4313      	orrs	r3, r2
 800c78c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c78e:	f7f6 f853 	bl	8002838 <HAL_GetTick>
 800c792:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c794:	e00a      	b.n	800c7ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c796:	f7f6 f84f 	bl	8002838 <HAL_GetTick>
 800c79a:	4602      	mov	r2, r0
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	1ad3      	subs	r3, r2, r3
 800c7a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d901      	bls.n	800c7ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c7a8:	2303      	movs	r3, #3
 800c7aa:	e0be      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c7ac:	4b1c      	ldr	r3, [pc, #112]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	685b      	ldr	r3, [r3, #4]
 800c7b8:	00db      	lsls	r3, r3, #3
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d1eb      	bne.n	800c796 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f003 0302 	and.w	r3, r3, #2
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d010      	beq.n	800c7ec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68da      	ldr	r2, [r3, #12]
 800c7ce:	4b14      	ldr	r3, [pc, #80]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c7d0:	699b      	ldr	r3, [r3, #24]
 800c7d2:	f003 030f 	and.w	r3, r3, #15
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d208      	bcs.n	800c7ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c7da:	4b11      	ldr	r3, [pc, #68]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c7dc:	699b      	ldr	r3, [r3, #24]
 800c7de:	f023 020f 	bic.w	r2, r3, #15
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	490e      	ldr	r1, [pc, #56]	@ (800c820 <HAL_RCC_ClockConfig+0x244>)
 800c7e8:	4313      	orrs	r3, r2
 800c7ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c7ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f003 030f 	and.w	r3, r3, #15
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d214      	bcs.n	800c824 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7fa:	4b08      	ldr	r3, [pc, #32]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f023 020f 	bic.w	r2, r3, #15
 800c802:	4906      	ldr	r1, [pc, #24]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	4313      	orrs	r3, r2
 800c808:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c80a:	4b04      	ldr	r3, [pc, #16]	@ (800c81c <HAL_RCC_ClockConfig+0x240>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f003 030f 	and.w	r3, r3, #15
 800c812:	683a      	ldr	r2, [r7, #0]
 800c814:	429a      	cmp	r2, r3
 800c816:	d005      	beq.n	800c824 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	e086      	b.n	800c92a <HAL_RCC_ClockConfig+0x34e>
 800c81c:	52002000 	.word	0x52002000
 800c820:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f003 0304 	and.w	r3, r3, #4
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d010      	beq.n	800c852 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	691a      	ldr	r2, [r3, #16]
 800c834:	4b3f      	ldr	r3, [pc, #252]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c836:	699b      	ldr	r3, [r3, #24]
 800c838:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d208      	bcs.n	800c852 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c840:	4b3c      	ldr	r3, [pc, #240]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c842:	699b      	ldr	r3, [r3, #24]
 800c844:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	691b      	ldr	r3, [r3, #16]
 800c84c:	4939      	ldr	r1, [pc, #228]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c84e:	4313      	orrs	r3, r2
 800c850:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f003 0308 	and.w	r3, r3, #8
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d010      	beq.n	800c880 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	695a      	ldr	r2, [r3, #20]
 800c862:	4b34      	ldr	r3, [pc, #208]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c864:	69db      	ldr	r3, [r3, #28]
 800c866:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d208      	bcs.n	800c880 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c86e:	4b31      	ldr	r3, [pc, #196]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c870:	69db      	ldr	r3, [r3, #28]
 800c872:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	695b      	ldr	r3, [r3, #20]
 800c87a:	492e      	ldr	r1, [pc, #184]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c87c:	4313      	orrs	r3, r2
 800c87e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f003 0310 	and.w	r3, r3, #16
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d010      	beq.n	800c8ae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	699a      	ldr	r2, [r3, #24]
 800c890:	4b28      	ldr	r3, [pc, #160]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c892:	69db      	ldr	r3, [r3, #28]
 800c894:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c898:	429a      	cmp	r2, r3
 800c89a:	d208      	bcs.n	800c8ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c89c:	4b25      	ldr	r3, [pc, #148]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c89e:	69db      	ldr	r3, [r3, #28]
 800c8a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	699b      	ldr	r3, [r3, #24]
 800c8a8:	4922      	ldr	r1, [pc, #136]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8aa:	4313      	orrs	r3, r2
 800c8ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f003 0320 	and.w	r3, r3, #32
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d010      	beq.n	800c8dc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	69da      	ldr	r2, [r3, #28]
 800c8be:	4b1d      	ldr	r3, [pc, #116]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8c0:	6a1b      	ldr	r3, [r3, #32]
 800c8c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d208      	bcs.n	800c8dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c8ca:	4b1a      	ldr	r3, [pc, #104]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8cc:	6a1b      	ldr	r3, [r3, #32]
 800c8ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	69db      	ldr	r3, [r3, #28]
 800c8d6:	4917      	ldr	r1, [pc, #92]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c8dc:	f000 f834 	bl	800c948 <HAL_RCC_GetSysClockFreq>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	4b14      	ldr	r3, [pc, #80]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8e4:	699b      	ldr	r3, [r3, #24]
 800c8e6:	0a1b      	lsrs	r3, r3, #8
 800c8e8:	f003 030f 	and.w	r3, r3, #15
 800c8ec:	4912      	ldr	r1, [pc, #72]	@ (800c938 <HAL_RCC_ClockConfig+0x35c>)
 800c8ee:	5ccb      	ldrb	r3, [r1, r3]
 800c8f0:	f003 031f 	and.w	r3, r3, #31
 800c8f4:	fa22 f303 	lsr.w	r3, r2, r3
 800c8f8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c8fa:	4b0e      	ldr	r3, [pc, #56]	@ (800c934 <HAL_RCC_ClockConfig+0x358>)
 800c8fc:	699b      	ldr	r3, [r3, #24]
 800c8fe:	f003 030f 	and.w	r3, r3, #15
 800c902:	4a0d      	ldr	r2, [pc, #52]	@ (800c938 <HAL_RCC_ClockConfig+0x35c>)
 800c904:	5cd3      	ldrb	r3, [r2, r3]
 800c906:	f003 031f 	and.w	r3, r3, #31
 800c90a:	693a      	ldr	r2, [r7, #16]
 800c90c:	fa22 f303 	lsr.w	r3, r2, r3
 800c910:	4a0a      	ldr	r2, [pc, #40]	@ (800c93c <HAL_RCC_ClockConfig+0x360>)
 800c912:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c914:	4a0a      	ldr	r2, [pc, #40]	@ (800c940 <HAL_RCC_ClockConfig+0x364>)
 800c916:	693b      	ldr	r3, [r7, #16]
 800c918:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c91a:	4b0a      	ldr	r3, [pc, #40]	@ (800c944 <HAL_RCC_ClockConfig+0x368>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	4618      	mov	r0, r3
 800c920:	f7f5 f874 	bl	8001a0c <HAL_InitTick>
 800c924:	4603      	mov	r3, r0
 800c926:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c928:	7bfb      	ldrb	r3, [r7, #15]
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3718      	adds	r7, #24
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}
 800c932:	bf00      	nop
 800c934:	58024400 	.word	0x58024400
 800c938:	08023cd4 	.word	0x08023cd4
 800c93c:	24000004 	.word	0x24000004
 800c940:	24000000 	.word	0x24000000
 800c944:	24000008 	.word	0x24000008

0800c948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c948:	b480      	push	{r7}
 800c94a:	b089      	sub	sp, #36	@ 0x24
 800c94c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c94e:	4bb3      	ldr	r3, [pc, #716]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c950:	691b      	ldr	r3, [r3, #16]
 800c952:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c956:	2b18      	cmp	r3, #24
 800c958:	f200 8155 	bhi.w	800cc06 <HAL_RCC_GetSysClockFreq+0x2be>
 800c95c:	a201      	add	r2, pc, #4	@ (adr r2, 800c964 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c962:	bf00      	nop
 800c964:	0800c9c9 	.word	0x0800c9c9
 800c968:	0800cc07 	.word	0x0800cc07
 800c96c:	0800cc07 	.word	0x0800cc07
 800c970:	0800cc07 	.word	0x0800cc07
 800c974:	0800cc07 	.word	0x0800cc07
 800c978:	0800cc07 	.word	0x0800cc07
 800c97c:	0800cc07 	.word	0x0800cc07
 800c980:	0800cc07 	.word	0x0800cc07
 800c984:	0800c9ef 	.word	0x0800c9ef
 800c988:	0800cc07 	.word	0x0800cc07
 800c98c:	0800cc07 	.word	0x0800cc07
 800c990:	0800cc07 	.word	0x0800cc07
 800c994:	0800cc07 	.word	0x0800cc07
 800c998:	0800cc07 	.word	0x0800cc07
 800c99c:	0800cc07 	.word	0x0800cc07
 800c9a0:	0800cc07 	.word	0x0800cc07
 800c9a4:	0800c9f5 	.word	0x0800c9f5
 800c9a8:	0800cc07 	.word	0x0800cc07
 800c9ac:	0800cc07 	.word	0x0800cc07
 800c9b0:	0800cc07 	.word	0x0800cc07
 800c9b4:	0800cc07 	.word	0x0800cc07
 800c9b8:	0800cc07 	.word	0x0800cc07
 800c9bc:	0800cc07 	.word	0x0800cc07
 800c9c0:	0800cc07 	.word	0x0800cc07
 800c9c4:	0800c9fb 	.word	0x0800c9fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9c8:	4b94      	ldr	r3, [pc, #592]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f003 0320 	and.w	r3, r3, #32
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d009      	beq.n	800c9e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9d4:	4b91      	ldr	r3, [pc, #580]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	08db      	lsrs	r3, r3, #3
 800c9da:	f003 0303 	and.w	r3, r3, #3
 800c9de:	4a90      	ldr	r2, [pc, #576]	@ (800cc20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c9e0:	fa22 f303 	lsr.w	r3, r2, r3
 800c9e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c9e6:	e111      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c9e8:	4b8d      	ldr	r3, [pc, #564]	@ (800cc20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c9ea:	61bb      	str	r3, [r7, #24]
      break;
 800c9ec:	e10e      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c9ee:	4b8d      	ldr	r3, [pc, #564]	@ (800cc24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c9f0:	61bb      	str	r3, [r7, #24]
      break;
 800c9f2:	e10b      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c9f4:	4b8c      	ldr	r3, [pc, #560]	@ (800cc28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c9f6:	61bb      	str	r3, [r7, #24]
      break;
 800c9f8:	e108      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c9fa:	4b88      	ldr	r3, [pc, #544]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9fe:	f003 0303 	and.w	r3, r3, #3
 800ca02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ca04:	4b85      	ldr	r3, [pc, #532]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca08:	091b      	lsrs	r3, r3, #4
 800ca0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ca10:	4b82      	ldr	r3, [pc, #520]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca14:	f003 0301 	and.w	r3, r3, #1
 800ca18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ca1a:	4b80      	ldr	r3, [pc, #512]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca1e:	08db      	lsrs	r3, r3, #3
 800ca20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	fb02 f303 	mul.w	r3, r2, r3
 800ca2a:	ee07 3a90 	vmov	s15, r3
 800ca2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f000 80e1 	beq.w	800cc00 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	2b02      	cmp	r3, #2
 800ca42:	f000 8083 	beq.w	800cb4c <HAL_RCC_GetSysClockFreq+0x204>
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	2b02      	cmp	r3, #2
 800ca4a:	f200 80a1 	bhi.w	800cb90 <HAL_RCC_GetSysClockFreq+0x248>
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d003      	beq.n	800ca5c <HAL_RCC_GetSysClockFreq+0x114>
 800ca54:	697b      	ldr	r3, [r7, #20]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d056      	beq.n	800cb08 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ca5a:	e099      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca5c:	4b6f      	ldr	r3, [pc, #444]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f003 0320 	and.w	r3, r3, #32
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d02d      	beq.n	800cac4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca68:	4b6c      	ldr	r3, [pc, #432]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	08db      	lsrs	r3, r3, #3
 800ca6e:	f003 0303 	and.w	r3, r3, #3
 800ca72:	4a6b      	ldr	r2, [pc, #428]	@ (800cc20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ca74:	fa22 f303 	lsr.w	r3, r2, r3
 800ca78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	ee07 3a90 	vmov	s15, r3
 800ca80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	ee07 3a90 	vmov	s15, r3
 800ca8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca92:	4b62      	ldr	r3, [pc, #392]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca9a:	ee07 3a90 	vmov	s15, r3
 800ca9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caa2:	ed97 6a02 	vldr	s12, [r7, #8]
 800caa6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800cc2c <HAL_RCC_GetSysClockFreq+0x2e4>
 800caaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800caba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cabe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800cac2:	e087      	b.n	800cbd4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	ee07 3a90 	vmov	s15, r3
 800caca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cace:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800cc30 <HAL_RCC_GetSysClockFreq+0x2e8>
 800cad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cad6:	4b51      	ldr	r3, [pc, #324]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cade:	ee07 3a90 	vmov	s15, r3
 800cae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cae6:	ed97 6a02 	vldr	s12, [r7, #8]
 800caea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800cc2c <HAL_RCC_GetSysClockFreq+0x2e4>
 800caee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800caf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cafa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cafe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb06:	e065      	b.n	800cbd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	ee07 3a90 	vmov	s15, r3
 800cb0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800cc34 <HAL_RCC_GetSysClockFreq+0x2ec>
 800cb16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb1a:	4b40      	ldr	r3, [pc, #256]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb22:	ee07 3a90 	vmov	s15, r3
 800cb26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb2a:	ed97 6a02 	vldr	s12, [r7, #8]
 800cb2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800cc2c <HAL_RCC_GetSysClockFreq+0x2e4>
 800cb32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb4a:	e043      	b.n	800cbd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	ee07 3a90 	vmov	s15, r3
 800cb52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800cc38 <HAL_RCC_GetSysClockFreq+0x2f0>
 800cb5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb5e:	4b2f      	ldr	r3, [pc, #188]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb66:	ee07 3a90 	vmov	s15, r3
 800cb6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb6e:	ed97 6a02 	vldr	s12, [r7, #8]
 800cb72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800cc2c <HAL_RCC_GetSysClockFreq+0x2e4>
 800cb76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb8e:	e021      	b.n	800cbd4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	ee07 3a90 	vmov	s15, r3
 800cb96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cc34 <HAL_RCC_GetSysClockFreq+0x2ec>
 800cb9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cba2:	4b1e      	ldr	r3, [pc, #120]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbaa:	ee07 3a90 	vmov	s15, r3
 800cbae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbb2:	ed97 6a02 	vldr	s12, [r7, #8]
 800cbb6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800cc2c <HAL_RCC_GetSysClockFreq+0x2e4>
 800cbba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cbd2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800cbd4:	4b11      	ldr	r3, [pc, #68]	@ (800cc1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cbd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbd8:	0a5b      	lsrs	r3, r3, #9
 800cbda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbde:	3301      	adds	r3, #1
 800cbe0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	ee07 3a90 	vmov	s15, r3
 800cbe8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cbec:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbf8:	ee17 3a90 	vmov	r3, s15
 800cbfc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800cbfe:	e005      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800cc00:	2300      	movs	r3, #0
 800cc02:	61bb      	str	r3, [r7, #24]
      break;
 800cc04:	e002      	b.n	800cc0c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800cc06:	4b07      	ldr	r3, [pc, #28]	@ (800cc24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800cc08:	61bb      	str	r3, [r7, #24]
      break;
 800cc0a:	bf00      	nop
  }

  return sysclockfreq;
 800cc0c:	69bb      	ldr	r3, [r7, #24]
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3724      	adds	r7, #36	@ 0x24
 800cc12:	46bd      	mov	sp, r7
 800cc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc18:	4770      	bx	lr
 800cc1a:	bf00      	nop
 800cc1c:	58024400 	.word	0x58024400
 800cc20:	03d09000 	.word	0x03d09000
 800cc24:	003d0900 	.word	0x003d0900
 800cc28:	007a1200 	.word	0x007a1200
 800cc2c:	46000000 	.word	0x46000000
 800cc30:	4c742400 	.word	0x4c742400
 800cc34:	4a742400 	.word	0x4a742400
 800cc38:	4af42400 	.word	0x4af42400

0800cc3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b082      	sub	sp, #8
 800cc40:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cc42:	f7ff fe81 	bl	800c948 <HAL_RCC_GetSysClockFreq>
 800cc46:	4602      	mov	r2, r0
 800cc48:	4b10      	ldr	r3, [pc, #64]	@ (800cc8c <HAL_RCC_GetHCLKFreq+0x50>)
 800cc4a:	699b      	ldr	r3, [r3, #24]
 800cc4c:	0a1b      	lsrs	r3, r3, #8
 800cc4e:	f003 030f 	and.w	r3, r3, #15
 800cc52:	490f      	ldr	r1, [pc, #60]	@ (800cc90 <HAL_RCC_GetHCLKFreq+0x54>)
 800cc54:	5ccb      	ldrb	r3, [r1, r3]
 800cc56:	f003 031f 	and.w	r3, r3, #31
 800cc5a:	fa22 f303 	lsr.w	r3, r2, r3
 800cc5e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cc60:	4b0a      	ldr	r3, [pc, #40]	@ (800cc8c <HAL_RCC_GetHCLKFreq+0x50>)
 800cc62:	699b      	ldr	r3, [r3, #24]
 800cc64:	f003 030f 	and.w	r3, r3, #15
 800cc68:	4a09      	ldr	r2, [pc, #36]	@ (800cc90 <HAL_RCC_GetHCLKFreq+0x54>)
 800cc6a:	5cd3      	ldrb	r3, [r2, r3]
 800cc6c:	f003 031f 	and.w	r3, r3, #31
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	fa22 f303 	lsr.w	r3, r2, r3
 800cc76:	4a07      	ldr	r2, [pc, #28]	@ (800cc94 <HAL_RCC_GetHCLKFreq+0x58>)
 800cc78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800cc7a:	4a07      	ldr	r2, [pc, #28]	@ (800cc98 <HAL_RCC_GetHCLKFreq+0x5c>)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800cc80:	4b04      	ldr	r3, [pc, #16]	@ (800cc94 <HAL_RCC_GetHCLKFreq+0x58>)
 800cc82:	681b      	ldr	r3, [r3, #0]
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3708      	adds	r7, #8
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}
 800cc8c:	58024400 	.word	0x58024400
 800cc90:	08023cd4 	.word	0x08023cd4
 800cc94:	24000004 	.word	0x24000004
 800cc98:	24000000 	.word	0x24000000

0800cc9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800cca0:	f7ff ffcc 	bl	800cc3c <HAL_RCC_GetHCLKFreq>
 800cca4:	4602      	mov	r2, r0
 800cca6:	4b06      	ldr	r3, [pc, #24]	@ (800ccc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cca8:	69db      	ldr	r3, [r3, #28]
 800ccaa:	091b      	lsrs	r3, r3, #4
 800ccac:	f003 0307 	and.w	r3, r3, #7
 800ccb0:	4904      	ldr	r1, [pc, #16]	@ (800ccc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ccb2:	5ccb      	ldrb	r3, [r1, r3]
 800ccb4:	f003 031f 	and.w	r3, r3, #31
 800ccb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	bd80      	pop	{r7, pc}
 800ccc0:	58024400 	.word	0x58024400
 800ccc4:	08023cd4 	.word	0x08023cd4

0800ccc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800cccc:	f7ff ffb6 	bl	800cc3c <HAL_RCC_GetHCLKFreq>
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	4b06      	ldr	r3, [pc, #24]	@ (800ccec <HAL_RCC_GetPCLK2Freq+0x24>)
 800ccd4:	69db      	ldr	r3, [r3, #28]
 800ccd6:	0a1b      	lsrs	r3, r3, #8
 800ccd8:	f003 0307 	and.w	r3, r3, #7
 800ccdc:	4904      	ldr	r1, [pc, #16]	@ (800ccf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ccde:	5ccb      	ldrb	r3, [r1, r3]
 800cce0:	f003 031f 	and.w	r3, r3, #31
 800cce4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	58024400 	.word	0x58024400
 800ccf0:	08023cd4 	.word	0x08023cd4

0800ccf4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ccf4:	b480      	push	{r7}
 800ccf6:	b083      	sub	sp, #12
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	223f      	movs	r2, #63	@ 0x3f
 800cd02:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800cd04:	4b1a      	ldr	r3, [pc, #104]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd06:	691b      	ldr	r3, [r3, #16]
 800cd08:	f003 0207 	and.w	r2, r3, #7
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800cd10:	4b17      	ldr	r3, [pc, #92]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd12:	699b      	ldr	r3, [r3, #24]
 800cd14:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800cd1c:	4b14      	ldr	r3, [pc, #80]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd1e:	699b      	ldr	r3, [r3, #24]
 800cd20:	f003 020f 	and.w	r2, r3, #15
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800cd28:	4b11      	ldr	r3, [pc, #68]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd2a:	699b      	ldr	r3, [r3, #24]
 800cd2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800cd34:	4b0e      	ldr	r3, [pc, #56]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd36:	69db      	ldr	r3, [r3, #28]
 800cd38:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800cd40:	4b0b      	ldr	r3, [pc, #44]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd42:	69db      	ldr	r3, [r3, #28]
 800cd44:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800cd4c:	4b08      	ldr	r3, [pc, #32]	@ (800cd70 <HAL_RCC_GetClockConfig+0x7c>)
 800cd4e:	6a1b      	ldr	r3, [r3, #32]
 800cd50:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800cd58:	4b06      	ldr	r3, [pc, #24]	@ (800cd74 <HAL_RCC_GetClockConfig+0x80>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f003 020f 	and.w	r2, r3, #15
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	601a      	str	r2, [r3, #0]
}
 800cd64:	bf00      	nop
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr
 800cd70:	58024400 	.word	0x58024400
 800cd74:	52002000 	.word	0x52002000

0800cd78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cd78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd7c:	b0ca      	sub	sp, #296	@ 0x128
 800cd7e:	af00      	add	r7, sp, #0
 800cd80:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cd84:	2300      	movs	r3, #0
 800cd86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800cd90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800cd9c:	2500      	movs	r5, #0
 800cd9e:	ea54 0305 	orrs.w	r3, r4, r5
 800cda2:	d049      	beq.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800cda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cda8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cdaa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cdae:	d02f      	beq.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800cdb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cdb4:	d828      	bhi.n	800ce08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cdb6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cdba:	d01a      	beq.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800cdbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cdc0:	d822      	bhi.n	800ce08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d003      	beq.n	800cdce <HAL_RCCEx_PeriphCLKConfig+0x56>
 800cdc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cdca:	d007      	beq.n	800cddc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cdcc:	e01c      	b.n	800ce08 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdce:	4bb8      	ldr	r3, [pc, #736]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdd2:	4ab7      	ldr	r2, [pc, #732]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cdd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cdda:	e01a      	b.n	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cde0:	3308      	adds	r3, #8
 800cde2:	2102      	movs	r1, #2
 800cde4:	4618      	mov	r0, r3
 800cde6:	f001 fc8f 	bl	800e708 <RCCEx_PLL2_Config>
 800cdea:	4603      	mov	r3, r0
 800cdec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cdf0:	e00f      	b.n	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cdf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdf6:	3328      	adds	r3, #40	@ 0x28
 800cdf8:	2102      	movs	r1, #2
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f001 fd36 	bl	800e86c <RCCEx_PLL3_Config>
 800ce00:	4603      	mov	r3, r0
 800ce02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ce06:	e004      	b.n	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce0e:	e000      	b.n	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ce10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d10a      	bne.n	800ce30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ce1a:	4ba5      	ldr	r3, [pc, #660]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ce22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ce28:	4aa1      	ldr	r2, [pc, #644]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce2a:	430b      	orrs	r3, r1
 800ce2c:	6513      	str	r3, [r2, #80]	@ 0x50
 800ce2e:	e003      	b.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ce38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce40:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800ce44:	f04f 0900 	mov.w	r9, #0
 800ce48:	ea58 0309 	orrs.w	r3, r8, r9
 800ce4c:	d047      	beq.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ce4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce54:	2b04      	cmp	r3, #4
 800ce56:	d82a      	bhi.n	800ceae <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ce58:	a201      	add	r2, pc, #4	@ (adr r2, 800ce60 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ce5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce5e:	bf00      	nop
 800ce60:	0800ce75 	.word	0x0800ce75
 800ce64:	0800ce83 	.word	0x0800ce83
 800ce68:	0800ce99 	.word	0x0800ce99
 800ce6c:	0800ceb7 	.word	0x0800ceb7
 800ce70:	0800ceb7 	.word	0x0800ceb7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce74:	4b8e      	ldr	r3, [pc, #568]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce78:	4a8d      	ldr	r2, [pc, #564]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce80:	e01a      	b.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce86:	3308      	adds	r3, #8
 800ce88:	2100      	movs	r1, #0
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f001 fc3c 	bl	800e708 <RCCEx_PLL2_Config>
 800ce90:	4603      	mov	r3, r0
 800ce92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce96:	e00f      	b.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ce98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce9c:	3328      	adds	r3, #40	@ 0x28
 800ce9e:	2100      	movs	r1, #0
 800cea0:	4618      	mov	r0, r3
 800cea2:	f001 fce3 	bl	800e86c <RCCEx_PLL3_Config>
 800cea6:	4603      	mov	r3, r0
 800cea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ceac:	e004      	b.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ceae:	2301      	movs	r3, #1
 800ceb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ceb4:	e000      	b.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ceb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ceb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d10a      	bne.n	800ced6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cec0:	4b7b      	ldr	r3, [pc, #492]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cec4:	f023 0107 	bic.w	r1, r3, #7
 800cec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cece:	4a78      	ldr	r2, [pc, #480]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ced0:	430b      	orrs	r3, r1
 800ced2:	6513      	str	r3, [r2, #80]	@ 0x50
 800ced4:	e003      	b.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ced6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ceda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800ceea:	f04f 0b00 	mov.w	fp, #0
 800ceee:	ea5a 030b 	orrs.w	r3, sl, fp
 800cef2:	d04c      	beq.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800cef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cefa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cefe:	d030      	beq.n	800cf62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800cf00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf04:	d829      	bhi.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cf06:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf08:	d02d      	beq.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800cf0a:	2bc0      	cmp	r3, #192	@ 0xc0
 800cf0c:	d825      	bhi.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cf0e:	2b80      	cmp	r3, #128	@ 0x80
 800cf10:	d018      	beq.n	800cf44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800cf12:	2b80      	cmp	r3, #128	@ 0x80
 800cf14:	d821      	bhi.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d002      	beq.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800cf1a:	2b40      	cmp	r3, #64	@ 0x40
 800cf1c:	d007      	beq.n	800cf2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800cf1e:	e01c      	b.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf20:	4b63      	ldr	r3, [pc, #396]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf24:	4a62      	ldr	r2, [pc, #392]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cf2c:	e01c      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf32:	3308      	adds	r3, #8
 800cf34:	2100      	movs	r1, #0
 800cf36:	4618      	mov	r0, r3
 800cf38:	f001 fbe6 	bl	800e708 <RCCEx_PLL2_Config>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cf42:	e011      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf48:	3328      	adds	r3, #40	@ 0x28
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f001 fc8d 	bl	800e86c <RCCEx_PLL3_Config>
 800cf52:	4603      	mov	r3, r0
 800cf54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cf58:	e006      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf60:	e002      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800cf62:	bf00      	nop
 800cf64:	e000      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800cf66:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d10a      	bne.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800cf70:	4b4f      	ldr	r3, [pc, #316]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf74:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800cf78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cf7e:	4a4c      	ldr	r2, [pc, #304]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf80:	430b      	orrs	r3, r1
 800cf82:	6513      	str	r3, [r2, #80]	@ 0x50
 800cf84:	e003      	b.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cf8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800cf9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800cfa4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	d053      	beq.n	800d056 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800cfae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cfb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cfba:	d035      	beq.n	800d028 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800cfbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cfc0:	d82e      	bhi.n	800d020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cfc2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cfc6:	d031      	beq.n	800d02c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800cfc8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cfcc:	d828      	bhi.n	800d020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cfce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cfd2:	d01a      	beq.n	800d00a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800cfd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cfd8:	d822      	bhi.n	800d020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d003      	beq.n	800cfe6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800cfde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cfe2:	d007      	beq.n	800cff4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800cfe4:	e01c      	b.n	800d020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfe6:	4b32      	ldr	r3, [pc, #200]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cfe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfea:	4a31      	ldr	r2, [pc, #196]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cfec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cff2:	e01c      	b.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cff8:	3308      	adds	r3, #8
 800cffa:	2100      	movs	r1, #0
 800cffc:	4618      	mov	r0, r3
 800cffe:	f001 fb83 	bl	800e708 <RCCEx_PLL2_Config>
 800d002:	4603      	mov	r3, r0
 800d004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d008:	e011      	b.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d00e:	3328      	adds	r3, #40	@ 0x28
 800d010:	2100      	movs	r1, #0
 800d012:	4618      	mov	r0, r3
 800d014:	f001 fc2a 	bl	800e86c <RCCEx_PLL3_Config>
 800d018:	4603      	mov	r3, r0
 800d01a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d01e:	e006      	b.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d026:	e002      	b.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800d028:	bf00      	nop
 800d02a:	e000      	b.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800d02c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d02e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d032:	2b00      	cmp	r3, #0
 800d034:	d10b      	bne.n	800d04e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800d036:	4b1e      	ldr	r3, [pc, #120]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d03a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800d03e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d042:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d046:	4a1a      	ldr	r2, [pc, #104]	@ (800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d048:	430b      	orrs	r3, r1
 800d04a:	6593      	str	r3, [r2, #88]	@ 0x58
 800d04c:	e003      	b.n	800d056 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d04e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d052:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800d056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800d062:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d066:	2300      	movs	r3, #0
 800d068:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800d06c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800d070:	460b      	mov	r3, r1
 800d072:	4313      	orrs	r3, r2
 800d074:	d056      	beq.n	800d124 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800d076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d07a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d07e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d082:	d038      	beq.n	800d0f6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800d084:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d088:	d831      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d08a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d08e:	d034      	beq.n	800d0fa <HAL_RCCEx_PeriphCLKConfig+0x382>
 800d090:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d094:	d82b      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d096:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d09a:	d01d      	beq.n	800d0d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800d09c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0a0:	d825      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d006      	beq.n	800d0b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800d0a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d0aa:	d00a      	beq.n	800d0c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800d0ac:	e01f      	b.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d0ae:	bf00      	nop
 800d0b0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d0b4:	4ba2      	ldr	r3, [pc, #648]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0b8:	4aa1      	ldr	r2, [pc, #644]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d0be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d0c0:	e01c      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0c6:	3308      	adds	r3, #8
 800d0c8:	2100      	movs	r1, #0
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f001 fb1c 	bl	800e708 <RCCEx_PLL2_Config>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d0d6:	e011      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0dc:	3328      	adds	r3, #40	@ 0x28
 800d0de:	2100      	movs	r1, #0
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f001 fbc3 	bl	800e86c <RCCEx_PLL3_Config>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d0ec:	e006      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d0f4:	e002      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d0f6:	bf00      	nop
 800d0f8:	e000      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d0fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d0fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d100:	2b00      	cmp	r3, #0
 800d102:	d10b      	bne.n	800d11c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800d104:	4b8e      	ldr	r3, [pc, #568]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d108:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800d10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d110:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d114:	4a8a      	ldr	r2, [pc, #552]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d116:	430b      	orrs	r3, r1
 800d118:	6593      	str	r3, [r2, #88]	@ 0x58
 800d11a:	e003      	b.n	800d124 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d11c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800d130:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d134:	2300      	movs	r3, #0
 800d136:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d13a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800d13e:	460b      	mov	r3, r1
 800d140:	4313      	orrs	r3, r2
 800d142:	d03a      	beq.n	800d1ba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800d144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d14a:	2b30      	cmp	r3, #48	@ 0x30
 800d14c:	d01f      	beq.n	800d18e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800d14e:	2b30      	cmp	r3, #48	@ 0x30
 800d150:	d819      	bhi.n	800d186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800d152:	2b20      	cmp	r3, #32
 800d154:	d00c      	beq.n	800d170 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800d156:	2b20      	cmp	r3, #32
 800d158:	d815      	bhi.n	800d186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d019      	beq.n	800d192 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800d15e:	2b10      	cmp	r3, #16
 800d160:	d111      	bne.n	800d186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d162:	4b77      	ldr	r3, [pc, #476]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d166:	4a76      	ldr	r2, [pc, #472]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d16c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800d16e:	e011      	b.n	800d194 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d174:	3308      	adds	r3, #8
 800d176:	2102      	movs	r1, #2
 800d178:	4618      	mov	r0, r3
 800d17a:	f001 fac5 	bl	800e708 <RCCEx_PLL2_Config>
 800d17e:	4603      	mov	r3, r0
 800d180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800d184:	e006      	b.n	800d194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d186:	2301      	movs	r3, #1
 800d188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d18c:	e002      	b.n	800d194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800d18e:	bf00      	nop
 800d190:	e000      	b.n	800d194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800d192:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10a      	bne.n	800d1b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d19c:	4b68      	ldr	r3, [pc, #416]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d19e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d1a0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800d1a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d1aa:	4a65      	ldr	r2, [pc, #404]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d1ac:	430b      	orrs	r3, r1
 800d1ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d1b0:	e003      	b.n	800d1ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800d1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800d1c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d1d0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	4313      	orrs	r3, r2
 800d1d8:	d051      	beq.n	800d27e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800d1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d1e4:	d035      	beq.n	800d252 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800d1e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d1ea:	d82e      	bhi.n	800d24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d1ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d1f0:	d031      	beq.n	800d256 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800d1f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d1f6:	d828      	bhi.n	800d24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d1f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1fc:	d01a      	beq.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800d1fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d202:	d822      	bhi.n	800d24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d204:	2b00      	cmp	r3, #0
 800d206:	d003      	beq.n	800d210 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800d208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d20c:	d007      	beq.n	800d21e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800d20e:	e01c      	b.n	800d24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d210:	4b4b      	ldr	r3, [pc, #300]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d214:	4a4a      	ldr	r2, [pc, #296]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d21a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d21c:	e01c      	b.n	800d258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d222:	3308      	adds	r3, #8
 800d224:	2100      	movs	r1, #0
 800d226:	4618      	mov	r0, r3
 800d228:	f001 fa6e 	bl	800e708 <RCCEx_PLL2_Config>
 800d22c:	4603      	mov	r3, r0
 800d22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d232:	e011      	b.n	800d258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d238:	3328      	adds	r3, #40	@ 0x28
 800d23a:	2100      	movs	r1, #0
 800d23c:	4618      	mov	r0, r3
 800d23e:	f001 fb15 	bl	800e86c <RCCEx_PLL3_Config>
 800d242:	4603      	mov	r3, r0
 800d244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d248:	e006      	b.n	800d258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d24a:	2301      	movs	r3, #1
 800d24c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d250:	e002      	b.n	800d258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d252:	bf00      	nop
 800d254:	e000      	b.n	800d258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d256:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d258:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d10a      	bne.n	800d276 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d260:	4b37      	ldr	r3, [pc, #220]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d264:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d26c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d26e:	4a34      	ldr	r2, [pc, #208]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d270:	430b      	orrs	r3, r1
 800d272:	6513      	str	r3, [r2, #80]	@ 0x50
 800d274:	e003      	b.n	800d27e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d276:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d27a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d286:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800d28a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d28e:	2300      	movs	r3, #0
 800d290:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d294:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800d298:	460b      	mov	r3, r1
 800d29a:	4313      	orrs	r3, r2
 800d29c:	d056      	beq.n	800d34c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800d29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d2a8:	d033      	beq.n	800d312 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800d2aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d2ae:	d82c      	bhi.n	800d30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d2b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d2b4:	d02f      	beq.n	800d316 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800d2b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d2ba:	d826      	bhi.n	800d30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d2bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d2c0:	d02b      	beq.n	800d31a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800d2c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d2c6:	d820      	bhi.n	800d30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d2c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d2cc:	d012      	beq.n	800d2f4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800d2ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d2d2:	d81a      	bhi.n	800d30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d022      	beq.n	800d31e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800d2d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d2dc:	d115      	bne.n	800d30a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2e2:	3308      	adds	r3, #8
 800d2e4:	2101      	movs	r1, #1
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f001 fa0e 	bl	800e708 <RCCEx_PLL2_Config>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d2f2:	e015      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d2f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2f8:	3328      	adds	r3, #40	@ 0x28
 800d2fa:	2101      	movs	r1, #1
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f001 fab5 	bl	800e86c <RCCEx_PLL3_Config>
 800d302:	4603      	mov	r3, r0
 800d304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d308:	e00a      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d30a:	2301      	movs	r3, #1
 800d30c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d310:	e006      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d312:	bf00      	nop
 800d314:	e004      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d316:	bf00      	nop
 800d318:	e002      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d31a:	bf00      	nop
 800d31c:	e000      	b.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d31e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d324:	2b00      	cmp	r3, #0
 800d326:	d10d      	bne.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800d328:	4b05      	ldr	r3, [pc, #20]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d32a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d32c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d334:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d336:	4a02      	ldr	r2, [pc, #8]	@ (800d340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d338:	430b      	orrs	r3, r1
 800d33a:	6513      	str	r3, [r2, #80]	@ 0x50
 800d33c:	e006      	b.n	800d34c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800d33e:	bf00      	nop
 800d340:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d344:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d348:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800d34c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d354:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800d358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d35c:	2300      	movs	r3, #0
 800d35e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d362:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800d366:	460b      	mov	r3, r1
 800d368:	4313      	orrs	r3, r2
 800d36a:	d055      	beq.n	800d418 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800d36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d370:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d374:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d378:	d033      	beq.n	800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800d37a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d37e:	d82c      	bhi.n	800d3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d384:	d02f      	beq.n	800d3e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800d386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d38a:	d826      	bhi.n	800d3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d38c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d390:	d02b      	beq.n	800d3ea <HAL_RCCEx_PeriphCLKConfig+0x672>
 800d392:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d396:	d820      	bhi.n	800d3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d398:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d39c:	d012      	beq.n	800d3c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800d39e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3a2:	d81a      	bhi.n	800d3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d022      	beq.n	800d3ee <HAL_RCCEx_PeriphCLKConfig+0x676>
 800d3a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3ac:	d115      	bne.n	800d3da <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d3ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3b2:	3308      	adds	r3, #8
 800d3b4:	2101      	movs	r1, #1
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f001 f9a6 	bl	800e708 <RCCEx_PLL2_Config>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d3c2:	e015      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d3c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c8:	3328      	adds	r3, #40	@ 0x28
 800d3ca:	2101      	movs	r1, #1
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f001 fa4d 	bl	800e86c <RCCEx_PLL3_Config>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d3d8:	e00a      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800d3da:	2301      	movs	r3, #1
 800d3dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d3e0:	e006      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d3e2:	bf00      	nop
 800d3e4:	e004      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d3e6:	bf00      	nop
 800d3e8:	e002      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d3ea:	bf00      	nop
 800d3ec:	e000      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d3ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d3f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d10b      	bne.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800d3f8:	4ba3      	ldr	r3, [pc, #652]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d3fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3fc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d404:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d408:	4a9f      	ldr	r2, [pc, #636]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d40a:	430b      	orrs	r3, r1
 800d40c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d40e:	e003      	b.n	800d418 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d410:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d414:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d420:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800d424:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d428:	2300      	movs	r3, #0
 800d42a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800d42e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d432:	460b      	mov	r3, r1
 800d434:	4313      	orrs	r3, r2
 800d436:	d037      	beq.n	800d4a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800d438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d43c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d43e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d442:	d00e      	beq.n	800d462 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800d444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d448:	d816      	bhi.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d018      	beq.n	800d480 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800d44e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d452:	d111      	bne.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d454:	4b8c      	ldr	r3, [pc, #560]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d458:	4a8b      	ldr	r2, [pc, #556]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d45a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d45e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d460:	e00f      	b.n	800d482 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d466:	3308      	adds	r3, #8
 800d468:	2101      	movs	r1, #1
 800d46a:	4618      	mov	r0, r3
 800d46c:	f001 f94c 	bl	800e708 <RCCEx_PLL2_Config>
 800d470:	4603      	mov	r3, r0
 800d472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d476:	e004      	b.n	800d482 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d478:	2301      	movs	r3, #1
 800d47a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d47e:	e000      	b.n	800d482 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800d480:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d486:	2b00      	cmp	r3, #0
 800d488:	d10a      	bne.n	800d4a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d48a:	4b7f      	ldr	r3, [pc, #508]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d48c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d48e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d496:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d498:	4a7b      	ldr	r2, [pc, #492]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d49a:	430b      	orrs	r3, r1
 800d49c:	6513      	str	r3, [r2, #80]	@ 0x50
 800d49e:	e003      	b.n	800d4a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800d4a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800d4b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d4be:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	d039      	beq.n	800d53c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800d4c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4ce:	2b03      	cmp	r3, #3
 800d4d0:	d81c      	bhi.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800d4d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800d4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d8:	0800d515 	.word	0x0800d515
 800d4dc:	0800d4e9 	.word	0x0800d4e9
 800d4e0:	0800d4f7 	.word	0x0800d4f7
 800d4e4:	0800d515 	.word	0x0800d515
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d4e8:	4b67      	ldr	r3, [pc, #412]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ec:	4a66      	ldr	r2, [pc, #408]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d4f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d4f4:	e00f      	b.n	800d516 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4fa:	3308      	adds	r3, #8
 800d4fc:	2102      	movs	r1, #2
 800d4fe:	4618      	mov	r0, r3
 800d500:	f001 f902 	bl	800e708 <RCCEx_PLL2_Config>
 800d504:	4603      	mov	r3, r0
 800d506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d50a:	e004      	b.n	800d516 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d512:	e000      	b.n	800d516 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800d514:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d10a      	bne.n	800d534 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d51e:	4b5a      	ldr	r3, [pc, #360]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d522:	f023 0103 	bic.w	r1, r3, #3
 800d526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d52a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d52c:	4a56      	ldr	r2, [pc, #344]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d52e:	430b      	orrs	r3, r1
 800d530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d532:	e003      	b.n	800d53c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d544:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800d548:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d54c:	2300      	movs	r3, #0
 800d54e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d552:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d556:	460b      	mov	r3, r1
 800d558:	4313      	orrs	r3, r2
 800d55a:	f000 809f 	beq.w	800d69c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d55e:	4b4b      	ldr	r3, [pc, #300]	@ (800d68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	4a4a      	ldr	r2, [pc, #296]	@ (800d68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d568:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d56a:	f7f5 f965 	bl	8002838 <HAL_GetTick>
 800d56e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d572:	e00b      	b.n	800d58c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d574:	f7f5 f960 	bl	8002838 <HAL_GetTick>
 800d578:	4602      	mov	r2, r0
 800d57a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d57e:	1ad3      	subs	r3, r2, r3
 800d580:	2b64      	cmp	r3, #100	@ 0x64
 800d582:	d903      	bls.n	800d58c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800d584:	2303      	movs	r3, #3
 800d586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d58a:	e005      	b.n	800d598 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d58c:	4b3f      	ldr	r3, [pc, #252]	@ (800d68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d594:	2b00      	cmp	r3, #0
 800d596:	d0ed      	beq.n	800d574 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800d598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d179      	bne.n	800d694 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d5a0:	4b39      	ldr	r3, [pc, #228]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d5a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d5ac:	4053      	eors	r3, r2
 800d5ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d015      	beq.n	800d5e2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d5b6:	4b34      	ldr	r3, [pc, #208]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d5be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d5c2:	4b31      	ldr	r3, [pc, #196]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5c6:	4a30      	ldr	r2, [pc, #192]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d5cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d5ce:	4b2e      	ldr	r3, [pc, #184]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5d2:	4a2d      	ldr	r2, [pc, #180]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d5d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800d5da:	4a2b      	ldr	r2, [pc, #172]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800d5e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d5ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d5ee:	d118      	bne.n	800d622 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5f0:	f7f5 f922 	bl	8002838 <HAL_GetTick>
 800d5f4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d5f8:	e00d      	b.n	800d616 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d5fa:	f7f5 f91d 	bl	8002838 <HAL_GetTick>
 800d5fe:	4602      	mov	r2, r0
 800d600:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d604:	1ad2      	subs	r2, r2, r3
 800d606:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d903      	bls.n	800d616 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800d60e:	2303      	movs	r3, #3
 800d610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800d614:	e005      	b.n	800d622 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d616:	4b1c      	ldr	r3, [pc, #112]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d61a:	f003 0302 	and.w	r3, r3, #2
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d0eb      	beq.n	800d5fa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800d622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d626:	2b00      	cmp	r3, #0
 800d628:	d129      	bne.n	800d67e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d62e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d636:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d63a:	d10e      	bne.n	800d65a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800d63c:	4b12      	ldr	r3, [pc, #72]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d63e:	691b      	ldr	r3, [r3, #16]
 800d640:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d648:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d64c:	091a      	lsrs	r2, r3, #4
 800d64e:	4b10      	ldr	r3, [pc, #64]	@ (800d690 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800d650:	4013      	ands	r3, r2
 800d652:	4a0d      	ldr	r2, [pc, #52]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d654:	430b      	orrs	r3, r1
 800d656:	6113      	str	r3, [r2, #16]
 800d658:	e005      	b.n	800d666 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800d65a:	4b0b      	ldr	r3, [pc, #44]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d65c:	691b      	ldr	r3, [r3, #16]
 800d65e:	4a0a      	ldr	r2, [pc, #40]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d660:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d664:	6113      	str	r3, [r2, #16]
 800d666:	4b08      	ldr	r3, [pc, #32]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d668:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d66e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d676:	4a04      	ldr	r2, [pc, #16]	@ (800d688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d678:	430b      	orrs	r3, r1
 800d67a:	6713      	str	r3, [r2, #112]	@ 0x70
 800d67c:	e00e      	b.n	800d69c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d67e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800d686:	e009      	b.n	800d69c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800d688:	58024400 	.word	0x58024400
 800d68c:	58024800 	.word	0x58024800
 800d690:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d69c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a4:	f002 0301 	and.w	r3, r2, #1
 800d6a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d6b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d6b6:	460b      	mov	r3, r1
 800d6b8:	4313      	orrs	r3, r2
 800d6ba:	f000 8089 	beq.w	800d7d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d6be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6c4:	2b28      	cmp	r3, #40	@ 0x28
 800d6c6:	d86b      	bhi.n	800d7a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d6c8:	a201      	add	r2, pc, #4	@ (adr r2, 800d6d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ce:	bf00      	nop
 800d6d0:	0800d7a9 	.word	0x0800d7a9
 800d6d4:	0800d7a1 	.word	0x0800d7a1
 800d6d8:	0800d7a1 	.word	0x0800d7a1
 800d6dc:	0800d7a1 	.word	0x0800d7a1
 800d6e0:	0800d7a1 	.word	0x0800d7a1
 800d6e4:	0800d7a1 	.word	0x0800d7a1
 800d6e8:	0800d7a1 	.word	0x0800d7a1
 800d6ec:	0800d7a1 	.word	0x0800d7a1
 800d6f0:	0800d775 	.word	0x0800d775
 800d6f4:	0800d7a1 	.word	0x0800d7a1
 800d6f8:	0800d7a1 	.word	0x0800d7a1
 800d6fc:	0800d7a1 	.word	0x0800d7a1
 800d700:	0800d7a1 	.word	0x0800d7a1
 800d704:	0800d7a1 	.word	0x0800d7a1
 800d708:	0800d7a1 	.word	0x0800d7a1
 800d70c:	0800d7a1 	.word	0x0800d7a1
 800d710:	0800d78b 	.word	0x0800d78b
 800d714:	0800d7a1 	.word	0x0800d7a1
 800d718:	0800d7a1 	.word	0x0800d7a1
 800d71c:	0800d7a1 	.word	0x0800d7a1
 800d720:	0800d7a1 	.word	0x0800d7a1
 800d724:	0800d7a1 	.word	0x0800d7a1
 800d728:	0800d7a1 	.word	0x0800d7a1
 800d72c:	0800d7a1 	.word	0x0800d7a1
 800d730:	0800d7a9 	.word	0x0800d7a9
 800d734:	0800d7a1 	.word	0x0800d7a1
 800d738:	0800d7a1 	.word	0x0800d7a1
 800d73c:	0800d7a1 	.word	0x0800d7a1
 800d740:	0800d7a1 	.word	0x0800d7a1
 800d744:	0800d7a1 	.word	0x0800d7a1
 800d748:	0800d7a1 	.word	0x0800d7a1
 800d74c:	0800d7a1 	.word	0x0800d7a1
 800d750:	0800d7a9 	.word	0x0800d7a9
 800d754:	0800d7a1 	.word	0x0800d7a1
 800d758:	0800d7a1 	.word	0x0800d7a1
 800d75c:	0800d7a1 	.word	0x0800d7a1
 800d760:	0800d7a1 	.word	0x0800d7a1
 800d764:	0800d7a1 	.word	0x0800d7a1
 800d768:	0800d7a1 	.word	0x0800d7a1
 800d76c:	0800d7a1 	.word	0x0800d7a1
 800d770:	0800d7a9 	.word	0x0800d7a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d778:	3308      	adds	r3, #8
 800d77a:	2101      	movs	r1, #1
 800d77c:	4618      	mov	r0, r3
 800d77e:	f000 ffc3 	bl	800e708 <RCCEx_PLL2_Config>
 800d782:	4603      	mov	r3, r0
 800d784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d788:	e00f      	b.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d78e:	3328      	adds	r3, #40	@ 0x28
 800d790:	2101      	movs	r1, #1
 800d792:	4618      	mov	r0, r3
 800d794:	f001 f86a 	bl	800e86c <RCCEx_PLL3_Config>
 800d798:	4603      	mov	r3, r0
 800d79a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d79e:	e004      	b.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7a6:	e000      	b.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d7a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d7aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d10a      	bne.n	800d7c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d7b2:	4bbf      	ldr	r3, [pc, #764]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d7b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d7ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d7c0:	4abb      	ldr	r2, [pc, #748]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d7c2:	430b      	orrs	r3, r1
 800d7c4:	6553      	str	r3, [r2, #84]	@ 0x54
 800d7c6:	e003      	b.n	800d7d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d7d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d8:	f002 0302 	and.w	r3, r2, #2
 800d7dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d7e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d7ea:	460b      	mov	r3, r1
 800d7ec:	4313      	orrs	r3, r2
 800d7ee:	d041      	beq.n	800d874 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d7f6:	2b05      	cmp	r3, #5
 800d7f8:	d824      	bhi.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d7fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d800 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d800:	0800d84d 	.word	0x0800d84d
 800d804:	0800d819 	.word	0x0800d819
 800d808:	0800d82f 	.word	0x0800d82f
 800d80c:	0800d84d 	.word	0x0800d84d
 800d810:	0800d84d 	.word	0x0800d84d
 800d814:	0800d84d 	.word	0x0800d84d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d81c:	3308      	adds	r3, #8
 800d81e:	2101      	movs	r1, #1
 800d820:	4618      	mov	r0, r3
 800d822:	f000 ff71 	bl	800e708 <RCCEx_PLL2_Config>
 800d826:	4603      	mov	r3, r0
 800d828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d82c:	e00f      	b.n	800d84e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d832:	3328      	adds	r3, #40	@ 0x28
 800d834:	2101      	movs	r1, #1
 800d836:	4618      	mov	r0, r3
 800d838:	f001 f818 	bl	800e86c <RCCEx_PLL3_Config>
 800d83c:	4603      	mov	r3, r0
 800d83e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d842:	e004      	b.n	800d84e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d844:	2301      	movs	r3, #1
 800d846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d84a:	e000      	b.n	800d84e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d84c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d84e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d852:	2b00      	cmp	r3, #0
 800d854:	d10a      	bne.n	800d86c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d856:	4b96      	ldr	r3, [pc, #600]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d85a:	f023 0107 	bic.w	r1, r3, #7
 800d85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d862:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d864:	4a92      	ldr	r2, [pc, #584]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d866:	430b      	orrs	r3, r1
 800d868:	6553      	str	r3, [r2, #84]	@ 0x54
 800d86a:	e003      	b.n	800d874 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d86c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d870:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87c:	f002 0304 	and.w	r3, r2, #4
 800d880:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d884:	2300      	movs	r3, #0
 800d886:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d88a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d88e:	460b      	mov	r3, r1
 800d890:	4313      	orrs	r3, r2
 800d892:	d044      	beq.n	800d91e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d898:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d89c:	2b05      	cmp	r3, #5
 800d89e:	d825      	bhi.n	800d8ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d8a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d8a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d8a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8a6:	bf00      	nop
 800d8a8:	0800d8f5 	.word	0x0800d8f5
 800d8ac:	0800d8c1 	.word	0x0800d8c1
 800d8b0:	0800d8d7 	.word	0x0800d8d7
 800d8b4:	0800d8f5 	.word	0x0800d8f5
 800d8b8:	0800d8f5 	.word	0x0800d8f5
 800d8bc:	0800d8f5 	.word	0x0800d8f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8c4:	3308      	adds	r3, #8
 800d8c6:	2101      	movs	r1, #1
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f000 ff1d 	bl	800e708 <RCCEx_PLL2_Config>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d8d4:	e00f      	b.n	800d8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8da:	3328      	adds	r3, #40	@ 0x28
 800d8dc:	2101      	movs	r1, #1
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f000 ffc4 	bl	800e86c <RCCEx_PLL3_Config>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d8ea:	e004      	b.n	800d8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d8f2:	e000      	b.n	800d8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d8f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d8f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d10b      	bne.n	800d916 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d8fe:	4b6c      	ldr	r3, [pc, #432]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d902:	f023 0107 	bic.w	r1, r3, #7
 800d906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d90a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d90e:	4a68      	ldr	r2, [pc, #416]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d910:	430b      	orrs	r3, r1
 800d912:	6593      	str	r3, [r2, #88]	@ 0x58
 800d914:	e003      	b.n	800d91e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d91a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d91e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d926:	f002 0320 	and.w	r3, r2, #32
 800d92a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d92e:	2300      	movs	r3, #0
 800d930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d934:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d938:	460b      	mov	r3, r1
 800d93a:	4313      	orrs	r3, r2
 800d93c:	d055      	beq.n	800d9ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d93e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d946:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d94a:	d033      	beq.n	800d9b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d94c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d950:	d82c      	bhi.n	800d9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d956:	d02f      	beq.n	800d9b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d95c:	d826      	bhi.n	800d9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d95e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d962:	d02b      	beq.n	800d9bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d964:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d968:	d820      	bhi.n	800d9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d96a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d96e:	d012      	beq.n	800d996 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d974:	d81a      	bhi.n	800d9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d976:	2b00      	cmp	r3, #0
 800d978:	d022      	beq.n	800d9c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d97a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d97e:	d115      	bne.n	800d9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d984:	3308      	adds	r3, #8
 800d986:	2100      	movs	r1, #0
 800d988:	4618      	mov	r0, r3
 800d98a:	f000 febd 	bl	800e708 <RCCEx_PLL2_Config>
 800d98e:	4603      	mov	r3, r0
 800d990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d994:	e015      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d99a:	3328      	adds	r3, #40	@ 0x28
 800d99c:	2102      	movs	r1, #2
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f000 ff64 	bl	800e86c <RCCEx_PLL3_Config>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d9aa:	e00a      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d9ac:	2301      	movs	r3, #1
 800d9ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d9b2:	e006      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d9b4:	bf00      	nop
 800d9b6:	e004      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d9b8:	bf00      	nop
 800d9ba:	e002      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d9bc:	bf00      	nop
 800d9be:	e000      	b.n	800d9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d9c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d10b      	bne.n	800d9e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d9ca:	4b39      	ldr	r3, [pc, #228]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d9cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9da:	4a35      	ldr	r2, [pc, #212]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d9dc:	430b      	orrs	r3, r1
 800d9de:	6553      	str	r3, [r2, #84]	@ 0x54
 800d9e0:	e003      	b.n	800d9ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d9f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800da00:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800da04:	460b      	mov	r3, r1
 800da06:	4313      	orrs	r3, r2
 800da08:	d058      	beq.n	800dabc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800da0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800da12:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800da16:	d033      	beq.n	800da80 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800da18:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800da1c:	d82c      	bhi.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800da1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da22:	d02f      	beq.n	800da84 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800da24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da28:	d826      	bhi.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800da2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800da2e:	d02b      	beq.n	800da88 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800da30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800da34:	d820      	bhi.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800da36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da3a:	d012      	beq.n	800da62 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800da3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da40:	d81a      	bhi.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800da42:	2b00      	cmp	r3, #0
 800da44:	d022      	beq.n	800da8c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800da46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da4a:	d115      	bne.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800da4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da50:	3308      	adds	r3, #8
 800da52:	2100      	movs	r1, #0
 800da54:	4618      	mov	r0, r3
 800da56:	f000 fe57 	bl	800e708 <RCCEx_PLL2_Config>
 800da5a:	4603      	mov	r3, r0
 800da5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800da60:	e015      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da66:	3328      	adds	r3, #40	@ 0x28
 800da68:	2102      	movs	r1, #2
 800da6a:	4618      	mov	r0, r3
 800da6c:	f000 fefe 	bl	800e86c <RCCEx_PLL3_Config>
 800da70:	4603      	mov	r3, r0
 800da72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800da76:	e00a      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800da7e:	e006      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da80:	bf00      	nop
 800da82:	e004      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da84:	bf00      	nop
 800da86:	e002      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da88:	bf00      	nop
 800da8a:	e000      	b.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da92:	2b00      	cmp	r3, #0
 800da94:	d10e      	bne.n	800dab4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800da96:	4b06      	ldr	r3, [pc, #24]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800da98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da9a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800da9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800daa6:	4a02      	ldr	r2, [pc, #8]	@ (800dab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800daa8:	430b      	orrs	r3, r1
 800daaa:	6593      	str	r3, [r2, #88]	@ 0x58
 800daac:	e006      	b.n	800dabc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800daae:	bf00      	nop
 800dab0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800dabc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800dac8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dacc:	2300      	movs	r3, #0
 800dace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dad2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800dad6:	460b      	mov	r3, r1
 800dad8:	4313      	orrs	r3, r2
 800dada:	d055      	beq.n	800db88 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800dadc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dae0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dae4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800dae8:	d033      	beq.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800daea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800daee:	d82c      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800daf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800daf4:	d02f      	beq.n	800db56 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800daf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dafa:	d826      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800dafc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800db00:	d02b      	beq.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800db02:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800db06:	d820      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800db08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800db0c:	d012      	beq.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800db0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800db12:	d81a      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800db14:	2b00      	cmp	r3, #0
 800db16:	d022      	beq.n	800db5e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800db18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800db1c:	d115      	bne.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800db1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db22:	3308      	adds	r3, #8
 800db24:	2100      	movs	r1, #0
 800db26:	4618      	mov	r0, r3
 800db28:	f000 fdee 	bl	800e708 <RCCEx_PLL2_Config>
 800db2c:	4603      	mov	r3, r0
 800db2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800db32:	e015      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800db34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db38:	3328      	adds	r3, #40	@ 0x28
 800db3a:	2102      	movs	r1, #2
 800db3c:	4618      	mov	r0, r3
 800db3e:	f000 fe95 	bl	800e86c <RCCEx_PLL3_Config>
 800db42:	4603      	mov	r3, r0
 800db44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800db48:	e00a      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db4a:	2301      	movs	r3, #1
 800db4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800db50:	e006      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800db52:	bf00      	nop
 800db54:	e004      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800db56:	bf00      	nop
 800db58:	e002      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800db5a:	bf00      	nop
 800db5c:	e000      	b.n	800db60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800db5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db64:	2b00      	cmp	r3, #0
 800db66:	d10b      	bne.n	800db80 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800db68:	4ba1      	ldr	r3, [pc, #644]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db6c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800db70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800db78:	4a9d      	ldr	r2, [pc, #628]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db7a:	430b      	orrs	r3, r1
 800db7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800db7e:	e003      	b.n	800db88 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800db88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db90:	f002 0308 	and.w	r3, r2, #8
 800db94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800db98:	2300      	movs	r3, #0
 800db9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800db9e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800dba2:	460b      	mov	r3, r1
 800dba4:	4313      	orrs	r3, r2
 800dba6:	d01e      	beq.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800dba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dbb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbb4:	d10c      	bne.n	800dbd0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800dbb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbba:	3328      	adds	r3, #40	@ 0x28
 800dbbc:	2102      	movs	r1, #2
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f000 fe54 	bl	800e86c <RCCEx_PLL3_Config>
 800dbc4:	4603      	mov	r3, r0
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d002      	beq.n	800dbd0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800dbca:	2301      	movs	r3, #1
 800dbcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800dbd0:	4b87      	ldr	r3, [pc, #540]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbd4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800dbd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dbe0:	4a83      	ldr	r2, [pc, #524]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbe2:	430b      	orrs	r3, r1
 800dbe4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dbe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbee:	f002 0310 	and.w	r3, r2, #16
 800dbf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800dbfc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800dc00:	460b      	mov	r3, r1
 800dc02:	4313      	orrs	r3, r2
 800dc04:	d01e      	beq.n	800dc44 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800dc06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dc0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc12:	d10c      	bne.n	800dc2e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800dc14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc18:	3328      	adds	r3, #40	@ 0x28
 800dc1a:	2102      	movs	r1, #2
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f000 fe25 	bl	800e86c <RCCEx_PLL3_Config>
 800dc22:	4603      	mov	r3, r0
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d002      	beq.n	800dc2e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800dc28:	2301      	movs	r3, #1
 800dc2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dc2e:	4b70      	ldr	r3, [pc, #448]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800dc36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dc3e:	4a6c      	ldr	r2, [pc, #432]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc40:	430b      	orrs	r3, r1
 800dc42:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800dc44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800dc50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dc54:	2300      	movs	r3, #0
 800dc56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dc5a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800dc5e:	460b      	mov	r3, r1
 800dc60:	4313      	orrs	r3, r2
 800dc62:	d03e      	beq.n	800dce2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800dc64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dc6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc70:	d022      	beq.n	800dcb8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800dc72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc76:	d81b      	bhi.n	800dcb0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d003      	beq.n	800dc84 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800dc7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc80:	d00b      	beq.n	800dc9a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800dc82:	e015      	b.n	800dcb0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dc84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc88:	3308      	adds	r3, #8
 800dc8a:	2100      	movs	r1, #0
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f000 fd3b 	bl	800e708 <RCCEx_PLL2_Config>
 800dc92:	4603      	mov	r3, r0
 800dc94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dc98:	e00f      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dc9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc9e:	3328      	adds	r3, #40	@ 0x28
 800dca0:	2102      	movs	r1, #2
 800dca2:	4618      	mov	r0, r3
 800dca4:	f000 fde2 	bl	800e86c <RCCEx_PLL3_Config>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dcae:	e004      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dcb6:	e000      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800dcb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dcba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d10b      	bne.n	800dcda <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800dcc2:	4b4b      	ldr	r3, [pc, #300]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dcc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcc6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800dcca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dcd2:	4a47      	ldr	r2, [pc, #284]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dcd4:	430b      	orrs	r3, r1
 800dcd6:	6593      	str	r3, [r2, #88]	@ 0x58
 800dcd8:	e003      	b.n	800dce2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dcde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800dce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800dcee:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dcf4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800dcf8:	460b      	mov	r3, r1
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	d03b      	beq.n	800dd76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800dcfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dd0a:	d01f      	beq.n	800dd4c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800dd0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dd10:	d818      	bhi.n	800dd44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800dd12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd16:	d003      	beq.n	800dd20 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800dd18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dd1c:	d007      	beq.n	800dd2e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800dd1e:	e011      	b.n	800dd44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd20:	4b33      	ldr	r3, [pc, #204]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd24:	4a32      	ldr	r2, [pc, #200]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800dd2c:	e00f      	b.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dd2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd32:	3328      	adds	r3, #40	@ 0x28
 800dd34:	2101      	movs	r1, #1
 800dd36:	4618      	mov	r0, r3
 800dd38:	f000 fd98 	bl	800e86c <RCCEx_PLL3_Config>
 800dd3c:	4603      	mov	r3, r0
 800dd3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800dd42:	e004      	b.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd44:	2301      	movs	r3, #1
 800dd46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dd4a:	e000      	b.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800dd4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d10b      	bne.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800dd56:	4b26      	ldr	r3, [pc, #152]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dd5a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800dd5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd66:	4a22      	ldr	r2, [pc, #136]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd68:	430b      	orrs	r3, r1
 800dd6a:	6553      	str	r3, [r2, #84]	@ 0x54
 800dd6c:	e003      	b.n	800dd76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800dd76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800dd82:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd84:	2300      	movs	r3, #0
 800dd86:	677b      	str	r3, [r7, #116]	@ 0x74
 800dd88:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	4313      	orrs	r3, r2
 800dd90:	d034      	beq.n	800ddfc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800dd92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d003      	beq.n	800dda4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800dd9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dda0:	d007      	beq.n	800ddb2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800dda2:	e011      	b.n	800ddc8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dda4:	4b12      	ldr	r3, [pc, #72]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dda6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dda8:	4a11      	ldr	r2, [pc, #68]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ddaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ddae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ddb0:	e00e      	b.n	800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ddb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddb6:	3308      	adds	r3, #8
 800ddb8:	2102      	movs	r1, #2
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f000 fca4 	bl	800e708 <RCCEx_PLL2_Config>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ddc6:	e003      	b.n	800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800ddc8:	2301      	movs	r3, #1
 800ddca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ddce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ddd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d10d      	bne.n	800ddf4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ddd8:	4b05      	ldr	r3, [pc, #20]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ddda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dddc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dde0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dde4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dde6:	4a02      	ldr	r2, [pc, #8]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dde8:	430b      	orrs	r3, r1
 800ddea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ddec:	e006      	b.n	800ddfc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ddee:	bf00      	nop
 800ddf0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ddf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ddf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ddfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de04:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800de08:	66bb      	str	r3, [r7, #104]	@ 0x68
 800de0a:	2300      	movs	r3, #0
 800de0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de0e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800de12:	460b      	mov	r3, r1
 800de14:	4313      	orrs	r3, r2
 800de16:	d00c      	beq.n	800de32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800de18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de1c:	3328      	adds	r3, #40	@ 0x28
 800de1e:	2102      	movs	r1, #2
 800de20:	4618      	mov	r0, r3
 800de22:	f000 fd23 	bl	800e86c <RCCEx_PLL3_Config>
 800de26:	4603      	mov	r3, r0
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d002      	beq.n	800de32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800de2c:	2301      	movs	r3, #1
 800de2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800de32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800de3e:	663b      	str	r3, [r7, #96]	@ 0x60
 800de40:	2300      	movs	r3, #0
 800de42:	667b      	str	r3, [r7, #100]	@ 0x64
 800de44:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800de48:	460b      	mov	r3, r1
 800de4a:	4313      	orrs	r3, r2
 800de4c:	d038      	beq.n	800dec0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800de4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800de5a:	d018      	beq.n	800de8e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800de5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800de60:	d811      	bhi.n	800de86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800de62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de66:	d014      	beq.n	800de92 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800de68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de6c:	d80b      	bhi.n	800de86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d011      	beq.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800de72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de76:	d106      	bne.n	800de86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800de78:	4bc3      	ldr	r3, [pc, #780]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de7c:	4ac2      	ldr	r2, [pc, #776]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800de82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800de84:	e008      	b.n	800de98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de86:	2301      	movs	r3, #1
 800de88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800de8c:	e004      	b.n	800de98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de8e:	bf00      	nop
 800de90:	e002      	b.n	800de98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de92:	bf00      	nop
 800de94:	e000      	b.n	800de98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de96:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d10b      	bne.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dea0:	4bb9      	ldr	r3, [pc, #740]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dea4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800dea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800deac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deb0:	4ab5      	ldr	r2, [pc, #724]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800deb2:	430b      	orrs	r3, r1
 800deb4:	6553      	str	r3, [r2, #84]	@ 0x54
 800deb6:	e003      	b.n	800dec0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800deb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800debc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800dec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800decc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dece:	2300      	movs	r3, #0
 800ded0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ded2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ded6:	460b      	mov	r3, r1
 800ded8:	4313      	orrs	r3, r2
 800deda:	d009      	beq.n	800def0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800dedc:	4baa      	ldr	r3, [pc, #680]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dee0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800dee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800deea:	4aa7      	ldr	r2, [pc, #668]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800deec:	430b      	orrs	r3, r1
 800deee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800def0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800def4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800defc:	653b      	str	r3, [r7, #80]	@ 0x50
 800defe:	2300      	movs	r3, #0
 800df00:	657b      	str	r3, [r7, #84]	@ 0x54
 800df02:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800df06:	460b      	mov	r3, r1
 800df08:	4313      	orrs	r3, r2
 800df0a:	d00a      	beq.n	800df22 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800df0c:	4b9e      	ldr	r3, [pc, #632]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df0e:	691b      	ldr	r3, [r3, #16]
 800df10:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800df14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df18:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800df1c:	4a9a      	ldr	r2, [pc, #616]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df1e:	430b      	orrs	r3, r1
 800df20:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800df22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800df2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df30:	2300      	movs	r3, #0
 800df32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800df38:	460b      	mov	r3, r1
 800df3a:	4313      	orrs	r3, r2
 800df3c:	d009      	beq.n	800df52 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800df3e:	4b92      	ldr	r3, [pc, #584]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df42:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800df46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df4c:	4a8e      	ldr	r2, [pc, #568]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df4e:	430b      	orrs	r3, r1
 800df50:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800df52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800df5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800df60:	2300      	movs	r3, #0
 800df62:	647b      	str	r3, [r7, #68]	@ 0x44
 800df64:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800df68:	460b      	mov	r3, r1
 800df6a:	4313      	orrs	r3, r2
 800df6c:	d00e      	beq.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800df6e:	4b86      	ldr	r3, [pc, #536]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df70:	691b      	ldr	r3, [r3, #16]
 800df72:	4a85      	ldr	r2, [pc, #532]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800df78:	6113      	str	r3, [r2, #16]
 800df7a:	4b83      	ldr	r3, [pc, #524]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df7c:	6919      	ldr	r1, [r3, #16]
 800df7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800df86:	4a80      	ldr	r2, [pc, #512]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df88:	430b      	orrs	r3, r1
 800df8a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800df8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df94:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800df98:	63bb      	str	r3, [r7, #56]	@ 0x38
 800df9a:	2300      	movs	r3, #0
 800df9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	d009      	beq.n	800dfbc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800dfa8:	4b77      	ldr	r3, [pc, #476]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dfaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800dfb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfb6:	4a74      	ldr	r2, [pc, #464]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dfb8:	430b      	orrs	r3, r1
 800dfba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800dfbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800dfc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800dfca:	2300      	movs	r3, #0
 800dfcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800dfd2:	460b      	mov	r3, r1
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	d00a      	beq.n	800dfee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800dfd8:	4b6b      	ldr	r3, [pc, #428]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dfda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfdc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800dfe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dfe8:	4a67      	ldr	r2, [pc, #412]	@ (800e188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dfea:	430b      	orrs	r3, r1
 800dfec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800dfee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff6:	2100      	movs	r1, #0
 800dff8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800dffa:	f003 0301 	and.w	r3, r3, #1
 800dffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e000:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e004:	460b      	mov	r3, r1
 800e006:	4313      	orrs	r3, r2
 800e008:	d011      	beq.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e00e:	3308      	adds	r3, #8
 800e010:	2100      	movs	r1, #0
 800e012:	4618      	mov	r0, r3
 800e014:	f000 fb78 	bl	800e708 <RCCEx_PLL2_Config>
 800e018:	4603      	mov	r3, r0
 800e01a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e022:	2b00      	cmp	r3, #0
 800e024:	d003      	beq.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e02a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800e02e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e036:	2100      	movs	r1, #0
 800e038:	6239      	str	r1, [r7, #32]
 800e03a:	f003 0302 	and.w	r3, r3, #2
 800e03e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e040:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e044:	460b      	mov	r3, r1
 800e046:	4313      	orrs	r3, r2
 800e048:	d011      	beq.n	800e06e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e04e:	3308      	adds	r3, #8
 800e050:	2101      	movs	r1, #1
 800e052:	4618      	mov	r0, r3
 800e054:	f000 fb58 	bl	800e708 <RCCEx_PLL2_Config>
 800e058:	4603      	mov	r3, r0
 800e05a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e05e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e062:	2b00      	cmp	r3, #0
 800e064:	d003      	beq.n	800e06e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e06a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800e06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e076:	2100      	movs	r1, #0
 800e078:	61b9      	str	r1, [r7, #24]
 800e07a:	f003 0304 	and.w	r3, r3, #4
 800e07e:	61fb      	str	r3, [r7, #28]
 800e080:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e084:	460b      	mov	r3, r1
 800e086:	4313      	orrs	r3, r2
 800e088:	d011      	beq.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e08a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e08e:	3308      	adds	r3, #8
 800e090:	2102      	movs	r1, #2
 800e092:	4618      	mov	r0, r3
 800e094:	f000 fb38 	bl	800e708 <RCCEx_PLL2_Config>
 800e098:	4603      	mov	r3, r0
 800e09a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e09e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d003      	beq.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800e0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b6:	2100      	movs	r1, #0
 800e0b8:	6139      	str	r1, [r7, #16]
 800e0ba:	f003 0308 	and.w	r3, r3, #8
 800e0be:	617b      	str	r3, [r7, #20]
 800e0c0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	d011      	beq.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0ce:	3328      	adds	r3, #40	@ 0x28
 800e0d0:	2100      	movs	r1, #0
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f000 fbca 	bl	800e86c <RCCEx_PLL3_Config>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800e0de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d003      	beq.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800e0ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f6:	2100      	movs	r1, #0
 800e0f8:	60b9      	str	r1, [r7, #8]
 800e0fa:	f003 0310 	and.w	r3, r3, #16
 800e0fe:	60fb      	str	r3, [r7, #12]
 800e100:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e104:	460b      	mov	r3, r1
 800e106:	4313      	orrs	r3, r2
 800e108:	d011      	beq.n	800e12e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e10e:	3328      	adds	r3, #40	@ 0x28
 800e110:	2101      	movs	r1, #1
 800e112:	4618      	mov	r0, r3
 800e114:	f000 fbaa 	bl	800e86c <RCCEx_PLL3_Config>
 800e118:	4603      	mov	r3, r0
 800e11a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e11e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e122:	2b00      	cmp	r3, #0
 800e124:	d003      	beq.n	800e12e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e12a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800e12e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e136:	2100      	movs	r1, #0
 800e138:	6039      	str	r1, [r7, #0]
 800e13a:	f003 0320 	and.w	r3, r3, #32
 800e13e:	607b      	str	r3, [r7, #4]
 800e140:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e144:	460b      	mov	r3, r1
 800e146:	4313      	orrs	r3, r2
 800e148:	d011      	beq.n	800e16e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e14a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e14e:	3328      	adds	r3, #40	@ 0x28
 800e150:	2102      	movs	r1, #2
 800e152:	4618      	mov	r0, r3
 800e154:	f000 fb8a 	bl	800e86c <RCCEx_PLL3_Config>
 800e158:	4603      	mov	r3, r0
 800e15a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e15e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e162:	2b00      	cmp	r3, #0
 800e164:	d003      	beq.n	800e16e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e16a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800e16e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800e172:	2b00      	cmp	r3, #0
 800e174:	d101      	bne.n	800e17a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800e176:	2300      	movs	r3, #0
 800e178:	e000      	b.n	800e17c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800e17a:	2301      	movs	r3, #1
}
 800e17c:	4618      	mov	r0, r3
 800e17e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800e182:	46bd      	mov	sp, r7
 800e184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e188:	58024400 	.word	0x58024400

0800e18c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e190:	f7fe fd54 	bl	800cc3c <HAL_RCC_GetHCLKFreq>
 800e194:	4602      	mov	r2, r0
 800e196:	4b06      	ldr	r3, [pc, #24]	@ (800e1b0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e198:	6a1b      	ldr	r3, [r3, #32]
 800e19a:	091b      	lsrs	r3, r3, #4
 800e19c:	f003 0307 	and.w	r3, r3, #7
 800e1a0:	4904      	ldr	r1, [pc, #16]	@ (800e1b4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e1a2:	5ccb      	ldrb	r3, [r1, r3]
 800e1a4:	f003 031f 	and.w	r3, r3, #31
 800e1a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	bd80      	pop	{r7, pc}
 800e1b0:	58024400 	.word	0x58024400
 800e1b4:	08023cd4 	.word	0x08023cd4

0800e1b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e1b8:	b480      	push	{r7}
 800e1ba:	b089      	sub	sp, #36	@ 0x24
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e1c0:	4ba1      	ldr	r3, [pc, #644]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1c4:	f003 0303 	and.w	r3, r3, #3
 800e1c8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e1ca:	4b9f      	ldr	r3, [pc, #636]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1ce:	0b1b      	lsrs	r3, r3, #12
 800e1d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e1d4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e1d6:	4b9c      	ldr	r3, [pc, #624]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1da:	091b      	lsrs	r3, r3, #4
 800e1dc:	f003 0301 	and.w	r3, r3, #1
 800e1e0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e1e2:	4b99      	ldr	r3, [pc, #612]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1e6:	08db      	lsrs	r3, r3, #3
 800e1e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e1ec:	693a      	ldr	r2, [r7, #16]
 800e1ee:	fb02 f303 	mul.w	r3, r2, r3
 800e1f2:	ee07 3a90 	vmov	s15, r3
 800e1f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e1fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	2b00      	cmp	r3, #0
 800e202:	f000 8111 	beq.w	800e428 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e206:	69bb      	ldr	r3, [r7, #24]
 800e208:	2b02      	cmp	r3, #2
 800e20a:	f000 8083 	beq.w	800e314 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e20e:	69bb      	ldr	r3, [r7, #24]
 800e210:	2b02      	cmp	r3, #2
 800e212:	f200 80a1 	bhi.w	800e358 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e216:	69bb      	ldr	r3, [r7, #24]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d003      	beq.n	800e224 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e21c:	69bb      	ldr	r3, [r7, #24]
 800e21e:	2b01      	cmp	r3, #1
 800e220:	d056      	beq.n	800e2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e222:	e099      	b.n	800e358 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e224:	4b88      	ldr	r3, [pc, #544]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f003 0320 	and.w	r3, r3, #32
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d02d      	beq.n	800e28c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e230:	4b85      	ldr	r3, [pc, #532]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	08db      	lsrs	r3, r3, #3
 800e236:	f003 0303 	and.w	r3, r3, #3
 800e23a:	4a84      	ldr	r2, [pc, #528]	@ (800e44c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e23c:	fa22 f303 	lsr.w	r3, r2, r3
 800e240:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	ee07 3a90 	vmov	s15, r3
 800e248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e24c:	697b      	ldr	r3, [r7, #20]
 800e24e:	ee07 3a90 	vmov	s15, r3
 800e252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e25a:	4b7b      	ldr	r3, [pc, #492]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e25c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e25e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e262:	ee07 3a90 	vmov	s15, r3
 800e266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e26a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e26e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e27a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e27e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e282:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e286:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e28a:	e087      	b.n	800e39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	ee07 3a90 	vmov	s15, r3
 800e292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e296:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e454 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e29a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e29e:	4b6a      	ldr	r3, [pc, #424]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2a6:	ee07 3a90 	vmov	s15, r3
 800e2aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2b2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e2b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e2ce:	e065      	b.n	800e39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	ee07 3a90 	vmov	s15, r3
 800e2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2da:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e458 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e2de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2e2:	4b59      	ldr	r3, [pc, #356]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e2e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2ea:	ee07 3a90 	vmov	s15, r3
 800e2ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2f6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e2fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e30a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e30e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e312:	e043      	b.n	800e39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e314:	697b      	ldr	r3, [r7, #20]
 800e316:	ee07 3a90 	vmov	s15, r3
 800e31a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e31e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e45c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e326:	4b48      	ldr	r3, [pc, #288]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e32e:	ee07 3a90 	vmov	s15, r3
 800e332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e336:	ed97 6a03 	vldr	s12, [r7, #12]
 800e33a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e33e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e34a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e34e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e352:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e356:	e021      	b.n	800e39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e358:	697b      	ldr	r3, [r7, #20]
 800e35a:	ee07 3a90 	vmov	s15, r3
 800e35e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e362:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e458 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e36a:	4b37      	ldr	r3, [pc, #220]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e36c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e36e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e372:	ee07 3a90 	vmov	s15, r3
 800e376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e37a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e37e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e38a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e38e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e392:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e396:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e39a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e39c:	4b2a      	ldr	r3, [pc, #168]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e39e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3a0:	0a5b      	lsrs	r3, r3, #9
 800e3a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3a6:	ee07 3a90 	vmov	s15, r3
 800e3aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e3b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800e3ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e3c2:	ee17 2a90 	vmov	r2, s15
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e3ca:	4b1f      	ldr	r3, [pc, #124]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e3cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3ce:	0c1b      	lsrs	r3, r3, #16
 800e3d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3d4:	ee07 3a90 	vmov	s15, r3
 800e3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e3e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800e3e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e3f0:	ee17 2a90 	vmov	r2, s15
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e3f8:	4b13      	ldr	r3, [pc, #76]	@ (800e448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3fc:	0e1b      	lsrs	r3, r3, #24
 800e3fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e402:	ee07 3a90 	vmov	s15, r3
 800e406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e40a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e40e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e412:	edd7 6a07 	vldr	s13, [r7, #28]
 800e416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e41a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e41e:	ee17 2a90 	vmov	r2, s15
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e426:	e008      	b.n	800e43a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2200      	movs	r2, #0
 800e432:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2200      	movs	r2, #0
 800e438:	609a      	str	r2, [r3, #8]
}
 800e43a:	bf00      	nop
 800e43c:	3724      	adds	r7, #36	@ 0x24
 800e43e:	46bd      	mov	sp, r7
 800e440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e444:	4770      	bx	lr
 800e446:	bf00      	nop
 800e448:	58024400 	.word	0x58024400
 800e44c:	03d09000 	.word	0x03d09000
 800e450:	46000000 	.word	0x46000000
 800e454:	4c742400 	.word	0x4c742400
 800e458:	4a742400 	.word	0x4a742400
 800e45c:	4af42400 	.word	0x4af42400

0800e460 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e460:	b480      	push	{r7}
 800e462:	b089      	sub	sp, #36	@ 0x24
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e468:	4ba1      	ldr	r3, [pc, #644]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e46a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e46c:	f003 0303 	and.w	r3, r3, #3
 800e470:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e472:	4b9f      	ldr	r3, [pc, #636]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e476:	0d1b      	lsrs	r3, r3, #20
 800e478:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e47c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e47e:	4b9c      	ldr	r3, [pc, #624]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e482:	0a1b      	lsrs	r3, r3, #8
 800e484:	f003 0301 	and.w	r3, r3, #1
 800e488:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e48a:	4b99      	ldr	r3, [pc, #612]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e48c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e48e:	08db      	lsrs	r3, r3, #3
 800e490:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e494:	693a      	ldr	r2, [r7, #16]
 800e496:	fb02 f303 	mul.w	r3, r2, r3
 800e49a:	ee07 3a90 	vmov	s15, r3
 800e49e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e4a6:	697b      	ldr	r3, [r7, #20]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	f000 8111 	beq.w	800e6d0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e4ae:	69bb      	ldr	r3, [r7, #24]
 800e4b0:	2b02      	cmp	r3, #2
 800e4b2:	f000 8083 	beq.w	800e5bc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e4b6:	69bb      	ldr	r3, [r7, #24]
 800e4b8:	2b02      	cmp	r3, #2
 800e4ba:	f200 80a1 	bhi.w	800e600 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e4be:	69bb      	ldr	r3, [r7, #24]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d003      	beq.n	800e4cc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e4c4:	69bb      	ldr	r3, [r7, #24]
 800e4c6:	2b01      	cmp	r3, #1
 800e4c8:	d056      	beq.n	800e578 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e4ca:	e099      	b.n	800e600 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e4cc:	4b88      	ldr	r3, [pc, #544]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	f003 0320 	and.w	r3, r3, #32
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d02d      	beq.n	800e534 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e4d8:	4b85      	ldr	r3, [pc, #532]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	08db      	lsrs	r3, r3, #3
 800e4de:	f003 0303 	and.w	r3, r3, #3
 800e4e2:	4a84      	ldr	r2, [pc, #528]	@ (800e6f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e4e4:	fa22 f303 	lsr.w	r3, r2, r3
 800e4e8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	ee07 3a90 	vmov	s15, r3
 800e4f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	ee07 3a90 	vmov	s15, r3
 800e4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e502:	4b7b      	ldr	r3, [pc, #492]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e50a:	ee07 3a90 	vmov	s15, r3
 800e50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e512:	ed97 6a03 	vldr	s12, [r7, #12]
 800e516:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e52e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e532:	e087      	b.n	800e644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e534:	697b      	ldr	r3, [r7, #20]
 800e536:	ee07 3a90 	vmov	s15, r3
 800e53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e53e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e6fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e546:	4b6a      	ldr	r3, [pc, #424]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e54e:	ee07 3a90 	vmov	s15, r3
 800e552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e556:	ed97 6a03 	vldr	s12, [r7, #12]
 800e55a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e55e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e56a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e56e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e572:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e576:	e065      	b.n	800e644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e578:	697b      	ldr	r3, [r7, #20]
 800e57a:	ee07 3a90 	vmov	s15, r3
 800e57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e582:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e700 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e58a:	4b59      	ldr	r3, [pc, #356]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e592:	ee07 3a90 	vmov	s15, r3
 800e596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e59a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e59e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5ba:	e043      	b.n	800e644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	ee07 3a90 	vmov	s15, r3
 800e5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5c6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e704 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e5ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5ce:	4b48      	ldr	r3, [pc, #288]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5d6:	ee07 3a90 	vmov	s15, r3
 800e5da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5de:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e5e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5fe:	e021      	b.n	800e644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	ee07 3a90 	vmov	s15, r3
 800e606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e60a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e700 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e60e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e612:	4b37      	ldr	r3, [pc, #220]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e61a:	ee07 3a90 	vmov	s15, r3
 800e61e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e622:	ed97 6a03 	vldr	s12, [r7, #12]
 800e626:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e62a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e62e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e632:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e63a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e63e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e642:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e644:	4b2a      	ldr	r3, [pc, #168]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e648:	0a5b      	lsrs	r3, r3, #9
 800e64a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e64e:	ee07 3a90 	vmov	s15, r3
 800e652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e656:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e65a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e65e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e66a:	ee17 2a90 	vmov	r2, s15
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e672:	4b1f      	ldr	r3, [pc, #124]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e676:	0c1b      	lsrs	r3, r3, #16
 800e678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e67c:	ee07 3a90 	vmov	s15, r3
 800e680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e684:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e688:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e68c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e690:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e698:	ee17 2a90 	vmov	r2, s15
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e6a0:	4b13      	ldr	r3, [pc, #76]	@ (800e6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6a4:	0e1b      	lsrs	r3, r3, #24
 800e6a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6aa:	ee07 3a90 	vmov	s15, r3
 800e6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e6b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e6ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800e6be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e6c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6c6:	ee17 2a90 	vmov	r2, s15
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e6ce:	e008      	b.n	800e6e2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2200      	movs	r2, #0
 800e6da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2200      	movs	r2, #0
 800e6e0:	609a      	str	r2, [r3, #8]
}
 800e6e2:	bf00      	nop
 800e6e4:	3724      	adds	r7, #36	@ 0x24
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ec:	4770      	bx	lr
 800e6ee:	bf00      	nop
 800e6f0:	58024400 	.word	0x58024400
 800e6f4:	03d09000 	.word	0x03d09000
 800e6f8:	46000000 	.word	0x46000000
 800e6fc:	4c742400 	.word	0x4c742400
 800e700:	4a742400 	.word	0x4a742400
 800e704:	4af42400 	.word	0x4af42400

0800e708 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b084      	sub	sp, #16
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e712:	2300      	movs	r3, #0
 800e714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e716:	4b53      	ldr	r3, [pc, #332]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e71a:	f003 0303 	and.w	r3, r3, #3
 800e71e:	2b03      	cmp	r3, #3
 800e720:	d101      	bne.n	800e726 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e722:	2301      	movs	r3, #1
 800e724:	e099      	b.n	800e85a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e726:	4b4f      	ldr	r3, [pc, #316]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4a4e      	ldr	r2, [pc, #312]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e72c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e730:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e732:	f7f4 f881 	bl	8002838 <HAL_GetTick>
 800e736:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e738:	e008      	b.n	800e74c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e73a:	f7f4 f87d 	bl	8002838 <HAL_GetTick>
 800e73e:	4602      	mov	r2, r0
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	1ad3      	subs	r3, r2, r3
 800e744:	2b02      	cmp	r3, #2
 800e746:	d901      	bls.n	800e74c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e748:	2303      	movs	r3, #3
 800e74a:	e086      	b.n	800e85a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e74c:	4b45      	ldr	r3, [pc, #276]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e754:	2b00      	cmp	r3, #0
 800e756:	d1f0      	bne.n	800e73a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e758:	4b42      	ldr	r3, [pc, #264]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e75a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e75c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	031b      	lsls	r3, r3, #12
 800e766:	493f      	ldr	r1, [pc, #252]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e768:	4313      	orrs	r3, r2
 800e76a:	628b      	str	r3, [r1, #40]	@ 0x28
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	3b01      	subs	r3, #1
 800e772:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	689b      	ldr	r3, [r3, #8]
 800e77a:	3b01      	subs	r3, #1
 800e77c:	025b      	lsls	r3, r3, #9
 800e77e:	b29b      	uxth	r3, r3
 800e780:	431a      	orrs	r2, r3
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	68db      	ldr	r3, [r3, #12]
 800e786:	3b01      	subs	r3, #1
 800e788:	041b      	lsls	r3, r3, #16
 800e78a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e78e:	431a      	orrs	r2, r3
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	691b      	ldr	r3, [r3, #16]
 800e794:	3b01      	subs	r3, #1
 800e796:	061b      	lsls	r3, r3, #24
 800e798:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e79c:	4931      	ldr	r1, [pc, #196]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e79e:	4313      	orrs	r3, r2
 800e7a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e7a2:	4b30      	ldr	r3, [pc, #192]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	695b      	ldr	r3, [r3, #20]
 800e7ae:	492d      	ldr	r1, [pc, #180]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7b0:	4313      	orrs	r3, r2
 800e7b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e7b4:	4b2b      	ldr	r3, [pc, #172]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7b8:	f023 0220 	bic.w	r2, r3, #32
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	699b      	ldr	r3, [r3, #24]
 800e7c0:	4928      	ldr	r1, [pc, #160]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e7c6:	4b27      	ldr	r3, [pc, #156]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ca:	4a26      	ldr	r2, [pc, #152]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7cc:	f023 0310 	bic.w	r3, r3, #16
 800e7d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e7d2:	4b24      	ldr	r3, [pc, #144]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e7d6:	4b24      	ldr	r3, [pc, #144]	@ (800e868 <RCCEx_PLL2_Config+0x160>)
 800e7d8:	4013      	ands	r3, r2
 800e7da:	687a      	ldr	r2, [r7, #4]
 800e7dc:	69d2      	ldr	r2, [r2, #28]
 800e7de:	00d2      	lsls	r2, r2, #3
 800e7e0:	4920      	ldr	r1, [pc, #128]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7e2:	4313      	orrs	r3, r2
 800e7e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e7e6:	4b1f      	ldr	r3, [pc, #124]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ea:	4a1e      	ldr	r2, [pc, #120]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7ec:	f043 0310 	orr.w	r3, r3, #16
 800e7f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d106      	bne.n	800e806 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e7f8:	4b1a      	ldr	r3, [pc, #104]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7fc:	4a19      	ldr	r2, [pc, #100]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e7fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e802:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e804:	e00f      	b.n	800e826 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	2b01      	cmp	r3, #1
 800e80a:	d106      	bne.n	800e81a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e80c:	4b15      	ldr	r3, [pc, #84]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e810:	4a14      	ldr	r2, [pc, #80]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e816:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e818:	e005      	b.n	800e826 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e81a:	4b12      	ldr	r3, [pc, #72]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e81e:	4a11      	ldr	r2, [pc, #68]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e820:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e824:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e826:	4b0f      	ldr	r3, [pc, #60]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	4a0e      	ldr	r2, [pc, #56]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e82c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e830:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e832:	f7f4 f801 	bl	8002838 <HAL_GetTick>
 800e836:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e838:	e008      	b.n	800e84c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e83a:	f7f3 fffd 	bl	8002838 <HAL_GetTick>
 800e83e:	4602      	mov	r2, r0
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	1ad3      	subs	r3, r2, r3
 800e844:	2b02      	cmp	r3, #2
 800e846:	d901      	bls.n	800e84c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e848:	2303      	movs	r3, #3
 800e84a:	e006      	b.n	800e85a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e84c:	4b05      	ldr	r3, [pc, #20]	@ (800e864 <RCCEx_PLL2_Config+0x15c>)
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0f0      	beq.n	800e83a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e858:	7bfb      	ldrb	r3, [r7, #15]
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3710      	adds	r7, #16
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	58024400 	.word	0x58024400
 800e868:	ffff0007 	.word	0xffff0007

0800e86c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e87a:	4b53      	ldr	r3, [pc, #332]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e87e:	f003 0303 	and.w	r3, r3, #3
 800e882:	2b03      	cmp	r3, #3
 800e884:	d101      	bne.n	800e88a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e886:	2301      	movs	r3, #1
 800e888:	e099      	b.n	800e9be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e88a:	4b4f      	ldr	r3, [pc, #316]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4a4e      	ldr	r2, [pc, #312]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e890:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e894:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e896:	f7f3 ffcf 	bl	8002838 <HAL_GetTick>
 800e89a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e89c:	e008      	b.n	800e8b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e89e:	f7f3 ffcb 	bl	8002838 <HAL_GetTick>
 800e8a2:	4602      	mov	r2, r0
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	1ad3      	subs	r3, r2, r3
 800e8a8:	2b02      	cmp	r3, #2
 800e8aa:	d901      	bls.n	800e8b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e8ac:	2303      	movs	r3, #3
 800e8ae:	e086      	b.n	800e9be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e8b0:	4b45      	ldr	r3, [pc, #276]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d1f0      	bne.n	800e89e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e8bc:	4b42      	ldr	r3, [pc, #264]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e8be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	051b      	lsls	r3, r3, #20
 800e8ca:	493f      	ldr	r1, [pc, #252]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	628b      	str	r3, [r1, #40]	@ 0x28
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	685b      	ldr	r3, [r3, #4]
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	689b      	ldr	r3, [r3, #8]
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	025b      	lsls	r3, r3, #9
 800e8e2:	b29b      	uxth	r3, r3
 800e8e4:	431a      	orrs	r2, r3
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	68db      	ldr	r3, [r3, #12]
 800e8ea:	3b01      	subs	r3, #1
 800e8ec:	041b      	lsls	r3, r3, #16
 800e8ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e8f2:	431a      	orrs	r2, r3
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	691b      	ldr	r3, [r3, #16]
 800e8f8:	3b01      	subs	r3, #1
 800e8fa:	061b      	lsls	r3, r3, #24
 800e8fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e900:	4931      	ldr	r1, [pc, #196]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e902:	4313      	orrs	r3, r2
 800e904:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e906:	4b30      	ldr	r3, [pc, #192]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e90a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	695b      	ldr	r3, [r3, #20]
 800e912:	492d      	ldr	r1, [pc, #180]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e914:	4313      	orrs	r3, r2
 800e916:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e918:	4b2b      	ldr	r3, [pc, #172]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e91a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e91c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	699b      	ldr	r3, [r3, #24]
 800e924:	4928      	ldr	r1, [pc, #160]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e926:	4313      	orrs	r3, r2
 800e928:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e92a:	4b27      	ldr	r3, [pc, #156]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e92e:	4a26      	ldr	r2, [pc, #152]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e934:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e936:	4b24      	ldr	r3, [pc, #144]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e93a:	4b24      	ldr	r3, [pc, #144]	@ (800e9cc <RCCEx_PLL3_Config+0x160>)
 800e93c:	4013      	ands	r3, r2
 800e93e:	687a      	ldr	r2, [r7, #4]
 800e940:	69d2      	ldr	r2, [r2, #28]
 800e942:	00d2      	lsls	r2, r2, #3
 800e944:	4920      	ldr	r1, [pc, #128]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e946:	4313      	orrs	r3, r2
 800e948:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e94a:	4b1f      	ldr	r3, [pc, #124]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e94e:	4a1e      	ldr	r2, [pc, #120]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e954:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d106      	bne.n	800e96a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e95c:	4b1a      	ldr	r3, [pc, #104]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e960:	4a19      	ldr	r2, [pc, #100]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e962:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e966:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e968:	e00f      	b.n	800e98a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	2b01      	cmp	r3, #1
 800e96e:	d106      	bne.n	800e97e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e970:	4b15      	ldr	r3, [pc, #84]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e974:	4a14      	ldr	r2, [pc, #80]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e976:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e97a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e97c:	e005      	b.n	800e98a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e97e:	4b12      	ldr	r3, [pc, #72]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e982:	4a11      	ldr	r2, [pc, #68]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e984:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e988:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e98a:	4b0f      	ldr	r3, [pc, #60]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a0e      	ldr	r2, [pc, #56]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e996:	f7f3 ff4f 	bl	8002838 <HAL_GetTick>
 800e99a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e99c:	e008      	b.n	800e9b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e99e:	f7f3 ff4b 	bl	8002838 <HAL_GetTick>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	1ad3      	subs	r3, r2, r3
 800e9a8:	2b02      	cmp	r3, #2
 800e9aa:	d901      	bls.n	800e9b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e9ac:	2303      	movs	r3, #3
 800e9ae:	e006      	b.n	800e9be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e9b0:	4b05      	ldr	r3, [pc, #20]	@ (800e9c8 <RCCEx_PLL3_Config+0x15c>)
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d0f0      	beq.n	800e99e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	3710      	adds	r7, #16
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bd80      	pop	{r7, pc}
 800e9c6:	bf00      	nop
 800e9c8:	58024400 	.word	0x58024400
 800e9cc:	ffff0007 	.word	0xffff0007

0800e9d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b082      	sub	sp, #8
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d101      	bne.n	800e9e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e9de:	2301      	movs	r3, #1
 800e9e0:	e049      	b.n	800ea76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e9e8:	b2db      	uxtb	r3, r3
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d106      	bne.n	800e9fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f000 f841 	bl	800ea7e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2202      	movs	r2, #2
 800ea00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681a      	ldr	r2, [r3, #0]
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	3304      	adds	r3, #4
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	4610      	mov	r0, r2
 800ea10:	f000 f9e8 	bl	800ede4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2201      	movs	r2, #1
 800ea18:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2201      	movs	r2, #1
 800ea20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	2201      	movs	r2, #1
 800ea28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	2201      	movs	r2, #1
 800ea30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2201      	movs	r2, #1
 800ea38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2201      	movs	r2, #1
 800ea40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	2201      	movs	r2, #1
 800ea48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2201      	movs	r2, #1
 800ea50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2201      	movs	r2, #1
 800ea58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2201      	movs	r2, #1
 800ea60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2201      	movs	r2, #1
 800ea68:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2201      	movs	r2, #1
 800ea70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ea74:	2300      	movs	r3, #0
}
 800ea76:	4618      	mov	r0, r3
 800ea78:	3708      	adds	r7, #8
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	bd80      	pop	{r7, pc}

0800ea7e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ea7e:	b480      	push	{r7}
 800ea80:	b083      	sub	sp, #12
 800ea82:	af00      	add	r7, sp, #0
 800ea84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ea86:	bf00      	nop
 800ea88:	370c      	adds	r7, #12
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr
	...

0800ea94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b085      	sub	sp, #20
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	2b01      	cmp	r3, #1
 800eaa6:	d001      	beq.n	800eaac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	e054      	b.n	800eb56 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2202      	movs	r2, #2
 800eab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	68da      	ldr	r2, [r3, #12]
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	f042 0201 	orr.w	r2, r2, #1
 800eac2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a26      	ldr	r2, [pc, #152]	@ (800eb64 <HAL_TIM_Base_Start_IT+0xd0>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d022      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ead6:	d01d      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	4a22      	ldr	r2, [pc, #136]	@ (800eb68 <HAL_TIM_Base_Start_IT+0xd4>)
 800eade:	4293      	cmp	r3, r2
 800eae0:	d018      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4a21      	ldr	r2, [pc, #132]	@ (800eb6c <HAL_TIM_Base_Start_IT+0xd8>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d013      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4a1f      	ldr	r2, [pc, #124]	@ (800eb70 <HAL_TIM_Base_Start_IT+0xdc>)
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	d00e      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4a1e      	ldr	r2, [pc, #120]	@ (800eb74 <HAL_TIM_Base_Start_IT+0xe0>)
 800eafc:	4293      	cmp	r3, r2
 800eafe:	d009      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4a1c      	ldr	r2, [pc, #112]	@ (800eb78 <HAL_TIM_Base_Start_IT+0xe4>)
 800eb06:	4293      	cmp	r3, r2
 800eb08:	d004      	beq.n	800eb14 <HAL_TIM_Base_Start_IT+0x80>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	4a1b      	ldr	r2, [pc, #108]	@ (800eb7c <HAL_TIM_Base_Start_IT+0xe8>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d115      	bne.n	800eb40 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	689a      	ldr	r2, [r3, #8]
 800eb1a:	4b19      	ldr	r3, [pc, #100]	@ (800eb80 <HAL_TIM_Base_Start_IT+0xec>)
 800eb1c:	4013      	ands	r3, r2
 800eb1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	2b06      	cmp	r3, #6
 800eb24:	d015      	beq.n	800eb52 <HAL_TIM_Base_Start_IT+0xbe>
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb2c:	d011      	beq.n	800eb52 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	681a      	ldr	r2, [r3, #0]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f042 0201 	orr.w	r2, r2, #1
 800eb3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb3e:	e008      	b.n	800eb52 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	681a      	ldr	r2, [r3, #0]
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	f042 0201 	orr.w	r2, r2, #1
 800eb4e:	601a      	str	r2, [r3, #0]
 800eb50:	e000      	b.n	800eb54 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eb54:	2300      	movs	r3, #0
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3714      	adds	r7, #20
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb60:	4770      	bx	lr
 800eb62:	bf00      	nop
 800eb64:	40010000 	.word	0x40010000
 800eb68:	40000400 	.word	0x40000400
 800eb6c:	40000800 	.word	0x40000800
 800eb70:	40000c00 	.word	0x40000c00
 800eb74:	40010400 	.word	0x40010400
 800eb78:	40001800 	.word	0x40001800
 800eb7c:	40014000 	.word	0x40014000
 800eb80:	00010007 	.word	0x00010007

0800eb84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b084      	sub	sp, #16
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	68db      	ldr	r3, [r3, #12]
 800eb92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	691b      	ldr	r3, [r3, #16]
 800eb9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eb9c:	68bb      	ldr	r3, [r7, #8]
 800eb9e:	f003 0302 	and.w	r3, r3, #2
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d020      	beq.n	800ebe8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	f003 0302 	and.w	r3, r3, #2
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d01b      	beq.n	800ebe8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	f06f 0202 	mvn.w	r2, #2
 800ebb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	699b      	ldr	r3, [r3, #24]
 800ebc6:	f003 0303 	and.w	r3, r3, #3
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d003      	beq.n	800ebd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f000 f8e9 	bl	800eda6 <HAL_TIM_IC_CaptureCallback>
 800ebd4:	e005      	b.n	800ebe2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f000 f8db 	bl	800ed92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebdc:	6878      	ldr	r0, [r7, #4]
 800ebde:	f000 f8ec 	bl	800edba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	f003 0304 	and.w	r3, r3, #4
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d020      	beq.n	800ec34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	f003 0304 	and.w	r3, r3, #4
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d01b      	beq.n	800ec34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f06f 0204 	mvn.w	r2, #4
 800ec04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2202      	movs	r2, #2
 800ec0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	699b      	ldr	r3, [r3, #24]
 800ec12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d003      	beq.n	800ec22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec1a:	6878      	ldr	r0, [r7, #4]
 800ec1c:	f000 f8c3 	bl	800eda6 <HAL_TIM_IC_CaptureCallback>
 800ec20:	e005      	b.n	800ec2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 f8b5 	bl	800ed92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec28:	6878      	ldr	r0, [r7, #4]
 800ec2a:	f000 f8c6 	bl	800edba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	2200      	movs	r2, #0
 800ec32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	f003 0308 	and.w	r3, r3, #8
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d020      	beq.n	800ec80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f003 0308 	and.w	r3, r3, #8
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d01b      	beq.n	800ec80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	f06f 0208 	mvn.w	r2, #8
 800ec50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2204      	movs	r2, #4
 800ec56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	69db      	ldr	r3, [r3, #28]
 800ec5e:	f003 0303 	and.w	r3, r3, #3
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d003      	beq.n	800ec6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec66:	6878      	ldr	r0, [r7, #4]
 800ec68:	f000 f89d 	bl	800eda6 <HAL_TIM_IC_CaptureCallback>
 800ec6c:	e005      	b.n	800ec7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 f88f 	bl	800ed92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec74:	6878      	ldr	r0, [r7, #4]
 800ec76:	f000 f8a0 	bl	800edba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	f003 0310 	and.w	r3, r3, #16
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d020      	beq.n	800eccc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f003 0310 	and.w	r3, r3, #16
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d01b      	beq.n	800eccc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f06f 0210 	mvn.w	r2, #16
 800ec9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2208      	movs	r2, #8
 800eca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	69db      	ldr	r3, [r3, #28]
 800ecaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d003      	beq.n	800ecba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f000 f877 	bl	800eda6 <HAL_TIM_IC_CaptureCallback>
 800ecb8:	e005      	b.n	800ecc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f000 f869 	bl	800ed92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ecc0:	6878      	ldr	r0, [r7, #4]
 800ecc2:	f000 f87a 	bl	800edba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2200      	movs	r2, #0
 800ecca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	f003 0301 	and.w	r3, r3, #1
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d00c      	beq.n	800ecf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	f003 0301 	and.w	r3, r3, #1
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d007      	beq.n	800ecf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f06f 0201 	mvn.w	r2, #1
 800ece8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f7f2 fe38 	bl	8001960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d104      	bne.n	800ed04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00c      	beq.n	800ed1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d007      	beq.n	800ed1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ed16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ed18:	6878      	ldr	r0, [r7, #4]
 800ed1a:	f000 f90d 	bl	800ef38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d00c      	beq.n	800ed42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d007      	beq.n	800ed42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ed3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ed3c:	6878      	ldr	r0, [r7, #4]
 800ed3e:	f000 f905 	bl	800ef4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ed42:	68bb      	ldr	r3, [r7, #8]
 800ed44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00c      	beq.n	800ed66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d007      	beq.n	800ed66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ed5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f000 f834 	bl	800edce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	f003 0320 	and.w	r3, r3, #32
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d00c      	beq.n	800ed8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	f003 0320 	and.w	r3, r3, #32
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d007      	beq.n	800ed8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f06f 0220 	mvn.w	r2, #32
 800ed82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ed84:	6878      	ldr	r0, [r7, #4]
 800ed86:	f000 f8cd 	bl	800ef24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ed8a:	bf00      	nop
 800ed8c:	3710      	adds	r7, #16
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}

0800ed92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ed92:	b480      	push	{r7}
 800ed94:	b083      	sub	sp, #12
 800ed96:	af00      	add	r7, sp, #0
 800ed98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ed9a:	bf00      	nop
 800ed9c:	370c      	adds	r7, #12
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda4:	4770      	bx	lr

0800eda6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800eda6:	b480      	push	{r7}
 800eda8:	b083      	sub	sp, #12
 800edaa:	af00      	add	r7, sp, #0
 800edac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800edae:	bf00      	nop
 800edb0:	370c      	adds	r7, #12
 800edb2:	46bd      	mov	sp, r7
 800edb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb8:	4770      	bx	lr

0800edba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800edba:	b480      	push	{r7}
 800edbc:	b083      	sub	sp, #12
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800edc2:	bf00      	nop
 800edc4:	370c      	adds	r7, #12
 800edc6:	46bd      	mov	sp, r7
 800edc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edcc:	4770      	bx	lr

0800edce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800edce:	b480      	push	{r7}
 800edd0:	b083      	sub	sp, #12
 800edd2:	af00      	add	r7, sp, #0
 800edd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800edd6:	bf00      	nop
 800edd8:	370c      	adds	r7, #12
 800edda:	46bd      	mov	sp, r7
 800eddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede0:	4770      	bx	lr
	...

0800ede4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ede4:	b480      	push	{r7}
 800ede6:	b085      	sub	sp, #20
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	4a43      	ldr	r2, [pc, #268]	@ (800ef04 <TIM_Base_SetConfig+0x120>)
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d013      	beq.n	800ee24 <TIM_Base_SetConfig+0x40>
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee02:	d00f      	beq.n	800ee24 <TIM_Base_SetConfig+0x40>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	4a40      	ldr	r2, [pc, #256]	@ (800ef08 <TIM_Base_SetConfig+0x124>)
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d00b      	beq.n	800ee24 <TIM_Base_SetConfig+0x40>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	4a3f      	ldr	r2, [pc, #252]	@ (800ef0c <TIM_Base_SetConfig+0x128>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d007      	beq.n	800ee24 <TIM_Base_SetConfig+0x40>
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	4a3e      	ldr	r2, [pc, #248]	@ (800ef10 <TIM_Base_SetConfig+0x12c>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d003      	beq.n	800ee24 <TIM_Base_SetConfig+0x40>
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	4a3d      	ldr	r2, [pc, #244]	@ (800ef14 <TIM_Base_SetConfig+0x130>)
 800ee20:	4293      	cmp	r3, r2
 800ee22:	d108      	bne.n	800ee36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	685b      	ldr	r3, [r3, #4]
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	4313      	orrs	r3, r2
 800ee34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	4a32      	ldr	r2, [pc, #200]	@ (800ef04 <TIM_Base_SetConfig+0x120>)
 800ee3a:	4293      	cmp	r3, r2
 800ee3c:	d01f      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee44:	d01b      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	4a2f      	ldr	r2, [pc, #188]	@ (800ef08 <TIM_Base_SetConfig+0x124>)
 800ee4a:	4293      	cmp	r3, r2
 800ee4c:	d017      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	4a2e      	ldr	r2, [pc, #184]	@ (800ef0c <TIM_Base_SetConfig+0x128>)
 800ee52:	4293      	cmp	r3, r2
 800ee54:	d013      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	4a2d      	ldr	r2, [pc, #180]	@ (800ef10 <TIM_Base_SetConfig+0x12c>)
 800ee5a:	4293      	cmp	r3, r2
 800ee5c:	d00f      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	4a2c      	ldr	r2, [pc, #176]	@ (800ef14 <TIM_Base_SetConfig+0x130>)
 800ee62:	4293      	cmp	r3, r2
 800ee64:	d00b      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	4a2b      	ldr	r2, [pc, #172]	@ (800ef18 <TIM_Base_SetConfig+0x134>)
 800ee6a:	4293      	cmp	r3, r2
 800ee6c:	d007      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	4a2a      	ldr	r2, [pc, #168]	@ (800ef1c <TIM_Base_SetConfig+0x138>)
 800ee72:	4293      	cmp	r3, r2
 800ee74:	d003      	beq.n	800ee7e <TIM_Base_SetConfig+0x9a>
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	4a29      	ldr	r2, [pc, #164]	@ (800ef20 <TIM_Base_SetConfig+0x13c>)
 800ee7a:	4293      	cmp	r3, r2
 800ee7c:	d108      	bne.n	800ee90 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	68db      	ldr	r3, [r3, #12]
 800ee8a:	68fa      	ldr	r2, [r7, #12]
 800ee8c:	4313      	orrs	r3, r2
 800ee8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	695b      	ldr	r3, [r3, #20]
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ee9e:	683b      	ldr	r3, [r7, #0]
 800eea0:	689a      	ldr	r2, [r3, #8]
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	681a      	ldr	r2, [r3, #0]
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	4a14      	ldr	r2, [pc, #80]	@ (800ef04 <TIM_Base_SetConfig+0x120>)
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d00f      	beq.n	800eed6 <TIM_Base_SetConfig+0xf2>
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	4a16      	ldr	r2, [pc, #88]	@ (800ef14 <TIM_Base_SetConfig+0x130>)
 800eeba:	4293      	cmp	r3, r2
 800eebc:	d00b      	beq.n	800eed6 <TIM_Base_SetConfig+0xf2>
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	4a15      	ldr	r2, [pc, #84]	@ (800ef18 <TIM_Base_SetConfig+0x134>)
 800eec2:	4293      	cmp	r3, r2
 800eec4:	d007      	beq.n	800eed6 <TIM_Base_SetConfig+0xf2>
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	4a14      	ldr	r2, [pc, #80]	@ (800ef1c <TIM_Base_SetConfig+0x138>)
 800eeca:	4293      	cmp	r3, r2
 800eecc:	d003      	beq.n	800eed6 <TIM_Base_SetConfig+0xf2>
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	4a13      	ldr	r2, [pc, #76]	@ (800ef20 <TIM_Base_SetConfig+0x13c>)
 800eed2:	4293      	cmp	r3, r2
 800eed4:	d103      	bne.n	800eede <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	691a      	ldr	r2, [r3, #16]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f043 0204 	orr.w	r2, r3, #4
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2201      	movs	r2, #1
 800eeee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	68fa      	ldr	r2, [r7, #12]
 800eef4:	601a      	str	r2, [r3, #0]
}
 800eef6:	bf00      	nop
 800eef8:	3714      	adds	r7, #20
 800eefa:	46bd      	mov	sp, r7
 800eefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef00:	4770      	bx	lr
 800ef02:	bf00      	nop
 800ef04:	40010000 	.word	0x40010000
 800ef08:	40000400 	.word	0x40000400
 800ef0c:	40000800 	.word	0x40000800
 800ef10:	40000c00 	.word	0x40000c00
 800ef14:	40010400 	.word	0x40010400
 800ef18:	40014000 	.word	0x40014000
 800ef1c:	40014400 	.word	0x40014400
 800ef20:	40014800 	.word	0x40014800

0800ef24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ef24:	b480      	push	{r7}
 800ef26:	b083      	sub	sp, #12
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ef2c:	bf00      	nop
 800ef2e:	370c      	adds	r7, #12
 800ef30:	46bd      	mov	sp, r7
 800ef32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef36:	4770      	bx	lr

0800ef38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ef40:	bf00      	nop
 800ef42:	370c      	adds	r7, #12
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b083      	sub	sp, #12
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ef54:	bf00      	nop
 800ef56:	370c      	adds	r7, #12
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5e:	4770      	bx	lr

0800ef60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b082      	sub	sp, #8
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d101      	bne.n	800ef72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef6e:	2301      	movs	r3, #1
 800ef70:	e042      	b.n	800eff8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d106      	bne.n	800ef8a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2200      	movs	r2, #0
 800ef80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef84:	6878      	ldr	r0, [r7, #4]
 800ef86:	f7f2 ff6b 	bl	8001e60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2224      	movs	r2, #36	@ 0x24
 800ef8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	f022 0201 	bic.w	r2, r2, #1
 800efa0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d002      	beq.n	800efb0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f001 fa14 	bl	80103d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f000 fca9 	bl	800f908 <UART_SetConfig>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b01      	cmp	r3, #1
 800efba:	d101      	bne.n	800efc0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800efbc:	2301      	movs	r3, #1
 800efbe:	e01b      	b.n	800eff8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	685a      	ldr	r2, [r3, #4]
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800efce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	689a      	ldr	r2, [r3, #8]
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800efde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	f042 0201 	orr.w	r2, r2, #1
 800efee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eff0:	6878      	ldr	r0, [r7, #4]
 800eff2:	f001 fa93 	bl	801051c <UART_CheckIdleState>
 800eff6:	4603      	mov	r3, r0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3708      	adds	r7, #8
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b08a      	sub	sp, #40	@ 0x28
 800f004:	af02      	add	r7, sp, #8
 800f006:	60f8      	str	r0, [r7, #12]
 800f008:	60b9      	str	r1, [r7, #8]
 800f00a:	603b      	str	r3, [r7, #0]
 800f00c:	4613      	mov	r3, r2
 800f00e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f016:	2b20      	cmp	r3, #32
 800f018:	d17b      	bne.n	800f112 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d002      	beq.n	800f026 <HAL_UART_Transmit+0x26>
 800f020:	88fb      	ldrh	r3, [r7, #6]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d101      	bne.n	800f02a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f026:	2301      	movs	r3, #1
 800f028:	e074      	b.n	800f114 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	2200      	movs	r2, #0
 800f02e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	2221      	movs	r2, #33	@ 0x21
 800f036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f03a:	f7f3 fbfd 	bl	8002838 <HAL_GetTick>
 800f03e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	88fa      	ldrh	r2, [r7, #6]
 800f044:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	88fa      	ldrh	r2, [r7, #6]
 800f04c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	689b      	ldr	r3, [r3, #8]
 800f054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f058:	d108      	bne.n	800f06c <HAL_UART_Transmit+0x6c>
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	691b      	ldr	r3, [r3, #16]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d104      	bne.n	800f06c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f062:	2300      	movs	r3, #0
 800f064:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	61bb      	str	r3, [r7, #24]
 800f06a:	e003      	b.n	800f074 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f070:	2300      	movs	r3, #0
 800f072:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f074:	e030      	b.n	800f0d8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f076:	683b      	ldr	r3, [r7, #0]
 800f078:	9300      	str	r3, [sp, #0]
 800f07a:	697b      	ldr	r3, [r7, #20]
 800f07c:	2200      	movs	r2, #0
 800f07e:	2180      	movs	r1, #128	@ 0x80
 800f080:	68f8      	ldr	r0, [r7, #12]
 800f082:	f001 faf5 	bl	8010670 <UART_WaitOnFlagUntilTimeout>
 800f086:	4603      	mov	r3, r0
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d005      	beq.n	800f098 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	2220      	movs	r2, #32
 800f090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f094:	2303      	movs	r3, #3
 800f096:	e03d      	b.n	800f114 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f098:	69fb      	ldr	r3, [r7, #28]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d10b      	bne.n	800f0b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f09e:	69bb      	ldr	r3, [r7, #24]
 800f0a0:	881b      	ldrh	r3, [r3, #0]
 800f0a2:	461a      	mov	r2, r3
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f0ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f0ae:	69bb      	ldr	r3, [r7, #24]
 800f0b0:	3302      	adds	r3, #2
 800f0b2:	61bb      	str	r3, [r7, #24]
 800f0b4:	e007      	b.n	800f0c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f0b6:	69fb      	ldr	r3, [r7, #28]
 800f0b8:	781a      	ldrb	r2, [r3, #0]
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	3b01      	subs	r3, #1
 800f0d0:	b29a      	uxth	r2, r3
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d1c8      	bne.n	800f076 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	9300      	str	r3, [sp, #0]
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	2140      	movs	r1, #64	@ 0x40
 800f0ee:	68f8      	ldr	r0, [r7, #12]
 800f0f0:	f001 fabe 	bl	8010670 <UART_WaitOnFlagUntilTimeout>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d005      	beq.n	800f106 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	2220      	movs	r2, #32
 800f0fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f102:	2303      	movs	r3, #3
 800f104:	e006      	b.n	800f114 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	2220      	movs	r2, #32
 800f10a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f10e:	2300      	movs	r3, #0
 800f110:	e000      	b.n	800f114 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f112:	2302      	movs	r3, #2
  }
}
 800f114:	4618      	mov	r0, r3
 800f116:	3720      	adds	r7, #32
 800f118:	46bd      	mov	sp, r7
 800f11a:	bd80      	pop	{r7, pc}

0800f11c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b0ba      	sub	sp, #232	@ 0xe8
 800f120:	af00      	add	r7, sp, #0
 800f122:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	69db      	ldr	r3, [r3, #28]
 800f12a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	689b      	ldr	r3, [r3, #8]
 800f13e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f142:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f146:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f14a:	4013      	ands	r3, r2
 800f14c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f150:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f154:	2b00      	cmp	r3, #0
 800f156:	d11b      	bne.n	800f190 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f15c:	f003 0320 	and.w	r3, r3, #32
 800f160:	2b00      	cmp	r3, #0
 800f162:	d015      	beq.n	800f190 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f168:	f003 0320 	and.w	r3, r3, #32
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d105      	bne.n	800f17c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d009      	beq.n	800f190 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f180:	2b00      	cmp	r3, #0
 800f182:	f000 8393 	beq.w	800f8ac <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f18a:	6878      	ldr	r0, [r7, #4]
 800f18c:	4798      	blx	r3
      }
      return;
 800f18e:	e38d      	b.n	800f8ac <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f194:	2b00      	cmp	r3, #0
 800f196:	f000 8123 	beq.w	800f3e0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f19a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f19e:	4b8d      	ldr	r3, [pc, #564]	@ (800f3d4 <HAL_UART_IRQHandler+0x2b8>)
 800f1a0:	4013      	ands	r3, r2
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d106      	bne.n	800f1b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f1a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f1aa:	4b8b      	ldr	r3, [pc, #556]	@ (800f3d8 <HAL_UART_IRQHandler+0x2bc>)
 800f1ac:	4013      	ands	r3, r2
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	f000 8116 	beq.w	800f3e0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1b8:	f003 0301 	and.w	r3, r3, #1
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d011      	beq.n	800f1e4 <HAL_UART_IRQHandler+0xc8>
 800f1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f1c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d00b      	beq.n	800f1e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2201      	movs	r2, #1
 800f1d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1da:	f043 0201 	orr.w	r2, r3, #1
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f1e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1e8:	f003 0302 	and.w	r3, r3, #2
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d011      	beq.n	800f214 <HAL_UART_IRQHandler+0xf8>
 800f1f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f1f4:	f003 0301 	and.w	r3, r3, #1
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00b      	beq.n	800f214 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	2202      	movs	r2, #2
 800f202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f20a:	f043 0204 	orr.w	r2, r3, #4
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f218:	f003 0304 	and.w	r3, r3, #4
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d011      	beq.n	800f244 <HAL_UART_IRQHandler+0x128>
 800f220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f224:	f003 0301 	and.w	r3, r3, #1
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00b      	beq.n	800f244 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	2204      	movs	r2, #4
 800f232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f23a:	f043 0202 	orr.w	r2, r3, #2
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f248:	f003 0308 	and.w	r3, r3, #8
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d017      	beq.n	800f280 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f254:	f003 0320 	and.w	r3, r3, #32
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d105      	bne.n	800f268 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f25c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f260:	4b5c      	ldr	r3, [pc, #368]	@ (800f3d4 <HAL_UART_IRQHandler+0x2b8>)
 800f262:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f264:	2b00      	cmp	r3, #0
 800f266:	d00b      	beq.n	800f280 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	2208      	movs	r2, #8
 800f26e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f276:	f043 0208 	orr.w	r2, r3, #8
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d012      	beq.n	800f2b2 <HAL_UART_IRQHandler+0x196>
 800f28c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f290:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f294:	2b00      	cmp	r3, #0
 800f296:	d00c      	beq.n	800f2b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f2a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2a8:	f043 0220 	orr.w	r2, r3, #32
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	f000 82f9 	beq.w	800f8b0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f2be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2c2:	f003 0320 	and.w	r3, r3, #32
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d013      	beq.n	800f2f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f2ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2ce:	f003 0320 	and.w	r3, r3, #32
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d105      	bne.n	800f2e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f2d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f2da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d007      	beq.n	800f2f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d003      	beq.n	800f2f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2ee:	6878      	ldr	r0, [r7, #4]
 800f2f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	689b      	ldr	r3, [r3, #8]
 800f302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f306:	2b40      	cmp	r3, #64	@ 0x40
 800f308:	d005      	beq.n	800f316 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f30a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f30e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f312:	2b00      	cmp	r3, #0
 800f314:	d054      	beq.n	800f3c0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	f001 fa18 	bl	801074c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	689b      	ldr	r3, [r3, #8]
 800f322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f326:	2b40      	cmp	r3, #64	@ 0x40
 800f328:	d146      	bne.n	800f3b8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	3308      	adds	r3, #8
 800f330:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f334:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f338:	e853 3f00 	ldrex	r3, [r3]
 800f33c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f340:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f344:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f348:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	3308      	adds	r3, #8
 800f352:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f356:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f35a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f35e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f362:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f366:	e841 2300 	strex	r3, r2, [r1]
 800f36a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f36e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f372:	2b00      	cmp	r3, #0
 800f374:	d1d9      	bne.n	800f32a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d017      	beq.n	800f3b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f386:	4a15      	ldr	r2, [pc, #84]	@ (800f3dc <HAL_UART_IRQHandler+0x2c0>)
 800f388:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f390:	4618      	mov	r0, r3
 800f392:	f7f5 fa65 	bl	8004860 <HAL_DMA_Abort_IT>
 800f396:	4603      	mov	r3, r0
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d019      	beq.n	800f3d0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3a4:	687a      	ldr	r2, [r7, #4]
 800f3a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f3aa:	4610      	mov	r0, r2
 800f3ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f3ae:	e00f      	b.n	800f3d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	f000 fa93 	bl	800f8dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f3b6:	e00b      	b.n	800f3d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f000 fa8f 	bl	800f8dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f3be:	e007      	b.n	800f3d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f000 fa8b 	bl	800f8dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f3ce:	e26f      	b.n	800f8b0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f3d0:	bf00      	nop
    return;
 800f3d2:	e26d      	b.n	800f8b0 <HAL_UART_IRQHandler+0x794>
 800f3d4:	10000001 	.word	0x10000001
 800f3d8:	04000120 	.word	0x04000120
 800f3dc:	08010819 	.word	0x08010819

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f3e4:	2b01      	cmp	r3, #1
 800f3e6:	f040 8203 	bne.w	800f7f0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f3ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3ee:	f003 0310 	and.w	r3, r3, #16
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	f000 81fc 	beq.w	800f7f0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3fc:	f003 0310 	and.w	r3, r3, #16
 800f400:	2b00      	cmp	r3, #0
 800f402:	f000 81f5 	beq.w	800f7f0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	2210      	movs	r2, #16
 800f40c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	689b      	ldr	r3, [r3, #8]
 800f414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f418:	2b40      	cmp	r3, #64	@ 0x40
 800f41a:	f040 816d 	bne.w	800f6f8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	4aa4      	ldr	r2, [pc, #656]	@ (800f6b8 <HAL_UART_IRQHandler+0x59c>)
 800f428:	4293      	cmp	r3, r2
 800f42a:	d068      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	4aa1      	ldr	r2, [pc, #644]	@ (800f6bc <HAL_UART_IRQHandler+0x5a0>)
 800f436:	4293      	cmp	r3, r2
 800f438:	d061      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	4a9f      	ldr	r2, [pc, #636]	@ (800f6c0 <HAL_UART_IRQHandler+0x5a4>)
 800f444:	4293      	cmp	r3, r2
 800f446:	d05a      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	4a9c      	ldr	r2, [pc, #624]	@ (800f6c4 <HAL_UART_IRQHandler+0x5a8>)
 800f452:	4293      	cmp	r3, r2
 800f454:	d053      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	4a9a      	ldr	r2, [pc, #616]	@ (800f6c8 <HAL_UART_IRQHandler+0x5ac>)
 800f460:	4293      	cmp	r3, r2
 800f462:	d04c      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	4a97      	ldr	r2, [pc, #604]	@ (800f6cc <HAL_UART_IRQHandler+0x5b0>)
 800f46e:	4293      	cmp	r3, r2
 800f470:	d045      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	4a95      	ldr	r2, [pc, #596]	@ (800f6d0 <HAL_UART_IRQHandler+0x5b4>)
 800f47c:	4293      	cmp	r3, r2
 800f47e:	d03e      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	4a92      	ldr	r2, [pc, #584]	@ (800f6d4 <HAL_UART_IRQHandler+0x5b8>)
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d037      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	4a90      	ldr	r2, [pc, #576]	@ (800f6d8 <HAL_UART_IRQHandler+0x5bc>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d030      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	4a8d      	ldr	r2, [pc, #564]	@ (800f6dc <HAL_UART_IRQHandler+0x5c0>)
 800f4a6:	4293      	cmp	r3, r2
 800f4a8:	d029      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	4a8b      	ldr	r2, [pc, #556]	@ (800f6e0 <HAL_UART_IRQHandler+0x5c4>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d022      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	4a88      	ldr	r2, [pc, #544]	@ (800f6e4 <HAL_UART_IRQHandler+0x5c8>)
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	d01b      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	4a86      	ldr	r2, [pc, #536]	@ (800f6e8 <HAL_UART_IRQHandler+0x5cc>)
 800f4d0:	4293      	cmp	r3, r2
 800f4d2:	d014      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4a83      	ldr	r2, [pc, #524]	@ (800f6ec <HAL_UART_IRQHandler+0x5d0>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d00d      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	4a81      	ldr	r2, [pc, #516]	@ (800f6f0 <HAL_UART_IRQHandler+0x5d4>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d006      	beq.n	800f4fe <HAL_UART_IRQHandler+0x3e2>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	4a7e      	ldr	r2, [pc, #504]	@ (800f6f4 <HAL_UART_IRQHandler+0x5d8>)
 800f4fa:	4293      	cmp	r3, r2
 800f4fc:	d106      	bne.n	800f50c <HAL_UART_IRQHandler+0x3f0>
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	685b      	ldr	r3, [r3, #4]
 800f508:	b29b      	uxth	r3, r3
 800f50a:	e005      	b.n	800f518 <HAL_UART_IRQHandler+0x3fc>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	685b      	ldr	r3, [r3, #4]
 800f516:	b29b      	uxth	r3, r3
 800f518:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f51c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f520:	2b00      	cmp	r3, #0
 800f522:	f000 80ad 	beq.w	800f680 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f52c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f530:	429a      	cmp	r2, r3
 800f532:	f080 80a5 	bcs.w	800f680 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f53c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f546:	69db      	ldr	r3, [r3, #28]
 800f548:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f54c:	f000 8087 	beq.w	800f65e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f558:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f55c:	e853 3f00 	ldrex	r3, [r3]
 800f560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f564:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f56c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	461a      	mov	r2, r3
 800f576:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f57a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f57e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f582:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f586:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f58a:	e841 2300 	strex	r3, r2, [r1]
 800f58e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f592:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f596:	2b00      	cmp	r3, #0
 800f598:	d1da      	bne.n	800f550 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	3308      	adds	r3, #8
 800f5a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f5a4:	e853 3f00 	ldrex	r3, [r3]
 800f5a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f5aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f5ac:	f023 0301 	bic.w	r3, r3, #1
 800f5b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	3308      	adds	r3, #8
 800f5ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f5be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f5c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f5c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f5ca:	e841 2300 	strex	r3, r2, [r1]
 800f5ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f5d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d1e1      	bne.n	800f59a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	3308      	adds	r3, #8
 800f5dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f5e0:	e853 3f00 	ldrex	r3, [r3]
 800f5e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f5e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f5ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	3308      	adds	r3, #8
 800f5f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f5fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f5fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f600:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f602:	e841 2300 	strex	r3, r2, [r1]
 800f606:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f608:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1e3      	bne.n	800f5d6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2220      	movs	r2, #32
 800f612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2200      	movs	r2, #0
 800f61a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f624:	e853 3f00 	ldrex	r3, [r3]
 800f628:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f62a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f62c:	f023 0310 	bic.w	r3, r3, #16
 800f630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	461a      	mov	r2, r3
 800f63a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f63e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f640:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f646:	e841 2300 	strex	r3, r2, [r1]
 800f64a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f64c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d1e4      	bne.n	800f61c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f658:	4618      	mov	r0, r3
 800f65a:	f7f4 fde3 	bl	8004224 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	2202      	movs	r2, #2
 800f662:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f670:	b29b      	uxth	r3, r3
 800f672:	1ad3      	subs	r3, r2, r3
 800f674:	b29b      	uxth	r3, r3
 800f676:	4619      	mov	r1, r3
 800f678:	6878      	ldr	r0, [r7, #4]
 800f67a:	f000 f939 	bl	800f8f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f67e:	e119      	b.n	800f8b4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f686:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f68a:	429a      	cmp	r2, r3
 800f68c:	f040 8112 	bne.w	800f8b4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f696:	69db      	ldr	r3, [r3, #28]
 800f698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f69c:	f040 810a 	bne.w	800f8b4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	2202      	movs	r2, #2
 800f6a4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f6ac:	4619      	mov	r1, r3
 800f6ae:	6878      	ldr	r0, [r7, #4]
 800f6b0:	f000 f91e 	bl	800f8f0 <HAL_UARTEx_RxEventCallback>
      return;
 800f6b4:	e0fe      	b.n	800f8b4 <HAL_UART_IRQHandler+0x798>
 800f6b6:	bf00      	nop
 800f6b8:	40020010 	.word	0x40020010
 800f6bc:	40020028 	.word	0x40020028
 800f6c0:	40020040 	.word	0x40020040
 800f6c4:	40020058 	.word	0x40020058
 800f6c8:	40020070 	.word	0x40020070
 800f6cc:	40020088 	.word	0x40020088
 800f6d0:	400200a0 	.word	0x400200a0
 800f6d4:	400200b8 	.word	0x400200b8
 800f6d8:	40020410 	.word	0x40020410
 800f6dc:	40020428 	.word	0x40020428
 800f6e0:	40020440 	.word	0x40020440
 800f6e4:	40020458 	.word	0x40020458
 800f6e8:	40020470 	.word	0x40020470
 800f6ec:	40020488 	.word	0x40020488
 800f6f0:	400204a0 	.word	0x400204a0
 800f6f4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f704:	b29b      	uxth	r3, r3
 800f706:	1ad3      	subs	r3, r2, r3
 800f708:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f712:	b29b      	uxth	r3, r3
 800f714:	2b00      	cmp	r3, #0
 800f716:	f000 80cf 	beq.w	800f8b8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800f71a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f71e:	2b00      	cmp	r3, #0
 800f720:	f000 80ca 	beq.w	800f8b8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72c:	e853 3f00 	ldrex	r3, [r3]
 800f730:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f738:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	461a      	mov	r2, r3
 800f742:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f746:	647b      	str	r3, [r7, #68]	@ 0x44
 800f748:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f74a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f74c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f74e:	e841 2300 	strex	r3, r2, [r1]
 800f752:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f756:	2b00      	cmp	r3, #0
 800f758:	d1e4      	bne.n	800f724 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	3308      	adds	r3, #8
 800f760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f764:	e853 3f00 	ldrex	r3, [r3]
 800f768:	623b      	str	r3, [r7, #32]
   return(result);
 800f76a:	6a3a      	ldr	r2, [r7, #32]
 800f76c:	4b55      	ldr	r3, [pc, #340]	@ (800f8c4 <HAL_UART_IRQHandler+0x7a8>)
 800f76e:	4013      	ands	r3, r2
 800f770:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	3308      	adds	r3, #8
 800f77a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f77e:	633a      	str	r2, [r7, #48]	@ 0x30
 800f780:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f786:	e841 2300 	strex	r3, r2, [r1]
 800f78a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d1e3      	bne.n	800f75a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2220      	movs	r2, #32
 800f796:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	2200      	movs	r2, #0
 800f79e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	e853 3f00 	ldrex	r3, [r3]
 800f7b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	f023 0310 	bic.w	r3, r3, #16
 800f7ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f7c8:	61fb      	str	r3, [r7, #28]
 800f7ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7cc:	69b9      	ldr	r1, [r7, #24]
 800f7ce:	69fa      	ldr	r2, [r7, #28]
 800f7d0:	e841 2300 	strex	r3, r2, [r1]
 800f7d4:	617b      	str	r3, [r7, #20]
   return(result);
 800f7d6:	697b      	ldr	r3, [r7, #20]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d1e4      	bne.n	800f7a6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2202      	movs	r2, #2
 800f7e0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f7e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f7e6:	4619      	mov	r1, r3
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f000 f881 	bl	800f8f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f7ee:	e063      	b.n	800f8b8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d00e      	beq.n	800f81a <HAL_UART_IRQHandler+0x6fe>
 800f7fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f800:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f804:	2b00      	cmp	r3, #0
 800f806:	d008      	beq.n	800f81a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f810:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f001 f83d 	bl	8010892 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f818:	e051      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f81a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f81e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f822:	2b00      	cmp	r3, #0
 800f824:	d014      	beq.n	800f850 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f82a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d105      	bne.n	800f83e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f836:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d008      	beq.n	800f850 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f842:	2b00      	cmp	r3, #0
 800f844:	d03a      	beq.n	800f8bc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	4798      	blx	r3
    }
    return;
 800f84e:	e035      	b.n	800f8bc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d009      	beq.n	800f870 <HAL_UART_IRQHandler+0x754>
 800f85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f864:	2b00      	cmp	r3, #0
 800f866:	d003      	beq.n	800f870 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f000 ffe7 	bl	801083c <UART_EndTransmit_IT>
    return;
 800f86e:	e026      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f874:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d009      	beq.n	800f890 <HAL_UART_IRQHandler+0x774>
 800f87c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f880:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f884:	2b00      	cmp	r3, #0
 800f886:	d003      	beq.n	800f890 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f001 f816 	bl	80108ba <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f88e:	e016      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f894:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d010      	beq.n	800f8be <HAL_UART_IRQHandler+0x7a2>
 800f89c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	da0c      	bge.n	800f8be <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f000 fffe 	bl	80108a6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f8aa:	e008      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
      return;
 800f8ac:	bf00      	nop
 800f8ae:	e006      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
    return;
 800f8b0:	bf00      	nop
 800f8b2:	e004      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
      return;
 800f8b4:	bf00      	nop
 800f8b6:	e002      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
      return;
 800f8b8:	bf00      	nop
 800f8ba:	e000      	b.n	800f8be <HAL_UART_IRQHandler+0x7a2>
    return;
 800f8bc:	bf00      	nop
  }
}
 800f8be:	37e8      	adds	r7, #232	@ 0xe8
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	effffffe 	.word	0xeffffffe

0800f8c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f8c8:	b480      	push	{r7}
 800f8ca:	b083      	sub	sp, #12
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f8d0:	bf00      	nop
 800f8d2:	370c      	adds	r7, #12
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8da:	4770      	bx	lr

0800f8dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f8dc:	b480      	push	{r7}
 800f8de:	b083      	sub	sp, #12
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f8e4:	bf00      	nop
 800f8e6:	370c      	adds	r7, #12
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr

0800f8f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f8f0:	b480      	push	{r7}
 800f8f2:	b083      	sub	sp, #12
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f8fc:	bf00      	nop
 800f8fe:	370c      	adds	r7, #12
 800f900:	46bd      	mov	sp, r7
 800f902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f906:	4770      	bx	lr

0800f908 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f90c:	b092      	sub	sp, #72	@ 0x48
 800f90e:	af00      	add	r7, sp, #0
 800f910:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f912:	2300      	movs	r3, #0
 800f914:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f918:	697b      	ldr	r3, [r7, #20]
 800f91a:	689a      	ldr	r2, [r3, #8]
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	691b      	ldr	r3, [r3, #16]
 800f920:	431a      	orrs	r2, r3
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	695b      	ldr	r3, [r3, #20]
 800f926:	431a      	orrs	r2, r3
 800f928:	697b      	ldr	r3, [r7, #20]
 800f92a:	69db      	ldr	r3, [r3, #28]
 800f92c:	4313      	orrs	r3, r2
 800f92e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f930:	697b      	ldr	r3, [r7, #20]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	4bbe      	ldr	r3, [pc, #760]	@ (800fc30 <UART_SetConfig+0x328>)
 800f938:	4013      	ands	r3, r2
 800f93a:	697a      	ldr	r2, [r7, #20]
 800f93c:	6812      	ldr	r2, [r2, #0]
 800f93e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f940:	430b      	orrs	r3, r1
 800f942:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f94e:	697b      	ldr	r3, [r7, #20]
 800f950:	68da      	ldr	r2, [r3, #12]
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	430a      	orrs	r2, r1
 800f958:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f95a:	697b      	ldr	r3, [r7, #20]
 800f95c:	699b      	ldr	r3, [r3, #24]
 800f95e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f960:	697b      	ldr	r3, [r7, #20]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	4ab3      	ldr	r2, [pc, #716]	@ (800fc34 <UART_SetConfig+0x32c>)
 800f966:	4293      	cmp	r3, r2
 800f968:	d004      	beq.n	800f974 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	6a1b      	ldr	r3, [r3, #32]
 800f96e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f970:	4313      	orrs	r3, r2
 800f972:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	689a      	ldr	r2, [r3, #8]
 800f97a:	4baf      	ldr	r3, [pc, #700]	@ (800fc38 <UART_SetConfig+0x330>)
 800f97c:	4013      	ands	r3, r2
 800f97e:	697a      	ldr	r2, [r7, #20]
 800f980:	6812      	ldr	r2, [r2, #0]
 800f982:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f984:	430b      	orrs	r3, r1
 800f986:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f988:	697b      	ldr	r3, [r7, #20]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f98e:	f023 010f 	bic.w	r1, r3, #15
 800f992:	697b      	ldr	r3, [r7, #20]
 800f994:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f996:	697b      	ldr	r3, [r7, #20]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	430a      	orrs	r2, r1
 800f99c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f99e:	697b      	ldr	r3, [r7, #20]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	4aa6      	ldr	r2, [pc, #664]	@ (800fc3c <UART_SetConfig+0x334>)
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	d177      	bne.n	800fa98 <UART_SetConfig+0x190>
 800f9a8:	4ba5      	ldr	r3, [pc, #660]	@ (800fc40 <UART_SetConfig+0x338>)
 800f9aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f9b0:	2b28      	cmp	r3, #40	@ 0x28
 800f9b2:	d86d      	bhi.n	800fa90 <UART_SetConfig+0x188>
 800f9b4:	a201      	add	r2, pc, #4	@ (adr r2, 800f9bc <UART_SetConfig+0xb4>)
 800f9b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9ba:	bf00      	nop
 800f9bc:	0800fa61 	.word	0x0800fa61
 800f9c0:	0800fa91 	.word	0x0800fa91
 800f9c4:	0800fa91 	.word	0x0800fa91
 800f9c8:	0800fa91 	.word	0x0800fa91
 800f9cc:	0800fa91 	.word	0x0800fa91
 800f9d0:	0800fa91 	.word	0x0800fa91
 800f9d4:	0800fa91 	.word	0x0800fa91
 800f9d8:	0800fa91 	.word	0x0800fa91
 800f9dc:	0800fa69 	.word	0x0800fa69
 800f9e0:	0800fa91 	.word	0x0800fa91
 800f9e4:	0800fa91 	.word	0x0800fa91
 800f9e8:	0800fa91 	.word	0x0800fa91
 800f9ec:	0800fa91 	.word	0x0800fa91
 800f9f0:	0800fa91 	.word	0x0800fa91
 800f9f4:	0800fa91 	.word	0x0800fa91
 800f9f8:	0800fa91 	.word	0x0800fa91
 800f9fc:	0800fa71 	.word	0x0800fa71
 800fa00:	0800fa91 	.word	0x0800fa91
 800fa04:	0800fa91 	.word	0x0800fa91
 800fa08:	0800fa91 	.word	0x0800fa91
 800fa0c:	0800fa91 	.word	0x0800fa91
 800fa10:	0800fa91 	.word	0x0800fa91
 800fa14:	0800fa91 	.word	0x0800fa91
 800fa18:	0800fa91 	.word	0x0800fa91
 800fa1c:	0800fa79 	.word	0x0800fa79
 800fa20:	0800fa91 	.word	0x0800fa91
 800fa24:	0800fa91 	.word	0x0800fa91
 800fa28:	0800fa91 	.word	0x0800fa91
 800fa2c:	0800fa91 	.word	0x0800fa91
 800fa30:	0800fa91 	.word	0x0800fa91
 800fa34:	0800fa91 	.word	0x0800fa91
 800fa38:	0800fa91 	.word	0x0800fa91
 800fa3c:	0800fa81 	.word	0x0800fa81
 800fa40:	0800fa91 	.word	0x0800fa91
 800fa44:	0800fa91 	.word	0x0800fa91
 800fa48:	0800fa91 	.word	0x0800fa91
 800fa4c:	0800fa91 	.word	0x0800fa91
 800fa50:	0800fa91 	.word	0x0800fa91
 800fa54:	0800fa91 	.word	0x0800fa91
 800fa58:	0800fa91 	.word	0x0800fa91
 800fa5c:	0800fa89 	.word	0x0800fa89
 800fa60:	2301      	movs	r3, #1
 800fa62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa66:	e222      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa68:	2304      	movs	r3, #4
 800fa6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa6e:	e21e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa70:	2308      	movs	r3, #8
 800fa72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa76:	e21a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa78:	2310      	movs	r3, #16
 800fa7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa7e:	e216      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa80:	2320      	movs	r3, #32
 800fa82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa86:	e212      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa88:	2340      	movs	r3, #64	@ 0x40
 800fa8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa8e:	e20e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa90:	2380      	movs	r3, #128	@ 0x80
 800fa92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa96:	e20a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fa98:	697b      	ldr	r3, [r7, #20]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	4a69      	ldr	r2, [pc, #420]	@ (800fc44 <UART_SetConfig+0x33c>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d130      	bne.n	800fb04 <UART_SetConfig+0x1fc>
 800faa2:	4b67      	ldr	r3, [pc, #412]	@ (800fc40 <UART_SetConfig+0x338>)
 800faa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800faa6:	f003 0307 	and.w	r3, r3, #7
 800faaa:	2b05      	cmp	r3, #5
 800faac:	d826      	bhi.n	800fafc <UART_SetConfig+0x1f4>
 800faae:	a201      	add	r2, pc, #4	@ (adr r2, 800fab4 <UART_SetConfig+0x1ac>)
 800fab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fab4:	0800facd 	.word	0x0800facd
 800fab8:	0800fad5 	.word	0x0800fad5
 800fabc:	0800fadd 	.word	0x0800fadd
 800fac0:	0800fae5 	.word	0x0800fae5
 800fac4:	0800faed 	.word	0x0800faed
 800fac8:	0800faf5 	.word	0x0800faf5
 800facc:	2300      	movs	r3, #0
 800face:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fad2:	e1ec      	b.n	800feae <UART_SetConfig+0x5a6>
 800fad4:	2304      	movs	r3, #4
 800fad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fada:	e1e8      	b.n	800feae <UART_SetConfig+0x5a6>
 800fadc:	2308      	movs	r3, #8
 800fade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fae2:	e1e4      	b.n	800feae <UART_SetConfig+0x5a6>
 800fae4:	2310      	movs	r3, #16
 800fae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faea:	e1e0      	b.n	800feae <UART_SetConfig+0x5a6>
 800faec:	2320      	movs	r3, #32
 800faee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faf2:	e1dc      	b.n	800feae <UART_SetConfig+0x5a6>
 800faf4:	2340      	movs	r3, #64	@ 0x40
 800faf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fafa:	e1d8      	b.n	800feae <UART_SetConfig+0x5a6>
 800fafc:	2380      	movs	r3, #128	@ 0x80
 800fafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb02:	e1d4      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb04:	697b      	ldr	r3, [r7, #20]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4a4f      	ldr	r2, [pc, #316]	@ (800fc48 <UART_SetConfig+0x340>)
 800fb0a:	4293      	cmp	r3, r2
 800fb0c:	d130      	bne.n	800fb70 <UART_SetConfig+0x268>
 800fb0e:	4b4c      	ldr	r3, [pc, #304]	@ (800fc40 <UART_SetConfig+0x338>)
 800fb10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb12:	f003 0307 	and.w	r3, r3, #7
 800fb16:	2b05      	cmp	r3, #5
 800fb18:	d826      	bhi.n	800fb68 <UART_SetConfig+0x260>
 800fb1a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb20 <UART_SetConfig+0x218>)
 800fb1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb20:	0800fb39 	.word	0x0800fb39
 800fb24:	0800fb41 	.word	0x0800fb41
 800fb28:	0800fb49 	.word	0x0800fb49
 800fb2c:	0800fb51 	.word	0x0800fb51
 800fb30:	0800fb59 	.word	0x0800fb59
 800fb34:	0800fb61 	.word	0x0800fb61
 800fb38:	2300      	movs	r3, #0
 800fb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb3e:	e1b6      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb40:	2304      	movs	r3, #4
 800fb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb46:	e1b2      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb48:	2308      	movs	r3, #8
 800fb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb4e:	e1ae      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb50:	2310      	movs	r3, #16
 800fb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb56:	e1aa      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb58:	2320      	movs	r3, #32
 800fb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb5e:	e1a6      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb60:	2340      	movs	r3, #64	@ 0x40
 800fb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb66:	e1a2      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb68:	2380      	movs	r3, #128	@ 0x80
 800fb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb6e:	e19e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fb70:	697b      	ldr	r3, [r7, #20]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	4a35      	ldr	r2, [pc, #212]	@ (800fc4c <UART_SetConfig+0x344>)
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d130      	bne.n	800fbdc <UART_SetConfig+0x2d4>
 800fb7a:	4b31      	ldr	r3, [pc, #196]	@ (800fc40 <UART_SetConfig+0x338>)
 800fb7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb7e:	f003 0307 	and.w	r3, r3, #7
 800fb82:	2b05      	cmp	r3, #5
 800fb84:	d826      	bhi.n	800fbd4 <UART_SetConfig+0x2cc>
 800fb86:	a201      	add	r2, pc, #4	@ (adr r2, 800fb8c <UART_SetConfig+0x284>)
 800fb88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb8c:	0800fba5 	.word	0x0800fba5
 800fb90:	0800fbad 	.word	0x0800fbad
 800fb94:	0800fbb5 	.word	0x0800fbb5
 800fb98:	0800fbbd 	.word	0x0800fbbd
 800fb9c:	0800fbc5 	.word	0x0800fbc5
 800fba0:	0800fbcd 	.word	0x0800fbcd
 800fba4:	2300      	movs	r3, #0
 800fba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbaa:	e180      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbac:	2304      	movs	r3, #4
 800fbae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbb2:	e17c      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbb4:	2308      	movs	r3, #8
 800fbb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbba:	e178      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbbc:	2310      	movs	r3, #16
 800fbbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbc2:	e174      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbc4:	2320      	movs	r3, #32
 800fbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbca:	e170      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbcc:	2340      	movs	r3, #64	@ 0x40
 800fbce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbd2:	e16c      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbd4:	2380      	movs	r3, #128	@ 0x80
 800fbd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbda:	e168      	b.n	800feae <UART_SetConfig+0x5a6>
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	4a1b      	ldr	r2, [pc, #108]	@ (800fc50 <UART_SetConfig+0x348>)
 800fbe2:	4293      	cmp	r3, r2
 800fbe4:	d142      	bne.n	800fc6c <UART_SetConfig+0x364>
 800fbe6:	4b16      	ldr	r3, [pc, #88]	@ (800fc40 <UART_SetConfig+0x338>)
 800fbe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbea:	f003 0307 	and.w	r3, r3, #7
 800fbee:	2b05      	cmp	r3, #5
 800fbf0:	d838      	bhi.n	800fc64 <UART_SetConfig+0x35c>
 800fbf2:	a201      	add	r2, pc, #4	@ (adr r2, 800fbf8 <UART_SetConfig+0x2f0>)
 800fbf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbf8:	0800fc11 	.word	0x0800fc11
 800fbfc:	0800fc19 	.word	0x0800fc19
 800fc00:	0800fc21 	.word	0x0800fc21
 800fc04:	0800fc29 	.word	0x0800fc29
 800fc08:	0800fc55 	.word	0x0800fc55
 800fc0c:	0800fc5d 	.word	0x0800fc5d
 800fc10:	2300      	movs	r3, #0
 800fc12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc16:	e14a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc18:	2304      	movs	r3, #4
 800fc1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc1e:	e146      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc20:	2308      	movs	r3, #8
 800fc22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc26:	e142      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc28:	2310      	movs	r3, #16
 800fc2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc2e:	e13e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc30:	cfff69f3 	.word	0xcfff69f3
 800fc34:	58000c00 	.word	0x58000c00
 800fc38:	11fff4ff 	.word	0x11fff4ff
 800fc3c:	40011000 	.word	0x40011000
 800fc40:	58024400 	.word	0x58024400
 800fc44:	40004400 	.word	0x40004400
 800fc48:	40004800 	.word	0x40004800
 800fc4c:	40004c00 	.word	0x40004c00
 800fc50:	40005000 	.word	0x40005000
 800fc54:	2320      	movs	r3, #32
 800fc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc5a:	e128      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc5c:	2340      	movs	r3, #64	@ 0x40
 800fc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc62:	e124      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc64:	2380      	movs	r3, #128	@ 0x80
 800fc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc6a:	e120      	b.n	800feae <UART_SetConfig+0x5a6>
 800fc6c:	697b      	ldr	r3, [r7, #20]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	4acb      	ldr	r2, [pc, #812]	@ (800ffa0 <UART_SetConfig+0x698>)
 800fc72:	4293      	cmp	r3, r2
 800fc74:	d176      	bne.n	800fd64 <UART_SetConfig+0x45c>
 800fc76:	4bcb      	ldr	r3, [pc, #812]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800fc78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fc7e:	2b28      	cmp	r3, #40	@ 0x28
 800fc80:	d86c      	bhi.n	800fd5c <UART_SetConfig+0x454>
 800fc82:	a201      	add	r2, pc, #4	@ (adr r2, 800fc88 <UART_SetConfig+0x380>)
 800fc84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc88:	0800fd2d 	.word	0x0800fd2d
 800fc8c:	0800fd5d 	.word	0x0800fd5d
 800fc90:	0800fd5d 	.word	0x0800fd5d
 800fc94:	0800fd5d 	.word	0x0800fd5d
 800fc98:	0800fd5d 	.word	0x0800fd5d
 800fc9c:	0800fd5d 	.word	0x0800fd5d
 800fca0:	0800fd5d 	.word	0x0800fd5d
 800fca4:	0800fd5d 	.word	0x0800fd5d
 800fca8:	0800fd35 	.word	0x0800fd35
 800fcac:	0800fd5d 	.word	0x0800fd5d
 800fcb0:	0800fd5d 	.word	0x0800fd5d
 800fcb4:	0800fd5d 	.word	0x0800fd5d
 800fcb8:	0800fd5d 	.word	0x0800fd5d
 800fcbc:	0800fd5d 	.word	0x0800fd5d
 800fcc0:	0800fd5d 	.word	0x0800fd5d
 800fcc4:	0800fd5d 	.word	0x0800fd5d
 800fcc8:	0800fd3d 	.word	0x0800fd3d
 800fccc:	0800fd5d 	.word	0x0800fd5d
 800fcd0:	0800fd5d 	.word	0x0800fd5d
 800fcd4:	0800fd5d 	.word	0x0800fd5d
 800fcd8:	0800fd5d 	.word	0x0800fd5d
 800fcdc:	0800fd5d 	.word	0x0800fd5d
 800fce0:	0800fd5d 	.word	0x0800fd5d
 800fce4:	0800fd5d 	.word	0x0800fd5d
 800fce8:	0800fd45 	.word	0x0800fd45
 800fcec:	0800fd5d 	.word	0x0800fd5d
 800fcf0:	0800fd5d 	.word	0x0800fd5d
 800fcf4:	0800fd5d 	.word	0x0800fd5d
 800fcf8:	0800fd5d 	.word	0x0800fd5d
 800fcfc:	0800fd5d 	.word	0x0800fd5d
 800fd00:	0800fd5d 	.word	0x0800fd5d
 800fd04:	0800fd5d 	.word	0x0800fd5d
 800fd08:	0800fd4d 	.word	0x0800fd4d
 800fd0c:	0800fd5d 	.word	0x0800fd5d
 800fd10:	0800fd5d 	.word	0x0800fd5d
 800fd14:	0800fd5d 	.word	0x0800fd5d
 800fd18:	0800fd5d 	.word	0x0800fd5d
 800fd1c:	0800fd5d 	.word	0x0800fd5d
 800fd20:	0800fd5d 	.word	0x0800fd5d
 800fd24:	0800fd5d 	.word	0x0800fd5d
 800fd28:	0800fd55 	.word	0x0800fd55
 800fd2c:	2301      	movs	r3, #1
 800fd2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd32:	e0bc      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd34:	2304      	movs	r3, #4
 800fd36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd3a:	e0b8      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd3c:	2308      	movs	r3, #8
 800fd3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd42:	e0b4      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd44:	2310      	movs	r3, #16
 800fd46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd4a:	e0b0      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd4c:	2320      	movs	r3, #32
 800fd4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd52:	e0ac      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd54:	2340      	movs	r3, #64	@ 0x40
 800fd56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd5a:	e0a8      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd5c:	2380      	movs	r3, #128	@ 0x80
 800fd5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd62:	e0a4      	b.n	800feae <UART_SetConfig+0x5a6>
 800fd64:	697b      	ldr	r3, [r7, #20]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	4a8f      	ldr	r2, [pc, #572]	@ (800ffa8 <UART_SetConfig+0x6a0>)
 800fd6a:	4293      	cmp	r3, r2
 800fd6c:	d130      	bne.n	800fdd0 <UART_SetConfig+0x4c8>
 800fd6e:	4b8d      	ldr	r3, [pc, #564]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800fd70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd72:	f003 0307 	and.w	r3, r3, #7
 800fd76:	2b05      	cmp	r3, #5
 800fd78:	d826      	bhi.n	800fdc8 <UART_SetConfig+0x4c0>
 800fd7a:	a201      	add	r2, pc, #4	@ (adr r2, 800fd80 <UART_SetConfig+0x478>)
 800fd7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd80:	0800fd99 	.word	0x0800fd99
 800fd84:	0800fda1 	.word	0x0800fda1
 800fd88:	0800fda9 	.word	0x0800fda9
 800fd8c:	0800fdb1 	.word	0x0800fdb1
 800fd90:	0800fdb9 	.word	0x0800fdb9
 800fd94:	0800fdc1 	.word	0x0800fdc1
 800fd98:	2300      	movs	r3, #0
 800fd9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd9e:	e086      	b.n	800feae <UART_SetConfig+0x5a6>
 800fda0:	2304      	movs	r3, #4
 800fda2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fda6:	e082      	b.n	800feae <UART_SetConfig+0x5a6>
 800fda8:	2308      	movs	r3, #8
 800fdaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdae:	e07e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fdb0:	2310      	movs	r3, #16
 800fdb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdb6:	e07a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fdb8:	2320      	movs	r3, #32
 800fdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdbe:	e076      	b.n	800feae <UART_SetConfig+0x5a6>
 800fdc0:	2340      	movs	r3, #64	@ 0x40
 800fdc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdc6:	e072      	b.n	800feae <UART_SetConfig+0x5a6>
 800fdc8:	2380      	movs	r3, #128	@ 0x80
 800fdca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdce:	e06e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fdd0:	697b      	ldr	r3, [r7, #20]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	4a75      	ldr	r2, [pc, #468]	@ (800ffac <UART_SetConfig+0x6a4>)
 800fdd6:	4293      	cmp	r3, r2
 800fdd8:	d130      	bne.n	800fe3c <UART_SetConfig+0x534>
 800fdda:	4b72      	ldr	r3, [pc, #456]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800fddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdde:	f003 0307 	and.w	r3, r3, #7
 800fde2:	2b05      	cmp	r3, #5
 800fde4:	d826      	bhi.n	800fe34 <UART_SetConfig+0x52c>
 800fde6:	a201      	add	r2, pc, #4	@ (adr r2, 800fdec <UART_SetConfig+0x4e4>)
 800fde8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdec:	0800fe05 	.word	0x0800fe05
 800fdf0:	0800fe0d 	.word	0x0800fe0d
 800fdf4:	0800fe15 	.word	0x0800fe15
 800fdf8:	0800fe1d 	.word	0x0800fe1d
 800fdfc:	0800fe25 	.word	0x0800fe25
 800fe00:	0800fe2d 	.word	0x0800fe2d
 800fe04:	2300      	movs	r3, #0
 800fe06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe0a:	e050      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe0c:	2304      	movs	r3, #4
 800fe0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe12:	e04c      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe14:	2308      	movs	r3, #8
 800fe16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe1a:	e048      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe1c:	2310      	movs	r3, #16
 800fe1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe22:	e044      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe24:	2320      	movs	r3, #32
 800fe26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe2a:	e040      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe2c:	2340      	movs	r3, #64	@ 0x40
 800fe2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe32:	e03c      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe34:	2380      	movs	r3, #128	@ 0x80
 800fe36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe3a:	e038      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	4a5b      	ldr	r2, [pc, #364]	@ (800ffb0 <UART_SetConfig+0x6a8>)
 800fe42:	4293      	cmp	r3, r2
 800fe44:	d130      	bne.n	800fea8 <UART_SetConfig+0x5a0>
 800fe46:	4b57      	ldr	r3, [pc, #348]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800fe48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe4a:	f003 0307 	and.w	r3, r3, #7
 800fe4e:	2b05      	cmp	r3, #5
 800fe50:	d826      	bhi.n	800fea0 <UART_SetConfig+0x598>
 800fe52:	a201      	add	r2, pc, #4	@ (adr r2, 800fe58 <UART_SetConfig+0x550>)
 800fe54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe58:	0800fe71 	.word	0x0800fe71
 800fe5c:	0800fe79 	.word	0x0800fe79
 800fe60:	0800fe81 	.word	0x0800fe81
 800fe64:	0800fe89 	.word	0x0800fe89
 800fe68:	0800fe91 	.word	0x0800fe91
 800fe6c:	0800fe99 	.word	0x0800fe99
 800fe70:	2302      	movs	r3, #2
 800fe72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe76:	e01a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe78:	2304      	movs	r3, #4
 800fe7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe7e:	e016      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe80:	2308      	movs	r3, #8
 800fe82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe86:	e012      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe88:	2310      	movs	r3, #16
 800fe8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe8e:	e00e      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe90:	2320      	movs	r3, #32
 800fe92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe96:	e00a      	b.n	800feae <UART_SetConfig+0x5a6>
 800fe98:	2340      	movs	r3, #64	@ 0x40
 800fe9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe9e:	e006      	b.n	800feae <UART_SetConfig+0x5a6>
 800fea0:	2380      	movs	r3, #128	@ 0x80
 800fea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fea6:	e002      	b.n	800feae <UART_SetConfig+0x5a6>
 800fea8:	2380      	movs	r3, #128	@ 0x80
 800feaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800feae:	697b      	ldr	r3, [r7, #20]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	4a3f      	ldr	r2, [pc, #252]	@ (800ffb0 <UART_SetConfig+0x6a8>)
 800feb4:	4293      	cmp	r3, r2
 800feb6:	f040 80f8 	bne.w	80100aa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800feba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800febe:	2b20      	cmp	r3, #32
 800fec0:	dc46      	bgt.n	800ff50 <UART_SetConfig+0x648>
 800fec2:	2b02      	cmp	r3, #2
 800fec4:	f2c0 8082 	blt.w	800ffcc <UART_SetConfig+0x6c4>
 800fec8:	3b02      	subs	r3, #2
 800feca:	2b1e      	cmp	r3, #30
 800fecc:	d87e      	bhi.n	800ffcc <UART_SetConfig+0x6c4>
 800fece:	a201      	add	r2, pc, #4	@ (adr r2, 800fed4 <UART_SetConfig+0x5cc>)
 800fed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fed4:	0800ff57 	.word	0x0800ff57
 800fed8:	0800ffcd 	.word	0x0800ffcd
 800fedc:	0800ff5f 	.word	0x0800ff5f
 800fee0:	0800ffcd 	.word	0x0800ffcd
 800fee4:	0800ffcd 	.word	0x0800ffcd
 800fee8:	0800ffcd 	.word	0x0800ffcd
 800feec:	0800ff6f 	.word	0x0800ff6f
 800fef0:	0800ffcd 	.word	0x0800ffcd
 800fef4:	0800ffcd 	.word	0x0800ffcd
 800fef8:	0800ffcd 	.word	0x0800ffcd
 800fefc:	0800ffcd 	.word	0x0800ffcd
 800ff00:	0800ffcd 	.word	0x0800ffcd
 800ff04:	0800ffcd 	.word	0x0800ffcd
 800ff08:	0800ffcd 	.word	0x0800ffcd
 800ff0c:	0800ff7f 	.word	0x0800ff7f
 800ff10:	0800ffcd 	.word	0x0800ffcd
 800ff14:	0800ffcd 	.word	0x0800ffcd
 800ff18:	0800ffcd 	.word	0x0800ffcd
 800ff1c:	0800ffcd 	.word	0x0800ffcd
 800ff20:	0800ffcd 	.word	0x0800ffcd
 800ff24:	0800ffcd 	.word	0x0800ffcd
 800ff28:	0800ffcd 	.word	0x0800ffcd
 800ff2c:	0800ffcd 	.word	0x0800ffcd
 800ff30:	0800ffcd 	.word	0x0800ffcd
 800ff34:	0800ffcd 	.word	0x0800ffcd
 800ff38:	0800ffcd 	.word	0x0800ffcd
 800ff3c:	0800ffcd 	.word	0x0800ffcd
 800ff40:	0800ffcd 	.word	0x0800ffcd
 800ff44:	0800ffcd 	.word	0x0800ffcd
 800ff48:	0800ffcd 	.word	0x0800ffcd
 800ff4c:	0800ffbf 	.word	0x0800ffbf
 800ff50:	2b40      	cmp	r3, #64	@ 0x40
 800ff52:	d037      	beq.n	800ffc4 <UART_SetConfig+0x6bc>
 800ff54:	e03a      	b.n	800ffcc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ff56:	f7fe f919 	bl	800e18c <HAL_RCCEx_GetD3PCLK1Freq>
 800ff5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ff5c:	e03c      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ff5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ff62:	4618      	mov	r0, r3
 800ff64:	f7fe f928 	bl	800e1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ff68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff6c:	e034      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ff6e:	f107 0318 	add.w	r3, r7, #24
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7fe fa74 	bl	800e460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ff78:	69fb      	ldr	r3, [r7, #28]
 800ff7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff7c:	e02c      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ff7e:	4b09      	ldr	r3, [pc, #36]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	f003 0320 	and.w	r3, r3, #32
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d016      	beq.n	800ffb8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ff8a:	4b06      	ldr	r3, [pc, #24]	@ (800ffa4 <UART_SetConfig+0x69c>)
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	08db      	lsrs	r3, r3, #3
 800ff90:	f003 0303 	and.w	r3, r3, #3
 800ff94:	4a07      	ldr	r2, [pc, #28]	@ (800ffb4 <UART_SetConfig+0x6ac>)
 800ff96:	fa22 f303 	lsr.w	r3, r2, r3
 800ff9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ff9c:	e01c      	b.n	800ffd8 <UART_SetConfig+0x6d0>
 800ff9e:	bf00      	nop
 800ffa0:	40011400 	.word	0x40011400
 800ffa4:	58024400 	.word	0x58024400
 800ffa8:	40007800 	.word	0x40007800
 800ffac:	40007c00 	.word	0x40007c00
 800ffb0:	58000c00 	.word	0x58000c00
 800ffb4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ffb8:	4b9d      	ldr	r3, [pc, #628]	@ (8010230 <UART_SetConfig+0x928>)
 800ffba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ffbc:	e00c      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ffbe:	4b9d      	ldr	r3, [pc, #628]	@ (8010234 <UART_SetConfig+0x92c>)
 800ffc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ffc2:	e009      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ffc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ffc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ffca:	e005      	b.n	800ffd8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ffd0:	2301      	movs	r3, #1
 800ffd2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ffd6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ffd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	f000 81de 	beq.w	801039c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffe4:	4a94      	ldr	r2, [pc, #592]	@ (8010238 <UART_SetConfig+0x930>)
 800ffe6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ffea:	461a      	mov	r2, r3
 800ffec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ffee:	fbb3 f3f2 	udiv	r3, r3, r2
 800fff2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	685a      	ldr	r2, [r3, #4]
 800fff8:	4613      	mov	r3, r2
 800fffa:	005b      	lsls	r3, r3, #1
 800fffc:	4413      	add	r3, r2
 800fffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010000:	429a      	cmp	r2, r3
 8010002:	d305      	bcc.n	8010010 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010004:	697b      	ldr	r3, [r7, #20]
 8010006:	685b      	ldr	r3, [r3, #4]
 8010008:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801000a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801000c:	429a      	cmp	r2, r3
 801000e:	d903      	bls.n	8010018 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010010:	2301      	movs	r3, #1
 8010012:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010016:	e1c1      	b.n	801039c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801001a:	2200      	movs	r2, #0
 801001c:	60bb      	str	r3, [r7, #8]
 801001e:	60fa      	str	r2, [r7, #12]
 8010020:	697b      	ldr	r3, [r7, #20]
 8010022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010024:	4a84      	ldr	r2, [pc, #528]	@ (8010238 <UART_SetConfig+0x930>)
 8010026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801002a:	b29b      	uxth	r3, r3
 801002c:	2200      	movs	r2, #0
 801002e:	603b      	str	r3, [r7, #0]
 8010030:	607a      	str	r2, [r7, #4]
 8010032:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010036:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801003a:	f7f0 f9a1 	bl	8000380 <__aeabi_uldivmod>
 801003e:	4602      	mov	r2, r0
 8010040:	460b      	mov	r3, r1
 8010042:	4610      	mov	r0, r2
 8010044:	4619      	mov	r1, r3
 8010046:	f04f 0200 	mov.w	r2, #0
 801004a:	f04f 0300 	mov.w	r3, #0
 801004e:	020b      	lsls	r3, r1, #8
 8010050:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010054:	0202      	lsls	r2, r0, #8
 8010056:	6979      	ldr	r1, [r7, #20]
 8010058:	6849      	ldr	r1, [r1, #4]
 801005a:	0849      	lsrs	r1, r1, #1
 801005c:	2000      	movs	r0, #0
 801005e:	460c      	mov	r4, r1
 8010060:	4605      	mov	r5, r0
 8010062:	eb12 0804 	adds.w	r8, r2, r4
 8010066:	eb43 0905 	adc.w	r9, r3, r5
 801006a:	697b      	ldr	r3, [r7, #20]
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	2200      	movs	r2, #0
 8010070:	469a      	mov	sl, r3
 8010072:	4693      	mov	fp, r2
 8010074:	4652      	mov	r2, sl
 8010076:	465b      	mov	r3, fp
 8010078:	4640      	mov	r0, r8
 801007a:	4649      	mov	r1, r9
 801007c:	f7f0 f980 	bl	8000380 <__aeabi_uldivmod>
 8010080:	4602      	mov	r2, r0
 8010082:	460b      	mov	r3, r1
 8010084:	4613      	mov	r3, r2
 8010086:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801008a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801008e:	d308      	bcc.n	80100a2 <UART_SetConfig+0x79a>
 8010090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010092:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010096:	d204      	bcs.n	80100a2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010098:	697b      	ldr	r3, [r7, #20]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801009e:	60da      	str	r2, [r3, #12]
 80100a0:	e17c      	b.n	801039c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80100a2:	2301      	movs	r3, #1
 80100a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80100a8:	e178      	b.n	801039c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80100aa:	697b      	ldr	r3, [r7, #20]
 80100ac:	69db      	ldr	r3, [r3, #28]
 80100ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80100b2:	f040 80c5 	bne.w	8010240 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80100b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80100ba:	2b20      	cmp	r3, #32
 80100bc:	dc48      	bgt.n	8010150 <UART_SetConfig+0x848>
 80100be:	2b00      	cmp	r3, #0
 80100c0:	db7b      	blt.n	80101ba <UART_SetConfig+0x8b2>
 80100c2:	2b20      	cmp	r3, #32
 80100c4:	d879      	bhi.n	80101ba <UART_SetConfig+0x8b2>
 80100c6:	a201      	add	r2, pc, #4	@ (adr r2, 80100cc <UART_SetConfig+0x7c4>)
 80100c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100cc:	08010157 	.word	0x08010157
 80100d0:	0801015f 	.word	0x0801015f
 80100d4:	080101bb 	.word	0x080101bb
 80100d8:	080101bb 	.word	0x080101bb
 80100dc:	08010167 	.word	0x08010167
 80100e0:	080101bb 	.word	0x080101bb
 80100e4:	080101bb 	.word	0x080101bb
 80100e8:	080101bb 	.word	0x080101bb
 80100ec:	08010177 	.word	0x08010177
 80100f0:	080101bb 	.word	0x080101bb
 80100f4:	080101bb 	.word	0x080101bb
 80100f8:	080101bb 	.word	0x080101bb
 80100fc:	080101bb 	.word	0x080101bb
 8010100:	080101bb 	.word	0x080101bb
 8010104:	080101bb 	.word	0x080101bb
 8010108:	080101bb 	.word	0x080101bb
 801010c:	08010187 	.word	0x08010187
 8010110:	080101bb 	.word	0x080101bb
 8010114:	080101bb 	.word	0x080101bb
 8010118:	080101bb 	.word	0x080101bb
 801011c:	080101bb 	.word	0x080101bb
 8010120:	080101bb 	.word	0x080101bb
 8010124:	080101bb 	.word	0x080101bb
 8010128:	080101bb 	.word	0x080101bb
 801012c:	080101bb 	.word	0x080101bb
 8010130:	080101bb 	.word	0x080101bb
 8010134:	080101bb 	.word	0x080101bb
 8010138:	080101bb 	.word	0x080101bb
 801013c:	080101bb 	.word	0x080101bb
 8010140:	080101bb 	.word	0x080101bb
 8010144:	080101bb 	.word	0x080101bb
 8010148:	080101bb 	.word	0x080101bb
 801014c:	080101ad 	.word	0x080101ad
 8010150:	2b40      	cmp	r3, #64	@ 0x40
 8010152:	d02e      	beq.n	80101b2 <UART_SetConfig+0x8aa>
 8010154:	e031      	b.n	80101ba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010156:	f7fc fda1 	bl	800cc9c <HAL_RCC_GetPCLK1Freq>
 801015a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801015c:	e033      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801015e:	f7fc fdb3 	bl	800ccc8 <HAL_RCC_GetPCLK2Freq>
 8010162:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010164:	e02f      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010166:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801016a:	4618      	mov	r0, r3
 801016c:	f7fe f824 	bl	800e1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010174:	e027      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010176:	f107 0318 	add.w	r3, r7, #24
 801017a:	4618      	mov	r0, r3
 801017c:	f7fe f970 	bl	800e460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010180:	69fb      	ldr	r3, [r7, #28]
 8010182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010184:	e01f      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010186:	4b2d      	ldr	r3, [pc, #180]	@ (801023c <UART_SetConfig+0x934>)
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	f003 0320 	and.w	r3, r3, #32
 801018e:	2b00      	cmp	r3, #0
 8010190:	d009      	beq.n	80101a6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010192:	4b2a      	ldr	r3, [pc, #168]	@ (801023c <UART_SetConfig+0x934>)
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	08db      	lsrs	r3, r3, #3
 8010198:	f003 0303 	and.w	r3, r3, #3
 801019c:	4a24      	ldr	r2, [pc, #144]	@ (8010230 <UART_SetConfig+0x928>)
 801019e:	fa22 f303 	lsr.w	r3, r2, r3
 80101a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80101a4:	e00f      	b.n	80101c6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80101a6:	4b22      	ldr	r3, [pc, #136]	@ (8010230 <UART_SetConfig+0x928>)
 80101a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80101aa:	e00c      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80101ac:	4b21      	ldr	r3, [pc, #132]	@ (8010234 <UART_SetConfig+0x92c>)
 80101ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80101b0:	e009      	b.n	80101c6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80101b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80101b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80101b8:	e005      	b.n	80101c6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80101ba:	2300      	movs	r3, #0
 80101bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80101be:	2301      	movs	r3, #1
 80101c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80101c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80101c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	f000 80e7 	beq.w	801039c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101d2:	4a19      	ldr	r2, [pc, #100]	@ (8010238 <UART_SetConfig+0x930>)
 80101d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101d8:	461a      	mov	r2, r3
 80101da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80101e0:	005a      	lsls	r2, r3, #1
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	685b      	ldr	r3, [r3, #4]
 80101e6:	085b      	lsrs	r3, r3, #1
 80101e8:	441a      	add	r2, r3
 80101ea:	697b      	ldr	r3, [r7, #20]
 80101ec:	685b      	ldr	r3, [r3, #4]
 80101ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80101f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80101f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101f6:	2b0f      	cmp	r3, #15
 80101f8:	d916      	bls.n	8010228 <UART_SetConfig+0x920>
 80101fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010200:	d212      	bcs.n	8010228 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010204:	b29b      	uxth	r3, r3
 8010206:	f023 030f 	bic.w	r3, r3, #15
 801020a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801020c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801020e:	085b      	lsrs	r3, r3, #1
 8010210:	b29b      	uxth	r3, r3
 8010212:	f003 0307 	and.w	r3, r3, #7
 8010216:	b29a      	uxth	r2, r3
 8010218:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801021a:	4313      	orrs	r3, r2
 801021c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010224:	60da      	str	r2, [r3, #12]
 8010226:	e0b9      	b.n	801039c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010228:	2301      	movs	r3, #1
 801022a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801022e:	e0b5      	b.n	801039c <UART_SetConfig+0xa94>
 8010230:	03d09000 	.word	0x03d09000
 8010234:	003d0900 	.word	0x003d0900
 8010238:	080243e0 	.word	0x080243e0
 801023c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010240:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010244:	2b20      	cmp	r3, #32
 8010246:	dc49      	bgt.n	80102dc <UART_SetConfig+0x9d4>
 8010248:	2b00      	cmp	r3, #0
 801024a:	db7c      	blt.n	8010346 <UART_SetConfig+0xa3e>
 801024c:	2b20      	cmp	r3, #32
 801024e:	d87a      	bhi.n	8010346 <UART_SetConfig+0xa3e>
 8010250:	a201      	add	r2, pc, #4	@ (adr r2, 8010258 <UART_SetConfig+0x950>)
 8010252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010256:	bf00      	nop
 8010258:	080102e3 	.word	0x080102e3
 801025c:	080102eb 	.word	0x080102eb
 8010260:	08010347 	.word	0x08010347
 8010264:	08010347 	.word	0x08010347
 8010268:	080102f3 	.word	0x080102f3
 801026c:	08010347 	.word	0x08010347
 8010270:	08010347 	.word	0x08010347
 8010274:	08010347 	.word	0x08010347
 8010278:	08010303 	.word	0x08010303
 801027c:	08010347 	.word	0x08010347
 8010280:	08010347 	.word	0x08010347
 8010284:	08010347 	.word	0x08010347
 8010288:	08010347 	.word	0x08010347
 801028c:	08010347 	.word	0x08010347
 8010290:	08010347 	.word	0x08010347
 8010294:	08010347 	.word	0x08010347
 8010298:	08010313 	.word	0x08010313
 801029c:	08010347 	.word	0x08010347
 80102a0:	08010347 	.word	0x08010347
 80102a4:	08010347 	.word	0x08010347
 80102a8:	08010347 	.word	0x08010347
 80102ac:	08010347 	.word	0x08010347
 80102b0:	08010347 	.word	0x08010347
 80102b4:	08010347 	.word	0x08010347
 80102b8:	08010347 	.word	0x08010347
 80102bc:	08010347 	.word	0x08010347
 80102c0:	08010347 	.word	0x08010347
 80102c4:	08010347 	.word	0x08010347
 80102c8:	08010347 	.word	0x08010347
 80102cc:	08010347 	.word	0x08010347
 80102d0:	08010347 	.word	0x08010347
 80102d4:	08010347 	.word	0x08010347
 80102d8:	08010339 	.word	0x08010339
 80102dc:	2b40      	cmp	r3, #64	@ 0x40
 80102de:	d02e      	beq.n	801033e <UART_SetConfig+0xa36>
 80102e0:	e031      	b.n	8010346 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102e2:	f7fc fcdb 	bl	800cc9c <HAL_RCC_GetPCLK1Freq>
 80102e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80102e8:	e033      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102ea:	f7fc fced 	bl	800ccc8 <HAL_RCC_GetPCLK2Freq>
 80102ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80102f0:	e02f      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80102f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80102f6:	4618      	mov	r0, r3
 80102f8:	f7fd ff5e 	bl	800e1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80102fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010300:	e027      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010302:	f107 0318 	add.w	r3, r7, #24
 8010306:	4618      	mov	r0, r3
 8010308:	f7fe f8aa 	bl	800e460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801030c:	69fb      	ldr	r3, [r7, #28]
 801030e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010310:	e01f      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010312:	4b2d      	ldr	r3, [pc, #180]	@ (80103c8 <UART_SetConfig+0xac0>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	f003 0320 	and.w	r3, r3, #32
 801031a:	2b00      	cmp	r3, #0
 801031c:	d009      	beq.n	8010332 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801031e:	4b2a      	ldr	r3, [pc, #168]	@ (80103c8 <UART_SetConfig+0xac0>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	08db      	lsrs	r3, r3, #3
 8010324:	f003 0303 	and.w	r3, r3, #3
 8010328:	4a28      	ldr	r2, [pc, #160]	@ (80103cc <UART_SetConfig+0xac4>)
 801032a:	fa22 f303 	lsr.w	r3, r2, r3
 801032e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010330:	e00f      	b.n	8010352 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010332:	4b26      	ldr	r3, [pc, #152]	@ (80103cc <UART_SetConfig+0xac4>)
 8010334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010336:	e00c      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010338:	4b25      	ldr	r3, [pc, #148]	@ (80103d0 <UART_SetConfig+0xac8>)
 801033a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801033c:	e009      	b.n	8010352 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801033e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010344:	e005      	b.n	8010352 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8010346:	2300      	movs	r3, #0
 8010348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801034a:	2301      	movs	r3, #1
 801034c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010350:	bf00      	nop
    }

    if (pclk != 0U)
 8010352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010354:	2b00      	cmp	r3, #0
 8010356:	d021      	beq.n	801039c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010358:	697b      	ldr	r3, [r7, #20]
 801035a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801035c:	4a1d      	ldr	r2, [pc, #116]	@ (80103d4 <UART_SetConfig+0xacc>)
 801035e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010362:	461a      	mov	r2, r3
 8010364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010366:	fbb3 f2f2 	udiv	r2, r3, r2
 801036a:	697b      	ldr	r3, [r7, #20]
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	085b      	lsrs	r3, r3, #1
 8010370:	441a      	add	r2, r3
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	685b      	ldr	r3, [r3, #4]
 8010376:	fbb2 f3f3 	udiv	r3, r2, r3
 801037a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801037c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801037e:	2b0f      	cmp	r3, #15
 8010380:	d909      	bls.n	8010396 <UART_SetConfig+0xa8e>
 8010382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010388:	d205      	bcs.n	8010396 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801038a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801038c:	b29a      	uxth	r2, r3
 801038e:	697b      	ldr	r3, [r7, #20]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	60da      	str	r2, [r3, #12]
 8010394:	e002      	b.n	801039c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010396:	2301      	movs	r3, #1
 8010398:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	2201      	movs	r2, #1
 80103a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80103a4:	697b      	ldr	r3, [r7, #20]
 80103a6:	2201      	movs	r2, #1
 80103a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	2200      	movs	r2, #0
 80103b0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	2200      	movs	r2, #0
 80103b6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80103b8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80103bc:	4618      	mov	r0, r3
 80103be:	3748      	adds	r7, #72	@ 0x48
 80103c0:	46bd      	mov	sp, r7
 80103c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80103c6:	bf00      	nop
 80103c8:	58024400 	.word	0x58024400
 80103cc:	03d09000 	.word	0x03d09000
 80103d0:	003d0900 	.word	0x003d0900
 80103d4:	080243e0 	.word	0x080243e0

080103d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103d8:	b480      	push	{r7}
 80103da:	b083      	sub	sp, #12
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103e4:	f003 0308 	and.w	r3, r3, #8
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d00a      	beq.n	8010402 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	685b      	ldr	r3, [r3, #4]
 80103f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	430a      	orrs	r2, r1
 8010400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010406:	f003 0301 	and.w	r3, r3, #1
 801040a:	2b00      	cmp	r3, #0
 801040c:	d00a      	beq.n	8010424 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	685b      	ldr	r3, [r3, #4]
 8010414:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	430a      	orrs	r2, r1
 8010422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010428:	f003 0302 	and.w	r3, r3, #2
 801042c:	2b00      	cmp	r3, #0
 801042e:	d00a      	beq.n	8010446 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	685b      	ldr	r3, [r3, #4]
 8010436:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	430a      	orrs	r2, r1
 8010444:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801044a:	f003 0304 	and.w	r3, r3, #4
 801044e:	2b00      	cmp	r3, #0
 8010450:	d00a      	beq.n	8010468 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	685b      	ldr	r3, [r3, #4]
 8010458:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	430a      	orrs	r2, r1
 8010466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801046c:	f003 0310 	and.w	r3, r3, #16
 8010470:	2b00      	cmp	r3, #0
 8010472:	d00a      	beq.n	801048a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	689b      	ldr	r3, [r3, #8]
 801047a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	430a      	orrs	r2, r1
 8010488:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801048e:	f003 0320 	and.w	r3, r3, #32
 8010492:	2b00      	cmp	r3, #0
 8010494:	d00a      	beq.n	80104ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	689b      	ldr	r3, [r3, #8]
 801049c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	430a      	orrs	r2, r1
 80104aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d01a      	beq.n	80104ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	685b      	ldr	r3, [r3, #4]
 80104be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	430a      	orrs	r2, r1
 80104cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104d6:	d10a      	bne.n	80104ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	685b      	ldr	r3, [r3, #4]
 80104de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	430a      	orrs	r2, r1
 80104ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d00a      	beq.n	8010510 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	685b      	ldr	r3, [r3, #4]
 8010500:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	430a      	orrs	r2, r1
 801050e:	605a      	str	r2, [r3, #4]
  }
}
 8010510:	bf00      	nop
 8010512:	370c      	adds	r7, #12
 8010514:	46bd      	mov	sp, r7
 8010516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051a:	4770      	bx	lr

0801051c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b098      	sub	sp, #96	@ 0x60
 8010520:	af02      	add	r7, sp, #8
 8010522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	2200      	movs	r2, #0
 8010528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801052c:	f7f2 f984 	bl	8002838 <HAL_GetTick>
 8010530:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	f003 0308 	and.w	r3, r3, #8
 801053c:	2b08      	cmp	r3, #8
 801053e:	d12f      	bne.n	80105a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010540:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010544:	9300      	str	r3, [sp, #0]
 8010546:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010548:	2200      	movs	r2, #0
 801054a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801054e:	6878      	ldr	r0, [r7, #4]
 8010550:	f000 f88e 	bl	8010670 <UART_WaitOnFlagUntilTimeout>
 8010554:	4603      	mov	r3, r0
 8010556:	2b00      	cmp	r3, #0
 8010558:	d022      	beq.n	80105a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010562:	e853 3f00 	ldrex	r3, [r3]
 8010566:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801056a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801056e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	461a      	mov	r2, r3
 8010576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010578:	647b      	str	r3, [r7, #68]	@ 0x44
 801057a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801057c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801057e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010580:	e841 2300 	strex	r3, r2, [r1]
 8010584:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010588:	2b00      	cmp	r3, #0
 801058a:	d1e6      	bne.n	801055a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2220      	movs	r2, #32
 8010590:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	2200      	movs	r2, #0
 8010598:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801059c:	2303      	movs	r3, #3
 801059e:	e063      	b.n	8010668 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	f003 0304 	and.w	r3, r3, #4
 80105aa:	2b04      	cmp	r3, #4
 80105ac:	d149      	bne.n	8010642 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105b2:	9300      	str	r3, [sp, #0]
 80105b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105b6:	2200      	movs	r2, #0
 80105b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80105bc:	6878      	ldr	r0, [r7, #4]
 80105be:	f000 f857 	bl	8010670 <UART_WaitOnFlagUntilTimeout>
 80105c2:	4603      	mov	r3, r0
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d03c      	beq.n	8010642 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d0:	e853 3f00 	ldrex	r3, [r3]
 80105d4:	623b      	str	r3, [r7, #32]
   return(result);
 80105d6:	6a3b      	ldr	r3, [r7, #32]
 80105d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80105dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	461a      	mov	r2, r3
 80105e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80105e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80105ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105ee:	e841 2300 	strex	r3, r2, [r1]
 80105f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80105f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1e6      	bne.n	80105c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	3308      	adds	r3, #8
 8010600:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	e853 3f00 	ldrex	r3, [r3]
 8010608:	60fb      	str	r3, [r7, #12]
   return(result);
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	f023 0301 	bic.w	r3, r3, #1
 8010610:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	3308      	adds	r3, #8
 8010618:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801061a:	61fa      	str	r2, [r7, #28]
 801061c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801061e:	69b9      	ldr	r1, [r7, #24]
 8010620:	69fa      	ldr	r2, [r7, #28]
 8010622:	e841 2300 	strex	r3, r2, [r1]
 8010626:	617b      	str	r3, [r7, #20]
   return(result);
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d1e5      	bne.n	80105fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	2220      	movs	r2, #32
 8010632:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2200      	movs	r2, #0
 801063a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801063e:	2303      	movs	r3, #3
 8010640:	e012      	b.n	8010668 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	2220      	movs	r2, #32
 8010646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2220      	movs	r2, #32
 801064e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2200      	movs	r2, #0
 8010656:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2200      	movs	r2, #0
 801065c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	2200      	movs	r2, #0
 8010662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010666:	2300      	movs	r3, #0
}
 8010668:	4618      	mov	r0, r3
 801066a:	3758      	adds	r7, #88	@ 0x58
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}

08010670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	b084      	sub	sp, #16
 8010674:	af00      	add	r7, sp, #0
 8010676:	60f8      	str	r0, [r7, #12]
 8010678:	60b9      	str	r1, [r7, #8]
 801067a:	603b      	str	r3, [r7, #0]
 801067c:	4613      	mov	r3, r2
 801067e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010680:	e04f      	b.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010682:	69bb      	ldr	r3, [r7, #24]
 8010684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010688:	d04b      	beq.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801068a:	f7f2 f8d5 	bl	8002838 <HAL_GetTick>
 801068e:	4602      	mov	r2, r0
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	1ad3      	subs	r3, r2, r3
 8010694:	69ba      	ldr	r2, [r7, #24]
 8010696:	429a      	cmp	r2, r3
 8010698:	d302      	bcc.n	80106a0 <UART_WaitOnFlagUntilTimeout+0x30>
 801069a:	69bb      	ldr	r3, [r7, #24]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d101      	bne.n	80106a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80106a0:	2303      	movs	r3, #3
 80106a2:	e04e      	b.n	8010742 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	f003 0304 	and.w	r3, r3, #4
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d037      	beq.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	2b80      	cmp	r3, #128	@ 0x80
 80106b6:	d034      	beq.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
 80106b8:	68bb      	ldr	r3, [r7, #8]
 80106ba:	2b40      	cmp	r3, #64	@ 0x40
 80106bc:	d031      	beq.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	69db      	ldr	r3, [r3, #28]
 80106c4:	f003 0308 	and.w	r3, r3, #8
 80106c8:	2b08      	cmp	r3, #8
 80106ca:	d110      	bne.n	80106ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	2208      	movs	r2, #8
 80106d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	f000 f839 	bl	801074c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	2208      	movs	r2, #8
 80106de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	2200      	movs	r2, #0
 80106e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80106ea:	2301      	movs	r3, #1
 80106ec:	e029      	b.n	8010742 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	69db      	ldr	r3, [r3, #28]
 80106f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80106f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80106fc:	d111      	bne.n	8010722 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010706:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010708:	68f8      	ldr	r0, [r7, #12]
 801070a:	f000 f81f 	bl	801074c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	2220      	movs	r2, #32
 8010712:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	2200      	movs	r2, #0
 801071a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801071e:	2303      	movs	r3, #3
 8010720:	e00f      	b.n	8010742 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	69da      	ldr	r2, [r3, #28]
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	4013      	ands	r3, r2
 801072c:	68ba      	ldr	r2, [r7, #8]
 801072e:	429a      	cmp	r2, r3
 8010730:	bf0c      	ite	eq
 8010732:	2301      	moveq	r3, #1
 8010734:	2300      	movne	r3, #0
 8010736:	b2db      	uxtb	r3, r3
 8010738:	461a      	mov	r2, r3
 801073a:	79fb      	ldrb	r3, [r7, #7]
 801073c:	429a      	cmp	r2, r3
 801073e:	d0a0      	beq.n	8010682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010740:	2300      	movs	r3, #0
}
 8010742:	4618      	mov	r0, r3
 8010744:	3710      	adds	r7, #16
 8010746:	46bd      	mov	sp, r7
 8010748:	bd80      	pop	{r7, pc}
	...

0801074c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801074c:	b480      	push	{r7}
 801074e:	b095      	sub	sp, #84	@ 0x54
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801075a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801075c:	e853 3f00 	ldrex	r3, [r3]
 8010760:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010768:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	461a      	mov	r2, r3
 8010770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010772:	643b      	str	r3, [r7, #64]	@ 0x40
 8010774:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010776:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801077a:	e841 2300 	strex	r3, r2, [r1]
 801077e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010782:	2b00      	cmp	r3, #0
 8010784:	d1e6      	bne.n	8010754 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	3308      	adds	r3, #8
 801078c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801078e:	6a3b      	ldr	r3, [r7, #32]
 8010790:	e853 3f00 	ldrex	r3, [r3]
 8010794:	61fb      	str	r3, [r7, #28]
   return(result);
 8010796:	69fa      	ldr	r2, [r7, #28]
 8010798:	4b1e      	ldr	r3, [pc, #120]	@ (8010814 <UART_EndRxTransfer+0xc8>)
 801079a:	4013      	ands	r3, r2
 801079c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	3308      	adds	r3, #8
 80107a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80107a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80107ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80107ae:	e841 2300 	strex	r3, r2, [r1]
 80107b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80107b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d1e5      	bne.n	8010786 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107be:	2b01      	cmp	r3, #1
 80107c0:	d118      	bne.n	80107f4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	e853 3f00 	ldrex	r3, [r3]
 80107ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	f023 0310 	bic.w	r3, r3, #16
 80107d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	461a      	mov	r2, r3
 80107de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107e0:	61bb      	str	r3, [r7, #24]
 80107e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107e4:	6979      	ldr	r1, [r7, #20]
 80107e6:	69ba      	ldr	r2, [r7, #24]
 80107e8:	e841 2300 	strex	r3, r2, [r1]
 80107ec:	613b      	str	r3, [r7, #16]
   return(result);
 80107ee:	693b      	ldr	r3, [r7, #16]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d1e6      	bne.n	80107c2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	2220      	movs	r2, #32
 80107f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	2200      	movs	r2, #0
 8010800:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2200      	movs	r2, #0
 8010806:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010808:	bf00      	nop
 801080a:	3754      	adds	r7, #84	@ 0x54
 801080c:	46bd      	mov	sp, r7
 801080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010812:	4770      	bx	lr
 8010814:	effffffe 	.word	0xeffffffe

08010818 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010824:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2200      	movs	r2, #0
 801082a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801082e:	68f8      	ldr	r0, [r7, #12]
 8010830:	f7ff f854 	bl	800f8dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010834:	bf00      	nop
 8010836:	3710      	adds	r7, #16
 8010838:	46bd      	mov	sp, r7
 801083a:	bd80      	pop	{r7, pc}

0801083c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b088      	sub	sp, #32
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	e853 3f00 	ldrex	r3, [r3]
 8010850:	60bb      	str	r3, [r7, #8]
   return(result);
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010858:	61fb      	str	r3, [r7, #28]
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	461a      	mov	r2, r3
 8010860:	69fb      	ldr	r3, [r7, #28]
 8010862:	61bb      	str	r3, [r7, #24]
 8010864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010866:	6979      	ldr	r1, [r7, #20]
 8010868:	69ba      	ldr	r2, [r7, #24]
 801086a:	e841 2300 	strex	r3, r2, [r1]
 801086e:	613b      	str	r3, [r7, #16]
   return(result);
 8010870:	693b      	ldr	r3, [r7, #16]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d1e6      	bne.n	8010844 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2220      	movs	r2, #32
 801087a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2200      	movs	r2, #0
 8010882:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010884:	6878      	ldr	r0, [r7, #4]
 8010886:	f7ff f81f 	bl	800f8c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801088a:	bf00      	nop
 801088c:	3720      	adds	r7, #32
 801088e:	46bd      	mov	sp, r7
 8010890:	bd80      	pop	{r7, pc}

08010892 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010892:	b480      	push	{r7}
 8010894:	b083      	sub	sp, #12
 8010896:	af00      	add	r7, sp, #0
 8010898:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801089a:	bf00      	nop
 801089c:	370c      	adds	r7, #12
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr

080108a6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80108a6:	b480      	push	{r7}
 80108a8:	b083      	sub	sp, #12
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80108ae:	bf00      	nop
 80108b0:	370c      	adds	r7, #12
 80108b2:	46bd      	mov	sp, r7
 80108b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b8:	4770      	bx	lr

080108ba <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80108ba:	b480      	push	{r7}
 80108bc:	b083      	sub	sp, #12
 80108be:	af00      	add	r7, sp, #0
 80108c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80108c2:	bf00      	nop
 80108c4:	370c      	adds	r7, #12
 80108c6:	46bd      	mov	sp, r7
 80108c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108cc:	4770      	bx	lr

080108ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80108ce:	b480      	push	{r7}
 80108d0:	b085      	sub	sp, #20
 80108d2:	af00      	add	r7, sp, #0
 80108d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108dc:	2b01      	cmp	r3, #1
 80108de:	d101      	bne.n	80108e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80108e0:	2302      	movs	r3, #2
 80108e2:	e027      	b.n	8010934 <HAL_UARTEx_DisableFifoMode+0x66>
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	2201      	movs	r2, #1
 80108e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	2224      	movs	r2, #36	@ 0x24
 80108f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	681a      	ldr	r2, [r3, #0]
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	f022 0201 	bic.w	r2, r2, #1
 801090a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010912:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	2200      	movs	r2, #0
 8010918:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	68fa      	ldr	r2, [r7, #12]
 8010920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2220      	movs	r2, #32
 8010926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2200      	movs	r2, #0
 801092e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010932:	2300      	movs	r3, #0
}
 8010934:	4618      	mov	r0, r3
 8010936:	3714      	adds	r7, #20
 8010938:	46bd      	mov	sp, r7
 801093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093e:	4770      	bx	lr

08010940 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b084      	sub	sp, #16
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010950:	2b01      	cmp	r3, #1
 8010952:	d101      	bne.n	8010958 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010954:	2302      	movs	r3, #2
 8010956:	e02d      	b.n	80109b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2201      	movs	r2, #1
 801095c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2224      	movs	r2, #36	@ 0x24
 8010964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	681a      	ldr	r2, [r3, #0]
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	f022 0201 	bic.w	r2, r2, #1
 801097e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	689b      	ldr	r3, [r3, #8]
 8010986:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	683a      	ldr	r2, [r7, #0]
 8010990:	430a      	orrs	r2, r1
 8010992:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f000 f84f 	bl	8010a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	68fa      	ldr	r2, [r7, #12]
 80109a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2220      	movs	r2, #32
 80109a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2200      	movs	r2, #0
 80109ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109b2:	2300      	movs	r3, #0
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3710      	adds	r7, #16
 80109b8:	46bd      	mov	sp, r7
 80109ba:	bd80      	pop	{r7, pc}

080109bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b084      	sub	sp, #16
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80109cc:	2b01      	cmp	r3, #1
 80109ce:	d101      	bne.n	80109d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80109d0:	2302      	movs	r3, #2
 80109d2:	e02d      	b.n	8010a30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2201      	movs	r2, #1
 80109d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	2224      	movs	r2, #36	@ 0x24
 80109e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	681a      	ldr	r2, [r3, #0]
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	f022 0201 	bic.w	r2, r2, #1
 80109fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	689b      	ldr	r3, [r3, #8]
 8010a02:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	683a      	ldr	r2, [r7, #0]
 8010a0c:	430a      	orrs	r2, r1
 8010a0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a10:	6878      	ldr	r0, [r7, #4]
 8010a12:	f000 f811 	bl	8010a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	68fa      	ldr	r2, [r7, #12]
 8010a1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	2220      	movs	r2, #32
 8010a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	2200      	movs	r2, #0
 8010a2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a2e:	2300      	movs	r3, #0
}
 8010a30:	4618      	mov	r0, r3
 8010a32:	3710      	adds	r7, #16
 8010a34:	46bd      	mov	sp, r7
 8010a36:	bd80      	pop	{r7, pc}

08010a38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010a38:	b480      	push	{r7}
 8010a3a:	b085      	sub	sp, #20
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d108      	bne.n	8010a5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	2201      	movs	r2, #1
 8010a4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2201      	movs	r2, #1
 8010a54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010a58:	e031      	b.n	8010abe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010a5a:	2310      	movs	r3, #16
 8010a5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010a5e:	2310      	movs	r3, #16
 8010a60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	689b      	ldr	r3, [r3, #8]
 8010a68:	0e5b      	lsrs	r3, r3, #25
 8010a6a:	b2db      	uxtb	r3, r3
 8010a6c:	f003 0307 	and.w	r3, r3, #7
 8010a70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	689b      	ldr	r3, [r3, #8]
 8010a78:	0f5b      	lsrs	r3, r3, #29
 8010a7a:	b2db      	uxtb	r3, r3
 8010a7c:	f003 0307 	and.w	r3, r3, #7
 8010a80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a82:	7bbb      	ldrb	r3, [r7, #14]
 8010a84:	7b3a      	ldrb	r2, [r7, #12]
 8010a86:	4911      	ldr	r1, [pc, #68]	@ (8010acc <UARTEx_SetNbDataToProcess+0x94>)
 8010a88:	5c8a      	ldrb	r2, [r1, r2]
 8010a8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010a8e:	7b3a      	ldrb	r2, [r7, #12]
 8010a90:	490f      	ldr	r1, [pc, #60]	@ (8010ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8010a92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a94:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a98:	b29a      	uxth	r2, r3
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010aa0:	7bfb      	ldrb	r3, [r7, #15]
 8010aa2:	7b7a      	ldrb	r2, [r7, #13]
 8010aa4:	4909      	ldr	r1, [pc, #36]	@ (8010acc <UARTEx_SetNbDataToProcess+0x94>)
 8010aa6:	5c8a      	ldrb	r2, [r1, r2]
 8010aa8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010aac:	7b7a      	ldrb	r2, [r7, #13]
 8010aae:	4908      	ldr	r1, [pc, #32]	@ (8010ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8010ab0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010ab2:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ab6:	b29a      	uxth	r2, r3
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010abe:	bf00      	nop
 8010ac0:	3714      	adds	r7, #20
 8010ac2:	46bd      	mov	sp, r7
 8010ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac8:	4770      	bx	lr
 8010aca:	bf00      	nop
 8010acc:	080243f8 	.word	0x080243f8
 8010ad0:	08024400 	.word	0x08024400

08010ad4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b084      	sub	sp, #16
 8010ad8:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8010ada:	4b92      	ldr	r3, [pc, #584]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010adc:	22c0      	movs	r2, #192	@ 0xc0
 8010ade:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8010ae0:	4b90      	ldr	r3, [pc, #576]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010ae2:	22a8      	movs	r2, #168	@ 0xa8
 8010ae4:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8010ae6:	4b8f      	ldr	r3, [pc, #572]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010ae8:	2201      	movs	r2, #1
 8010aea:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 8010aec:	4b8d      	ldr	r3, [pc, #564]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010aee:	220a      	movs	r2, #10
 8010af0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8010af2:	4b8d      	ldr	r3, [pc, #564]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010af4:	22ff      	movs	r2, #255	@ 0xff
 8010af6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8010af8:	4b8b      	ldr	r3, [pc, #556]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010afa:	22ff      	movs	r2, #255	@ 0xff
 8010afc:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8010afe:	4b8a      	ldr	r3, [pc, #552]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010b00:	22ff      	movs	r2, #255	@ 0xff
 8010b02:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8010b04:	4b88      	ldr	r3, [pc, #544]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010b06:	2200      	movs	r2, #0
 8010b08:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8010b0a:	4b88      	ldr	r3, [pc, #544]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010b0c:	22c0      	movs	r2, #192	@ 0xc0
 8010b0e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8010b10:	4b86      	ldr	r3, [pc, #536]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010b12:	22a8      	movs	r2, #168	@ 0xa8
 8010b14:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8010b16:	4b85      	ldr	r3, [pc, #532]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010b18:	2201      	movs	r2, #1
 8010b1a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8010b1c:	4b83      	ldr	r3, [pc, #524]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010b1e:	2201      	movs	r2, #1
 8010b20:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8010b22:	2100      	movs	r1, #0
 8010b24:	2000      	movs	r0, #0
 8010b26:	f004 fe2f 	bl	8015788 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8010b2a:	4b7e      	ldr	r3, [pc, #504]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b2c:	781b      	ldrb	r3, [r3, #0]
 8010b2e:	061a      	lsls	r2, r3, #24
 8010b30:	4b7c      	ldr	r3, [pc, #496]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b32:	785b      	ldrb	r3, [r3, #1]
 8010b34:	041b      	lsls	r3, r3, #16
 8010b36:	431a      	orrs	r2, r3
 8010b38:	4b7a      	ldr	r3, [pc, #488]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b3a:	789b      	ldrb	r3, [r3, #2]
 8010b3c:	021b      	lsls	r3, r3, #8
 8010b3e:	4313      	orrs	r3, r2
 8010b40:	4a78      	ldr	r2, [pc, #480]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b42:	78d2      	ldrb	r2, [r2, #3]
 8010b44:	4313      	orrs	r3, r2
 8010b46:	061a      	lsls	r2, r3, #24
 8010b48:	4b76      	ldr	r3, [pc, #472]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b4a:	781b      	ldrb	r3, [r3, #0]
 8010b4c:	0619      	lsls	r1, r3, #24
 8010b4e:	4b75      	ldr	r3, [pc, #468]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b50:	785b      	ldrb	r3, [r3, #1]
 8010b52:	041b      	lsls	r3, r3, #16
 8010b54:	4319      	orrs	r1, r3
 8010b56:	4b73      	ldr	r3, [pc, #460]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b58:	789b      	ldrb	r3, [r3, #2]
 8010b5a:	021b      	lsls	r3, r3, #8
 8010b5c:	430b      	orrs	r3, r1
 8010b5e:	4971      	ldr	r1, [pc, #452]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b60:	78c9      	ldrb	r1, [r1, #3]
 8010b62:	430b      	orrs	r3, r1
 8010b64:	021b      	lsls	r3, r3, #8
 8010b66:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010b6a:	431a      	orrs	r2, r3
 8010b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	0619      	lsls	r1, r3, #24
 8010b72:	4b6c      	ldr	r3, [pc, #432]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b74:	785b      	ldrb	r3, [r3, #1]
 8010b76:	041b      	lsls	r3, r3, #16
 8010b78:	4319      	orrs	r1, r3
 8010b7a:	4b6a      	ldr	r3, [pc, #424]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b7c:	789b      	ldrb	r3, [r3, #2]
 8010b7e:	021b      	lsls	r3, r3, #8
 8010b80:	430b      	orrs	r3, r1
 8010b82:	4968      	ldr	r1, [pc, #416]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b84:	78c9      	ldrb	r1, [r1, #3]
 8010b86:	430b      	orrs	r3, r1
 8010b88:	0a1b      	lsrs	r3, r3, #8
 8010b8a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010b8e:	431a      	orrs	r2, r3
 8010b90:	4b64      	ldr	r3, [pc, #400]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b92:	781b      	ldrb	r3, [r3, #0]
 8010b94:	0619      	lsls	r1, r3, #24
 8010b96:	4b63      	ldr	r3, [pc, #396]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010b98:	785b      	ldrb	r3, [r3, #1]
 8010b9a:	041b      	lsls	r3, r3, #16
 8010b9c:	4319      	orrs	r1, r3
 8010b9e:	4b61      	ldr	r3, [pc, #388]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010ba0:	789b      	ldrb	r3, [r3, #2]
 8010ba2:	021b      	lsls	r3, r3, #8
 8010ba4:	430b      	orrs	r3, r1
 8010ba6:	495f      	ldr	r1, [pc, #380]	@ (8010d24 <MX_LWIP_Init+0x250>)
 8010ba8:	78c9      	ldrb	r1, [r1, #3]
 8010baa:	430b      	orrs	r3, r1
 8010bac:	0e1b      	lsrs	r3, r3, #24
 8010bae:	4313      	orrs	r3, r2
 8010bb0:	4a5f      	ldr	r2, [pc, #380]	@ (8010d30 <MX_LWIP_Init+0x25c>)
 8010bb2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8010bb4:	4b5c      	ldr	r3, [pc, #368]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bb6:	781b      	ldrb	r3, [r3, #0]
 8010bb8:	061a      	lsls	r2, r3, #24
 8010bba:	4b5b      	ldr	r3, [pc, #364]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bbc:	785b      	ldrb	r3, [r3, #1]
 8010bbe:	041b      	lsls	r3, r3, #16
 8010bc0:	431a      	orrs	r2, r3
 8010bc2:	4b59      	ldr	r3, [pc, #356]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bc4:	789b      	ldrb	r3, [r3, #2]
 8010bc6:	021b      	lsls	r3, r3, #8
 8010bc8:	4313      	orrs	r3, r2
 8010bca:	4a57      	ldr	r2, [pc, #348]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bcc:	78d2      	ldrb	r2, [r2, #3]
 8010bce:	4313      	orrs	r3, r2
 8010bd0:	061a      	lsls	r2, r3, #24
 8010bd2:	4b55      	ldr	r3, [pc, #340]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bd4:	781b      	ldrb	r3, [r3, #0]
 8010bd6:	0619      	lsls	r1, r3, #24
 8010bd8:	4b53      	ldr	r3, [pc, #332]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bda:	785b      	ldrb	r3, [r3, #1]
 8010bdc:	041b      	lsls	r3, r3, #16
 8010bde:	4319      	orrs	r1, r3
 8010be0:	4b51      	ldr	r3, [pc, #324]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010be2:	789b      	ldrb	r3, [r3, #2]
 8010be4:	021b      	lsls	r3, r3, #8
 8010be6:	430b      	orrs	r3, r1
 8010be8:	494f      	ldr	r1, [pc, #316]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bea:	78c9      	ldrb	r1, [r1, #3]
 8010bec:	430b      	orrs	r3, r1
 8010bee:	021b      	lsls	r3, r3, #8
 8010bf0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010bf4:	431a      	orrs	r2, r3
 8010bf6:	4b4c      	ldr	r3, [pc, #304]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	0619      	lsls	r1, r3, #24
 8010bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010bfe:	785b      	ldrb	r3, [r3, #1]
 8010c00:	041b      	lsls	r3, r3, #16
 8010c02:	4319      	orrs	r1, r3
 8010c04:	4b48      	ldr	r3, [pc, #288]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c06:	789b      	ldrb	r3, [r3, #2]
 8010c08:	021b      	lsls	r3, r3, #8
 8010c0a:	430b      	orrs	r3, r1
 8010c0c:	4946      	ldr	r1, [pc, #280]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c0e:	78c9      	ldrb	r1, [r1, #3]
 8010c10:	430b      	orrs	r3, r1
 8010c12:	0a1b      	lsrs	r3, r3, #8
 8010c14:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010c18:	431a      	orrs	r2, r3
 8010c1a:	4b43      	ldr	r3, [pc, #268]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c1c:	781b      	ldrb	r3, [r3, #0]
 8010c1e:	0619      	lsls	r1, r3, #24
 8010c20:	4b41      	ldr	r3, [pc, #260]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c22:	785b      	ldrb	r3, [r3, #1]
 8010c24:	041b      	lsls	r3, r3, #16
 8010c26:	4319      	orrs	r1, r3
 8010c28:	4b3f      	ldr	r3, [pc, #252]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c2a:	789b      	ldrb	r3, [r3, #2]
 8010c2c:	021b      	lsls	r3, r3, #8
 8010c2e:	430b      	orrs	r3, r1
 8010c30:	493d      	ldr	r1, [pc, #244]	@ (8010d28 <MX_LWIP_Init+0x254>)
 8010c32:	78c9      	ldrb	r1, [r1, #3]
 8010c34:	430b      	orrs	r3, r1
 8010c36:	0e1b      	lsrs	r3, r3, #24
 8010c38:	4313      	orrs	r3, r2
 8010c3a:	4a3e      	ldr	r2, [pc, #248]	@ (8010d34 <MX_LWIP_Init+0x260>)
 8010c3c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8010c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c40:	781b      	ldrb	r3, [r3, #0]
 8010c42:	061a      	lsls	r2, r3, #24
 8010c44:	4b39      	ldr	r3, [pc, #228]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c46:	785b      	ldrb	r3, [r3, #1]
 8010c48:	041b      	lsls	r3, r3, #16
 8010c4a:	431a      	orrs	r2, r3
 8010c4c:	4b37      	ldr	r3, [pc, #220]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c4e:	789b      	ldrb	r3, [r3, #2]
 8010c50:	021b      	lsls	r3, r3, #8
 8010c52:	4313      	orrs	r3, r2
 8010c54:	4a35      	ldr	r2, [pc, #212]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c56:	78d2      	ldrb	r2, [r2, #3]
 8010c58:	4313      	orrs	r3, r2
 8010c5a:	061a      	lsls	r2, r3, #24
 8010c5c:	4b33      	ldr	r3, [pc, #204]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c5e:	781b      	ldrb	r3, [r3, #0]
 8010c60:	0619      	lsls	r1, r3, #24
 8010c62:	4b32      	ldr	r3, [pc, #200]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c64:	785b      	ldrb	r3, [r3, #1]
 8010c66:	041b      	lsls	r3, r3, #16
 8010c68:	4319      	orrs	r1, r3
 8010c6a:	4b30      	ldr	r3, [pc, #192]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c6c:	789b      	ldrb	r3, [r3, #2]
 8010c6e:	021b      	lsls	r3, r3, #8
 8010c70:	430b      	orrs	r3, r1
 8010c72:	492e      	ldr	r1, [pc, #184]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c74:	78c9      	ldrb	r1, [r1, #3]
 8010c76:	430b      	orrs	r3, r1
 8010c78:	021b      	lsls	r3, r3, #8
 8010c7a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010c7e:	431a      	orrs	r2, r3
 8010c80:	4b2a      	ldr	r3, [pc, #168]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c82:	781b      	ldrb	r3, [r3, #0]
 8010c84:	0619      	lsls	r1, r3, #24
 8010c86:	4b29      	ldr	r3, [pc, #164]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c88:	785b      	ldrb	r3, [r3, #1]
 8010c8a:	041b      	lsls	r3, r3, #16
 8010c8c:	4319      	orrs	r1, r3
 8010c8e:	4b27      	ldr	r3, [pc, #156]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c90:	789b      	ldrb	r3, [r3, #2]
 8010c92:	021b      	lsls	r3, r3, #8
 8010c94:	430b      	orrs	r3, r1
 8010c96:	4925      	ldr	r1, [pc, #148]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010c98:	78c9      	ldrb	r1, [r1, #3]
 8010c9a:	430b      	orrs	r3, r1
 8010c9c:	0a1b      	lsrs	r3, r3, #8
 8010c9e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010ca2:	431a      	orrs	r2, r3
 8010ca4:	4b21      	ldr	r3, [pc, #132]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010ca6:	781b      	ldrb	r3, [r3, #0]
 8010ca8:	0619      	lsls	r1, r3, #24
 8010caa:	4b20      	ldr	r3, [pc, #128]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010cac:	785b      	ldrb	r3, [r3, #1]
 8010cae:	041b      	lsls	r3, r3, #16
 8010cb0:	4319      	orrs	r1, r3
 8010cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010cb4:	789b      	ldrb	r3, [r3, #2]
 8010cb6:	021b      	lsls	r3, r3, #8
 8010cb8:	430b      	orrs	r3, r1
 8010cba:	491c      	ldr	r1, [pc, #112]	@ (8010d2c <MX_LWIP_Init+0x258>)
 8010cbc:	78c9      	ldrb	r1, [r1, #3]
 8010cbe:	430b      	orrs	r3, r1
 8010cc0:	0e1b      	lsrs	r3, r3, #24
 8010cc2:	4313      	orrs	r3, r2
 8010cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8010d38 <MX_LWIP_Init+0x264>)
 8010cc6:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8010cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8010d3c <MX_LWIP_Init+0x268>)
 8010cca:	9302      	str	r3, [sp, #8]
 8010ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8010d40 <MX_LWIP_Init+0x26c>)
 8010cce:	9301      	str	r3, [sp, #4]
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	9300      	str	r3, [sp, #0]
 8010cd4:	4b18      	ldr	r3, [pc, #96]	@ (8010d38 <MX_LWIP_Init+0x264>)
 8010cd6:	4a17      	ldr	r2, [pc, #92]	@ (8010d34 <MX_LWIP_Init+0x260>)
 8010cd8:	4915      	ldr	r1, [pc, #84]	@ (8010d30 <MX_LWIP_Init+0x25c>)
 8010cda:	481a      	ldr	r0, [pc, #104]	@ (8010d44 <MX_LWIP_Init+0x270>)
 8010cdc:	f005 fb1a 	bl	8016314 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8010ce0:	4818      	ldr	r0, [pc, #96]	@ (8010d44 <MX_LWIP_Init+0x270>)
 8010ce2:	f005 fcc9 	bl	8016678 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8010ce6:	4817      	ldr	r0, [pc, #92]	@ (8010d44 <MX_LWIP_Init+0x270>)
 8010ce8:	f005 fcd6 	bl	8016698 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8010cec:	4916      	ldr	r1, [pc, #88]	@ (8010d48 <MX_LWIP_Init+0x274>)
 8010cee:	4815      	ldr	r0, [pc, #84]	@ (8010d44 <MX_LWIP_Init+0x270>)
 8010cf0:	f005 fdd4 	bl	801689c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8010cf4:	2224      	movs	r2, #36	@ 0x24
 8010cf6:	2100      	movs	r1, #0
 8010cf8:	4814      	ldr	r0, [pc, #80]	@ (8010d4c <MX_LWIP_Init+0x278>)
 8010cfa:	f00f fa07 	bl	802010c <memset>
  attributes.name = "EthLink";
 8010cfe:	4b13      	ldr	r3, [pc, #76]	@ (8010d4c <MX_LWIP_Init+0x278>)
 8010d00:	4a13      	ldr	r2, [pc, #76]	@ (8010d50 <MX_LWIP_Init+0x27c>)
 8010d02:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8010d04:	4b11      	ldr	r3, [pc, #68]	@ (8010d4c <MX_LWIP_Init+0x278>)
 8010d06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010d0a:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8010d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8010d4c <MX_LWIP_Init+0x278>)
 8010d0e:	2210      	movs	r2, #16
 8010d10:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8010d12:	4a0e      	ldr	r2, [pc, #56]	@ (8010d4c <MX_LWIP_Init+0x278>)
 8010d14:	490b      	ldr	r1, [pc, #44]	@ (8010d44 <MX_LWIP_Init+0x270>)
 8010d16:	480f      	ldr	r0, [pc, #60]	@ (8010d54 <MX_LWIP_Init+0x280>)
 8010d18:	f000 fe11 	bl	801193e <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8010d1c:	bf00      	nop
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}
 8010d22:	bf00      	nop
 8010d24:	240004a4 	.word	0x240004a4
 8010d28:	240004a8 	.word	0x240004a8
 8010d2c:	240004ac 	.word	0x240004ac
 8010d30:	24000498 	.word	0x24000498
 8010d34:	2400049c 	.word	0x2400049c
 8010d38:	240004a0 	.word	0x240004a0
 8010d3c:	080156c5 	.word	0x080156c5
 8010d40:	080112e5 	.word	0x080112e5
 8010d44:	24000464 	.word	0x24000464
 8010d48:	08010d59 	.word	0x08010d59
 8010d4c:	240004b0 	.word	0x240004b0
 8010d50:	080210c4 	.word	0x080210c4
 8010d54:	08011595 	.word	0x08011595

08010d58 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8010d58:	b480      	push	{r7}
 8010d5a:	b083      	sub	sp, #12
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8010d60:	bf00      	nop
 8010d62:	370c      	adds	r7, #12
 8010d64:	46bd      	mov	sp, r7
 8010d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d6a:	4770      	bx	lr

08010d6c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b082      	sub	sp, #8
 8010d70:	af00      	add	r7, sp, #0
 8010d72:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8010d74:	4b04      	ldr	r3, [pc, #16]	@ (8010d88 <HAL_ETH_RxCpltCallback+0x1c>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f001 f877 	bl	8011e6c <osSemaphoreRelease>
}
 8010d7e:	bf00      	nop
 8010d80:	3708      	adds	r7, #8
 8010d82:	46bd      	mov	sp, r7
 8010d84:	bd80      	pop	{r7, pc}
 8010d86:	bf00      	nop
 8010d88:	240004dc 	.word	0x240004dc

08010d8c <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8010d8c:	b580      	push	{r7, lr}
 8010d8e:	b082      	sub	sp, #8
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8010d94:	4b04      	ldr	r3, [pc, #16]	@ (8010da8 <HAL_ETH_TxCpltCallback+0x1c>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f001 f867 	bl	8011e6c <osSemaphoreRelease>
}
 8010d9e:	bf00      	nop
 8010da0:	3708      	adds	r7, #8
 8010da2:	46bd      	mov	sp, r7
 8010da4:	bd80      	pop	{r7, pc}
 8010da6:	bf00      	nop
 8010da8:	240004e0 	.word	0x240004e0

08010dac <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	b082      	sub	sp, #8
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8010db4:	6878      	ldr	r0, [r7, #4]
 8010db6:	f7f7 f99c 	bl	80080f2 <HAL_ETH_GetDMAError>
 8010dba:	4603      	mov	r3, r0
 8010dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010dc0:	2b80      	cmp	r3, #128	@ 0x80
 8010dc2:	d104      	bne.n	8010dce <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8010dc4:	4b04      	ldr	r3, [pc, #16]	@ (8010dd8 <HAL_ETH_ErrorCallback+0x2c>)
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f001 f84f 	bl	8011e6c <osSemaphoreRelease>
  }
}
 8010dce:	bf00      	nop
 8010dd0:	3708      	adds	r7, #8
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}
 8010dd6:	bf00      	nop
 8010dd8:	240004dc 	.word	0x240004dc

08010ddc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b0aa      	sub	sp, #168	@ 0xa8
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8010de4:	2300      	movs	r3, #0
 8010de6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 8010dea:	2300      	movs	r3, #0
 8010dec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 8010df0:	2300      	movs	r3, #0
 8010df2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 8010df6:	f107 0310 	add.w	r3, r7, #16
 8010dfa:	2264      	movs	r2, #100	@ 0x64
 8010dfc:	2100      	movs	r1, #0
 8010dfe:	4618      	mov	r0, r3
 8010e00:	f00f f984 	bl	802010c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8010e04:	4b89      	ldr	r3, [pc, #548]	@ (801102c <low_level_init+0x250>)
 8010e06:	4a8a      	ldr	r2, [pc, #552]	@ (8011030 <low_level_init+0x254>)
 8010e08:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8010e0e:	2380      	movs	r3, #128	@ 0x80
 8010e10:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8010e12:	23e1      	movs	r3, #225	@ 0xe1
 8010e14:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8010e16:	2300      	movs	r3, #0
 8010e18:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8010e22:	4a82      	ldr	r2, [pc, #520]	@ (801102c <low_level_init+0x250>)
 8010e24:	f107 0308 	add.w	r3, r7, #8
 8010e28:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8010e2a:	4b80      	ldr	r3, [pc, #512]	@ (801102c <low_level_init+0x250>)
 8010e2c:	2201      	movs	r2, #1
 8010e2e:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8010e30:	4b7e      	ldr	r3, [pc, #504]	@ (801102c <low_level_init+0x250>)
 8010e32:	4a80      	ldr	r2, [pc, #512]	@ (8011034 <low_level_init+0x258>)
 8010e34:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8010e36:	4b7d      	ldr	r3, [pc, #500]	@ (801102c <low_level_init+0x250>)
 8010e38:	4a7f      	ldr	r2, [pc, #508]	@ (8011038 <low_level_init+0x25c>)
 8010e3a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8010e3c:	4b7b      	ldr	r3, [pc, #492]	@ (801102c <low_level_init+0x250>)
 8010e3e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8010e42:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8010e44:	4879      	ldr	r0, [pc, #484]	@ (801102c <low_level_init+0x250>)
 8010e46:	f7f6 f935 	bl	80070b4 <HAL_ETH_Init>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8010e50:	2238      	movs	r2, #56	@ 0x38
 8010e52:	2100      	movs	r1, #0
 8010e54:	4879      	ldr	r0, [pc, #484]	@ (801103c <low_level_init+0x260>)
 8010e56:	f00f f959 	bl	802010c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8010e5a:	4b78      	ldr	r3, [pc, #480]	@ (801103c <low_level_init+0x260>)
 8010e5c:	2221      	movs	r2, #33	@ 0x21
 8010e5e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8010e60:	4b76      	ldr	r3, [pc, #472]	@ (801103c <low_level_init+0x260>)
 8010e62:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8010e66:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8010e68:	4b74      	ldr	r3, [pc, #464]	@ (801103c <low_level_init+0x260>)
 8010e6a:	2200      	movs	r2, #0
 8010e6c:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8010e6e:	4874      	ldr	r0, [pc, #464]	@ (8011040 <low_level_init+0x264>)
 8010e70:	f005 f90a 	bl	8016088 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2206      	movs	r2, #6
 8010e78:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8010e7c:	4b6b      	ldr	r3, [pc, #428]	@ (801102c <low_level_init+0x250>)
 8010e7e:	685b      	ldr	r3, [r3, #4]
 8010e80:	781a      	ldrb	r2, [r3, #0]
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8010e88:	4b68      	ldr	r3, [pc, #416]	@ (801102c <low_level_init+0x250>)
 8010e8a:	685b      	ldr	r3, [r3, #4]
 8010e8c:	785a      	ldrb	r2, [r3, #1]
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8010e94:	4b65      	ldr	r3, [pc, #404]	@ (801102c <low_level_init+0x250>)
 8010e96:	685b      	ldr	r3, [r3, #4]
 8010e98:	789a      	ldrb	r2, [r3, #2]
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8010ea0:	4b62      	ldr	r3, [pc, #392]	@ (801102c <low_level_init+0x250>)
 8010ea2:	685b      	ldr	r3, [r3, #4]
 8010ea4:	78da      	ldrb	r2, [r3, #3]
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8010eac:	4b5f      	ldr	r3, [pc, #380]	@ (801102c <low_level_init+0x250>)
 8010eae:	685b      	ldr	r3, [r3, #4]
 8010eb0:	791a      	ldrb	r2, [r3, #4]
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8010eb8:	4b5c      	ldr	r3, [pc, #368]	@ (801102c <low_level_init+0x250>)
 8010eba:	685b      	ldr	r3, [r3, #4]
 8010ebc:	795a      	ldrb	r2, [r3, #5]
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8010eca:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010ed2:	f043 030a 	orr.w	r3, r3, #10
 8010ed6:	b2da      	uxtb	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8010ede:	2200      	movs	r2, #0
 8010ee0:	2100      	movs	r1, #0
 8010ee2:	2001      	movs	r0, #1
 8010ee4:	f000 fee6 	bl	8011cb4 <osSemaphoreNew>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	4a56      	ldr	r2, [pc, #344]	@ (8011044 <low_level_init+0x268>)
 8010eec:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8010eee:	2200      	movs	r2, #0
 8010ef0:	2100      	movs	r1, #0
 8010ef2:	2001      	movs	r0, #1
 8010ef4:	f000 fede 	bl	8011cb4 <osSemaphoreNew>
 8010ef8:	4603      	mov	r3, r0
 8010efa:	4a53      	ldr	r2, [pc, #332]	@ (8011048 <low_level_init+0x26c>)
 8010efc:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8010efe:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8010f02:	2224      	movs	r2, #36	@ 0x24
 8010f04:	2100      	movs	r1, #0
 8010f06:	4618      	mov	r0, r3
 8010f08:	f00f f900 	bl	802010c <memset>
  attributes.name = "EthIf";
 8010f0c:	4b4f      	ldr	r3, [pc, #316]	@ (801104c <low_level_init+0x270>)
 8010f0e:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8010f10:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8010f14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8010f18:	2330      	movs	r3, #48	@ 0x30
 8010f1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 8010f1e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8010f22:	461a      	mov	r2, r3
 8010f24:	6879      	ldr	r1, [r7, #4]
 8010f26:	484a      	ldr	r0, [pc, #296]	@ (8011050 <low_level_init+0x274>)
 8010f28:	f000 fd09 	bl	801193e <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8010f2c:	4949      	ldr	r1, [pc, #292]	@ (8011054 <low_level_init+0x278>)
 8010f2e:	484a      	ldr	r0, [pc, #296]	@ (8011058 <low_level_init+0x27c>)
 8010f30:	f7f1 f833 	bl	8001f9a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8010f34:	4848      	ldr	r0, [pc, #288]	@ (8011058 <low_level_init+0x27c>)
 8010f36:	f7f1 f862 	bl	8001ffe <LAN8742_Init>
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d006      	beq.n	8010f4e <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f005 fc7b 	bl	801683c <netif_set_link_down>
    netif_set_down(netif);
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f005 fc12 	bl	8016770 <netif_set_down>
 8010f4c:	e06b      	b.n	8011026 <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8010f4e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d165      	bne.n	8011022 <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8010f56:	4840      	ldr	r0, [pc, #256]	@ (8011058 <low_level_init+0x27c>)
 8010f58:	f7f1 f89e 	bl	8002098 <LAN8742_GetLinkState>
 8010f5c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8010f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f64:	2b01      	cmp	r3, #1
 8010f66:	dc06      	bgt.n	8010f76 <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 8010f68:	6878      	ldr	r0, [r7, #4]
 8010f6a:	f005 fc67 	bl	801683c <netif_set_link_down>
      netif_set_down(netif);
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	f005 fbfe 	bl	8016770 <netif_set_down>
 8010f74:	e057      	b.n	8011026 <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 8010f76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010f7a:	3b02      	subs	r3, #2
 8010f7c:	2b03      	cmp	r3, #3
 8010f7e:	d82b      	bhi.n	8010fd8 <low_level_init+0x1fc>
 8010f80:	a201      	add	r2, pc, #4	@ (adr r2, 8010f88 <low_level_init+0x1ac>)
 8010f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f86:	bf00      	nop
 8010f88:	08010f99 	.word	0x08010f99
 8010f8c:	08010fab 	.word	0x08010fab
 8010f90:	08010fbb 	.word	0x08010fbb
 8010f94:	08010fcb 	.word	0x08010fcb
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8010f98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010f9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010fa0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010fa4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010fa8:	e01f      	b.n	8010fea <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8010faa:	2300      	movs	r3, #0
 8010fac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010fb0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010fb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010fb8:	e017      	b.n	8010fea <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8010fba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010fc8:	e00f      	b.n	8010fea <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010fd6:	e008      	b.n	8010fea <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8010fd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010fdc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010fe0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010fe4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010fe8:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8010fea:	f107 0310 	add.w	r3, r7, #16
 8010fee:	4619      	mov	r1, r3
 8010ff0:	480e      	ldr	r0, [pc, #56]	@ (801102c <low_level_init+0x250>)
 8010ff2:	f7f6 fe33 	bl	8007c5c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8010ff6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 8010ffc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011000:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8011002:	f107 0310 	add.w	r3, r7, #16
 8011006:	4619      	mov	r1, r3
 8011008:	4808      	ldr	r0, [pc, #32]	@ (801102c <low_level_init+0x250>)
 801100a:	f7f6 fffb 	bl	8008004 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 801100e:	4807      	ldr	r0, [pc, #28]	@ (801102c <low_level_init+0x250>)
 8011010:	f7f6 f94e 	bl	80072b0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8011014:	6878      	ldr	r0, [r7, #4]
 8011016:	f005 fb3f 	bl	8016698 <netif_set_up>
    netif_set_link_up(netif);
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f005 fbda 	bl	80167d4 <netif_set_link_up>
 8011020:	e001      	b.n	8011026 <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 8011022:	f7f0 fcaf 	bl	8001984 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8011026:	37a8      	adds	r7, #168	@ 0xa8
 8011028:	46bd      	mov	sp, r7
 801102a:	bd80      	pop	{r7, pc}
 801102c:	240004e4 	.word	0x240004e4
 8011030:	40028000 	.word	0x40028000
 8011034:	30000060 	.word	0x30000060
 8011038:	30000000 	.word	0x30000000
 801103c:	24000594 	.word	0x24000594
 8011040:	08024408 	.word	0x08024408
 8011044:	240004dc 	.word	0x240004dc
 8011048:	240004e0 	.word	0x240004e0
 801104c:	080210cc 	.word	0x080210cc
 8011050:	08011291 	.word	0x08011291
 8011054:	24000010 	.word	0x24000010
 8011058:	240005cc 	.word	0x240005cc

0801105c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b094      	sub	sp, #80	@ 0x50
 8011060:	af02      	add	r7, sp, #8
 8011062:	6078      	str	r0, [r7, #4]
 8011064:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8011066:	2300      	movs	r3, #0
 8011068:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 801106a:	2300      	movs	r3, #0
 801106c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 801106e:	2300      	movs	r3, #0
 8011070:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8011074:	f107 0308 	add.w	r3, r7, #8
 8011078:	2230      	movs	r2, #48	@ 0x30
 801107a:	2100      	movs	r1, #0
 801107c:	4618      	mov	r0, r3
 801107e:	f00f f845 	bl	802010c <memset>
  static uint32_t tx_ok_cnt = 0, tx_fail_cnt = 0;
  static uint8_t first_diag = 1;
  
  /* 首次调用时打印诊断信息 */
  if (first_diag) {
 8011082:	4b6e      	ldr	r3, [pc, #440]	@ (801123c <low_level_output+0x1e0>)
 8011084:	781b      	ldrb	r3, [r3, #0]
 8011086:	2b00      	cmp	r3, #0
 8011088:	d00b      	beq.n	80110a2 <low_level_output+0x46>
    first_diag = 0;
 801108a:	4b6c      	ldr	r3, [pc, #432]	@ (801123c <low_level_output+0x1e0>)
 801108c:	2200      	movs	r2, #0
 801108e:	701a      	strb	r2, [r3, #0]
    printf("[ETH_DIAG] gState=0x%lX, BuffersInUse=%ld/%d\r\n", 
           (uint32_t)heth.gState, heth.TxDescList.BuffersInUse, ETH_TX_DESC_CNT);
 8011090:	4b6b      	ldr	r3, [pc, #428]	@ (8011240 <low_level_output+0x1e4>)
 8011092:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
    printf("[ETH_DIAG] gState=0x%lX, BuffersInUse=%ld/%d\r\n", 
 8011096:	4b6a      	ldr	r3, [pc, #424]	@ (8011240 <low_level_output+0x1e4>)
 8011098:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801109a:	2304      	movs	r3, #4
 801109c:	4869      	ldr	r0, [pc, #420]	@ (8011244 <low_level_output+0x1e8>)
 801109e:	f00e fedd 	bl	801fe5c <iprintf>
  }

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80110a2:	f107 0308 	add.w	r3, r7, #8
 80110a6:	2230      	movs	r2, #48	@ 0x30
 80110a8:	2100      	movs	r1, #0
 80110aa:	4618      	mov	r0, r3
 80110ac:	f00f f82e 	bl	802010c <memset>

  for(q = p; q != NULL; q = q->next)
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80110b4:	e045      	b.n	8011142 <low_level_output+0xe6>
  {
    if(i >= ETH_TX_DESC_CNT)
 80110b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110b8:	2b03      	cmp	r3, #3
 80110ba:	d902      	bls.n	80110c2 <low_level_output+0x66>
      return ERR_IF;
 80110bc:	f06f 030b 	mvn.w	r3, #11
 80110c0:	e0b7      	b.n	8011232 <low_level_output+0x1d6>

    Txbuffer[i].buffer = q->payload;
 80110c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110c4:	6859      	ldr	r1, [r3, #4]
 80110c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110c8:	4613      	mov	r3, r2
 80110ca:	005b      	lsls	r3, r3, #1
 80110cc:	4413      	add	r3, r2
 80110ce:	009b      	lsls	r3, r3, #2
 80110d0:	3348      	adds	r3, #72	@ 0x48
 80110d2:	443b      	add	r3, r7
 80110d4:	3b40      	subs	r3, #64	@ 0x40
 80110d6:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 80110d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110da:	895b      	ldrh	r3, [r3, #10]
 80110dc:	4619      	mov	r1, r3
 80110de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110e0:	4613      	mov	r3, r2
 80110e2:	005b      	lsls	r3, r3, #1
 80110e4:	4413      	add	r3, r2
 80110e6:	009b      	lsls	r3, r3, #2
 80110e8:	3348      	adds	r3, #72	@ 0x48
 80110ea:	443b      	add	r3, r7
 80110ec:	3b3c      	subs	r3, #60	@ 0x3c
 80110ee:	6019      	str	r1, [r3, #0]

    if(i>0)
 80110f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d011      	beq.n	801111a <low_level_output+0xbe>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80110f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110f8:	1e5a      	subs	r2, r3, #1
 80110fa:	f107 0008 	add.w	r0, r7, #8
 80110fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011100:	460b      	mov	r3, r1
 8011102:	005b      	lsls	r3, r3, #1
 8011104:	440b      	add	r3, r1
 8011106:	009b      	lsls	r3, r3, #2
 8011108:	18c1      	adds	r1, r0, r3
 801110a:	4613      	mov	r3, r2
 801110c:	005b      	lsls	r3, r3, #1
 801110e:	4413      	add	r3, r2
 8011110:	009b      	lsls	r3, r3, #2
 8011112:	3348      	adds	r3, #72	@ 0x48
 8011114:	443b      	add	r3, r7
 8011116:	3b38      	subs	r3, #56	@ 0x38
 8011118:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 801111a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d109      	bne.n	8011136 <low_level_output+0xda>
    {
      Txbuffer[i].next = NULL;
 8011122:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011124:	4613      	mov	r3, r2
 8011126:	005b      	lsls	r3, r3, #1
 8011128:	4413      	add	r3, r2
 801112a:	009b      	lsls	r3, r3, #2
 801112c:	3348      	adds	r3, #72	@ 0x48
 801112e:	443b      	add	r3, r7
 8011130:	3b38      	subs	r3, #56	@ 0x38
 8011132:	2200      	movs	r2, #0
 8011134:	601a      	str	r2, [r3, #0]
    }

    i++;
 8011136:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011138:	3301      	adds	r3, #1
 801113a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 801113c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	643b      	str	r3, [r7, #64]	@ 0x40
 8011142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011144:	2b00      	cmp	r3, #0
 8011146:	d1b6      	bne.n	80110b6 <low_level_output+0x5a>
  }

  TxConfig.Length = p->tot_len;
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	891b      	ldrh	r3, [r3, #8]
 801114c:	461a      	mov	r2, r3
 801114e:	4b3e      	ldr	r3, [pc, #248]	@ (8011248 <low_level_output+0x1ec>)
 8011150:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8011152:	4a3d      	ldr	r2, [pc, #244]	@ (8011248 <low_level_output+0x1ec>)
 8011154:	f107 0308 	add.w	r3, r7, #8
 8011158:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 801115a:	4a3b      	ldr	r2, [pc, #236]	@ (8011248 <low_level_output+0x1ec>)
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8011160:	6838      	ldr	r0, [r7, #0]
 8011162:	f005 ffef 	bl	8017144 <pbuf_ref>

  do
  {
    /* 临时改用同步发送，绕过中断问题 */
    if(HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT) == HAL_OK)
 8011166:	2214      	movs	r2, #20
 8011168:	4937      	ldr	r1, [pc, #220]	@ (8011248 <low_level_output+0x1ec>)
 801116a:	4835      	ldr	r0, [pc, #212]	@ (8011240 <low_level_output+0x1e4>)
 801116c:	f7f6 f98c 	bl	8007488 <HAL_ETH_Transmit>
 8011170:	4603      	mov	r3, r0
 8011172:	2b00      	cmp	r3, #0
 8011174:	d10b      	bne.n	801118e <low_level_output+0x132>
    {
      tx_ok_cnt++;
 8011176:	4b35      	ldr	r3, [pc, #212]	@ (801124c <low_level_output+0x1f0>)
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	3301      	adds	r3, #1
 801117c:	4a33      	ldr	r2, [pc, #204]	@ (801124c <low_level_output+0x1f0>)
 801117e:	6013      	str	r3, [r2, #0]
      errval = ERR_OK;
 8011180:	2300      	movs	r3, #0
 8011182:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      /* 成功后必须释放描述符，否则下次发送会 BUSY */
      HAL_ETH_ReleaseTxPacket(&heth);
 8011186:	482e      	ldr	r0, [pc, #184]	@ (8011240 <low_level_output+0x1e4>)
 8011188:	f7f6 fb4b 	bl	8007822 <HAL_ETH_ReleaseTxPacket>
 801118c:	e04a      	b.n	8011224 <low_level_output+0x1c8>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 801118e:	482c      	ldr	r0, [pc, #176]	@ (8011240 <low_level_output+0x1e4>)
 8011190:	f7f6 ffa2 	bl	80080d8 <HAL_ETH_GetError>
 8011194:	4603      	mov	r3, r0
 8011196:	f003 0302 	and.w	r3, r3, #2
 801119a:	2b00      	cmp	r3, #0
 801119c:	d006      	beq.n	80111ac <low_level_output+0x150>
      {
        /* Wait for descriptors to become available */
        HAL_ETH_ReleaseTxPacket(&heth);
 801119e:	4828      	ldr	r0, [pc, #160]	@ (8011240 <low_level_output+0x1e4>)
 80111a0:	f7f6 fb3f 	bl	8007822 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 80111a4:	23fe      	movs	r3, #254	@ 0xfe
 80111a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80111aa:	e03b      	b.n	8011224 <low_level_output+0x1c8>
      }
      else
      {
        /* DMA 或其他错误 */
        tx_fail_cnt++;
 80111ac:	4b28      	ldr	r3, [pc, #160]	@ (8011250 <low_level_output+0x1f4>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	3301      	adds	r3, #1
 80111b2:	4a27      	ldr	r2, [pc, #156]	@ (8011250 <low_level_output+0x1f4>)
 80111b4:	6013      	str	r3, [r2, #0]
        uint32_t dma_stat = heth.Instance->DMACSR;
 80111b6:	4b22      	ldr	r3, [pc, #136]	@ (8011240 <low_level_output+0x1e4>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80111be:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80111c2:	63bb      	str	r3, [r7, #56]	@ 0x38
        
        /* 检测 TPS (Bit1): 发送进程停止 */
        if (dma_stat & 0x02) {
 80111c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111c6:	f003 0302 	and.w	r3, r3, #2
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d016      	beq.n	80111fc <low_level_output+0x1a0>
          printf("[ETH_TX] TPS detected! Restarting TX DMA...\r\n");
 80111ce:	4821      	ldr	r0, [pc, #132]	@ (8011254 <low_level_output+0x1f8>)
 80111d0:	f00e feac 	bl	801ff2c <puts>
          /* 清除 TPS 标志 */
          heth.Instance->DMACSR = 0x02;
 80111d4:	4b1a      	ldr	r3, [pc, #104]	@ (8011240 <low_level_output+0x1e4>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80111dc:	461a      	mov	r2, r3
 80111de:	2302      	movs	r3, #2
 80111e0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
          /* 重启发送 DMA（写入任意值到 Tail Pointer） */
          heth.Instance->DMACTDTPR = 0;
 80111e4:	4b16      	ldr	r3, [pc, #88]	@ (8011240 <low_level_output+0x1e4>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80111ec:	461a      	mov	r2, r3
 80111ee:	2300      	movs	r3, #0
 80111f0:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
          errval = ERR_BUF; // 重试
 80111f4:	23fe      	movs	r3, #254	@ 0xfe
 80111f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80111fa:	e013      	b.n	8011224 <low_level_output+0x1c8>
        } else {
          printf("[ETH_TX] FAIL! Err=0x%lX, DMA_CSR=0x%lX (ok=%ld, fail=%ld)\r\n", 
 80111fc:	4810      	ldr	r0, [pc, #64]	@ (8011240 <low_level_output+0x1e4>)
 80111fe:	f7f6 ff6b 	bl	80080d8 <HAL_ETH_GetError>
 8011202:	4601      	mov	r1, r0
 8011204:	4b11      	ldr	r3, [pc, #68]	@ (801124c <low_level_output+0x1f0>)
 8011206:	681a      	ldr	r2, [r3, #0]
 8011208:	4b11      	ldr	r3, [pc, #68]	@ (8011250 <low_level_output+0x1f4>)
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	9300      	str	r3, [sp, #0]
 801120e:	4613      	mov	r3, r2
 8011210:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011212:	4811      	ldr	r0, [pc, #68]	@ (8011258 <low_level_output+0x1fc>)
 8011214:	f00e fe22 	bl	801fe5c <iprintf>
                 HAL_ETH_GetError(&heth), dma_stat, tx_ok_cnt, tx_fail_cnt);
          pbuf_free(p);
 8011218:	6838      	ldr	r0, [r7, #0]
 801121a:	f005 feed 	bl	8016ff8 <pbuf_free>
          errval = ERR_IF;
 801121e:	23f4      	movs	r3, #244	@ 0xf4
 8011220:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        }
      }
    }
  }while(errval == ERR_BUF);
 8011224:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8011228:	f113 0f02 	cmn.w	r3, #2
 801122c:	d09b      	beq.n	8011166 <low_level_output+0x10a>

  return errval;
 801122e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8011232:	4618      	mov	r0, r3
 8011234:	3748      	adds	r7, #72	@ 0x48
 8011236:	46bd      	mov	sp, r7
 8011238:	bd80      	pop	{r7, pc}
 801123a:	bf00      	nop
 801123c:	24000024 	.word	0x24000024
 8011240:	240004e4 	.word	0x240004e4
 8011244:	080210d4 	.word	0x080210d4
 8011248:	24000594 	.word	0x24000594
 801124c:	240005ec 	.word	0x240005ec
 8011250:	240005f0 	.word	0x240005f0
 8011254:	08021104 	.word	0x08021104
 8011258:	08021134 	.word	0x08021134

0801125c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 801125c:	b580      	push	{r7, lr}
 801125e:	b084      	sub	sp, #16
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8011264:	2300      	movs	r3, #0
 8011266:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8011268:	4b07      	ldr	r3, [pc, #28]	@ (8011288 <low_level_input+0x2c>)
 801126a:	781b      	ldrb	r3, [r3, #0]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d105      	bne.n	801127c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8011270:	f107 030c 	add.w	r3, r7, #12
 8011274:	4619      	mov	r1, r3
 8011276:	4805      	ldr	r0, [pc, #20]	@ (801128c <low_level_input+0x30>)
 8011278:	f7f6 f99d 	bl	80075b6 <HAL_ETH_ReadData>
  }

  return p;
 801127c:	68fb      	ldr	r3, [r7, #12]
}
 801127e:	4618      	mov	r0, r3
 8011280:	3710      	adds	r7, #16
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
 8011286:	bf00      	nop
 8011288:	240004d8 	.word	0x240004d8
 801128c:	240004e4 	.word	0x240004e4

08011290 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8011290:	b580      	push	{r7, lr}
 8011292:	b084      	sub	sp, #16
 8011294:	af00      	add	r7, sp, #0
 8011296:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8011298:	2300      	movs	r3, #0
 801129a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80112a0:	4b0f      	ldr	r3, [pc, #60]	@ (80112e0 <ethernetif_input+0x50>)
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	f04f 31ff 	mov.w	r1, #4294967295
 80112a8:	4618      	mov	r0, r3
 80112aa:	f000 fd8d 	bl	8011dc8 <osSemaphoreAcquire>
 80112ae:	4603      	mov	r3, r0
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d1f5      	bne.n	80112a0 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80112b4:	68b8      	ldr	r0, [r7, #8]
 80112b6:	f7ff ffd1 	bl	801125c <low_level_input>
 80112ba:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d00a      	beq.n	80112d8 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	691b      	ldr	r3, [r3, #16]
 80112c6:	68b9      	ldr	r1, [r7, #8]
 80112c8:	68f8      	ldr	r0, [r7, #12]
 80112ca:	4798      	blx	r3
 80112cc:	4603      	mov	r3, r0
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d002      	beq.n	80112d8 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80112d2:	68f8      	ldr	r0, [r7, #12]
 80112d4:	f005 fe90 	bl	8016ff8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d1ea      	bne.n	80112b4 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80112de:	e7df      	b.n	80112a0 <ethernetif_input+0x10>
 80112e0:	240004dc 	.word	0x240004dc

080112e4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b082      	sub	sp, #8
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d106      	bne.n	8011300 <ethernetif_init+0x1c>
 80112f2:	4b0e      	ldr	r3, [pc, #56]	@ (801132c <ethernetif_init+0x48>)
 80112f4:	f240 2231 	movw	r2, #561	@ 0x231
 80112f8:	490d      	ldr	r1, [pc, #52]	@ (8011330 <ethernetif_init+0x4c>)
 80112fa:	480e      	ldr	r0, [pc, #56]	@ (8011334 <ethernetif_init+0x50>)
 80112fc:	f00e fdae 	bl	801fe5c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2273      	movs	r2, #115	@ 0x73
 8011304:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2274      	movs	r2, #116	@ 0x74
 801130c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	4a09      	ldr	r2, [pc, #36]	@ (8011338 <ethernetif_init+0x54>)
 8011314:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	4a08      	ldr	r2, [pc, #32]	@ (801133c <ethernetif_init+0x58>)
 801131a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 801131c:	6878      	ldr	r0, [r7, #4]
 801131e:	f7ff fd5d 	bl	8010ddc <low_level_init>

  return ERR_OK;
 8011322:	2300      	movs	r3, #0
}
 8011324:	4618      	mov	r0, r3
 8011326:	3708      	adds	r7, #8
 8011328:	46bd      	mov	sp, r7
 801132a:	bd80      	pop	{r7, pc}
 801132c:	08021174 	.word	0x08021174
 8011330:	08021190 	.word	0x08021190
 8011334:	080211a0 	.word	0x080211a0
 8011338:	0801dc19 	.word	0x0801dc19
 801133c:	0801105d 	.word	0x0801105d

08011340 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b084      	sub	sp, #16
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 801134c:	68f9      	ldr	r1, [r7, #12]
 801134e:	4809      	ldr	r0, [pc, #36]	@ (8011374 <pbuf_free_custom+0x34>)
 8011350:	f004 ff8a 	bl	8016268 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8011354:	4b08      	ldr	r3, [pc, #32]	@ (8011378 <pbuf_free_custom+0x38>)
 8011356:	781b      	ldrb	r3, [r3, #0]
 8011358:	2b01      	cmp	r3, #1
 801135a:	d107      	bne.n	801136c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 801135c:	4b06      	ldr	r3, [pc, #24]	@ (8011378 <pbuf_free_custom+0x38>)
 801135e:	2200      	movs	r2, #0
 8011360:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8011362:	4b06      	ldr	r3, [pc, #24]	@ (801137c <pbuf_free_custom+0x3c>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	4618      	mov	r0, r3
 8011368:	f000 fd80 	bl	8011e6c <osSemaphoreRelease>
  }
}
 801136c:	bf00      	nop
 801136e:	3710      	adds	r7, #16
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}
 8011374:	08024408 	.word	0x08024408
 8011378:	240004d8 	.word	0x240004d8
 801137c:	240004dc 	.word	0x240004dc

08011380 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8011380:	b580      	push	{r7, lr}
 8011382:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011384:	f7f1 fa58 	bl	8002838 <HAL_GetTick>
 8011388:	4603      	mov	r3, r0
}
 801138a:	4618      	mov	r0, r3
 801138c:	bd80      	pop	{r7, pc}
	...

08011390 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b08e      	sub	sp, #56	@ 0x38
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011398:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801139c:	2200      	movs	r2, #0
 801139e:	601a      	str	r2, [r3, #0]
 80113a0:	605a      	str	r2, [r3, #4]
 80113a2:	609a      	str	r2, [r3, #8]
 80113a4:	60da      	str	r2, [r3, #12]
 80113a6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	4a4d      	ldr	r2, [pc, #308]	@ (80114e4 <HAL_ETH_MspInit+0x154>)
 80113ae:	4293      	cmp	r3, r2
 80113b0:	f040 8093 	bne.w	80114da <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80113b4:	4b4c      	ldr	r3, [pc, #304]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80113ba:	4a4b      	ldr	r2, [pc, #300]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113c0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80113c4:	4b48      	ldr	r3, [pc, #288]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80113ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80113ce:	623b      	str	r3, [r7, #32]
 80113d0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80113d2:	4b45      	ldr	r3, [pc, #276]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80113d8:	4a43      	ldr	r2, [pc, #268]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80113de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80113e2:	4b41      	ldr	r3, [pc, #260]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80113e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80113ec:	61fb      	str	r3, [r7, #28]
 80113ee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80113f0:	4b3d      	ldr	r3, [pc, #244]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80113f6:	4a3c      	ldr	r2, [pc, #240]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 80113f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80113fc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011400:	4b39      	ldr	r3, [pc, #228]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011402:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801140a:	61bb      	str	r3, [r7, #24]
 801140c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 801140e:	4b36      	ldr	r3, [pc, #216]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011414:	4a34      	ldr	r2, [pc, #208]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011416:	f043 0304 	orr.w	r3, r3, #4
 801141a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801141e:	4b32      	ldr	r3, [pc, #200]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011424:	f003 0304 	and.w	r3, r3, #4
 8011428:	617b      	str	r3, [r7, #20]
 801142a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801142c:	4b2e      	ldr	r3, [pc, #184]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 801142e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011432:	4a2d      	ldr	r2, [pc, #180]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011434:	f043 0301 	orr.w	r3, r3, #1
 8011438:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801143c:	4b2a      	ldr	r3, [pc, #168]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 801143e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011442:	f003 0301 	and.w	r3, r3, #1
 8011446:	613b      	str	r3, [r7, #16]
 8011448:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801144a:	4b27      	ldr	r3, [pc, #156]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 801144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011450:	4a25      	ldr	r2, [pc, #148]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 8011452:	f043 0302 	orr.w	r3, r3, #2
 8011456:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801145a:	4b23      	ldr	r3, [pc, #140]	@ (80114e8 <HAL_ETH_MspInit+0x158>)
 801145c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011460:	f003 0302 	and.w	r3, r3, #2
 8011464:	60fb      	str	r3, [r7, #12]
 8011466:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8011468:	2332      	movs	r3, #50	@ 0x32
 801146a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801146c:	2302      	movs	r3, #2
 801146e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011470:	2300      	movs	r3, #0
 8011472:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011474:	2302      	movs	r3, #2
 8011476:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011478:	230b      	movs	r3, #11
 801147a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801147c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011480:	4619      	mov	r1, r3
 8011482:	481a      	ldr	r0, [pc, #104]	@ (80114ec <HAL_ETH_MspInit+0x15c>)
 8011484:	f7f7 fbc4 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8011488:	2386      	movs	r3, #134	@ 0x86
 801148a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801148c:	2302      	movs	r3, #2
 801148e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011490:	2300      	movs	r3, #0
 8011492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011494:	2302      	movs	r3, #2
 8011496:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011498:	230b      	movs	r3, #11
 801149a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801149c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80114a0:	4619      	mov	r1, r3
 80114a2:	4813      	ldr	r0, [pc, #76]	@ (80114f0 <HAL_ETH_MspInit+0x160>)
 80114a4:	f7f7 fbb4 	bl	8008c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80114a8:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80114ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114ae:	2302      	movs	r3, #2
 80114b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114b2:	2300      	movs	r3, #0
 80114b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80114b6:	2302      	movs	r3, #2
 80114b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80114ba:	230b      	movs	r3, #11
 80114bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80114be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80114c2:	4619      	mov	r1, r3
 80114c4:	480b      	ldr	r0, [pc, #44]	@ (80114f4 <HAL_ETH_MspInit+0x164>)
 80114c6:	f7f7 fba3 	bl	8008c10 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80114ca:	2200      	movs	r2, #0
 80114cc:	2105      	movs	r1, #5
 80114ce:	203d      	movs	r0, #61	@ 0x3d
 80114d0:	f7f1 fade 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80114d4:	203d      	movs	r0, #61	@ 0x3d
 80114d6:	f7f1 faf5 	bl	8002ac4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80114da:	bf00      	nop
 80114dc:	3738      	adds	r7, #56	@ 0x38
 80114de:	46bd      	mov	sp, r7
 80114e0:	bd80      	pop	{r7, pc}
 80114e2:	bf00      	nop
 80114e4:	40028000 	.word	0x40028000
 80114e8:	58024400 	.word	0x58024400
 80114ec:	58020800 	.word	0x58020800
 80114f0:	58020000 	.word	0x58020000
 80114f4:	58020400 	.word	0x58020400

080114f8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 80114fc:	4802      	ldr	r0, [pc, #8]	@ (8011508 <ETH_PHY_IO_Init+0x10>)
 80114fe:	f7f6 fd9b 	bl	8008038 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8011502:	2300      	movs	r3, #0
}
 8011504:	4618      	mov	r0, r3
 8011506:	bd80      	pop	{r7, pc}
 8011508:	240004e4 	.word	0x240004e4

0801150c <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 801150c:	b480      	push	{r7}
 801150e:	af00      	add	r7, sp, #0
  return 0;
 8011510:	2300      	movs	r3, #0
}
 8011512:	4618      	mov	r0, r3
 8011514:	46bd      	mov	sp, r7
 8011516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151a:	4770      	bx	lr

0801151c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 801151c:	b580      	push	{r7, lr}
 801151e:	b084      	sub	sp, #16
 8011520:	af00      	add	r7, sp, #0
 8011522:	60f8      	str	r0, [r7, #12]
 8011524:	60b9      	str	r1, [r7, #8]
 8011526:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	68ba      	ldr	r2, [r7, #8]
 801152c:	68f9      	ldr	r1, [r7, #12]
 801152e:	4807      	ldr	r0, [pc, #28]	@ (801154c <ETH_PHY_IO_ReadReg+0x30>)
 8011530:	f7f6 faec 	bl	8007b0c <HAL_ETH_ReadPHYRegister>
 8011534:	4603      	mov	r3, r0
 8011536:	2b00      	cmp	r3, #0
 8011538:	d002      	beq.n	8011540 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 801153a:	f04f 33ff 	mov.w	r3, #4294967295
 801153e:	e000      	b.n	8011542 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8011540:	2300      	movs	r3, #0
}
 8011542:	4618      	mov	r0, r3
 8011544:	3710      	adds	r7, #16
 8011546:	46bd      	mov	sp, r7
 8011548:	bd80      	pop	{r7, pc}
 801154a:	bf00      	nop
 801154c:	240004e4 	.word	0x240004e4

08011550 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b084      	sub	sp, #16
 8011554:	af00      	add	r7, sp, #0
 8011556:	60f8      	str	r0, [r7, #12]
 8011558:	60b9      	str	r1, [r7, #8]
 801155a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	68ba      	ldr	r2, [r7, #8]
 8011560:	68f9      	ldr	r1, [r7, #12]
 8011562:	4807      	ldr	r0, [pc, #28]	@ (8011580 <ETH_PHY_IO_WriteReg+0x30>)
 8011564:	f7f6 fb26 	bl	8007bb4 <HAL_ETH_WritePHYRegister>
 8011568:	4603      	mov	r3, r0
 801156a:	2b00      	cmp	r3, #0
 801156c:	d002      	beq.n	8011574 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 801156e:	f04f 33ff 	mov.w	r3, #4294967295
 8011572:	e000      	b.n	8011576 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8011574:	2300      	movs	r3, #0
}
 8011576:	4618      	mov	r0, r3
 8011578:	3710      	adds	r7, #16
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	240004e4 	.word	0x240004e4

08011584 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011588:	f7f1 f956 	bl	8002838 <HAL_GetTick>
 801158c:	4603      	mov	r3, r0
}
 801158e:	4618      	mov	r0, r3
 8011590:	bd80      	pop	{r7, pc}
	...

08011594 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b0a0      	sub	sp, #128	@ 0x80
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 801159c:	f107 0308 	add.w	r3, r7, #8
 80115a0:	2264      	movs	r2, #100	@ 0x64
 80115a2:	2100      	movs	r1, #0
 80115a4:	4618      	mov	r0, r3
 80115a6:	f00e fdb1 	bl	802010c <memset>
  int32_t PHYLinkState = 0;
 80115aa:	2300      	movs	r3, #0
 80115ac:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80115ae:	2300      	movs	r3, #0
 80115b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80115b2:	2300      	movs	r3, #0
 80115b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80115b6:	2300      	movs	r3, #0
 80115b8:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80115be:	483a      	ldr	r0, [pc, #232]	@ (80116a8 <ethernet_link_thread+0x114>)
 80115c0:	f7f0 fd6a 	bl	8002098 <LAN8742_GetLinkState>
 80115c4:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80115c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80115cc:	089b      	lsrs	r3, r3, #2
 80115ce:	f003 0301 	and.w	r3, r3, #1
 80115d2:	b2db      	uxtb	r3, r3
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d00c      	beq.n	80115f2 <ethernet_link_thread+0x5e>
 80115d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115da:	2b01      	cmp	r3, #1
 80115dc:	dc09      	bgt.n	80115f2 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 80115de:	4833      	ldr	r0, [pc, #204]	@ (80116ac <ethernet_link_thread+0x118>)
 80115e0:	f7f5 feda 	bl	8007398 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80115e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80115e6:	f005 f8c3 	bl	8016770 <netif_set_down>
    netif_set_link_down(netif);
 80115ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80115ec:	f005 f926 	bl	801683c <netif_set_link_down>
 80115f0:	e055      	b.n	801169e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80115f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115f4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80115f8:	f003 0304 	and.w	r3, r3, #4
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d14e      	bne.n	801169e <ethernet_link_thread+0x10a>
 8011600:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011602:	2b01      	cmp	r3, #1
 8011604:	dd4b      	ble.n	801169e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8011606:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011608:	3b02      	subs	r3, #2
 801160a:	2b03      	cmp	r3, #3
 801160c:	d82a      	bhi.n	8011664 <ethernet_link_thread+0xd0>
 801160e:	a201      	add	r2, pc, #4	@ (adr r2, 8011614 <ethernet_link_thread+0x80>)
 8011610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011614:	08011625 	.word	0x08011625
 8011618:	08011637 	.word	0x08011637
 801161c:	08011647 	.word	0x08011647
 8011620:	08011657 	.word	0x08011657
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8011624:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011628:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 801162a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801162e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8011630:	2301      	movs	r3, #1
 8011632:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8011634:	e017      	b.n	8011666 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8011636:	2300      	movs	r3, #0
 8011638:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 801163a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801163e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8011640:	2301      	movs	r3, #1
 8011642:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8011644:	e00f      	b.n	8011666 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8011646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801164a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 801164c:	2300      	movs	r3, #0
 801164e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8011650:	2301      	movs	r3, #1
 8011652:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8011654:	e007      	b.n	8011666 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8011656:	2300      	movs	r3, #0
 8011658:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 801165a:	2300      	movs	r3, #0
 801165c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 801165e:	2301      	movs	r3, #1
 8011660:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8011662:	e000      	b.n	8011666 <ethernet_link_thread+0xd2>
    default:
      break;
 8011664:	bf00      	nop
    }

    if(linkchanged)
 8011666:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011668:	2b00      	cmp	r3, #0
 801166a:	d018      	beq.n	801169e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 801166c:	f107 0308 	add.w	r3, r7, #8
 8011670:	4619      	mov	r1, r3
 8011672:	480e      	ldr	r0, [pc, #56]	@ (80116ac <ethernet_link_thread+0x118>)
 8011674:	f7f6 faf2 	bl	8007c5c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8011678:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801167a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 801167c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801167e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8011680:	f107 0308 	add.w	r3, r7, #8
 8011684:	4619      	mov	r1, r3
 8011686:	4809      	ldr	r0, [pc, #36]	@ (80116ac <ethernet_link_thread+0x118>)
 8011688:	f7f6 fcbc 	bl	8008004 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 801168c:	4807      	ldr	r0, [pc, #28]	@ (80116ac <ethernet_link_thread+0x118>)
 801168e:	f7f5 fe0f 	bl	80072b0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8011692:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011694:	f005 f800 	bl	8016698 <netif_set_up>
      netif_set_link_up(netif);
 8011698:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801169a:	f005 f89b 	bl	80167d4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 801169e:	2064      	movs	r0, #100	@ 0x64
 80116a0:	f000 f9df 	bl	8011a62 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80116a4:	e78b      	b.n	80115be <ethernet_link_thread+0x2a>
 80116a6:	bf00      	nop
 80116a8:	240005cc 	.word	0x240005cc
 80116ac:	240004e4 	.word	0x240004e4

080116b0 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b086      	sub	sp, #24
 80116b4:	af02      	add	r7, sp, #8
 80116b6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80116b8:	4812      	ldr	r0, [pc, #72]	@ (8011704 <HAL_ETH_RxAllocateCallback+0x54>)
 80116ba:	f004 fd61 	bl	8016180 <memp_malloc_pool>
 80116be:	60f8      	str	r0, [r7, #12]
  if (p)
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d014      	beq.n	80116f0 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	f103 0220 	add.w	r2, r3, #32
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	4a0d      	ldr	r2, [pc, #52]	@ (8011708 <HAL_ETH_RxAllocateCallback+0x58>)
 80116d4:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80116de:	9201      	str	r2, [sp, #4]
 80116e0:	9300      	str	r3, [sp, #0]
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	2241      	movs	r2, #65	@ 0x41
 80116e6:	2100      	movs	r1, #0
 80116e8:	2000      	movs	r0, #0
 80116ea:	f005 facb 	bl	8016c84 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80116ee:	e005      	b.n	80116fc <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80116f0:	4b06      	ldr	r3, [pc, #24]	@ (801170c <HAL_ETH_RxAllocateCallback+0x5c>)
 80116f2:	2201      	movs	r2, #1
 80116f4:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2200      	movs	r2, #0
 80116fa:	601a      	str	r2, [r3, #0]
}
 80116fc:	bf00      	nop
 80116fe:	3710      	adds	r7, #16
 8011700:	46bd      	mov	sp, r7
 8011702:	bd80      	pop	{r7, pc}
 8011704:	08024408 	.word	0x08024408
 8011708:	08011341 	.word	0x08011341
 801170c:	240004d8 	.word	0x240004d8

08011710 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8011710:	b480      	push	{r7}
 8011712:	b08d      	sub	sp, #52	@ 0x34
 8011714:	af00      	add	r7, sp, #0
 8011716:	60f8      	str	r0, [r7, #12]
 8011718:	60b9      	str	r1, [r7, #8]
 801171a:	607a      	str	r2, [r7, #4]
 801171c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 8011726:	2300      	movs	r3, #0
 8011728:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	3b20      	subs	r3, #32
 801172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 8011730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011732:	2200      	movs	r2, #0
 8011734:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8011736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011738:	2200      	movs	r2, #0
 801173a:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 801173c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801173e:	887a      	ldrh	r2, [r7, #2]
 8011740:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8011742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d103      	bne.n	8011752 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 801174a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801174c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801174e:	601a      	str	r2, [r3, #0]
 8011750:	e003      	b.n	801175a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8011752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011758:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 801175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801175c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801175e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8011760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011766:	e009      	b.n	801177c <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8011768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801176a:	891a      	ldrh	r2, [r3, #8]
 801176c:	887b      	ldrh	r3, [r7, #2]
 801176e:	4413      	add	r3, r2
 8011770:	b29a      	uxth	r2, r3
 8011772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011774:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8011776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801177c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801177e:	2b00      	cmp	r3, #0
 8011780:	d1f2      	bne.n	8011768 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8011782:	887b      	ldrh	r3, [r7, #2]
 8011784:	687a      	ldr	r2, [r7, #4]
 8011786:	623a      	str	r2, [r7, #32]
 8011788:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 801178a:	69fb      	ldr	r3, [r7, #28]
 801178c:	2b00      	cmp	r3, #0
 801178e:	dd1d      	ble.n	80117cc <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8011790:	6a3b      	ldr	r3, [r7, #32]
 8011792:	f003 021f 	and.w	r2, r3, #31
 8011796:	69fb      	ldr	r3, [r7, #28]
 8011798:	4413      	add	r3, r2
 801179a:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 801179c:	6a3b      	ldr	r3, [r7, #32]
 801179e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80117a0:	f3bf 8f4f 	dsb	sy
}
 80117a4:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80117a6:	4a0d      	ldr	r2, [pc, #52]	@ (80117dc <HAL_ETH_RxLinkCallback+0xcc>)
 80117a8:	697b      	ldr	r3, [r7, #20]
 80117aa:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80117ae:	697b      	ldr	r3, [r7, #20]
 80117b0:	3320      	adds	r3, #32
 80117b2:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80117b4:	69bb      	ldr	r3, [r7, #24]
 80117b6:	3b20      	subs	r3, #32
 80117b8:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 80117ba:	69bb      	ldr	r3, [r7, #24]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	dcf2      	bgt.n	80117a6 <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 80117c0:	f3bf 8f4f 	dsb	sy
}
 80117c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80117c6:	f3bf 8f6f 	isb	sy
}
 80117ca:	bf00      	nop
}
 80117cc:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 80117ce:	bf00      	nop
 80117d0:	3734      	adds	r7, #52	@ 0x34
 80117d2:	46bd      	mov	sp, r7
 80117d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d8:	4770      	bx	lr
 80117da:	bf00      	nop
 80117dc:	e000ed00 	.word	0xe000ed00

080117e0 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b082      	sub	sp, #8
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80117e8:	6878      	ldr	r0, [r7, #4]
 80117ea:	f005 fc05 	bl	8016ff8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80117ee:	bf00      	nop
 80117f0:	3708      	adds	r7, #8
 80117f2:	46bd      	mov	sp, r7
 80117f4:	bd80      	pop	{r7, pc}
	...

080117f8 <__NVIC_SetPriority>:
{
 80117f8:	b480      	push	{r7}
 80117fa:	b083      	sub	sp, #12
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	4603      	mov	r3, r0
 8011800:	6039      	str	r1, [r7, #0]
 8011802:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8011804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011808:	2b00      	cmp	r3, #0
 801180a:	db0a      	blt.n	8011822 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801180c:	683b      	ldr	r3, [r7, #0]
 801180e:	b2da      	uxtb	r2, r3
 8011810:	490c      	ldr	r1, [pc, #48]	@ (8011844 <__NVIC_SetPriority+0x4c>)
 8011812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011816:	0112      	lsls	r2, r2, #4
 8011818:	b2d2      	uxtb	r2, r2
 801181a:	440b      	add	r3, r1
 801181c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8011820:	e00a      	b.n	8011838 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	b2da      	uxtb	r2, r3
 8011826:	4908      	ldr	r1, [pc, #32]	@ (8011848 <__NVIC_SetPriority+0x50>)
 8011828:	88fb      	ldrh	r3, [r7, #6]
 801182a:	f003 030f 	and.w	r3, r3, #15
 801182e:	3b04      	subs	r3, #4
 8011830:	0112      	lsls	r2, r2, #4
 8011832:	b2d2      	uxtb	r2, r2
 8011834:	440b      	add	r3, r1
 8011836:	761a      	strb	r2, [r3, #24]
}
 8011838:	bf00      	nop
 801183a:	370c      	adds	r7, #12
 801183c:	46bd      	mov	sp, r7
 801183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011842:	4770      	bx	lr
 8011844:	e000e100 	.word	0xe000e100
 8011848:	e000ed00 	.word	0xe000ed00

0801184c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801184c:	b580      	push	{r7, lr}
 801184e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8011850:	4b05      	ldr	r3, [pc, #20]	@ (8011868 <SysTick_Handler+0x1c>)
 8011852:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011854:	f002 fcc6 	bl	80141e4 <xTaskGetSchedulerState>
 8011858:	4603      	mov	r3, r0
 801185a:	2b01      	cmp	r3, #1
 801185c:	d001      	beq.n	8011862 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801185e:	f003 fbbb 	bl	8014fd8 <xPortSysTickHandler>
  }
}
 8011862:	bf00      	nop
 8011864:	bd80      	pop	{r7, pc}
 8011866:	bf00      	nop
 8011868:	e000e010 	.word	0xe000e010

0801186c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 801186c:	b580      	push	{r7, lr}
 801186e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8011870:	2100      	movs	r1, #0
 8011872:	f06f 0004 	mvn.w	r0, #4
 8011876:	f7ff ffbf 	bl	80117f8 <__NVIC_SetPriority>
#endif
}
 801187a:	bf00      	nop
 801187c:	bd80      	pop	{r7, pc}
	...

08011880 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8011880:	b480      	push	{r7}
 8011882:	b083      	sub	sp, #12
 8011884:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011886:	f3ef 8305 	mrs	r3, IPSR
 801188a:	603b      	str	r3, [r7, #0]
  return(result);
 801188c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801188e:	2b00      	cmp	r3, #0
 8011890:	d003      	beq.n	801189a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8011892:	f06f 0305 	mvn.w	r3, #5
 8011896:	607b      	str	r3, [r7, #4]
 8011898:	e00c      	b.n	80118b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801189a:	4b0a      	ldr	r3, [pc, #40]	@ (80118c4 <osKernelInitialize+0x44>)
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d105      	bne.n	80118ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80118a2:	4b08      	ldr	r3, [pc, #32]	@ (80118c4 <osKernelInitialize+0x44>)
 80118a4:	2201      	movs	r2, #1
 80118a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80118a8:	2300      	movs	r3, #0
 80118aa:	607b      	str	r3, [r7, #4]
 80118ac:	e002      	b.n	80118b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80118ae:	f04f 33ff 	mov.w	r3, #4294967295
 80118b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80118b4:	687b      	ldr	r3, [r7, #4]
}
 80118b6:	4618      	mov	r0, r3
 80118b8:	370c      	adds	r7, #12
 80118ba:	46bd      	mov	sp, r7
 80118bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c0:	4770      	bx	lr
 80118c2:	bf00      	nop
 80118c4:	240005f4 	.word	0x240005f4

080118c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b082      	sub	sp, #8
 80118cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118ce:	f3ef 8305 	mrs	r3, IPSR
 80118d2:	603b      	str	r3, [r7, #0]
  return(result);
 80118d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d003      	beq.n	80118e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80118da:	f06f 0305 	mvn.w	r3, #5
 80118de:	607b      	str	r3, [r7, #4]
 80118e0:	e010      	b.n	8011904 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80118e2:	4b0b      	ldr	r3, [pc, #44]	@ (8011910 <osKernelStart+0x48>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	2b01      	cmp	r3, #1
 80118e8:	d109      	bne.n	80118fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80118ea:	f7ff ffbf 	bl	801186c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80118ee:	4b08      	ldr	r3, [pc, #32]	@ (8011910 <osKernelStart+0x48>)
 80118f0:	2202      	movs	r2, #2
 80118f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80118f4:	f001 fff0 	bl	80138d8 <vTaskStartScheduler>
      stat = osOK;
 80118f8:	2300      	movs	r3, #0
 80118fa:	607b      	str	r3, [r7, #4]
 80118fc:	e002      	b.n	8011904 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80118fe:	f04f 33ff 	mov.w	r3, #4294967295
 8011902:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011904:	687b      	ldr	r3, [r7, #4]
}
 8011906:	4618      	mov	r0, r3
 8011908:	3708      	adds	r7, #8
 801190a:	46bd      	mov	sp, r7
 801190c:	bd80      	pop	{r7, pc}
 801190e:	bf00      	nop
 8011910:	240005f4 	.word	0x240005f4

08011914 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8011914:	b580      	push	{r7, lr}
 8011916:	b082      	sub	sp, #8
 8011918:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801191a:	f3ef 8305 	mrs	r3, IPSR
 801191e:	603b      	str	r3, [r7, #0]
  return(result);
 8011920:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8011922:	2b00      	cmp	r3, #0
 8011924:	d003      	beq.n	801192e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8011926:	f002 f903 	bl	8013b30 <xTaskGetTickCountFromISR>
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	e002      	b.n	8011934 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 801192e:	f002 f8ef 	bl	8013b10 <xTaskGetTickCount>
 8011932:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8011934:	687b      	ldr	r3, [r7, #4]
}
 8011936:	4618      	mov	r0, r3
 8011938:	3708      	adds	r7, #8
 801193a:	46bd      	mov	sp, r7
 801193c:	bd80      	pop	{r7, pc}

0801193e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801193e:	b580      	push	{r7, lr}
 8011940:	b08e      	sub	sp, #56	@ 0x38
 8011942:	af04      	add	r7, sp, #16
 8011944:	60f8      	str	r0, [r7, #12]
 8011946:	60b9      	str	r1, [r7, #8]
 8011948:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801194a:	2300      	movs	r3, #0
 801194c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801194e:	f3ef 8305 	mrs	r3, IPSR
 8011952:	617b      	str	r3, [r7, #20]
  return(result);
 8011954:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011956:	2b00      	cmp	r3, #0
 8011958:	d17e      	bne.n	8011a58 <osThreadNew+0x11a>
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d07b      	beq.n	8011a58 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8011960:	2380      	movs	r3, #128	@ 0x80
 8011962:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011964:	2318      	movs	r3, #24
 8011966:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8011968:	2300      	movs	r3, #0
 801196a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801196c:	f04f 33ff 	mov.w	r3, #4294967295
 8011970:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	2b00      	cmp	r3, #0
 8011976:	d045      	beq.n	8011a04 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d002      	beq.n	8011986 <osThreadNew+0x48>
        name = attr->name;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	699b      	ldr	r3, [r3, #24]
 801198a:	2b00      	cmp	r3, #0
 801198c:	d002      	beq.n	8011994 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	699b      	ldr	r3, [r3, #24]
 8011992:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011994:	69fb      	ldr	r3, [r7, #28]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d008      	beq.n	80119ac <osThreadNew+0x6e>
 801199a:	69fb      	ldr	r3, [r7, #28]
 801199c:	2b38      	cmp	r3, #56	@ 0x38
 801199e:	d805      	bhi.n	80119ac <osThreadNew+0x6e>
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	685b      	ldr	r3, [r3, #4]
 80119a4:	f003 0301 	and.w	r3, r3, #1
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d001      	beq.n	80119b0 <osThreadNew+0x72>
        return (NULL);
 80119ac:	2300      	movs	r3, #0
 80119ae:	e054      	b.n	8011a5a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	695b      	ldr	r3, [r3, #20]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d003      	beq.n	80119c0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	695b      	ldr	r3, [r3, #20]
 80119bc:	089b      	lsrs	r3, r3, #2
 80119be:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	689b      	ldr	r3, [r3, #8]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d00e      	beq.n	80119e6 <osThreadNew+0xa8>
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	68db      	ldr	r3, [r3, #12]
 80119cc:	2ba7      	cmp	r3, #167	@ 0xa7
 80119ce:	d90a      	bls.n	80119e6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d006      	beq.n	80119e6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	695b      	ldr	r3, [r3, #20]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d002      	beq.n	80119e6 <osThreadNew+0xa8>
        mem = 1;
 80119e0:	2301      	movs	r3, #1
 80119e2:	61bb      	str	r3, [r7, #24]
 80119e4:	e010      	b.n	8011a08 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	689b      	ldr	r3, [r3, #8]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d10c      	bne.n	8011a08 <osThreadNew+0xca>
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	68db      	ldr	r3, [r3, #12]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d108      	bne.n	8011a08 <osThreadNew+0xca>
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	691b      	ldr	r3, [r3, #16]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d104      	bne.n	8011a08 <osThreadNew+0xca>
          mem = 0;
 80119fe:	2300      	movs	r3, #0
 8011a00:	61bb      	str	r3, [r7, #24]
 8011a02:	e001      	b.n	8011a08 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8011a04:	2300      	movs	r3, #0
 8011a06:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011a08:	69bb      	ldr	r3, [r7, #24]
 8011a0a:	2b01      	cmp	r3, #1
 8011a0c:	d110      	bne.n	8011a30 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8011a12:	687a      	ldr	r2, [r7, #4]
 8011a14:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a16:	9202      	str	r2, [sp, #8]
 8011a18:	9301      	str	r3, [sp, #4]
 8011a1a:	69fb      	ldr	r3, [r7, #28]
 8011a1c:	9300      	str	r3, [sp, #0]
 8011a1e:	68bb      	ldr	r3, [r7, #8]
 8011a20:	6a3a      	ldr	r2, [r7, #32]
 8011a22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a24:	68f8      	ldr	r0, [r7, #12]
 8011a26:	f001 fd63 	bl	80134f0 <xTaskCreateStatic>
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	613b      	str	r3, [r7, #16]
 8011a2e:	e013      	b.n	8011a58 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8011a30:	69bb      	ldr	r3, [r7, #24]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d110      	bne.n	8011a58 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8011a36:	6a3b      	ldr	r3, [r7, #32]
 8011a38:	b29a      	uxth	r2, r3
 8011a3a:	f107 0310 	add.w	r3, r7, #16
 8011a3e:	9301      	str	r3, [sp, #4]
 8011a40:	69fb      	ldr	r3, [r7, #28]
 8011a42:	9300      	str	r3, [sp, #0]
 8011a44:	68bb      	ldr	r3, [r7, #8]
 8011a46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a48:	68f8      	ldr	r0, [r7, #12]
 8011a4a:	f001 fdb1 	bl	80135b0 <xTaskCreate>
 8011a4e:	4603      	mov	r3, r0
 8011a50:	2b01      	cmp	r3, #1
 8011a52:	d001      	beq.n	8011a58 <osThreadNew+0x11a>
            hTask = NULL;
 8011a54:	2300      	movs	r3, #0
 8011a56:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011a58:	693b      	ldr	r3, [r7, #16]
}
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	3728      	adds	r7, #40	@ 0x28
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	bd80      	pop	{r7, pc}

08011a62 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8011a62:	b580      	push	{r7, lr}
 8011a64:	b084      	sub	sp, #16
 8011a66:	af00      	add	r7, sp, #0
 8011a68:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011a6a:	f3ef 8305 	mrs	r3, IPSR
 8011a6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8011a70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d003      	beq.n	8011a7e <osDelay+0x1c>
    stat = osErrorISR;
 8011a76:	f06f 0305 	mvn.w	r3, #5
 8011a7a:	60fb      	str	r3, [r7, #12]
 8011a7c:	e007      	b.n	8011a8e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8011a7e:	2300      	movs	r3, #0
 8011a80:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d002      	beq.n	8011a8e <osDelay+0x2c>
      vTaskDelay(ticks);
 8011a88:	6878      	ldr	r0, [r7, #4]
 8011a8a:	f001 feef 	bl	801386c <vTaskDelay>
    }
  }

  return (stat);
 8011a8e:	68fb      	ldr	r3, [r7, #12]
}
 8011a90:	4618      	mov	r0, r3
 8011a92:	3710      	adds	r7, #16
 8011a94:	46bd      	mov	sp, r7
 8011a96:	bd80      	pop	{r7, pc}

08011a98 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	b088      	sub	sp, #32
 8011a9c:	af00      	add	r7, sp, #0
 8011a9e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011aa4:	f3ef 8305 	mrs	r3, IPSR
 8011aa8:	60bb      	str	r3, [r7, #8]
  return(result);
 8011aaa:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d174      	bne.n	8011b9a <osMutexNew+0x102>
    if (attr != NULL) {
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d003      	beq.n	8011abe <osMutexNew+0x26>
      type = attr->attr_bits;
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	685b      	ldr	r3, [r3, #4]
 8011aba:	61bb      	str	r3, [r7, #24]
 8011abc:	e001      	b.n	8011ac2 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8011ac2:	69bb      	ldr	r3, [r7, #24]
 8011ac4:	f003 0301 	and.w	r3, r3, #1
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d002      	beq.n	8011ad2 <osMutexNew+0x3a>
      rmtx = 1U;
 8011acc:	2301      	movs	r3, #1
 8011ace:	617b      	str	r3, [r7, #20]
 8011ad0:	e001      	b.n	8011ad6 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	f003 0308 	and.w	r3, r3, #8
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d15c      	bne.n	8011b9a <osMutexNew+0x102>
      mem = -1;
 8011ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ae4:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d015      	beq.n	8011b18 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	689b      	ldr	r3, [r3, #8]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d006      	beq.n	8011b02 <osMutexNew+0x6a>
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	68db      	ldr	r3, [r3, #12]
 8011af8:	2b4f      	cmp	r3, #79	@ 0x4f
 8011afa:	d902      	bls.n	8011b02 <osMutexNew+0x6a>
          mem = 1;
 8011afc:	2301      	movs	r3, #1
 8011afe:	613b      	str	r3, [r7, #16]
 8011b00:	e00c      	b.n	8011b1c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	689b      	ldr	r3, [r3, #8]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d108      	bne.n	8011b1c <osMutexNew+0x84>
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	68db      	ldr	r3, [r3, #12]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d104      	bne.n	8011b1c <osMutexNew+0x84>
            mem = 0;
 8011b12:	2300      	movs	r3, #0
 8011b14:	613b      	str	r3, [r7, #16]
 8011b16:	e001      	b.n	8011b1c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8011b1c:	693b      	ldr	r3, [r7, #16]
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	d112      	bne.n	8011b48 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8011b22:	697b      	ldr	r3, [r7, #20]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d007      	beq.n	8011b38 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	689b      	ldr	r3, [r3, #8]
 8011b2c:	4619      	mov	r1, r3
 8011b2e:	2004      	movs	r0, #4
 8011b30:	f000 fd71 	bl	8012616 <xQueueCreateMutexStatic>
 8011b34:	61f8      	str	r0, [r7, #28]
 8011b36:	e016      	b.n	8011b66 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	689b      	ldr	r3, [r3, #8]
 8011b3c:	4619      	mov	r1, r3
 8011b3e:	2001      	movs	r0, #1
 8011b40:	f000 fd69 	bl	8012616 <xQueueCreateMutexStatic>
 8011b44:	61f8      	str	r0, [r7, #28]
 8011b46:	e00e      	b.n	8011b66 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d10b      	bne.n	8011b66 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d004      	beq.n	8011b5e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8011b54:	2004      	movs	r0, #4
 8011b56:	f000 fd46 	bl	80125e6 <xQueueCreateMutex>
 8011b5a:	61f8      	str	r0, [r7, #28]
 8011b5c:	e003      	b.n	8011b66 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8011b5e:	2001      	movs	r0, #1
 8011b60:	f000 fd41 	bl	80125e6 <xQueueCreateMutex>
 8011b64:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8011b66:	69fb      	ldr	r3, [r7, #28]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d00c      	beq.n	8011b86 <osMutexNew+0xee>
        if (attr != NULL) {
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d003      	beq.n	8011b7a <osMutexNew+0xe2>
          name = attr->name;
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	60fb      	str	r3, [r7, #12]
 8011b78:	e001      	b.n	8011b7e <osMutexNew+0xe6>
        } else {
          name = NULL;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8011b7e:	68f9      	ldr	r1, [r7, #12]
 8011b80:	69f8      	ldr	r0, [r7, #28]
 8011b82:	f001 fc2d 	bl	80133e0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8011b86:	69fb      	ldr	r3, [r7, #28]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d006      	beq.n	8011b9a <osMutexNew+0x102>
 8011b8c:	697b      	ldr	r3, [r7, #20]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d003      	beq.n	8011b9a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8011b92:	69fb      	ldr	r3, [r7, #28]
 8011b94:	f043 0301 	orr.w	r3, r3, #1
 8011b98:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8011b9a:	69fb      	ldr	r3, [r7, #28]
}
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	3720      	adds	r7, #32
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}

08011ba4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b086      	sub	sp, #24
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
 8011bac:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	f023 0301 	bic.w	r3, r3, #1
 8011bb4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	f003 0301 	and.w	r3, r3, #1
 8011bbc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011bc2:	f3ef 8305 	mrs	r3, IPSR
 8011bc6:	60bb      	str	r3, [r7, #8]
  return(result);
 8011bc8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d003      	beq.n	8011bd6 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8011bce:	f06f 0305 	mvn.w	r3, #5
 8011bd2:	617b      	str	r3, [r7, #20]
 8011bd4:	e02c      	b.n	8011c30 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d103      	bne.n	8011be4 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8011bdc:	f06f 0303 	mvn.w	r3, #3
 8011be0:	617b      	str	r3, [r7, #20]
 8011be2:	e025      	b.n	8011c30 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d011      	beq.n	8011c0e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8011bea:	6839      	ldr	r1, [r7, #0]
 8011bec:	6938      	ldr	r0, [r7, #16]
 8011bee:	f000 fd62 	bl	80126b6 <xQueueTakeMutexRecursive>
 8011bf2:	4603      	mov	r3, r0
 8011bf4:	2b01      	cmp	r3, #1
 8011bf6:	d01b      	beq.n	8011c30 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d003      	beq.n	8011c06 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8011bfe:	f06f 0301 	mvn.w	r3, #1
 8011c02:	617b      	str	r3, [r7, #20]
 8011c04:	e014      	b.n	8011c30 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8011c06:	f06f 0302 	mvn.w	r3, #2
 8011c0a:	617b      	str	r3, [r7, #20]
 8011c0c:	e010      	b.n	8011c30 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8011c0e:	6839      	ldr	r1, [r7, #0]
 8011c10:	6938      	ldr	r0, [r7, #16]
 8011c12:	f001 f907 	bl	8012e24 <xQueueSemaphoreTake>
 8011c16:	4603      	mov	r3, r0
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	d009      	beq.n	8011c30 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d003      	beq.n	8011c2a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8011c22:	f06f 0301 	mvn.w	r3, #1
 8011c26:	617b      	str	r3, [r7, #20]
 8011c28:	e002      	b.n	8011c30 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8011c2a:	f06f 0302 	mvn.w	r3, #2
 8011c2e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8011c30:	697b      	ldr	r3, [r7, #20]
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3718      	adds	r7, #24
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}

08011c3a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8011c3a:	b580      	push	{r7, lr}
 8011c3c:	b086      	sub	sp, #24
 8011c3e:	af00      	add	r7, sp, #0
 8011c40:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	f023 0301 	bic.w	r3, r3, #1
 8011c48:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f003 0301 	and.w	r3, r3, #1
 8011c50:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8011c52:	2300      	movs	r3, #0
 8011c54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011c56:	f3ef 8305 	mrs	r3, IPSR
 8011c5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8011c5c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d003      	beq.n	8011c6a <osMutexRelease+0x30>
    stat = osErrorISR;
 8011c62:	f06f 0305 	mvn.w	r3, #5
 8011c66:	617b      	str	r3, [r7, #20]
 8011c68:	e01f      	b.n	8011caa <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8011c6a:	693b      	ldr	r3, [r7, #16]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d103      	bne.n	8011c78 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8011c70:	f06f 0303 	mvn.w	r3, #3
 8011c74:	617b      	str	r3, [r7, #20]
 8011c76:	e018      	b.n	8011caa <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d009      	beq.n	8011c92 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8011c7e:	6938      	ldr	r0, [r7, #16]
 8011c80:	f000 fce4 	bl	801264c <xQueueGiveMutexRecursive>
 8011c84:	4603      	mov	r3, r0
 8011c86:	2b01      	cmp	r3, #1
 8011c88:	d00f      	beq.n	8011caa <osMutexRelease+0x70>
        stat = osErrorResource;
 8011c8a:	f06f 0302 	mvn.w	r3, #2
 8011c8e:	617b      	str	r3, [r7, #20]
 8011c90:	e00b      	b.n	8011caa <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8011c92:	2300      	movs	r3, #0
 8011c94:	2200      	movs	r2, #0
 8011c96:	2100      	movs	r1, #0
 8011c98:	6938      	ldr	r0, [r7, #16]
 8011c9a:	f000 fdb1 	bl	8012800 <xQueueGenericSend>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	2b01      	cmp	r3, #1
 8011ca2:	d002      	beq.n	8011caa <osMutexRelease+0x70>
        stat = osErrorResource;
 8011ca4:	f06f 0302 	mvn.w	r3, #2
 8011ca8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011caa:	697b      	ldr	r3, [r7, #20]
}
 8011cac:	4618      	mov	r0, r3
 8011cae:	3718      	adds	r7, #24
 8011cb0:	46bd      	mov	sp, r7
 8011cb2:	bd80      	pop	{r7, pc}

08011cb4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b08a      	sub	sp, #40	@ 0x28
 8011cb8:	af02      	add	r7, sp, #8
 8011cba:	60f8      	str	r0, [r7, #12]
 8011cbc:	60b9      	str	r1, [r7, #8]
 8011cbe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011cc4:	f3ef 8305 	mrs	r3, IPSR
 8011cc8:	613b      	str	r3, [r7, #16]
  return(result);
 8011cca:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d175      	bne.n	8011dbc <osSemaphoreNew+0x108>
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d072      	beq.n	8011dbc <osSemaphoreNew+0x108>
 8011cd6:	68ba      	ldr	r2, [r7, #8]
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	429a      	cmp	r2, r3
 8011cdc:	d86e      	bhi.n	8011dbc <osSemaphoreNew+0x108>
    mem = -1;
 8011cde:	f04f 33ff 	mov.w	r3, #4294967295
 8011ce2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d015      	beq.n	8011d16 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	689b      	ldr	r3, [r3, #8]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d006      	beq.n	8011d00 <osSemaphoreNew+0x4c>
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	68db      	ldr	r3, [r3, #12]
 8011cf6:	2b4f      	cmp	r3, #79	@ 0x4f
 8011cf8:	d902      	bls.n	8011d00 <osSemaphoreNew+0x4c>
        mem = 1;
 8011cfa:	2301      	movs	r3, #1
 8011cfc:	61bb      	str	r3, [r7, #24]
 8011cfe:	e00c      	b.n	8011d1a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	689b      	ldr	r3, [r3, #8]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d108      	bne.n	8011d1a <osSemaphoreNew+0x66>
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	68db      	ldr	r3, [r3, #12]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d104      	bne.n	8011d1a <osSemaphoreNew+0x66>
          mem = 0;
 8011d10:	2300      	movs	r3, #0
 8011d12:	61bb      	str	r3, [r7, #24]
 8011d14:	e001      	b.n	8011d1a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8011d16:	2300      	movs	r3, #0
 8011d18:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8011d1a:	69bb      	ldr	r3, [r7, #24]
 8011d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d20:	d04c      	beq.n	8011dbc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	d128      	bne.n	8011d7a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8011d28:	69bb      	ldr	r3, [r7, #24]
 8011d2a:	2b01      	cmp	r3, #1
 8011d2c:	d10a      	bne.n	8011d44 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	689b      	ldr	r3, [r3, #8]
 8011d32:	2203      	movs	r2, #3
 8011d34:	9200      	str	r2, [sp, #0]
 8011d36:	2200      	movs	r2, #0
 8011d38:	2100      	movs	r1, #0
 8011d3a:	2001      	movs	r0, #1
 8011d3c:	f000 fb5e 	bl	80123fc <xQueueGenericCreateStatic>
 8011d40:	61f8      	str	r0, [r7, #28]
 8011d42:	e005      	b.n	8011d50 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8011d44:	2203      	movs	r2, #3
 8011d46:	2100      	movs	r1, #0
 8011d48:	2001      	movs	r0, #1
 8011d4a:	f000 fbd4 	bl	80124f6 <xQueueGenericCreate>
 8011d4e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8011d50:	69fb      	ldr	r3, [r7, #28]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d022      	beq.n	8011d9c <osSemaphoreNew+0xe8>
 8011d56:	68bb      	ldr	r3, [r7, #8]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d01f      	beq.n	8011d9c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	2200      	movs	r2, #0
 8011d60:	2100      	movs	r1, #0
 8011d62:	69f8      	ldr	r0, [r7, #28]
 8011d64:	f000 fd4c 	bl	8012800 <xQueueGenericSend>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b01      	cmp	r3, #1
 8011d6c:	d016      	beq.n	8011d9c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8011d6e:	69f8      	ldr	r0, [r7, #28]
 8011d70:	f001 f9ea 	bl	8013148 <vQueueDelete>
            hSemaphore = NULL;
 8011d74:	2300      	movs	r3, #0
 8011d76:	61fb      	str	r3, [r7, #28]
 8011d78:	e010      	b.n	8011d9c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8011d7a:	69bb      	ldr	r3, [r7, #24]
 8011d7c:	2b01      	cmp	r3, #1
 8011d7e:	d108      	bne.n	8011d92 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	689b      	ldr	r3, [r3, #8]
 8011d84:	461a      	mov	r2, r3
 8011d86:	68b9      	ldr	r1, [r7, #8]
 8011d88:	68f8      	ldr	r0, [r7, #12]
 8011d8a:	f000 fccb 	bl	8012724 <xQueueCreateCountingSemaphoreStatic>
 8011d8e:	61f8      	str	r0, [r7, #28]
 8011d90:	e004      	b.n	8011d9c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8011d92:	68b9      	ldr	r1, [r7, #8]
 8011d94:	68f8      	ldr	r0, [r7, #12]
 8011d96:	f000 fcfe 	bl	8012796 <xQueueCreateCountingSemaphore>
 8011d9a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8011d9c:	69fb      	ldr	r3, [r7, #28]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d00c      	beq.n	8011dbc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d003      	beq.n	8011db0 <osSemaphoreNew+0xfc>
          name = attr->name;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	617b      	str	r3, [r7, #20]
 8011dae:	e001      	b.n	8011db4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8011db0:	2300      	movs	r3, #0
 8011db2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8011db4:	6979      	ldr	r1, [r7, #20]
 8011db6:	69f8      	ldr	r0, [r7, #28]
 8011db8:	f001 fb12 	bl	80133e0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8011dbc:	69fb      	ldr	r3, [r7, #28]
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	3720      	adds	r7, #32
 8011dc2:	46bd      	mov	sp, r7
 8011dc4:	bd80      	pop	{r7, pc}
	...

08011dc8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b086      	sub	sp, #24
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
 8011dd0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011dda:	693b      	ldr	r3, [r7, #16]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d103      	bne.n	8011de8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8011de0:	f06f 0303 	mvn.w	r3, #3
 8011de4:	617b      	str	r3, [r7, #20]
 8011de6:	e039      	b.n	8011e5c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011de8:	f3ef 8305 	mrs	r3, IPSR
 8011dec:	60fb      	str	r3, [r7, #12]
  return(result);
 8011dee:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d022      	beq.n	8011e3a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d003      	beq.n	8011e02 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8011dfa:	f06f 0303 	mvn.w	r3, #3
 8011dfe:	617b      	str	r3, [r7, #20]
 8011e00:	e02c      	b.n	8011e5c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8011e02:	2300      	movs	r3, #0
 8011e04:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8011e06:	f107 0308 	add.w	r3, r7, #8
 8011e0a:	461a      	mov	r2, r3
 8011e0c:	2100      	movs	r1, #0
 8011e0e:	6938      	ldr	r0, [r7, #16]
 8011e10:	f001 f918 	bl	8013044 <xQueueReceiveFromISR>
 8011e14:	4603      	mov	r3, r0
 8011e16:	2b01      	cmp	r3, #1
 8011e18:	d003      	beq.n	8011e22 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8011e1a:	f06f 0302 	mvn.w	r3, #2
 8011e1e:	617b      	str	r3, [r7, #20]
 8011e20:	e01c      	b.n	8011e5c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8011e22:	68bb      	ldr	r3, [r7, #8]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d019      	beq.n	8011e5c <osSemaphoreAcquire+0x94>
 8011e28:	4b0f      	ldr	r3, [pc, #60]	@ (8011e68 <osSemaphoreAcquire+0xa0>)
 8011e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e2e:	601a      	str	r2, [r3, #0]
 8011e30:	f3bf 8f4f 	dsb	sy
 8011e34:	f3bf 8f6f 	isb	sy
 8011e38:	e010      	b.n	8011e5c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011e3a:	6839      	ldr	r1, [r7, #0]
 8011e3c:	6938      	ldr	r0, [r7, #16]
 8011e3e:	f000 fff1 	bl	8012e24 <xQueueSemaphoreTake>
 8011e42:	4603      	mov	r3, r0
 8011e44:	2b01      	cmp	r3, #1
 8011e46:	d009      	beq.n	8011e5c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d003      	beq.n	8011e56 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8011e4e:	f06f 0301 	mvn.w	r3, #1
 8011e52:	617b      	str	r3, [r7, #20]
 8011e54:	e002      	b.n	8011e5c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8011e56:	f06f 0302 	mvn.w	r3, #2
 8011e5a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011e5c:	697b      	ldr	r3, [r7, #20]
}
 8011e5e:	4618      	mov	r0, r3
 8011e60:	3718      	adds	r7, #24
 8011e62:	46bd      	mov	sp, r7
 8011e64:	bd80      	pop	{r7, pc}
 8011e66:	bf00      	nop
 8011e68:	e000ed04 	.word	0xe000ed04

08011e6c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b086      	sub	sp, #24
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011e78:	2300      	movs	r3, #0
 8011e7a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011e7c:	693b      	ldr	r3, [r7, #16]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d103      	bne.n	8011e8a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8011e82:	f06f 0303 	mvn.w	r3, #3
 8011e86:	617b      	str	r3, [r7, #20]
 8011e88:	e02c      	b.n	8011ee4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011e8a:	f3ef 8305 	mrs	r3, IPSR
 8011e8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8011e90:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d01a      	beq.n	8011ecc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8011e96:	2300      	movs	r3, #0
 8011e98:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8011e9a:	f107 0308 	add.w	r3, r7, #8
 8011e9e:	4619      	mov	r1, r3
 8011ea0:	6938      	ldr	r0, [r7, #16]
 8011ea2:	f000 fe4d 	bl	8012b40 <xQueueGiveFromISR>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	2b01      	cmp	r3, #1
 8011eaa:	d003      	beq.n	8011eb4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8011eac:	f06f 0302 	mvn.w	r3, #2
 8011eb0:	617b      	str	r3, [r7, #20]
 8011eb2:	e017      	b.n	8011ee4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d014      	beq.n	8011ee4 <osSemaphoreRelease+0x78>
 8011eba:	4b0d      	ldr	r3, [pc, #52]	@ (8011ef0 <osSemaphoreRelease+0x84>)
 8011ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ec0:	601a      	str	r2, [r3, #0]
 8011ec2:	f3bf 8f4f 	dsb	sy
 8011ec6:	f3bf 8f6f 	isb	sy
 8011eca:	e00b      	b.n	8011ee4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011ecc:	2300      	movs	r3, #0
 8011ece:	2200      	movs	r2, #0
 8011ed0:	2100      	movs	r1, #0
 8011ed2:	6938      	ldr	r0, [r7, #16]
 8011ed4:	f000 fc94 	bl	8012800 <xQueueGenericSend>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	2b01      	cmp	r3, #1
 8011edc:	d002      	beq.n	8011ee4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8011ede:	f06f 0302 	mvn.w	r3, #2
 8011ee2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8011ee4:	697b      	ldr	r3, [r7, #20]
}
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	3718      	adds	r7, #24
 8011eea:	46bd      	mov	sp, r7
 8011eec:	bd80      	pop	{r7, pc}
 8011eee:	bf00      	nop
 8011ef0:	e000ed04 	.word	0xe000ed04

08011ef4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b08a      	sub	sp, #40	@ 0x28
 8011ef8:	af02      	add	r7, sp, #8
 8011efa:	60f8      	str	r0, [r7, #12]
 8011efc:	60b9      	str	r1, [r7, #8]
 8011efe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8011f00:	2300      	movs	r3, #0
 8011f02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011f04:	f3ef 8305 	mrs	r3, IPSR
 8011f08:	613b      	str	r3, [r7, #16]
  return(result);
 8011f0a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d15f      	bne.n	8011fd0 <osMessageQueueNew+0xdc>
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d05c      	beq.n	8011fd0 <osMessageQueueNew+0xdc>
 8011f16:	68bb      	ldr	r3, [r7, #8]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d059      	beq.n	8011fd0 <osMessageQueueNew+0xdc>
    mem = -1;
 8011f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f20:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d029      	beq.n	8011f7c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	689b      	ldr	r3, [r3, #8]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d012      	beq.n	8011f56 <osMessageQueueNew+0x62>
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	68db      	ldr	r3, [r3, #12]
 8011f34:	2b4f      	cmp	r3, #79	@ 0x4f
 8011f36:	d90e      	bls.n	8011f56 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d00a      	beq.n	8011f56 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	695a      	ldr	r2, [r3, #20]
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	68b9      	ldr	r1, [r7, #8]
 8011f48:	fb01 f303 	mul.w	r3, r1, r3
 8011f4c:	429a      	cmp	r2, r3
 8011f4e:	d302      	bcc.n	8011f56 <osMessageQueueNew+0x62>
        mem = 1;
 8011f50:	2301      	movs	r3, #1
 8011f52:	61bb      	str	r3, [r7, #24]
 8011f54:	e014      	b.n	8011f80 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	689b      	ldr	r3, [r3, #8]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d110      	bne.n	8011f80 <osMessageQueueNew+0x8c>
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	68db      	ldr	r3, [r3, #12]
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d10c      	bne.n	8011f80 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d108      	bne.n	8011f80 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	695b      	ldr	r3, [r3, #20]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d104      	bne.n	8011f80 <osMessageQueueNew+0x8c>
          mem = 0;
 8011f76:	2300      	movs	r3, #0
 8011f78:	61bb      	str	r3, [r7, #24]
 8011f7a:	e001      	b.n	8011f80 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011f80:	69bb      	ldr	r3, [r7, #24]
 8011f82:	2b01      	cmp	r3, #1
 8011f84:	d10b      	bne.n	8011f9e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	691a      	ldr	r2, [r3, #16]
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	689b      	ldr	r3, [r3, #8]
 8011f8e:	2100      	movs	r1, #0
 8011f90:	9100      	str	r1, [sp, #0]
 8011f92:	68b9      	ldr	r1, [r7, #8]
 8011f94:	68f8      	ldr	r0, [r7, #12]
 8011f96:	f000 fa31 	bl	80123fc <xQueueGenericCreateStatic>
 8011f9a:	61f8      	str	r0, [r7, #28]
 8011f9c:	e008      	b.n	8011fb0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8011f9e:	69bb      	ldr	r3, [r7, #24]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d105      	bne.n	8011fb0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8011fa4:	2200      	movs	r2, #0
 8011fa6:	68b9      	ldr	r1, [r7, #8]
 8011fa8:	68f8      	ldr	r0, [r7, #12]
 8011faa:	f000 faa4 	bl	80124f6 <xQueueGenericCreate>
 8011fae:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8011fb0:	69fb      	ldr	r3, [r7, #28]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d00c      	beq.n	8011fd0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d003      	beq.n	8011fc4 <osMessageQueueNew+0xd0>
        name = attr->name;
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	617b      	str	r3, [r7, #20]
 8011fc2:	e001      	b.n	8011fc8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8011fc8:	6979      	ldr	r1, [r7, #20]
 8011fca:	69f8      	ldr	r0, [r7, #28]
 8011fcc:	f001 fa08 	bl	80133e0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8011fd0:	69fb      	ldr	r3, [r7, #28]
}
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	3720      	adds	r7, #32
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bd80      	pop	{r7, pc}
	...

08011fdc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8011fdc:	b580      	push	{r7, lr}
 8011fde:	b088      	sub	sp, #32
 8011fe0:	af00      	add	r7, sp, #0
 8011fe2:	60f8      	str	r0, [r7, #12]
 8011fe4:	60b9      	str	r1, [r7, #8]
 8011fe6:	603b      	str	r3, [r7, #0]
 8011fe8:	4613      	mov	r3, r2
 8011fea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ff4:	f3ef 8305 	mrs	r3, IPSR
 8011ff8:	617b      	str	r3, [r7, #20]
  return(result);
 8011ffa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d028      	beq.n	8012052 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012000:	69bb      	ldr	r3, [r7, #24]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d005      	beq.n	8012012 <osMessageQueuePut+0x36>
 8012006:	68bb      	ldr	r3, [r7, #8]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d002      	beq.n	8012012 <osMessageQueuePut+0x36>
 801200c:	683b      	ldr	r3, [r7, #0]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d003      	beq.n	801201a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8012012:	f06f 0303 	mvn.w	r3, #3
 8012016:	61fb      	str	r3, [r7, #28]
 8012018:	e038      	b.n	801208c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801201a:	2300      	movs	r3, #0
 801201c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801201e:	f107 0210 	add.w	r2, r7, #16
 8012022:	2300      	movs	r3, #0
 8012024:	68b9      	ldr	r1, [r7, #8]
 8012026:	69b8      	ldr	r0, [r7, #24]
 8012028:	f000 fcec 	bl	8012a04 <xQueueGenericSendFromISR>
 801202c:	4603      	mov	r3, r0
 801202e:	2b01      	cmp	r3, #1
 8012030:	d003      	beq.n	801203a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8012032:	f06f 0302 	mvn.w	r3, #2
 8012036:	61fb      	str	r3, [r7, #28]
 8012038:	e028      	b.n	801208c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801203a:	693b      	ldr	r3, [r7, #16]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d025      	beq.n	801208c <osMessageQueuePut+0xb0>
 8012040:	4b15      	ldr	r3, [pc, #84]	@ (8012098 <osMessageQueuePut+0xbc>)
 8012042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012046:	601a      	str	r2, [r3, #0]
 8012048:	f3bf 8f4f 	dsb	sy
 801204c:	f3bf 8f6f 	isb	sy
 8012050:	e01c      	b.n	801208c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012052:	69bb      	ldr	r3, [r7, #24]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d002      	beq.n	801205e <osMessageQueuePut+0x82>
 8012058:	68bb      	ldr	r3, [r7, #8]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d103      	bne.n	8012066 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801205e:	f06f 0303 	mvn.w	r3, #3
 8012062:	61fb      	str	r3, [r7, #28]
 8012064:	e012      	b.n	801208c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012066:	2300      	movs	r3, #0
 8012068:	683a      	ldr	r2, [r7, #0]
 801206a:	68b9      	ldr	r1, [r7, #8]
 801206c:	69b8      	ldr	r0, [r7, #24]
 801206e:	f000 fbc7 	bl	8012800 <xQueueGenericSend>
 8012072:	4603      	mov	r3, r0
 8012074:	2b01      	cmp	r3, #1
 8012076:	d009      	beq.n	801208c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d003      	beq.n	8012086 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801207e:	f06f 0301 	mvn.w	r3, #1
 8012082:	61fb      	str	r3, [r7, #28]
 8012084:	e002      	b.n	801208c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8012086:	f06f 0302 	mvn.w	r3, #2
 801208a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801208c:	69fb      	ldr	r3, [r7, #28]
}
 801208e:	4618      	mov	r0, r3
 8012090:	3720      	adds	r7, #32
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}
 8012096:	bf00      	nop
 8012098:	e000ed04 	.word	0xe000ed04

0801209c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801209c:	b580      	push	{r7, lr}
 801209e:	b088      	sub	sp, #32
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	60f8      	str	r0, [r7, #12]
 80120a4:	60b9      	str	r1, [r7, #8]
 80120a6:	607a      	str	r2, [r7, #4]
 80120a8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80120ae:	2300      	movs	r3, #0
 80120b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80120b2:	f3ef 8305 	mrs	r3, IPSR
 80120b6:	617b      	str	r3, [r7, #20]
  return(result);
 80120b8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d028      	beq.n	8012110 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80120be:	69bb      	ldr	r3, [r7, #24]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d005      	beq.n	80120d0 <osMessageQueueGet+0x34>
 80120c4:	68bb      	ldr	r3, [r7, #8]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d002      	beq.n	80120d0 <osMessageQueueGet+0x34>
 80120ca:	683b      	ldr	r3, [r7, #0]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d003      	beq.n	80120d8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80120d0:	f06f 0303 	mvn.w	r3, #3
 80120d4:	61fb      	str	r3, [r7, #28]
 80120d6:	e037      	b.n	8012148 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80120d8:	2300      	movs	r3, #0
 80120da:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80120dc:	f107 0310 	add.w	r3, r7, #16
 80120e0:	461a      	mov	r2, r3
 80120e2:	68b9      	ldr	r1, [r7, #8]
 80120e4:	69b8      	ldr	r0, [r7, #24]
 80120e6:	f000 ffad 	bl	8013044 <xQueueReceiveFromISR>
 80120ea:	4603      	mov	r3, r0
 80120ec:	2b01      	cmp	r3, #1
 80120ee:	d003      	beq.n	80120f8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80120f0:	f06f 0302 	mvn.w	r3, #2
 80120f4:	61fb      	str	r3, [r7, #28]
 80120f6:	e027      	b.n	8012148 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80120f8:	693b      	ldr	r3, [r7, #16]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d024      	beq.n	8012148 <osMessageQueueGet+0xac>
 80120fe:	4b15      	ldr	r3, [pc, #84]	@ (8012154 <osMessageQueueGet+0xb8>)
 8012100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012104:	601a      	str	r2, [r3, #0]
 8012106:	f3bf 8f4f 	dsb	sy
 801210a:	f3bf 8f6f 	isb	sy
 801210e:	e01b      	b.n	8012148 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012110:	69bb      	ldr	r3, [r7, #24]
 8012112:	2b00      	cmp	r3, #0
 8012114:	d002      	beq.n	801211c <osMessageQueueGet+0x80>
 8012116:	68bb      	ldr	r3, [r7, #8]
 8012118:	2b00      	cmp	r3, #0
 801211a:	d103      	bne.n	8012124 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 801211c:	f06f 0303 	mvn.w	r3, #3
 8012120:	61fb      	str	r3, [r7, #28]
 8012122:	e011      	b.n	8012148 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012124:	683a      	ldr	r2, [r7, #0]
 8012126:	68b9      	ldr	r1, [r7, #8]
 8012128:	69b8      	ldr	r0, [r7, #24]
 801212a:	f000 fd99 	bl	8012c60 <xQueueReceive>
 801212e:	4603      	mov	r3, r0
 8012130:	2b01      	cmp	r3, #1
 8012132:	d009      	beq.n	8012148 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d003      	beq.n	8012142 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801213a:	f06f 0301 	mvn.w	r3, #1
 801213e:	61fb      	str	r3, [r7, #28]
 8012140:	e002      	b.n	8012148 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8012142:	f06f 0302 	mvn.w	r3, #2
 8012146:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012148:	69fb      	ldr	r3, [r7, #28]
}
 801214a:	4618      	mov	r0, r3
 801214c:	3720      	adds	r7, #32
 801214e:	46bd      	mov	sp, r7
 8012150:	bd80      	pop	{r7, pc}
 8012152:	bf00      	nop
 8012154:	e000ed04 	.word	0xe000ed04

08012158 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012158:	b480      	push	{r7}
 801215a:	b085      	sub	sp, #20
 801215c:	af00      	add	r7, sp, #0
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	4a07      	ldr	r2, [pc, #28]	@ (8012184 <vApplicationGetIdleTaskMemory+0x2c>)
 8012168:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	4a06      	ldr	r2, [pc, #24]	@ (8012188 <vApplicationGetIdleTaskMemory+0x30>)
 801216e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2280      	movs	r2, #128	@ 0x80
 8012174:	601a      	str	r2, [r3, #0]
}
 8012176:	bf00      	nop
 8012178:	3714      	adds	r7, #20
 801217a:	46bd      	mov	sp, r7
 801217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012180:	4770      	bx	lr
 8012182:	bf00      	nop
 8012184:	240005f8 	.word	0x240005f8
 8012188:	240006a0 	.word	0x240006a0

0801218c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801218c:	b480      	push	{r7}
 801218e:	b085      	sub	sp, #20
 8012190:	af00      	add	r7, sp, #0
 8012192:	60f8      	str	r0, [r7, #12]
 8012194:	60b9      	str	r1, [r7, #8]
 8012196:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	4a07      	ldr	r2, [pc, #28]	@ (80121b8 <vApplicationGetTimerTaskMemory+0x2c>)
 801219c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801219e:	68bb      	ldr	r3, [r7, #8]
 80121a0:	4a06      	ldr	r2, [pc, #24]	@ (80121bc <vApplicationGetTimerTaskMemory+0x30>)
 80121a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80121aa:	601a      	str	r2, [r3, #0]
}
 80121ac:	bf00      	nop
 80121ae:	3714      	adds	r7, #20
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr
 80121b8:	240008a0 	.word	0x240008a0
 80121bc:	24000948 	.word	0x24000948

080121c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80121c0:	b480      	push	{r7}
 80121c2:	b083      	sub	sp, #12
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	f103 0208 	add.w	r2, r3, #8
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	f04f 32ff 	mov.w	r2, #4294967295
 80121d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f103 0208 	add.w	r2, r3, #8
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	f103 0208 	add.w	r2, r3, #8
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2200      	movs	r2, #0
 80121f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80121f4:	bf00      	nop
 80121f6:	370c      	adds	r7, #12
 80121f8:	46bd      	mov	sp, r7
 80121fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fe:	4770      	bx	lr

08012200 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012200:	b480      	push	{r7}
 8012202:	b083      	sub	sp, #12
 8012204:	af00      	add	r7, sp, #0
 8012206:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	2200      	movs	r2, #0
 801220c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801220e:	bf00      	nop
 8012210:	370c      	adds	r7, #12
 8012212:	46bd      	mov	sp, r7
 8012214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012218:	4770      	bx	lr

0801221a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801221a:	b480      	push	{r7}
 801221c:	b085      	sub	sp, #20
 801221e:	af00      	add	r7, sp, #0
 8012220:	6078      	str	r0, [r7, #4]
 8012222:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	685b      	ldr	r3, [r3, #4]
 8012228:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	68fa      	ldr	r2, [r7, #12]
 801222e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	689a      	ldr	r2, [r3, #8]
 8012234:	683b      	ldr	r3, [r7, #0]
 8012236:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	689b      	ldr	r3, [r3, #8]
 801223c:	683a      	ldr	r2, [r7, #0]
 801223e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	683a      	ldr	r2, [r7, #0]
 8012244:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	687a      	ldr	r2, [r7, #4]
 801224a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	1c5a      	adds	r2, r3, #1
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	601a      	str	r2, [r3, #0]
}
 8012256:	bf00      	nop
 8012258:	3714      	adds	r7, #20
 801225a:	46bd      	mov	sp, r7
 801225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012260:	4770      	bx	lr

08012262 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012262:	b480      	push	{r7}
 8012264:	b085      	sub	sp, #20
 8012266:	af00      	add	r7, sp, #0
 8012268:	6078      	str	r0, [r7, #4]
 801226a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012278:	d103      	bne.n	8012282 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	691b      	ldr	r3, [r3, #16]
 801227e:	60fb      	str	r3, [r7, #12]
 8012280:	e00c      	b.n	801229c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	3308      	adds	r3, #8
 8012286:	60fb      	str	r3, [r7, #12]
 8012288:	e002      	b.n	8012290 <vListInsert+0x2e>
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	60fb      	str	r3, [r7, #12]
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	685b      	ldr	r3, [r3, #4]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	68ba      	ldr	r2, [r7, #8]
 8012298:	429a      	cmp	r2, r3
 801229a:	d2f6      	bcs.n	801228a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	685a      	ldr	r2, [r3, #4]
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80122a4:	683b      	ldr	r3, [r7, #0]
 80122a6:	685b      	ldr	r3, [r3, #4]
 80122a8:	683a      	ldr	r2, [r7, #0]
 80122aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80122ac:	683b      	ldr	r3, [r7, #0]
 80122ae:	68fa      	ldr	r2, [r7, #12]
 80122b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	683a      	ldr	r2, [r7, #0]
 80122b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	687a      	ldr	r2, [r7, #4]
 80122bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	1c5a      	adds	r2, r3, #1
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	601a      	str	r2, [r3, #0]
}
 80122c8:	bf00      	nop
 80122ca:	3714      	adds	r7, #20
 80122cc:	46bd      	mov	sp, r7
 80122ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d2:	4770      	bx	lr

080122d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80122d4:	b480      	push	{r7}
 80122d6:	b085      	sub	sp, #20
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	691b      	ldr	r3, [r3, #16]
 80122e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	685b      	ldr	r3, [r3, #4]
 80122e6:	687a      	ldr	r2, [r7, #4]
 80122e8:	6892      	ldr	r2, [r2, #8]
 80122ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	689b      	ldr	r3, [r3, #8]
 80122f0:	687a      	ldr	r2, [r7, #4]
 80122f2:	6852      	ldr	r2, [r2, #4]
 80122f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	685b      	ldr	r3, [r3, #4]
 80122fa:	687a      	ldr	r2, [r7, #4]
 80122fc:	429a      	cmp	r2, r3
 80122fe:	d103      	bne.n	8012308 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	689a      	ldr	r2, [r3, #8]
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	2200      	movs	r2, #0
 801230c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	1e5a      	subs	r2, r3, #1
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	681b      	ldr	r3, [r3, #0]
}
 801231c:	4618      	mov	r0, r3
 801231e:	3714      	adds	r7, #20
 8012320:	46bd      	mov	sp, r7
 8012322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012326:	4770      	bx	lr

08012328 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b084      	sub	sp, #16
 801232c:	af00      	add	r7, sp, #0
 801232e:	6078      	str	r0, [r7, #4]
 8012330:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	2b00      	cmp	r3, #0
 801233a:	d10b      	bne.n	8012354 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801233c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012340:	f383 8811 	msr	BASEPRI, r3
 8012344:	f3bf 8f6f 	isb	sy
 8012348:	f3bf 8f4f 	dsb	sy
 801234c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801234e:	bf00      	nop
 8012350:	bf00      	nop
 8012352:	e7fd      	b.n	8012350 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012354:	f002 fdb0 	bl	8014eb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	681a      	ldr	r2, [r3, #0]
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012360:	68f9      	ldr	r1, [r7, #12]
 8012362:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012364:	fb01 f303 	mul.w	r3, r1, r3
 8012368:	441a      	add	r2, r3
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	2200      	movs	r2, #0
 8012372:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	681a      	ldr	r2, [r3, #0]
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	681a      	ldr	r2, [r3, #0]
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012384:	3b01      	subs	r3, #1
 8012386:	68f9      	ldr	r1, [r7, #12]
 8012388:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801238a:	fb01 f303 	mul.w	r3, r1, r3
 801238e:	441a      	add	r2, r3
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	22ff      	movs	r2, #255	@ 0xff
 8012398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	22ff      	movs	r2, #255	@ 0xff
 80123a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80123a4:	683b      	ldr	r3, [r7, #0]
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d114      	bne.n	80123d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	691b      	ldr	r3, [r3, #16]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d01a      	beq.n	80123e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	3310      	adds	r3, #16
 80123b6:	4618      	mov	r0, r3
 80123b8:	f001 fd3e 	bl	8013e38 <xTaskRemoveFromEventList>
 80123bc:	4603      	mov	r3, r0
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d012      	beq.n	80123e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80123c2:	4b0d      	ldr	r3, [pc, #52]	@ (80123f8 <xQueueGenericReset+0xd0>)
 80123c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123c8:	601a      	str	r2, [r3, #0]
 80123ca:	f3bf 8f4f 	dsb	sy
 80123ce:	f3bf 8f6f 	isb	sy
 80123d2:	e009      	b.n	80123e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	3310      	adds	r3, #16
 80123d8:	4618      	mov	r0, r3
 80123da:	f7ff fef1 	bl	80121c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	3324      	adds	r3, #36	@ 0x24
 80123e2:	4618      	mov	r0, r3
 80123e4:	f7ff feec 	bl	80121c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80123e8:	f002 fd98 	bl	8014f1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80123ec:	2301      	movs	r3, #1
}
 80123ee:	4618      	mov	r0, r3
 80123f0:	3710      	adds	r7, #16
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	e000ed04 	.word	0xe000ed04

080123fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80123fc:	b580      	push	{r7, lr}
 80123fe:	b08e      	sub	sp, #56	@ 0x38
 8012400:	af02      	add	r7, sp, #8
 8012402:	60f8      	str	r0, [r7, #12]
 8012404:	60b9      	str	r1, [r7, #8]
 8012406:	607a      	str	r2, [r7, #4]
 8012408:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d10b      	bne.n	8012428 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012414:	f383 8811 	msr	BASEPRI, r3
 8012418:	f3bf 8f6f 	isb	sy
 801241c:	f3bf 8f4f 	dsb	sy
 8012420:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012422:	bf00      	nop
 8012424:	bf00      	nop
 8012426:	e7fd      	b.n	8012424 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012428:	683b      	ldr	r3, [r7, #0]
 801242a:	2b00      	cmp	r3, #0
 801242c:	d10b      	bne.n	8012446 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801242e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012432:	f383 8811 	msr	BASEPRI, r3
 8012436:	f3bf 8f6f 	isb	sy
 801243a:	f3bf 8f4f 	dsb	sy
 801243e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012440:	bf00      	nop
 8012442:	bf00      	nop
 8012444:	e7fd      	b.n	8012442 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d002      	beq.n	8012452 <xQueueGenericCreateStatic+0x56>
 801244c:	68bb      	ldr	r3, [r7, #8]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d001      	beq.n	8012456 <xQueueGenericCreateStatic+0x5a>
 8012452:	2301      	movs	r3, #1
 8012454:	e000      	b.n	8012458 <xQueueGenericCreateStatic+0x5c>
 8012456:	2300      	movs	r3, #0
 8012458:	2b00      	cmp	r3, #0
 801245a:	d10b      	bne.n	8012474 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801245c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012460:	f383 8811 	msr	BASEPRI, r3
 8012464:	f3bf 8f6f 	isb	sy
 8012468:	f3bf 8f4f 	dsb	sy
 801246c:	623b      	str	r3, [r7, #32]
}
 801246e:	bf00      	nop
 8012470:	bf00      	nop
 8012472:	e7fd      	b.n	8012470 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d102      	bne.n	8012480 <xQueueGenericCreateStatic+0x84>
 801247a:	68bb      	ldr	r3, [r7, #8]
 801247c:	2b00      	cmp	r3, #0
 801247e:	d101      	bne.n	8012484 <xQueueGenericCreateStatic+0x88>
 8012480:	2301      	movs	r3, #1
 8012482:	e000      	b.n	8012486 <xQueueGenericCreateStatic+0x8a>
 8012484:	2300      	movs	r3, #0
 8012486:	2b00      	cmp	r3, #0
 8012488:	d10b      	bne.n	80124a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801248a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801248e:	f383 8811 	msr	BASEPRI, r3
 8012492:	f3bf 8f6f 	isb	sy
 8012496:	f3bf 8f4f 	dsb	sy
 801249a:	61fb      	str	r3, [r7, #28]
}
 801249c:	bf00      	nop
 801249e:	bf00      	nop
 80124a0:	e7fd      	b.n	801249e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80124a2:	2350      	movs	r3, #80	@ 0x50
 80124a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80124a6:	697b      	ldr	r3, [r7, #20]
 80124a8:	2b50      	cmp	r3, #80	@ 0x50
 80124aa:	d00b      	beq.n	80124c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80124ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124b0:	f383 8811 	msr	BASEPRI, r3
 80124b4:	f3bf 8f6f 	isb	sy
 80124b8:	f3bf 8f4f 	dsb	sy
 80124bc:	61bb      	str	r3, [r7, #24]
}
 80124be:	bf00      	nop
 80124c0:	bf00      	nop
 80124c2:	e7fd      	b.n	80124c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80124c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80124c6:	683b      	ldr	r3, [r7, #0]
 80124c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80124ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d00d      	beq.n	80124ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80124d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124d2:	2201      	movs	r2, #1
 80124d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80124d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80124dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124de:	9300      	str	r3, [sp, #0]
 80124e0:	4613      	mov	r3, r2
 80124e2:	687a      	ldr	r2, [r7, #4]
 80124e4:	68b9      	ldr	r1, [r7, #8]
 80124e6:	68f8      	ldr	r0, [r7, #12]
 80124e8:	f000 f840 	bl	801256c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80124ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80124ee:	4618      	mov	r0, r3
 80124f0:	3730      	adds	r7, #48	@ 0x30
 80124f2:	46bd      	mov	sp, r7
 80124f4:	bd80      	pop	{r7, pc}

080124f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80124f6:	b580      	push	{r7, lr}
 80124f8:	b08a      	sub	sp, #40	@ 0x28
 80124fa:	af02      	add	r7, sp, #8
 80124fc:	60f8      	str	r0, [r7, #12]
 80124fe:	60b9      	str	r1, [r7, #8]
 8012500:	4613      	mov	r3, r2
 8012502:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d10b      	bne.n	8012522 <xQueueGenericCreate+0x2c>
	__asm volatile
 801250a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801250e:	f383 8811 	msr	BASEPRI, r3
 8012512:	f3bf 8f6f 	isb	sy
 8012516:	f3bf 8f4f 	dsb	sy
 801251a:	613b      	str	r3, [r7, #16]
}
 801251c:	bf00      	nop
 801251e:	bf00      	nop
 8012520:	e7fd      	b.n	801251e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	68ba      	ldr	r2, [r7, #8]
 8012526:	fb02 f303 	mul.w	r3, r2, r3
 801252a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801252c:	69fb      	ldr	r3, [r7, #28]
 801252e:	3350      	adds	r3, #80	@ 0x50
 8012530:	4618      	mov	r0, r3
 8012532:	f002 fde3 	bl	80150fc <pvPortMalloc>
 8012536:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012538:	69bb      	ldr	r3, [r7, #24]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d011      	beq.n	8012562 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801253e:	69bb      	ldr	r3, [r7, #24]
 8012540:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012542:	697b      	ldr	r3, [r7, #20]
 8012544:	3350      	adds	r3, #80	@ 0x50
 8012546:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012548:	69bb      	ldr	r3, [r7, #24]
 801254a:	2200      	movs	r2, #0
 801254c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012550:	79fa      	ldrb	r2, [r7, #7]
 8012552:	69bb      	ldr	r3, [r7, #24]
 8012554:	9300      	str	r3, [sp, #0]
 8012556:	4613      	mov	r3, r2
 8012558:	697a      	ldr	r2, [r7, #20]
 801255a:	68b9      	ldr	r1, [r7, #8]
 801255c:	68f8      	ldr	r0, [r7, #12]
 801255e:	f000 f805 	bl	801256c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012562:	69bb      	ldr	r3, [r7, #24]
	}
 8012564:	4618      	mov	r0, r3
 8012566:	3720      	adds	r7, #32
 8012568:	46bd      	mov	sp, r7
 801256a:	bd80      	pop	{r7, pc}

0801256c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801256c:	b580      	push	{r7, lr}
 801256e:	b084      	sub	sp, #16
 8012570:	af00      	add	r7, sp, #0
 8012572:	60f8      	str	r0, [r7, #12]
 8012574:	60b9      	str	r1, [r7, #8]
 8012576:	607a      	str	r2, [r7, #4]
 8012578:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d103      	bne.n	8012588 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012580:	69bb      	ldr	r3, [r7, #24]
 8012582:	69ba      	ldr	r2, [r7, #24]
 8012584:	601a      	str	r2, [r3, #0]
 8012586:	e002      	b.n	801258e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012588:	69bb      	ldr	r3, [r7, #24]
 801258a:	687a      	ldr	r2, [r7, #4]
 801258c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801258e:	69bb      	ldr	r3, [r7, #24]
 8012590:	68fa      	ldr	r2, [r7, #12]
 8012592:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012594:	69bb      	ldr	r3, [r7, #24]
 8012596:	68ba      	ldr	r2, [r7, #8]
 8012598:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801259a:	2101      	movs	r1, #1
 801259c:	69b8      	ldr	r0, [r7, #24]
 801259e:	f7ff fec3 	bl	8012328 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80125a2:	69bb      	ldr	r3, [r7, #24]
 80125a4:	78fa      	ldrb	r2, [r7, #3]
 80125a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80125aa:	bf00      	nop
 80125ac:	3710      	adds	r7, #16
 80125ae:	46bd      	mov	sp, r7
 80125b0:	bd80      	pop	{r7, pc}

080125b2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80125b2:	b580      	push	{r7, lr}
 80125b4:	b082      	sub	sp, #8
 80125b6:	af00      	add	r7, sp, #0
 80125b8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d00e      	beq.n	80125de <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	2200      	movs	r2, #0
 80125c4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	2200      	movs	r2, #0
 80125ca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	2200      	movs	r2, #0
 80125d0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80125d2:	2300      	movs	r3, #0
 80125d4:	2200      	movs	r2, #0
 80125d6:	2100      	movs	r1, #0
 80125d8:	6878      	ldr	r0, [r7, #4]
 80125da:	f000 f911 	bl	8012800 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80125de:	bf00      	nop
 80125e0:	3708      	adds	r7, #8
 80125e2:	46bd      	mov	sp, r7
 80125e4:	bd80      	pop	{r7, pc}

080125e6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80125e6:	b580      	push	{r7, lr}
 80125e8:	b086      	sub	sp, #24
 80125ea:	af00      	add	r7, sp, #0
 80125ec:	4603      	mov	r3, r0
 80125ee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80125f0:	2301      	movs	r3, #1
 80125f2:	617b      	str	r3, [r7, #20]
 80125f4:	2300      	movs	r3, #0
 80125f6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80125f8:	79fb      	ldrb	r3, [r7, #7]
 80125fa:	461a      	mov	r2, r3
 80125fc:	6939      	ldr	r1, [r7, #16]
 80125fe:	6978      	ldr	r0, [r7, #20]
 8012600:	f7ff ff79 	bl	80124f6 <xQueueGenericCreate>
 8012604:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8012606:	68f8      	ldr	r0, [r7, #12]
 8012608:	f7ff ffd3 	bl	80125b2 <prvInitialiseMutex>

		return xNewQueue;
 801260c:	68fb      	ldr	r3, [r7, #12]
	}
 801260e:	4618      	mov	r0, r3
 8012610:	3718      	adds	r7, #24
 8012612:	46bd      	mov	sp, r7
 8012614:	bd80      	pop	{r7, pc}

08012616 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8012616:	b580      	push	{r7, lr}
 8012618:	b088      	sub	sp, #32
 801261a:	af02      	add	r7, sp, #8
 801261c:	4603      	mov	r3, r0
 801261e:	6039      	str	r1, [r7, #0]
 8012620:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8012622:	2301      	movs	r3, #1
 8012624:	617b      	str	r3, [r7, #20]
 8012626:	2300      	movs	r3, #0
 8012628:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801262a:	79fb      	ldrb	r3, [r7, #7]
 801262c:	9300      	str	r3, [sp, #0]
 801262e:	683b      	ldr	r3, [r7, #0]
 8012630:	2200      	movs	r2, #0
 8012632:	6939      	ldr	r1, [r7, #16]
 8012634:	6978      	ldr	r0, [r7, #20]
 8012636:	f7ff fee1 	bl	80123fc <xQueueGenericCreateStatic>
 801263a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801263c:	68f8      	ldr	r0, [r7, #12]
 801263e:	f7ff ffb8 	bl	80125b2 <prvInitialiseMutex>

		return xNewQueue;
 8012642:	68fb      	ldr	r3, [r7, #12]
	}
 8012644:	4618      	mov	r0, r3
 8012646:	3718      	adds	r7, #24
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 801264c:	b590      	push	{r4, r7, lr}
 801264e:	b087      	sub	sp, #28
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8012658:	693b      	ldr	r3, [r7, #16]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d10b      	bne.n	8012676 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 801265e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012662:	f383 8811 	msr	BASEPRI, r3
 8012666:	f3bf 8f6f 	isb	sy
 801266a:	f3bf 8f4f 	dsb	sy
 801266e:	60fb      	str	r3, [r7, #12]
}
 8012670:	bf00      	nop
 8012672:	bf00      	nop
 8012674:	e7fd      	b.n	8012672 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8012676:	693b      	ldr	r3, [r7, #16]
 8012678:	689c      	ldr	r4, [r3, #8]
 801267a:	f001 fda3 	bl	80141c4 <xTaskGetCurrentTaskHandle>
 801267e:	4603      	mov	r3, r0
 8012680:	429c      	cmp	r4, r3
 8012682:	d111      	bne.n	80126a8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8012684:	693b      	ldr	r3, [r7, #16]
 8012686:	68db      	ldr	r3, [r3, #12]
 8012688:	1e5a      	subs	r2, r3, #1
 801268a:	693b      	ldr	r3, [r7, #16]
 801268c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801268e:	693b      	ldr	r3, [r7, #16]
 8012690:	68db      	ldr	r3, [r3, #12]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d105      	bne.n	80126a2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8012696:	2300      	movs	r3, #0
 8012698:	2200      	movs	r2, #0
 801269a:	2100      	movs	r1, #0
 801269c:	6938      	ldr	r0, [r7, #16]
 801269e:	f000 f8af 	bl	8012800 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80126a2:	2301      	movs	r3, #1
 80126a4:	617b      	str	r3, [r7, #20]
 80126a6:	e001      	b.n	80126ac <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80126a8:	2300      	movs	r3, #0
 80126aa:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80126ac:	697b      	ldr	r3, [r7, #20]
	}
 80126ae:	4618      	mov	r0, r3
 80126b0:	371c      	adds	r7, #28
 80126b2:	46bd      	mov	sp, r7
 80126b4:	bd90      	pop	{r4, r7, pc}

080126b6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80126b6:	b590      	push	{r4, r7, lr}
 80126b8:	b087      	sub	sp, #28
 80126ba:	af00      	add	r7, sp, #0
 80126bc:	6078      	str	r0, [r7, #4]
 80126be:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80126c4:	693b      	ldr	r3, [r7, #16]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d10b      	bne.n	80126e2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80126ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126ce:	f383 8811 	msr	BASEPRI, r3
 80126d2:	f3bf 8f6f 	isb	sy
 80126d6:	f3bf 8f4f 	dsb	sy
 80126da:	60fb      	str	r3, [r7, #12]
}
 80126dc:	bf00      	nop
 80126de:	bf00      	nop
 80126e0:	e7fd      	b.n	80126de <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80126e2:	693b      	ldr	r3, [r7, #16]
 80126e4:	689c      	ldr	r4, [r3, #8]
 80126e6:	f001 fd6d 	bl	80141c4 <xTaskGetCurrentTaskHandle>
 80126ea:	4603      	mov	r3, r0
 80126ec:	429c      	cmp	r4, r3
 80126ee:	d107      	bne.n	8012700 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80126f0:	693b      	ldr	r3, [r7, #16]
 80126f2:	68db      	ldr	r3, [r3, #12]
 80126f4:	1c5a      	adds	r2, r3, #1
 80126f6:	693b      	ldr	r3, [r7, #16]
 80126f8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80126fa:	2301      	movs	r3, #1
 80126fc:	617b      	str	r3, [r7, #20]
 80126fe:	e00c      	b.n	801271a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8012700:	6839      	ldr	r1, [r7, #0]
 8012702:	6938      	ldr	r0, [r7, #16]
 8012704:	f000 fb8e 	bl	8012e24 <xQueueSemaphoreTake>
 8012708:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801270a:	697b      	ldr	r3, [r7, #20]
 801270c:	2b00      	cmp	r3, #0
 801270e:	d004      	beq.n	801271a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8012710:	693b      	ldr	r3, [r7, #16]
 8012712:	68db      	ldr	r3, [r3, #12]
 8012714:	1c5a      	adds	r2, r3, #1
 8012716:	693b      	ldr	r3, [r7, #16]
 8012718:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801271a:	697b      	ldr	r3, [r7, #20]
	}
 801271c:	4618      	mov	r0, r3
 801271e:	371c      	adds	r7, #28
 8012720:	46bd      	mov	sp, r7
 8012722:	bd90      	pop	{r4, r7, pc}

08012724 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8012724:	b580      	push	{r7, lr}
 8012726:	b08a      	sub	sp, #40	@ 0x28
 8012728:	af02      	add	r7, sp, #8
 801272a:	60f8      	str	r0, [r7, #12]
 801272c:	60b9      	str	r1, [r7, #8]
 801272e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	2b00      	cmp	r3, #0
 8012734:	d10b      	bne.n	801274e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8012736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801273a:	f383 8811 	msr	BASEPRI, r3
 801273e:	f3bf 8f6f 	isb	sy
 8012742:	f3bf 8f4f 	dsb	sy
 8012746:	61bb      	str	r3, [r7, #24]
}
 8012748:	bf00      	nop
 801274a:	bf00      	nop
 801274c:	e7fd      	b.n	801274a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801274e:	68ba      	ldr	r2, [r7, #8]
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	429a      	cmp	r2, r3
 8012754:	d90b      	bls.n	801276e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8012756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801275a:	f383 8811 	msr	BASEPRI, r3
 801275e:	f3bf 8f6f 	isb	sy
 8012762:	f3bf 8f4f 	dsb	sy
 8012766:	617b      	str	r3, [r7, #20]
}
 8012768:	bf00      	nop
 801276a:	bf00      	nop
 801276c:	e7fd      	b.n	801276a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801276e:	2302      	movs	r3, #2
 8012770:	9300      	str	r3, [sp, #0]
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	2200      	movs	r2, #0
 8012776:	2100      	movs	r1, #0
 8012778:	68f8      	ldr	r0, [r7, #12]
 801277a:	f7ff fe3f 	bl	80123fc <xQueueGenericCreateStatic>
 801277e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8012780:	69fb      	ldr	r3, [r7, #28]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d002      	beq.n	801278c <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012786:	69fb      	ldr	r3, [r7, #28]
 8012788:	68ba      	ldr	r2, [r7, #8]
 801278a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801278c:	69fb      	ldr	r3, [r7, #28]
	}
 801278e:	4618      	mov	r0, r3
 8012790:	3720      	adds	r7, #32
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}

08012796 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8012796:	b580      	push	{r7, lr}
 8012798:	b086      	sub	sp, #24
 801279a:	af00      	add	r7, sp, #0
 801279c:	6078      	str	r0, [r7, #4]
 801279e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d10b      	bne.n	80127be <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80127a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127aa:	f383 8811 	msr	BASEPRI, r3
 80127ae:	f3bf 8f6f 	isb	sy
 80127b2:	f3bf 8f4f 	dsb	sy
 80127b6:	613b      	str	r3, [r7, #16]
}
 80127b8:	bf00      	nop
 80127ba:	bf00      	nop
 80127bc:	e7fd      	b.n	80127ba <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80127be:	683a      	ldr	r2, [r7, #0]
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d90b      	bls.n	80127de <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80127c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127ca:	f383 8811 	msr	BASEPRI, r3
 80127ce:	f3bf 8f6f 	isb	sy
 80127d2:	f3bf 8f4f 	dsb	sy
 80127d6:	60fb      	str	r3, [r7, #12]
}
 80127d8:	bf00      	nop
 80127da:	bf00      	nop
 80127dc:	e7fd      	b.n	80127da <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80127de:	2202      	movs	r2, #2
 80127e0:	2100      	movs	r1, #0
 80127e2:	6878      	ldr	r0, [r7, #4]
 80127e4:	f7ff fe87 	bl	80124f6 <xQueueGenericCreate>
 80127e8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80127ea:	697b      	ldr	r3, [r7, #20]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d002      	beq.n	80127f6 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80127f0:	697b      	ldr	r3, [r7, #20]
 80127f2:	683a      	ldr	r2, [r7, #0]
 80127f4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80127f6:	697b      	ldr	r3, [r7, #20]
	}
 80127f8:	4618      	mov	r0, r3
 80127fa:	3718      	adds	r7, #24
 80127fc:	46bd      	mov	sp, r7
 80127fe:	bd80      	pop	{r7, pc}

08012800 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b08e      	sub	sp, #56	@ 0x38
 8012804:	af00      	add	r7, sp, #0
 8012806:	60f8      	str	r0, [r7, #12]
 8012808:	60b9      	str	r1, [r7, #8]
 801280a:	607a      	str	r2, [r7, #4]
 801280c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801280e:	2300      	movs	r3, #0
 8012810:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012818:	2b00      	cmp	r3, #0
 801281a:	d10b      	bne.n	8012834 <xQueueGenericSend+0x34>
	__asm volatile
 801281c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012820:	f383 8811 	msr	BASEPRI, r3
 8012824:	f3bf 8f6f 	isb	sy
 8012828:	f3bf 8f4f 	dsb	sy
 801282c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801282e:	bf00      	nop
 8012830:	bf00      	nop
 8012832:	e7fd      	b.n	8012830 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012834:	68bb      	ldr	r3, [r7, #8]
 8012836:	2b00      	cmp	r3, #0
 8012838:	d103      	bne.n	8012842 <xQueueGenericSend+0x42>
 801283a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801283e:	2b00      	cmp	r3, #0
 8012840:	d101      	bne.n	8012846 <xQueueGenericSend+0x46>
 8012842:	2301      	movs	r3, #1
 8012844:	e000      	b.n	8012848 <xQueueGenericSend+0x48>
 8012846:	2300      	movs	r3, #0
 8012848:	2b00      	cmp	r3, #0
 801284a:	d10b      	bne.n	8012864 <xQueueGenericSend+0x64>
	__asm volatile
 801284c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012850:	f383 8811 	msr	BASEPRI, r3
 8012854:	f3bf 8f6f 	isb	sy
 8012858:	f3bf 8f4f 	dsb	sy
 801285c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801285e:	bf00      	nop
 8012860:	bf00      	nop
 8012862:	e7fd      	b.n	8012860 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	2b02      	cmp	r3, #2
 8012868:	d103      	bne.n	8012872 <xQueueGenericSend+0x72>
 801286a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801286c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801286e:	2b01      	cmp	r3, #1
 8012870:	d101      	bne.n	8012876 <xQueueGenericSend+0x76>
 8012872:	2301      	movs	r3, #1
 8012874:	e000      	b.n	8012878 <xQueueGenericSend+0x78>
 8012876:	2300      	movs	r3, #0
 8012878:	2b00      	cmp	r3, #0
 801287a:	d10b      	bne.n	8012894 <xQueueGenericSend+0x94>
	__asm volatile
 801287c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012880:	f383 8811 	msr	BASEPRI, r3
 8012884:	f3bf 8f6f 	isb	sy
 8012888:	f3bf 8f4f 	dsb	sy
 801288c:	623b      	str	r3, [r7, #32]
}
 801288e:	bf00      	nop
 8012890:	bf00      	nop
 8012892:	e7fd      	b.n	8012890 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012894:	f001 fca6 	bl	80141e4 <xTaskGetSchedulerState>
 8012898:	4603      	mov	r3, r0
 801289a:	2b00      	cmp	r3, #0
 801289c:	d102      	bne.n	80128a4 <xQueueGenericSend+0xa4>
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d101      	bne.n	80128a8 <xQueueGenericSend+0xa8>
 80128a4:	2301      	movs	r3, #1
 80128a6:	e000      	b.n	80128aa <xQueueGenericSend+0xaa>
 80128a8:	2300      	movs	r3, #0
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d10b      	bne.n	80128c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80128ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128b2:	f383 8811 	msr	BASEPRI, r3
 80128b6:	f3bf 8f6f 	isb	sy
 80128ba:	f3bf 8f4f 	dsb	sy
 80128be:	61fb      	str	r3, [r7, #28]
}
 80128c0:	bf00      	nop
 80128c2:	bf00      	nop
 80128c4:	e7fd      	b.n	80128c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80128c6:	f002 faf7 	bl	8014eb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80128ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80128ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80128d2:	429a      	cmp	r2, r3
 80128d4:	d302      	bcc.n	80128dc <xQueueGenericSend+0xdc>
 80128d6:	683b      	ldr	r3, [r7, #0]
 80128d8:	2b02      	cmp	r3, #2
 80128da:	d129      	bne.n	8012930 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80128dc:	683a      	ldr	r2, [r7, #0]
 80128de:	68b9      	ldr	r1, [r7, #8]
 80128e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80128e2:	f000 fc6d 	bl	80131c0 <prvCopyDataToQueue>
 80128e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80128e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d010      	beq.n	8012912 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80128f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128f2:	3324      	adds	r3, #36	@ 0x24
 80128f4:	4618      	mov	r0, r3
 80128f6:	f001 fa9f 	bl	8013e38 <xTaskRemoveFromEventList>
 80128fa:	4603      	mov	r3, r0
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d013      	beq.n	8012928 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012900:	4b3f      	ldr	r3, [pc, #252]	@ (8012a00 <xQueueGenericSend+0x200>)
 8012902:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012906:	601a      	str	r2, [r3, #0]
 8012908:	f3bf 8f4f 	dsb	sy
 801290c:	f3bf 8f6f 	isb	sy
 8012910:	e00a      	b.n	8012928 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012914:	2b00      	cmp	r3, #0
 8012916:	d007      	beq.n	8012928 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012918:	4b39      	ldr	r3, [pc, #228]	@ (8012a00 <xQueueGenericSend+0x200>)
 801291a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801291e:	601a      	str	r2, [r3, #0]
 8012920:	f3bf 8f4f 	dsb	sy
 8012924:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012928:	f002 faf8 	bl	8014f1c <vPortExitCritical>
				return pdPASS;
 801292c:	2301      	movs	r3, #1
 801292e:	e063      	b.n	80129f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d103      	bne.n	801293e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012936:	f002 faf1 	bl	8014f1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801293a:	2300      	movs	r3, #0
 801293c:	e05c      	b.n	80129f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801293e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012940:	2b00      	cmp	r3, #0
 8012942:	d106      	bne.n	8012952 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012944:	f107 0314 	add.w	r3, r7, #20
 8012948:	4618      	mov	r0, r3
 801294a:	f001 fad9 	bl	8013f00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801294e:	2301      	movs	r3, #1
 8012950:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012952:	f002 fae3 	bl	8014f1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012956:	f001 f82f 	bl	80139b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801295a:	f002 faad 	bl	8014eb8 <vPortEnterCritical>
 801295e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012964:	b25b      	sxtb	r3, r3
 8012966:	f1b3 3fff 	cmp.w	r3, #4294967295
 801296a:	d103      	bne.n	8012974 <xQueueGenericSend+0x174>
 801296c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801296e:	2200      	movs	r2, #0
 8012970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012976:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801297a:	b25b      	sxtb	r3, r3
 801297c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012980:	d103      	bne.n	801298a <xQueueGenericSend+0x18a>
 8012982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012984:	2200      	movs	r2, #0
 8012986:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801298a:	f002 fac7 	bl	8014f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801298e:	1d3a      	adds	r2, r7, #4
 8012990:	f107 0314 	add.w	r3, r7, #20
 8012994:	4611      	mov	r1, r2
 8012996:	4618      	mov	r0, r3
 8012998:	f001 fac8 	bl	8013f2c <xTaskCheckForTimeOut>
 801299c:	4603      	mov	r3, r0
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d124      	bne.n	80129ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80129a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80129a4:	f000 fd04 	bl	80133b0 <prvIsQueueFull>
 80129a8:	4603      	mov	r3, r0
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d018      	beq.n	80129e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80129ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b0:	3310      	adds	r3, #16
 80129b2:	687a      	ldr	r2, [r7, #4]
 80129b4:	4611      	mov	r1, r2
 80129b6:	4618      	mov	r0, r3
 80129b8:	f001 f9ec 	bl	8013d94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80129bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80129be:	f000 fc8f 	bl	80132e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80129c2:	f001 f807 	bl	80139d4 <xTaskResumeAll>
 80129c6:	4603      	mov	r3, r0
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	f47f af7c 	bne.w	80128c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80129ce:	4b0c      	ldr	r3, [pc, #48]	@ (8012a00 <xQueueGenericSend+0x200>)
 80129d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129d4:	601a      	str	r2, [r3, #0]
 80129d6:	f3bf 8f4f 	dsb	sy
 80129da:	f3bf 8f6f 	isb	sy
 80129de:	e772      	b.n	80128c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80129e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80129e2:	f000 fc7d 	bl	80132e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80129e6:	f000 fff5 	bl	80139d4 <xTaskResumeAll>
 80129ea:	e76c      	b.n	80128c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80129ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80129ee:	f000 fc77 	bl	80132e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80129f2:	f000 ffef 	bl	80139d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80129f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80129f8:	4618      	mov	r0, r3
 80129fa:	3738      	adds	r7, #56	@ 0x38
 80129fc:	46bd      	mov	sp, r7
 80129fe:	bd80      	pop	{r7, pc}
 8012a00:	e000ed04 	.word	0xe000ed04

08012a04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012a04:	b580      	push	{r7, lr}
 8012a06:	b090      	sub	sp, #64	@ 0x40
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	60f8      	str	r0, [r7, #12]
 8012a0c:	60b9      	str	r1, [r7, #8]
 8012a0e:	607a      	str	r2, [r7, #4]
 8012a10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8012a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d10b      	bne.n	8012a34 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8012a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a20:	f383 8811 	msr	BASEPRI, r3
 8012a24:	f3bf 8f6f 	isb	sy
 8012a28:	f3bf 8f4f 	dsb	sy
 8012a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012a2e:	bf00      	nop
 8012a30:	bf00      	nop
 8012a32:	e7fd      	b.n	8012a30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012a34:	68bb      	ldr	r3, [r7, #8]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d103      	bne.n	8012a42 <xQueueGenericSendFromISR+0x3e>
 8012a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d101      	bne.n	8012a46 <xQueueGenericSendFromISR+0x42>
 8012a42:	2301      	movs	r3, #1
 8012a44:	e000      	b.n	8012a48 <xQueueGenericSendFromISR+0x44>
 8012a46:	2300      	movs	r3, #0
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d10b      	bne.n	8012a64 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8012a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a50:	f383 8811 	msr	BASEPRI, r3
 8012a54:	f3bf 8f6f 	isb	sy
 8012a58:	f3bf 8f4f 	dsb	sy
 8012a5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012a5e:	bf00      	nop
 8012a60:	bf00      	nop
 8012a62:	e7fd      	b.n	8012a60 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012a64:	683b      	ldr	r3, [r7, #0]
 8012a66:	2b02      	cmp	r3, #2
 8012a68:	d103      	bne.n	8012a72 <xQueueGenericSendFromISR+0x6e>
 8012a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a6e:	2b01      	cmp	r3, #1
 8012a70:	d101      	bne.n	8012a76 <xQueueGenericSendFromISR+0x72>
 8012a72:	2301      	movs	r3, #1
 8012a74:	e000      	b.n	8012a78 <xQueueGenericSendFromISR+0x74>
 8012a76:	2300      	movs	r3, #0
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d10b      	bne.n	8012a94 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8012a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a80:	f383 8811 	msr	BASEPRI, r3
 8012a84:	f3bf 8f6f 	isb	sy
 8012a88:	f3bf 8f4f 	dsb	sy
 8012a8c:	623b      	str	r3, [r7, #32]
}
 8012a8e:	bf00      	nop
 8012a90:	bf00      	nop
 8012a92:	e7fd      	b.n	8012a90 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012a94:	f002 faf0 	bl	8015078 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012a98:	f3ef 8211 	mrs	r2, BASEPRI
 8012a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012aa0:	f383 8811 	msr	BASEPRI, r3
 8012aa4:	f3bf 8f6f 	isb	sy
 8012aa8:	f3bf 8f4f 	dsb	sy
 8012aac:	61fa      	str	r2, [r7, #28]
 8012aae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012ab0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012ab2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ab6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012abc:	429a      	cmp	r2, r3
 8012abe:	d302      	bcc.n	8012ac6 <xQueueGenericSendFromISR+0xc2>
 8012ac0:	683b      	ldr	r3, [r7, #0]
 8012ac2:	2b02      	cmp	r3, #2
 8012ac4:	d12f      	bne.n	8012b26 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012acc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012ad6:	683a      	ldr	r2, [r7, #0]
 8012ad8:	68b9      	ldr	r1, [r7, #8]
 8012ada:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012adc:	f000 fb70 	bl	80131c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012ae0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8012ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ae8:	d112      	bne.n	8012b10 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d016      	beq.n	8012b20 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012af4:	3324      	adds	r3, #36	@ 0x24
 8012af6:	4618      	mov	r0, r3
 8012af8:	f001 f99e 	bl	8013e38 <xTaskRemoveFromEventList>
 8012afc:	4603      	mov	r3, r0
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d00e      	beq.n	8012b20 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d00b      	beq.n	8012b20 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	2201      	movs	r2, #1
 8012b0c:	601a      	str	r2, [r3, #0]
 8012b0e:	e007      	b.n	8012b20 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012b10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8012b14:	3301      	adds	r3, #1
 8012b16:	b2db      	uxtb	r3, r3
 8012b18:	b25a      	sxtb	r2, r3
 8012b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012b20:	2301      	movs	r3, #1
 8012b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8012b24:	e001      	b.n	8012b2a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012b26:	2300      	movs	r3, #0
 8012b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b2c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012b2e:	697b      	ldr	r3, [r7, #20]
 8012b30:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012b34:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8012b38:	4618      	mov	r0, r3
 8012b3a:	3740      	adds	r7, #64	@ 0x40
 8012b3c:	46bd      	mov	sp, r7
 8012b3e:	bd80      	pop	{r7, pc}

08012b40 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b08e      	sub	sp, #56	@ 0x38
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
 8012b48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d10b      	bne.n	8012b6c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8012b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b58:	f383 8811 	msr	BASEPRI, r3
 8012b5c:	f3bf 8f6f 	isb	sy
 8012b60:	f3bf 8f4f 	dsb	sy
 8012b64:	623b      	str	r3, [r7, #32]
}
 8012b66:	bf00      	nop
 8012b68:	bf00      	nop
 8012b6a:	e7fd      	b.n	8012b68 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d00b      	beq.n	8012b8c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8012b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b78:	f383 8811 	msr	BASEPRI, r3
 8012b7c:	f3bf 8f6f 	isb	sy
 8012b80:	f3bf 8f4f 	dsb	sy
 8012b84:	61fb      	str	r3, [r7, #28]
}
 8012b86:	bf00      	nop
 8012b88:	bf00      	nop
 8012b8a:	e7fd      	b.n	8012b88 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8012b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d103      	bne.n	8012b9c <xQueueGiveFromISR+0x5c>
 8012b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b96:	689b      	ldr	r3, [r3, #8]
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d101      	bne.n	8012ba0 <xQueueGiveFromISR+0x60>
 8012b9c:	2301      	movs	r3, #1
 8012b9e:	e000      	b.n	8012ba2 <xQueueGiveFromISR+0x62>
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d10b      	bne.n	8012bbe <xQueueGiveFromISR+0x7e>
	__asm volatile
 8012ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012baa:	f383 8811 	msr	BASEPRI, r3
 8012bae:	f3bf 8f6f 	isb	sy
 8012bb2:	f3bf 8f4f 	dsb	sy
 8012bb6:	61bb      	str	r3, [r7, #24]
}
 8012bb8:	bf00      	nop
 8012bba:	bf00      	nop
 8012bbc:	e7fd      	b.n	8012bba <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012bbe:	f002 fa5b 	bl	8015078 <vPortValidateInterruptPriority>
	__asm volatile
 8012bc2:	f3ef 8211 	mrs	r2, BASEPRI
 8012bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bca:	f383 8811 	msr	BASEPRI, r3
 8012bce:	f3bf 8f6f 	isb	sy
 8012bd2:	f3bf 8f4f 	dsb	sy
 8012bd6:	617a      	str	r2, [r7, #20]
 8012bd8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012bda:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012be2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012be8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012bea:	429a      	cmp	r2, r3
 8012bec:	d22b      	bcs.n	8012c46 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012bf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bfa:	1c5a      	adds	r2, r3, #1
 8012bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bfe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012c00:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c08:	d112      	bne.n	8012c30 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d016      	beq.n	8012c40 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c14:	3324      	adds	r3, #36	@ 0x24
 8012c16:	4618      	mov	r0, r3
 8012c18:	f001 f90e 	bl	8013e38 <xTaskRemoveFromEventList>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d00e      	beq.n	8012c40 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012c22:	683b      	ldr	r3, [r7, #0]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d00b      	beq.n	8012c40 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012c28:	683b      	ldr	r3, [r7, #0]
 8012c2a:	2201      	movs	r2, #1
 8012c2c:	601a      	str	r2, [r3, #0]
 8012c2e:	e007      	b.n	8012c40 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012c30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012c34:	3301      	adds	r3, #1
 8012c36:	b2db      	uxtb	r3, r3
 8012c38:	b25a      	sxtb	r2, r3
 8012c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012c40:	2301      	movs	r3, #1
 8012c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8012c44:	e001      	b.n	8012c4a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012c46:	2300      	movs	r3, #0
 8012c48:	637b      	str	r3, [r7, #52]	@ 0x34
 8012c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c4c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	f383 8811 	msr	BASEPRI, r3
}
 8012c54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012c58:	4618      	mov	r0, r3
 8012c5a:	3738      	adds	r7, #56	@ 0x38
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bd80      	pop	{r7, pc}

08012c60 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b08c      	sub	sp, #48	@ 0x30
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	60f8      	str	r0, [r7, #12]
 8012c68:	60b9      	str	r1, [r7, #8]
 8012c6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012c6c:	2300      	movs	r3, #0
 8012c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d10b      	bne.n	8012c92 <xQueueReceive+0x32>
	__asm volatile
 8012c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c7e:	f383 8811 	msr	BASEPRI, r3
 8012c82:	f3bf 8f6f 	isb	sy
 8012c86:	f3bf 8f4f 	dsb	sy
 8012c8a:	623b      	str	r3, [r7, #32]
}
 8012c8c:	bf00      	nop
 8012c8e:	bf00      	nop
 8012c90:	e7fd      	b.n	8012c8e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012c92:	68bb      	ldr	r3, [r7, #8]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d103      	bne.n	8012ca0 <xQueueReceive+0x40>
 8012c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d101      	bne.n	8012ca4 <xQueueReceive+0x44>
 8012ca0:	2301      	movs	r3, #1
 8012ca2:	e000      	b.n	8012ca6 <xQueueReceive+0x46>
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d10b      	bne.n	8012cc2 <xQueueReceive+0x62>
	__asm volatile
 8012caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cae:	f383 8811 	msr	BASEPRI, r3
 8012cb2:	f3bf 8f6f 	isb	sy
 8012cb6:	f3bf 8f4f 	dsb	sy
 8012cba:	61fb      	str	r3, [r7, #28]
}
 8012cbc:	bf00      	nop
 8012cbe:	bf00      	nop
 8012cc0:	e7fd      	b.n	8012cbe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012cc2:	f001 fa8f 	bl	80141e4 <xTaskGetSchedulerState>
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d102      	bne.n	8012cd2 <xQueueReceive+0x72>
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d101      	bne.n	8012cd6 <xQueueReceive+0x76>
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	e000      	b.n	8012cd8 <xQueueReceive+0x78>
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d10b      	bne.n	8012cf4 <xQueueReceive+0x94>
	__asm volatile
 8012cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ce0:	f383 8811 	msr	BASEPRI, r3
 8012ce4:	f3bf 8f6f 	isb	sy
 8012ce8:	f3bf 8f4f 	dsb	sy
 8012cec:	61bb      	str	r3, [r7, #24]
}
 8012cee:	bf00      	nop
 8012cf0:	bf00      	nop
 8012cf2:	e7fd      	b.n	8012cf0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012cf4:	f002 f8e0 	bl	8014eb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012cfc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d01f      	beq.n	8012d44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012d04:	68b9      	ldr	r1, [r7, #8]
 8012d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d08:	f000 fac4 	bl	8013294 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d0e:	1e5a      	subs	r2, r3, #1
 8012d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d16:	691b      	ldr	r3, [r3, #16]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d00f      	beq.n	8012d3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d1e:	3310      	adds	r3, #16
 8012d20:	4618      	mov	r0, r3
 8012d22:	f001 f889 	bl	8013e38 <xTaskRemoveFromEventList>
 8012d26:	4603      	mov	r3, r0
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d007      	beq.n	8012d3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8012e20 <xQueueReceive+0x1c0>)
 8012d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d32:	601a      	str	r2, [r3, #0]
 8012d34:	f3bf 8f4f 	dsb	sy
 8012d38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012d3c:	f002 f8ee 	bl	8014f1c <vPortExitCritical>
				return pdPASS;
 8012d40:	2301      	movs	r3, #1
 8012d42:	e069      	b.n	8012e18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d103      	bne.n	8012d52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012d4a:	f002 f8e7 	bl	8014f1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012d4e:	2300      	movs	r3, #0
 8012d50:	e062      	b.n	8012e18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d106      	bne.n	8012d66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012d58:	f107 0310 	add.w	r3, r7, #16
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f001 f8cf 	bl	8013f00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012d62:	2301      	movs	r3, #1
 8012d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012d66:	f002 f8d9 	bl	8014f1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012d6a:	f000 fe25 	bl	80139b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012d6e:	f002 f8a3 	bl	8014eb8 <vPortEnterCritical>
 8012d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012d78:	b25b      	sxtb	r3, r3
 8012d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d7e:	d103      	bne.n	8012d88 <xQueueReceive+0x128>
 8012d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d82:	2200      	movs	r2, #0
 8012d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012d8e:	b25b      	sxtb	r3, r3
 8012d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d94:	d103      	bne.n	8012d9e <xQueueReceive+0x13e>
 8012d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d98:	2200      	movs	r2, #0
 8012d9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012d9e:	f002 f8bd 	bl	8014f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012da2:	1d3a      	adds	r2, r7, #4
 8012da4:	f107 0310 	add.w	r3, r7, #16
 8012da8:	4611      	mov	r1, r2
 8012daa:	4618      	mov	r0, r3
 8012dac:	f001 f8be 	bl	8013f2c <xTaskCheckForTimeOut>
 8012db0:	4603      	mov	r3, r0
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d123      	bne.n	8012dfe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012db8:	f000 fae4 	bl	8013384 <prvIsQueueEmpty>
 8012dbc:	4603      	mov	r3, r0
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d017      	beq.n	8012df2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dc4:	3324      	adds	r3, #36	@ 0x24
 8012dc6:	687a      	ldr	r2, [r7, #4]
 8012dc8:	4611      	mov	r1, r2
 8012dca:	4618      	mov	r0, r3
 8012dcc:	f000 ffe2 	bl	8013d94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012dd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012dd2:	f000 fa85 	bl	80132e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012dd6:	f000 fdfd 	bl	80139d4 <xTaskResumeAll>
 8012dda:	4603      	mov	r3, r0
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d189      	bne.n	8012cf4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012de0:	4b0f      	ldr	r3, [pc, #60]	@ (8012e20 <xQueueReceive+0x1c0>)
 8012de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012de6:	601a      	str	r2, [r3, #0]
 8012de8:	f3bf 8f4f 	dsb	sy
 8012dec:	f3bf 8f6f 	isb	sy
 8012df0:	e780      	b.n	8012cf4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012df4:	f000 fa74 	bl	80132e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012df8:	f000 fdec 	bl	80139d4 <xTaskResumeAll>
 8012dfc:	e77a      	b.n	8012cf4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e00:	f000 fa6e 	bl	80132e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012e04:	f000 fde6 	bl	80139d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012e08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e0a:	f000 fabb 	bl	8013384 <prvIsQueueEmpty>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	f43f af6f 	beq.w	8012cf4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012e16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012e18:	4618      	mov	r0, r3
 8012e1a:	3730      	adds	r7, #48	@ 0x30
 8012e1c:	46bd      	mov	sp, r7
 8012e1e:	bd80      	pop	{r7, pc}
 8012e20:	e000ed04 	.word	0xe000ed04

08012e24 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b08e      	sub	sp, #56	@ 0x38
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
 8012e2c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012e2e:	2300      	movs	r3, #0
 8012e30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012e36:	2300      	movs	r3, #0
 8012e38:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d10b      	bne.n	8012e58 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8012e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e44:	f383 8811 	msr	BASEPRI, r3
 8012e48:	f3bf 8f6f 	isb	sy
 8012e4c:	f3bf 8f4f 	dsb	sy
 8012e50:	623b      	str	r3, [r7, #32]
}
 8012e52:	bf00      	nop
 8012e54:	bf00      	nop
 8012e56:	e7fd      	b.n	8012e54 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d00b      	beq.n	8012e78 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8012e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e64:	f383 8811 	msr	BASEPRI, r3
 8012e68:	f3bf 8f6f 	isb	sy
 8012e6c:	f3bf 8f4f 	dsb	sy
 8012e70:	61fb      	str	r3, [r7, #28]
}
 8012e72:	bf00      	nop
 8012e74:	bf00      	nop
 8012e76:	e7fd      	b.n	8012e74 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012e78:	f001 f9b4 	bl	80141e4 <xTaskGetSchedulerState>
 8012e7c:	4603      	mov	r3, r0
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d102      	bne.n	8012e88 <xQueueSemaphoreTake+0x64>
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d101      	bne.n	8012e8c <xQueueSemaphoreTake+0x68>
 8012e88:	2301      	movs	r3, #1
 8012e8a:	e000      	b.n	8012e8e <xQueueSemaphoreTake+0x6a>
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d10b      	bne.n	8012eaa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8012e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e96:	f383 8811 	msr	BASEPRI, r3
 8012e9a:	f3bf 8f6f 	isb	sy
 8012e9e:	f3bf 8f4f 	dsb	sy
 8012ea2:	61bb      	str	r3, [r7, #24]
}
 8012ea4:	bf00      	nop
 8012ea6:	bf00      	nop
 8012ea8:	e7fd      	b.n	8012ea6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012eaa:	f002 f805 	bl	8014eb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012eb2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8012eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d024      	beq.n	8012f04 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ebc:	1e5a      	subs	r2, r3, #1
 8012ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ec0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d104      	bne.n	8012ed4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8012eca:	f001 fb05 	bl	80144d8 <pvTaskIncrementMutexHeldCount>
 8012ece:	4602      	mov	r2, r0
 8012ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ed2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ed6:	691b      	ldr	r3, [r3, #16]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d00f      	beq.n	8012efc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ede:	3310      	adds	r3, #16
 8012ee0:	4618      	mov	r0, r3
 8012ee2:	f000 ffa9 	bl	8013e38 <xTaskRemoveFromEventList>
 8012ee6:	4603      	mov	r3, r0
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d007      	beq.n	8012efc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012eec:	4b54      	ldr	r3, [pc, #336]	@ (8013040 <xQueueSemaphoreTake+0x21c>)
 8012eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ef2:	601a      	str	r2, [r3, #0]
 8012ef4:	f3bf 8f4f 	dsb	sy
 8012ef8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012efc:	f002 f80e 	bl	8014f1c <vPortExitCritical>
				return pdPASS;
 8012f00:	2301      	movs	r3, #1
 8012f02:	e098      	b.n	8013036 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d112      	bne.n	8012f30 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d00b      	beq.n	8012f28 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8012f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f14:	f383 8811 	msr	BASEPRI, r3
 8012f18:	f3bf 8f6f 	isb	sy
 8012f1c:	f3bf 8f4f 	dsb	sy
 8012f20:	617b      	str	r3, [r7, #20]
}
 8012f22:	bf00      	nop
 8012f24:	bf00      	nop
 8012f26:	e7fd      	b.n	8012f24 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012f28:	f001 fff8 	bl	8014f1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	e082      	b.n	8013036 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d106      	bne.n	8012f44 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012f36:	f107 030c 	add.w	r3, r7, #12
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	f000 ffe0 	bl	8013f00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012f40:	2301      	movs	r3, #1
 8012f42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012f44:	f001 ffea 	bl	8014f1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012f48:	f000 fd36 	bl	80139b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012f4c:	f001 ffb4 	bl	8014eb8 <vPortEnterCritical>
 8012f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012f56:	b25b      	sxtb	r3, r3
 8012f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f5c:	d103      	bne.n	8012f66 <xQueueSemaphoreTake+0x142>
 8012f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f60:	2200      	movs	r2, #0
 8012f62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012f6c:	b25b      	sxtb	r3, r3
 8012f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f72:	d103      	bne.n	8012f7c <xQueueSemaphoreTake+0x158>
 8012f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f76:	2200      	movs	r2, #0
 8012f78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012f7c:	f001 ffce 	bl	8014f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012f80:	463a      	mov	r2, r7
 8012f82:	f107 030c 	add.w	r3, r7, #12
 8012f86:	4611      	mov	r1, r2
 8012f88:	4618      	mov	r0, r3
 8012f8a:	f000 ffcf 	bl	8013f2c <xTaskCheckForTimeOut>
 8012f8e:	4603      	mov	r3, r0
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d132      	bne.n	8012ffa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012f94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f96:	f000 f9f5 	bl	8013384 <prvIsQueueEmpty>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d026      	beq.n	8012fee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d109      	bne.n	8012fbc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012fa8:	f001 ff86 	bl	8014eb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fae:	689b      	ldr	r3, [r3, #8]
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	f001 f935 	bl	8014220 <xTaskPriorityInherit>
 8012fb6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012fb8:	f001 ffb0 	bl	8014f1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fbe:	3324      	adds	r3, #36	@ 0x24
 8012fc0:	683a      	ldr	r2, [r7, #0]
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f000 fee5 	bl	8013d94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012fca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012fcc:	f000 f988 	bl	80132e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012fd0:	f000 fd00 	bl	80139d4 <xTaskResumeAll>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	f47f af67 	bne.w	8012eaa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012fdc:	4b18      	ldr	r3, [pc, #96]	@ (8013040 <xQueueSemaphoreTake+0x21c>)
 8012fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012fe2:	601a      	str	r2, [r3, #0]
 8012fe4:	f3bf 8f4f 	dsb	sy
 8012fe8:	f3bf 8f6f 	isb	sy
 8012fec:	e75d      	b.n	8012eaa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012fee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012ff0:	f000 f976 	bl	80132e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012ff4:	f000 fcee 	bl	80139d4 <xTaskResumeAll>
 8012ff8:	e757      	b.n	8012eaa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012ffa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012ffc:	f000 f970 	bl	80132e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013000:	f000 fce8 	bl	80139d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013004:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013006:	f000 f9bd 	bl	8013384 <prvIsQueueEmpty>
 801300a:	4603      	mov	r3, r0
 801300c:	2b00      	cmp	r3, #0
 801300e:	f43f af4c 	beq.w	8012eaa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013014:	2b00      	cmp	r3, #0
 8013016:	d00d      	beq.n	8013034 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8013018:	f001 ff4e 	bl	8014eb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801301c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801301e:	f000 f8b7 	bl	8013190 <prvGetDisinheritPriorityAfterTimeout>
 8013022:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013026:	689b      	ldr	r3, [r3, #8]
 8013028:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801302a:	4618      	mov	r0, r3
 801302c:	f001 f9d0 	bl	80143d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013030:	f001 ff74 	bl	8014f1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013034:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013036:	4618      	mov	r0, r3
 8013038:	3738      	adds	r7, #56	@ 0x38
 801303a:	46bd      	mov	sp, r7
 801303c:	bd80      	pop	{r7, pc}
 801303e:	bf00      	nop
 8013040:	e000ed04 	.word	0xe000ed04

08013044 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013044:	b580      	push	{r7, lr}
 8013046:	b08e      	sub	sp, #56	@ 0x38
 8013048:	af00      	add	r7, sp, #0
 801304a:	60f8      	str	r0, [r7, #12]
 801304c:	60b9      	str	r1, [r7, #8]
 801304e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8013054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013056:	2b00      	cmp	r3, #0
 8013058:	d10b      	bne.n	8013072 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801305a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801305e:	f383 8811 	msr	BASEPRI, r3
 8013062:	f3bf 8f6f 	isb	sy
 8013066:	f3bf 8f4f 	dsb	sy
 801306a:	623b      	str	r3, [r7, #32]
}
 801306c:	bf00      	nop
 801306e:	bf00      	nop
 8013070:	e7fd      	b.n	801306e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013072:	68bb      	ldr	r3, [r7, #8]
 8013074:	2b00      	cmp	r3, #0
 8013076:	d103      	bne.n	8013080 <xQueueReceiveFromISR+0x3c>
 8013078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801307c:	2b00      	cmp	r3, #0
 801307e:	d101      	bne.n	8013084 <xQueueReceiveFromISR+0x40>
 8013080:	2301      	movs	r3, #1
 8013082:	e000      	b.n	8013086 <xQueueReceiveFromISR+0x42>
 8013084:	2300      	movs	r3, #0
 8013086:	2b00      	cmp	r3, #0
 8013088:	d10b      	bne.n	80130a2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801308a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801308e:	f383 8811 	msr	BASEPRI, r3
 8013092:	f3bf 8f6f 	isb	sy
 8013096:	f3bf 8f4f 	dsb	sy
 801309a:	61fb      	str	r3, [r7, #28]
}
 801309c:	bf00      	nop
 801309e:	bf00      	nop
 80130a0:	e7fd      	b.n	801309e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80130a2:	f001 ffe9 	bl	8015078 <vPortValidateInterruptPriority>
	__asm volatile
 80130a6:	f3ef 8211 	mrs	r2, BASEPRI
 80130aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130ae:	f383 8811 	msr	BASEPRI, r3
 80130b2:	f3bf 8f6f 	isb	sy
 80130b6:	f3bf 8f4f 	dsb	sy
 80130ba:	61ba      	str	r2, [r7, #24]
 80130bc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80130be:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80130c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80130c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130c6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80130c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d02f      	beq.n	801312e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80130ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80130d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80130d8:	68b9      	ldr	r1, [r7, #8]
 80130da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80130dc:	f000 f8da 	bl	8013294 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80130e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130e2:	1e5a      	subs	r2, r3, #1
 80130e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130e6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80130e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80130ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130f0:	d112      	bne.n	8013118 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80130f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130f4:	691b      	ldr	r3, [r3, #16]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d016      	beq.n	8013128 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80130fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130fc:	3310      	adds	r3, #16
 80130fe:	4618      	mov	r0, r3
 8013100:	f000 fe9a 	bl	8013e38 <xTaskRemoveFromEventList>
 8013104:	4603      	mov	r3, r0
 8013106:	2b00      	cmp	r3, #0
 8013108:	d00e      	beq.n	8013128 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	2b00      	cmp	r3, #0
 801310e:	d00b      	beq.n	8013128 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	2201      	movs	r2, #1
 8013114:	601a      	str	r2, [r3, #0]
 8013116:	e007      	b.n	8013128 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801311c:	3301      	adds	r3, #1
 801311e:	b2db      	uxtb	r3, r3
 8013120:	b25a      	sxtb	r2, r3
 8013122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8013128:	2301      	movs	r3, #1
 801312a:	637b      	str	r3, [r7, #52]	@ 0x34
 801312c:	e001      	b.n	8013132 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 801312e:	2300      	movs	r3, #0
 8013130:	637b      	str	r3, [r7, #52]	@ 0x34
 8013132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013134:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013136:	693b      	ldr	r3, [r7, #16]
 8013138:	f383 8811 	msr	BASEPRI, r3
}
 801313c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801313e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013140:	4618      	mov	r0, r3
 8013142:	3738      	adds	r7, #56	@ 0x38
 8013144:	46bd      	mov	sp, r7
 8013146:	bd80      	pop	{r7, pc}

08013148 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b084      	sub	sp, #16
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d10b      	bne.n	8013172 <vQueueDelete+0x2a>
	__asm volatile
 801315a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801315e:	f383 8811 	msr	BASEPRI, r3
 8013162:	f3bf 8f6f 	isb	sy
 8013166:	f3bf 8f4f 	dsb	sy
 801316a:	60bb      	str	r3, [r7, #8]
}
 801316c:	bf00      	nop
 801316e:	bf00      	nop
 8013170:	e7fd      	b.n	801316e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8013172:	68f8      	ldr	r0, [r7, #12]
 8013174:	f000 f95e 	bl	8013434 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801317e:	2b00      	cmp	r3, #0
 8013180:	d102      	bne.n	8013188 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8013182:	68f8      	ldr	r0, [r7, #12]
 8013184:	f002 f888 	bl	8015298 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013188:	bf00      	nop
 801318a:	3710      	adds	r7, #16
 801318c:	46bd      	mov	sp, r7
 801318e:	bd80      	pop	{r7, pc}

08013190 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013190:	b480      	push	{r7}
 8013192:	b085      	sub	sp, #20
 8013194:	af00      	add	r7, sp, #0
 8013196:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801319c:	2b00      	cmp	r3, #0
 801319e:	d006      	beq.n	80131ae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80131aa:	60fb      	str	r3, [r7, #12]
 80131ac:	e001      	b.n	80131b2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80131ae:	2300      	movs	r3, #0
 80131b0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80131b2:	68fb      	ldr	r3, [r7, #12]
	}
 80131b4:	4618      	mov	r0, r3
 80131b6:	3714      	adds	r7, #20
 80131b8:	46bd      	mov	sp, r7
 80131ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131be:	4770      	bx	lr

080131c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80131c0:	b580      	push	{r7, lr}
 80131c2:	b086      	sub	sp, #24
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	60f8      	str	r0, [r7, #12]
 80131c8:	60b9      	str	r1, [r7, #8]
 80131ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80131cc:	2300      	movs	r3, #0
 80131ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d10d      	bne.n	80131fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d14d      	bne.n	8013282 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	689b      	ldr	r3, [r3, #8]
 80131ea:	4618      	mov	r0, r3
 80131ec:	f001 f880 	bl	80142f0 <xTaskPriorityDisinherit>
 80131f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80131f2:	68fb      	ldr	r3, [r7, #12]
 80131f4:	2200      	movs	r2, #0
 80131f6:	609a      	str	r2, [r3, #8]
 80131f8:	e043      	b.n	8013282 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d119      	bne.n	8013234 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	6858      	ldr	r0, [r3, #4]
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013208:	461a      	mov	r2, r3
 801320a:	68b9      	ldr	r1, [r7, #8]
 801320c:	f00d f861 	bl	80202d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	685a      	ldr	r2, [r3, #4]
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013218:	441a      	add	r2, r3
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	685a      	ldr	r2, [r3, #4]
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	689b      	ldr	r3, [r3, #8]
 8013226:	429a      	cmp	r2, r3
 8013228:	d32b      	bcc.n	8013282 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	681a      	ldr	r2, [r3, #0]
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	605a      	str	r2, [r3, #4]
 8013232:	e026      	b.n	8013282 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	68d8      	ldr	r0, [r3, #12]
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801323c:	461a      	mov	r2, r3
 801323e:	68b9      	ldr	r1, [r7, #8]
 8013240:	f00d f847 	bl	80202d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	68da      	ldr	r2, [r3, #12]
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801324c:	425b      	negs	r3, r3
 801324e:	441a      	add	r2, r3
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	68da      	ldr	r2, [r3, #12]
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	429a      	cmp	r2, r3
 801325e:	d207      	bcs.n	8013270 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	689a      	ldr	r2, [r3, #8]
 8013264:	68fb      	ldr	r3, [r7, #12]
 8013266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013268:	425b      	negs	r3, r3
 801326a:	441a      	add	r2, r3
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	2b02      	cmp	r3, #2
 8013274:	d105      	bne.n	8013282 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013276:	693b      	ldr	r3, [r7, #16]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d002      	beq.n	8013282 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801327c:	693b      	ldr	r3, [r7, #16]
 801327e:	3b01      	subs	r3, #1
 8013280:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013282:	693b      	ldr	r3, [r7, #16]
 8013284:	1c5a      	adds	r2, r3, #1
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801328a:	697b      	ldr	r3, [r7, #20]
}
 801328c:	4618      	mov	r0, r3
 801328e:	3718      	adds	r7, #24
 8013290:	46bd      	mov	sp, r7
 8013292:	bd80      	pop	{r7, pc}

08013294 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b082      	sub	sp, #8
 8013298:	af00      	add	r7, sp, #0
 801329a:	6078      	str	r0, [r7, #4]
 801329c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d018      	beq.n	80132d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	68da      	ldr	r2, [r3, #12]
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80132ae:	441a      	add	r2, r3
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	68da      	ldr	r2, [r3, #12]
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	689b      	ldr	r3, [r3, #8]
 80132bc:	429a      	cmp	r2, r3
 80132be:	d303      	bcc.n	80132c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	681a      	ldr	r2, [r3, #0]
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	68d9      	ldr	r1, [r3, #12]
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80132d0:	461a      	mov	r2, r3
 80132d2:	6838      	ldr	r0, [r7, #0]
 80132d4:	f00c fffd 	bl	80202d2 <memcpy>
	}
}
 80132d8:	bf00      	nop
 80132da:	3708      	adds	r7, #8
 80132dc:	46bd      	mov	sp, r7
 80132de:	bd80      	pop	{r7, pc}

080132e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	b084      	sub	sp, #16
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80132e8:	f001 fde6 	bl	8014eb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80132f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80132f4:	e011      	b.n	801331a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d012      	beq.n	8013324 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	3324      	adds	r3, #36	@ 0x24
 8013302:	4618      	mov	r0, r3
 8013304:	f000 fd98 	bl	8013e38 <xTaskRemoveFromEventList>
 8013308:	4603      	mov	r3, r0
 801330a:	2b00      	cmp	r3, #0
 801330c:	d001      	beq.n	8013312 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801330e:	f000 fe71 	bl	8013ff4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013312:	7bfb      	ldrb	r3, [r7, #15]
 8013314:	3b01      	subs	r3, #1
 8013316:	b2db      	uxtb	r3, r3
 8013318:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801331a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801331e:	2b00      	cmp	r3, #0
 8013320:	dce9      	bgt.n	80132f6 <prvUnlockQueue+0x16>
 8013322:	e000      	b.n	8013326 <prvUnlockQueue+0x46>
					break;
 8013324:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	22ff      	movs	r2, #255	@ 0xff
 801332a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801332e:	f001 fdf5 	bl	8014f1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013332:	f001 fdc1 	bl	8014eb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801333c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801333e:	e011      	b.n	8013364 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	691b      	ldr	r3, [r3, #16]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d012      	beq.n	801336e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	3310      	adds	r3, #16
 801334c:	4618      	mov	r0, r3
 801334e:	f000 fd73 	bl	8013e38 <xTaskRemoveFromEventList>
 8013352:	4603      	mov	r3, r0
 8013354:	2b00      	cmp	r3, #0
 8013356:	d001      	beq.n	801335c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013358:	f000 fe4c 	bl	8013ff4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801335c:	7bbb      	ldrb	r3, [r7, #14]
 801335e:	3b01      	subs	r3, #1
 8013360:	b2db      	uxtb	r3, r3
 8013362:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013364:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013368:	2b00      	cmp	r3, #0
 801336a:	dce9      	bgt.n	8013340 <prvUnlockQueue+0x60>
 801336c:	e000      	b.n	8013370 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801336e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	22ff      	movs	r2, #255	@ 0xff
 8013374:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013378:	f001 fdd0 	bl	8014f1c <vPortExitCritical>
}
 801337c:	bf00      	nop
 801337e:	3710      	adds	r7, #16
 8013380:	46bd      	mov	sp, r7
 8013382:	bd80      	pop	{r7, pc}

08013384 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b084      	sub	sp, #16
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801338c:	f001 fd94 	bl	8014eb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013394:	2b00      	cmp	r3, #0
 8013396:	d102      	bne.n	801339e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013398:	2301      	movs	r3, #1
 801339a:	60fb      	str	r3, [r7, #12]
 801339c:	e001      	b.n	80133a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801339e:	2300      	movs	r3, #0
 80133a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80133a2:	f001 fdbb 	bl	8014f1c <vPortExitCritical>

	return xReturn;
 80133a6:	68fb      	ldr	r3, [r7, #12]
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	3710      	adds	r7, #16
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bd80      	pop	{r7, pc}

080133b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b084      	sub	sp, #16
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80133b8:	f001 fd7e 	bl	8014eb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133c4:	429a      	cmp	r2, r3
 80133c6:	d102      	bne.n	80133ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80133c8:	2301      	movs	r3, #1
 80133ca:	60fb      	str	r3, [r7, #12]
 80133cc:	e001      	b.n	80133d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80133ce:	2300      	movs	r3, #0
 80133d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80133d2:	f001 fda3 	bl	8014f1c <vPortExitCritical>

	return xReturn;
 80133d6:	68fb      	ldr	r3, [r7, #12]
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3710      	adds	r7, #16
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80133e0:	b480      	push	{r7}
 80133e2:	b085      	sub	sp, #20
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
 80133e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80133ea:	2300      	movs	r3, #0
 80133ec:	60fb      	str	r3, [r7, #12]
 80133ee:	e014      	b.n	801341a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80133f0:	4a0f      	ldr	r2, [pc, #60]	@ (8013430 <vQueueAddToRegistry+0x50>)
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d10b      	bne.n	8013414 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80133fc:	490c      	ldr	r1, [pc, #48]	@ (8013430 <vQueueAddToRegistry+0x50>)
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	683a      	ldr	r2, [r7, #0]
 8013402:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8013406:	4a0a      	ldr	r2, [pc, #40]	@ (8013430 <vQueueAddToRegistry+0x50>)
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	00db      	lsls	r3, r3, #3
 801340c:	4413      	add	r3, r2
 801340e:	687a      	ldr	r2, [r7, #4]
 8013410:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013412:	e006      	b.n	8013422 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	3301      	adds	r3, #1
 8013418:	60fb      	str	r3, [r7, #12]
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	2b07      	cmp	r3, #7
 801341e:	d9e7      	bls.n	80133f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013420:	bf00      	nop
 8013422:	bf00      	nop
 8013424:	3714      	adds	r7, #20
 8013426:	46bd      	mov	sp, r7
 8013428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801342c:	4770      	bx	lr
 801342e:	bf00      	nop
 8013430:	24000d48 	.word	0x24000d48

08013434 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8013434:	b480      	push	{r7}
 8013436:	b085      	sub	sp, #20
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801343c:	2300      	movs	r3, #0
 801343e:	60fb      	str	r3, [r7, #12]
 8013440:	e016      	b.n	8013470 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8013442:	4a10      	ldr	r2, [pc, #64]	@ (8013484 <vQueueUnregisterQueue+0x50>)
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	00db      	lsls	r3, r3, #3
 8013448:	4413      	add	r3, r2
 801344a:	685b      	ldr	r3, [r3, #4]
 801344c:	687a      	ldr	r2, [r7, #4]
 801344e:	429a      	cmp	r2, r3
 8013450:	d10b      	bne.n	801346a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8013452:	4a0c      	ldr	r2, [pc, #48]	@ (8013484 <vQueueUnregisterQueue+0x50>)
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	2100      	movs	r1, #0
 8013458:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801345c:	4a09      	ldr	r2, [pc, #36]	@ (8013484 <vQueueUnregisterQueue+0x50>)
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	00db      	lsls	r3, r3, #3
 8013462:	4413      	add	r3, r2
 8013464:	2200      	movs	r2, #0
 8013466:	605a      	str	r2, [r3, #4]
				break;
 8013468:	e006      	b.n	8013478 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	3301      	adds	r3, #1
 801346e:	60fb      	str	r3, [r7, #12]
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	2b07      	cmp	r3, #7
 8013474:	d9e5      	bls.n	8013442 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8013476:	bf00      	nop
 8013478:	bf00      	nop
 801347a:	3714      	adds	r7, #20
 801347c:	46bd      	mov	sp, r7
 801347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013482:	4770      	bx	lr
 8013484:	24000d48 	.word	0x24000d48

08013488 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013488:	b580      	push	{r7, lr}
 801348a:	b086      	sub	sp, #24
 801348c:	af00      	add	r7, sp, #0
 801348e:	60f8      	str	r0, [r7, #12]
 8013490:	60b9      	str	r1, [r7, #8]
 8013492:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013498:	f001 fd0e 	bl	8014eb8 <vPortEnterCritical>
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80134a2:	b25b      	sxtb	r3, r3
 80134a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134a8:	d103      	bne.n	80134b2 <vQueueWaitForMessageRestricted+0x2a>
 80134aa:	697b      	ldr	r3, [r7, #20]
 80134ac:	2200      	movs	r2, #0
 80134ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80134b2:	697b      	ldr	r3, [r7, #20]
 80134b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80134b8:	b25b      	sxtb	r3, r3
 80134ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134be:	d103      	bne.n	80134c8 <vQueueWaitForMessageRestricted+0x40>
 80134c0:	697b      	ldr	r3, [r7, #20]
 80134c2:	2200      	movs	r2, #0
 80134c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80134c8:	f001 fd28 	bl	8014f1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80134cc:	697b      	ldr	r3, [r7, #20]
 80134ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d106      	bne.n	80134e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80134d4:	697b      	ldr	r3, [r7, #20]
 80134d6:	3324      	adds	r3, #36	@ 0x24
 80134d8:	687a      	ldr	r2, [r7, #4]
 80134da:	68b9      	ldr	r1, [r7, #8]
 80134dc:	4618      	mov	r0, r3
 80134de:	f000 fc7f 	bl	8013de0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80134e2:	6978      	ldr	r0, [r7, #20]
 80134e4:	f7ff fefc 	bl	80132e0 <prvUnlockQueue>
	}
 80134e8:	bf00      	nop
 80134ea:	3718      	adds	r7, #24
 80134ec:	46bd      	mov	sp, r7
 80134ee:	bd80      	pop	{r7, pc}

080134f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b08e      	sub	sp, #56	@ 0x38
 80134f4:	af04      	add	r7, sp, #16
 80134f6:	60f8      	str	r0, [r7, #12]
 80134f8:	60b9      	str	r1, [r7, #8]
 80134fa:	607a      	str	r2, [r7, #4]
 80134fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80134fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013500:	2b00      	cmp	r3, #0
 8013502:	d10b      	bne.n	801351c <xTaskCreateStatic+0x2c>
	__asm volatile
 8013504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013508:	f383 8811 	msr	BASEPRI, r3
 801350c:	f3bf 8f6f 	isb	sy
 8013510:	f3bf 8f4f 	dsb	sy
 8013514:	623b      	str	r3, [r7, #32]
}
 8013516:	bf00      	nop
 8013518:	bf00      	nop
 801351a:	e7fd      	b.n	8013518 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801351c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801351e:	2b00      	cmp	r3, #0
 8013520:	d10b      	bne.n	801353a <xTaskCreateStatic+0x4a>
	__asm volatile
 8013522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013526:	f383 8811 	msr	BASEPRI, r3
 801352a:	f3bf 8f6f 	isb	sy
 801352e:	f3bf 8f4f 	dsb	sy
 8013532:	61fb      	str	r3, [r7, #28]
}
 8013534:	bf00      	nop
 8013536:	bf00      	nop
 8013538:	e7fd      	b.n	8013536 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801353a:	23a8      	movs	r3, #168	@ 0xa8
 801353c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801353e:	693b      	ldr	r3, [r7, #16]
 8013540:	2ba8      	cmp	r3, #168	@ 0xa8
 8013542:	d00b      	beq.n	801355c <xTaskCreateStatic+0x6c>
	__asm volatile
 8013544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013548:	f383 8811 	msr	BASEPRI, r3
 801354c:	f3bf 8f6f 	isb	sy
 8013550:	f3bf 8f4f 	dsb	sy
 8013554:	61bb      	str	r3, [r7, #24]
}
 8013556:	bf00      	nop
 8013558:	bf00      	nop
 801355a:	e7fd      	b.n	8013558 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801355c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801355e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013560:	2b00      	cmp	r3, #0
 8013562:	d01e      	beq.n	80135a2 <xTaskCreateStatic+0xb2>
 8013564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013566:	2b00      	cmp	r3, #0
 8013568:	d01b      	beq.n	80135a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801356a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801356c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013572:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013576:	2202      	movs	r2, #2
 8013578:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801357c:	2300      	movs	r3, #0
 801357e:	9303      	str	r3, [sp, #12]
 8013580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013582:	9302      	str	r3, [sp, #8]
 8013584:	f107 0314 	add.w	r3, r7, #20
 8013588:	9301      	str	r3, [sp, #4]
 801358a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801358c:	9300      	str	r3, [sp, #0]
 801358e:	683b      	ldr	r3, [r7, #0]
 8013590:	687a      	ldr	r2, [r7, #4]
 8013592:	68b9      	ldr	r1, [r7, #8]
 8013594:	68f8      	ldr	r0, [r7, #12]
 8013596:	f000 f851 	bl	801363c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801359a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801359c:	f000 f8f6 	bl	801378c <prvAddNewTaskToReadyList>
 80135a0:	e001      	b.n	80135a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80135a2:	2300      	movs	r3, #0
 80135a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80135a6:	697b      	ldr	r3, [r7, #20]
	}
 80135a8:	4618      	mov	r0, r3
 80135aa:	3728      	adds	r7, #40	@ 0x28
 80135ac:	46bd      	mov	sp, r7
 80135ae:	bd80      	pop	{r7, pc}

080135b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80135b0:	b580      	push	{r7, lr}
 80135b2:	b08c      	sub	sp, #48	@ 0x30
 80135b4:	af04      	add	r7, sp, #16
 80135b6:	60f8      	str	r0, [r7, #12]
 80135b8:	60b9      	str	r1, [r7, #8]
 80135ba:	603b      	str	r3, [r7, #0]
 80135bc:	4613      	mov	r3, r2
 80135be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80135c0:	88fb      	ldrh	r3, [r7, #6]
 80135c2:	009b      	lsls	r3, r3, #2
 80135c4:	4618      	mov	r0, r3
 80135c6:	f001 fd99 	bl	80150fc <pvPortMalloc>
 80135ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80135cc:	697b      	ldr	r3, [r7, #20]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d00e      	beq.n	80135f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80135d2:	20a8      	movs	r0, #168	@ 0xa8
 80135d4:	f001 fd92 	bl	80150fc <pvPortMalloc>
 80135d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80135da:	69fb      	ldr	r3, [r7, #28]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d003      	beq.n	80135e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80135e0:	69fb      	ldr	r3, [r7, #28]
 80135e2:	697a      	ldr	r2, [r7, #20]
 80135e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80135e6:	e005      	b.n	80135f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80135e8:	6978      	ldr	r0, [r7, #20]
 80135ea:	f001 fe55 	bl	8015298 <vPortFree>
 80135ee:	e001      	b.n	80135f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80135f0:	2300      	movs	r3, #0
 80135f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80135f4:	69fb      	ldr	r3, [r7, #28]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d017      	beq.n	801362a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80135fa:	69fb      	ldr	r3, [r7, #28]
 80135fc:	2200      	movs	r2, #0
 80135fe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013602:	88fa      	ldrh	r2, [r7, #6]
 8013604:	2300      	movs	r3, #0
 8013606:	9303      	str	r3, [sp, #12]
 8013608:	69fb      	ldr	r3, [r7, #28]
 801360a:	9302      	str	r3, [sp, #8]
 801360c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801360e:	9301      	str	r3, [sp, #4]
 8013610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013612:	9300      	str	r3, [sp, #0]
 8013614:	683b      	ldr	r3, [r7, #0]
 8013616:	68b9      	ldr	r1, [r7, #8]
 8013618:	68f8      	ldr	r0, [r7, #12]
 801361a:	f000 f80f 	bl	801363c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801361e:	69f8      	ldr	r0, [r7, #28]
 8013620:	f000 f8b4 	bl	801378c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013624:	2301      	movs	r3, #1
 8013626:	61bb      	str	r3, [r7, #24]
 8013628:	e002      	b.n	8013630 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801362a:	f04f 33ff 	mov.w	r3, #4294967295
 801362e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013630:	69bb      	ldr	r3, [r7, #24]
	}
 8013632:	4618      	mov	r0, r3
 8013634:	3720      	adds	r7, #32
 8013636:	46bd      	mov	sp, r7
 8013638:	bd80      	pop	{r7, pc}
	...

0801363c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b088      	sub	sp, #32
 8013640:	af00      	add	r7, sp, #0
 8013642:	60f8      	str	r0, [r7, #12]
 8013644:	60b9      	str	r1, [r7, #8]
 8013646:	607a      	str	r2, [r7, #4]
 8013648:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801364a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801364c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	009b      	lsls	r3, r3, #2
 8013652:	461a      	mov	r2, r3
 8013654:	21a5      	movs	r1, #165	@ 0xa5
 8013656:	f00c fd59 	bl	802010c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801365c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801365e:	6879      	ldr	r1, [r7, #4]
 8013660:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8013664:	440b      	add	r3, r1
 8013666:	009b      	lsls	r3, r3, #2
 8013668:	4413      	add	r3, r2
 801366a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801366c:	69bb      	ldr	r3, [r7, #24]
 801366e:	f023 0307 	bic.w	r3, r3, #7
 8013672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013674:	69bb      	ldr	r3, [r7, #24]
 8013676:	f003 0307 	and.w	r3, r3, #7
 801367a:	2b00      	cmp	r3, #0
 801367c:	d00b      	beq.n	8013696 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801367e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013682:	f383 8811 	msr	BASEPRI, r3
 8013686:	f3bf 8f6f 	isb	sy
 801368a:	f3bf 8f4f 	dsb	sy
 801368e:	617b      	str	r3, [r7, #20]
}
 8013690:	bf00      	nop
 8013692:	bf00      	nop
 8013694:	e7fd      	b.n	8013692 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013696:	68bb      	ldr	r3, [r7, #8]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d01f      	beq.n	80136dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801369c:	2300      	movs	r3, #0
 801369e:	61fb      	str	r3, [r7, #28]
 80136a0:	e012      	b.n	80136c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80136a2:	68ba      	ldr	r2, [r7, #8]
 80136a4:	69fb      	ldr	r3, [r7, #28]
 80136a6:	4413      	add	r3, r2
 80136a8:	7819      	ldrb	r1, [r3, #0]
 80136aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136ac:	69fb      	ldr	r3, [r7, #28]
 80136ae:	4413      	add	r3, r2
 80136b0:	3334      	adds	r3, #52	@ 0x34
 80136b2:	460a      	mov	r2, r1
 80136b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80136b6:	68ba      	ldr	r2, [r7, #8]
 80136b8:	69fb      	ldr	r3, [r7, #28]
 80136ba:	4413      	add	r3, r2
 80136bc:	781b      	ldrb	r3, [r3, #0]
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d006      	beq.n	80136d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80136c2:	69fb      	ldr	r3, [r7, #28]
 80136c4:	3301      	adds	r3, #1
 80136c6:	61fb      	str	r3, [r7, #28]
 80136c8:	69fb      	ldr	r3, [r7, #28]
 80136ca:	2b0f      	cmp	r3, #15
 80136cc:	d9e9      	bls.n	80136a2 <prvInitialiseNewTask+0x66>
 80136ce:	e000      	b.n	80136d2 <prvInitialiseNewTask+0x96>
			{
				break;
 80136d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80136d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136d4:	2200      	movs	r2, #0
 80136d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80136da:	e003      	b.n	80136e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80136dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136de:	2200      	movs	r2, #0
 80136e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80136e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136e6:	2b37      	cmp	r3, #55	@ 0x37
 80136e8:	d901      	bls.n	80136ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80136ea:	2337      	movs	r3, #55	@ 0x37
 80136ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80136ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80136f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80136fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136fc:	2200      	movs	r2, #0
 80136fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013702:	3304      	adds	r3, #4
 8013704:	4618      	mov	r0, r3
 8013706:	f7fe fd7b 	bl	8012200 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801370c:	3318      	adds	r3, #24
 801370e:	4618      	mov	r0, r3
 8013710:	f7fe fd76 	bl	8012200 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801371a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801371c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013728:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801372a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801372c:	2200      	movs	r2, #0
 801372e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013734:	2200      	movs	r2, #0
 8013736:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801373a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801373c:	3354      	adds	r3, #84	@ 0x54
 801373e:	224c      	movs	r2, #76	@ 0x4c
 8013740:	2100      	movs	r1, #0
 8013742:	4618      	mov	r0, r3
 8013744:	f00c fce2 	bl	802010c <memset>
 8013748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801374a:	4a0d      	ldr	r2, [pc, #52]	@ (8013780 <prvInitialiseNewTask+0x144>)
 801374c:	659a      	str	r2, [r3, #88]	@ 0x58
 801374e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013750:	4a0c      	ldr	r2, [pc, #48]	@ (8013784 <prvInitialiseNewTask+0x148>)
 8013752:	65da      	str	r2, [r3, #92]	@ 0x5c
 8013754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013756:	4a0c      	ldr	r2, [pc, #48]	@ (8013788 <prvInitialiseNewTask+0x14c>)
 8013758:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801375a:	683a      	ldr	r2, [r7, #0]
 801375c:	68f9      	ldr	r1, [r7, #12]
 801375e:	69b8      	ldr	r0, [r7, #24]
 8013760:	f001 fa7c 	bl	8014c5c <pxPortInitialiseStack>
 8013764:	4602      	mov	r2, r0
 8013766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013768:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801376a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801376c:	2b00      	cmp	r3, #0
 801376e:	d002      	beq.n	8013776 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013776:	bf00      	nop
 8013778:	3720      	adds	r7, #32
 801377a:	46bd      	mov	sp, r7
 801377c:	bd80      	pop	{r7, pc}
 801377e:	bf00      	nop
 8013780:	24014654 	.word	0x24014654
 8013784:	240146bc 	.word	0x240146bc
 8013788:	24014724 	.word	0x24014724

0801378c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801378c:	b580      	push	{r7, lr}
 801378e:	b082      	sub	sp, #8
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013794:	f001 fb90 	bl	8014eb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013798:	4b2d      	ldr	r3, [pc, #180]	@ (8013850 <prvAddNewTaskToReadyList+0xc4>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	3301      	adds	r3, #1
 801379e:	4a2c      	ldr	r2, [pc, #176]	@ (8013850 <prvAddNewTaskToReadyList+0xc4>)
 80137a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80137a2:	4b2c      	ldr	r3, [pc, #176]	@ (8013854 <prvAddNewTaskToReadyList+0xc8>)
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d109      	bne.n	80137be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80137aa:	4a2a      	ldr	r2, [pc, #168]	@ (8013854 <prvAddNewTaskToReadyList+0xc8>)
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80137b0:	4b27      	ldr	r3, [pc, #156]	@ (8013850 <prvAddNewTaskToReadyList+0xc4>)
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	2b01      	cmp	r3, #1
 80137b6:	d110      	bne.n	80137da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80137b8:	f000 fc40 	bl	801403c <prvInitialiseTaskLists>
 80137bc:	e00d      	b.n	80137da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80137be:	4b26      	ldr	r3, [pc, #152]	@ (8013858 <prvAddNewTaskToReadyList+0xcc>)
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d109      	bne.n	80137da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80137c6:	4b23      	ldr	r3, [pc, #140]	@ (8013854 <prvAddNewTaskToReadyList+0xc8>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137d0:	429a      	cmp	r2, r3
 80137d2:	d802      	bhi.n	80137da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80137d4:	4a1f      	ldr	r2, [pc, #124]	@ (8013854 <prvAddNewTaskToReadyList+0xc8>)
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80137da:	4b20      	ldr	r3, [pc, #128]	@ (801385c <prvAddNewTaskToReadyList+0xd0>)
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	3301      	adds	r3, #1
 80137e0:	4a1e      	ldr	r2, [pc, #120]	@ (801385c <prvAddNewTaskToReadyList+0xd0>)
 80137e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80137e4:	4b1d      	ldr	r3, [pc, #116]	@ (801385c <prvAddNewTaskToReadyList+0xd0>)
 80137e6:	681a      	ldr	r2, [r3, #0]
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137f0:	4b1b      	ldr	r3, [pc, #108]	@ (8013860 <prvAddNewTaskToReadyList+0xd4>)
 80137f2:	681b      	ldr	r3, [r3, #0]
 80137f4:	429a      	cmp	r2, r3
 80137f6:	d903      	bls.n	8013800 <prvAddNewTaskToReadyList+0x74>
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137fc:	4a18      	ldr	r2, [pc, #96]	@ (8013860 <prvAddNewTaskToReadyList+0xd4>)
 80137fe:	6013      	str	r3, [r2, #0]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013804:	4613      	mov	r3, r2
 8013806:	009b      	lsls	r3, r3, #2
 8013808:	4413      	add	r3, r2
 801380a:	009b      	lsls	r3, r3, #2
 801380c:	4a15      	ldr	r2, [pc, #84]	@ (8013864 <prvAddNewTaskToReadyList+0xd8>)
 801380e:	441a      	add	r2, r3
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	3304      	adds	r3, #4
 8013814:	4619      	mov	r1, r3
 8013816:	4610      	mov	r0, r2
 8013818:	f7fe fcff 	bl	801221a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801381c:	f001 fb7e 	bl	8014f1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013820:	4b0d      	ldr	r3, [pc, #52]	@ (8013858 <prvAddNewTaskToReadyList+0xcc>)
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d00e      	beq.n	8013846 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013828:	4b0a      	ldr	r3, [pc, #40]	@ (8013854 <prvAddNewTaskToReadyList+0xc8>)
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013832:	429a      	cmp	r2, r3
 8013834:	d207      	bcs.n	8013846 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013836:	4b0c      	ldr	r3, [pc, #48]	@ (8013868 <prvAddNewTaskToReadyList+0xdc>)
 8013838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801383c:	601a      	str	r2, [r3, #0]
 801383e:	f3bf 8f4f 	dsb	sy
 8013842:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013846:	bf00      	nop
 8013848:	3708      	adds	r7, #8
 801384a:	46bd      	mov	sp, r7
 801384c:	bd80      	pop	{r7, pc}
 801384e:	bf00      	nop
 8013850:	2400125c 	.word	0x2400125c
 8013854:	24000d88 	.word	0x24000d88
 8013858:	24001268 	.word	0x24001268
 801385c:	24001278 	.word	0x24001278
 8013860:	24001264 	.word	0x24001264
 8013864:	24000d8c 	.word	0x24000d8c
 8013868:	e000ed04 	.word	0xe000ed04

0801386c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801386c:	b580      	push	{r7, lr}
 801386e:	b084      	sub	sp, #16
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013874:	2300      	movs	r3, #0
 8013876:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d018      	beq.n	80138b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801387e:	4b14      	ldr	r3, [pc, #80]	@ (80138d0 <vTaskDelay+0x64>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d00b      	beq.n	801389e <vTaskDelay+0x32>
	__asm volatile
 8013886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801388a:	f383 8811 	msr	BASEPRI, r3
 801388e:	f3bf 8f6f 	isb	sy
 8013892:	f3bf 8f4f 	dsb	sy
 8013896:	60bb      	str	r3, [r7, #8]
}
 8013898:	bf00      	nop
 801389a:	bf00      	nop
 801389c:	e7fd      	b.n	801389a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801389e:	f000 f88b 	bl	80139b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80138a2:	2100      	movs	r1, #0
 80138a4:	6878      	ldr	r0, [r7, #4]
 80138a6:	f000 fe2b 	bl	8014500 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80138aa:	f000 f893 	bl	80139d4 <xTaskResumeAll>
 80138ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d107      	bne.n	80138c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80138b6:	4b07      	ldr	r3, [pc, #28]	@ (80138d4 <vTaskDelay+0x68>)
 80138b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138bc:	601a      	str	r2, [r3, #0]
 80138be:	f3bf 8f4f 	dsb	sy
 80138c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80138c6:	bf00      	nop
 80138c8:	3710      	adds	r7, #16
 80138ca:	46bd      	mov	sp, r7
 80138cc:	bd80      	pop	{r7, pc}
 80138ce:	bf00      	nop
 80138d0:	24001284 	.word	0x24001284
 80138d4:	e000ed04 	.word	0xe000ed04

080138d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80138d8:	b580      	push	{r7, lr}
 80138da:	b08a      	sub	sp, #40	@ 0x28
 80138dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80138de:	2300      	movs	r3, #0
 80138e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80138e2:	2300      	movs	r3, #0
 80138e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80138e6:	463a      	mov	r2, r7
 80138e8:	1d39      	adds	r1, r7, #4
 80138ea:	f107 0308 	add.w	r3, r7, #8
 80138ee:	4618      	mov	r0, r3
 80138f0:	f7fe fc32 	bl	8012158 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80138f4:	6839      	ldr	r1, [r7, #0]
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	68ba      	ldr	r2, [r7, #8]
 80138fa:	9202      	str	r2, [sp, #8]
 80138fc:	9301      	str	r3, [sp, #4]
 80138fe:	2300      	movs	r3, #0
 8013900:	9300      	str	r3, [sp, #0]
 8013902:	2300      	movs	r3, #0
 8013904:	460a      	mov	r2, r1
 8013906:	4924      	ldr	r1, [pc, #144]	@ (8013998 <vTaskStartScheduler+0xc0>)
 8013908:	4824      	ldr	r0, [pc, #144]	@ (801399c <vTaskStartScheduler+0xc4>)
 801390a:	f7ff fdf1 	bl	80134f0 <xTaskCreateStatic>
 801390e:	4603      	mov	r3, r0
 8013910:	4a23      	ldr	r2, [pc, #140]	@ (80139a0 <vTaskStartScheduler+0xc8>)
 8013912:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013914:	4b22      	ldr	r3, [pc, #136]	@ (80139a0 <vTaskStartScheduler+0xc8>)
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d002      	beq.n	8013922 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801391c:	2301      	movs	r3, #1
 801391e:	617b      	str	r3, [r7, #20]
 8013920:	e001      	b.n	8013926 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013922:	2300      	movs	r3, #0
 8013924:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013926:	697b      	ldr	r3, [r7, #20]
 8013928:	2b01      	cmp	r3, #1
 801392a:	d102      	bne.n	8013932 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801392c:	f000 fe3c 	bl	80145a8 <xTimerCreateTimerTask>
 8013930:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013932:	697b      	ldr	r3, [r7, #20]
 8013934:	2b01      	cmp	r3, #1
 8013936:	d11b      	bne.n	8013970 <vTaskStartScheduler+0x98>
	__asm volatile
 8013938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801393c:	f383 8811 	msr	BASEPRI, r3
 8013940:	f3bf 8f6f 	isb	sy
 8013944:	f3bf 8f4f 	dsb	sy
 8013948:	613b      	str	r3, [r7, #16]
}
 801394a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801394c:	4b15      	ldr	r3, [pc, #84]	@ (80139a4 <vTaskStartScheduler+0xcc>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	3354      	adds	r3, #84	@ 0x54
 8013952:	4a15      	ldr	r2, [pc, #84]	@ (80139a8 <vTaskStartScheduler+0xd0>)
 8013954:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013956:	4b15      	ldr	r3, [pc, #84]	@ (80139ac <vTaskStartScheduler+0xd4>)
 8013958:	f04f 32ff 	mov.w	r2, #4294967295
 801395c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801395e:	4b14      	ldr	r3, [pc, #80]	@ (80139b0 <vTaskStartScheduler+0xd8>)
 8013960:	2201      	movs	r2, #1
 8013962:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013964:	4b13      	ldr	r3, [pc, #76]	@ (80139b4 <vTaskStartScheduler+0xdc>)
 8013966:	2200      	movs	r2, #0
 8013968:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801396a:	f001 fa01 	bl	8014d70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801396e:	e00f      	b.n	8013990 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013970:	697b      	ldr	r3, [r7, #20]
 8013972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013976:	d10b      	bne.n	8013990 <vTaskStartScheduler+0xb8>
	__asm volatile
 8013978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801397c:	f383 8811 	msr	BASEPRI, r3
 8013980:	f3bf 8f6f 	isb	sy
 8013984:	f3bf 8f4f 	dsb	sy
 8013988:	60fb      	str	r3, [r7, #12]
}
 801398a:	bf00      	nop
 801398c:	bf00      	nop
 801398e:	e7fd      	b.n	801398c <vTaskStartScheduler+0xb4>
}
 8013990:	bf00      	nop
 8013992:	3718      	adds	r7, #24
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}
 8013998:	080211c8 	.word	0x080211c8
 801399c:	0801400d 	.word	0x0801400d
 80139a0:	24001280 	.word	0x24001280
 80139a4:	24000d88 	.word	0x24000d88
 80139a8:	24000044 	.word	0x24000044
 80139ac:	2400127c 	.word	0x2400127c
 80139b0:	24001268 	.word	0x24001268
 80139b4:	24001260 	.word	0x24001260

080139b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80139b8:	b480      	push	{r7}
 80139ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80139bc:	4b04      	ldr	r3, [pc, #16]	@ (80139d0 <vTaskSuspendAll+0x18>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	3301      	adds	r3, #1
 80139c2:	4a03      	ldr	r2, [pc, #12]	@ (80139d0 <vTaskSuspendAll+0x18>)
 80139c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80139c6:	bf00      	nop
 80139c8:	46bd      	mov	sp, r7
 80139ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ce:	4770      	bx	lr
 80139d0:	24001284 	.word	0x24001284

080139d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80139d4:	b580      	push	{r7, lr}
 80139d6:	b084      	sub	sp, #16
 80139d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80139da:	2300      	movs	r3, #0
 80139dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80139de:	2300      	movs	r3, #0
 80139e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80139e2:	4b42      	ldr	r3, [pc, #264]	@ (8013aec <xTaskResumeAll+0x118>)
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d10b      	bne.n	8013a02 <xTaskResumeAll+0x2e>
	__asm volatile
 80139ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ee:	f383 8811 	msr	BASEPRI, r3
 80139f2:	f3bf 8f6f 	isb	sy
 80139f6:	f3bf 8f4f 	dsb	sy
 80139fa:	603b      	str	r3, [r7, #0]
}
 80139fc:	bf00      	nop
 80139fe:	bf00      	nop
 8013a00:	e7fd      	b.n	80139fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013a02:	f001 fa59 	bl	8014eb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013a06:	4b39      	ldr	r3, [pc, #228]	@ (8013aec <xTaskResumeAll+0x118>)
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	3b01      	subs	r3, #1
 8013a0c:	4a37      	ldr	r2, [pc, #220]	@ (8013aec <xTaskResumeAll+0x118>)
 8013a0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013a10:	4b36      	ldr	r3, [pc, #216]	@ (8013aec <xTaskResumeAll+0x118>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d162      	bne.n	8013ade <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013a18:	4b35      	ldr	r3, [pc, #212]	@ (8013af0 <xTaskResumeAll+0x11c>)
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d05e      	beq.n	8013ade <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013a20:	e02f      	b.n	8013a82 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a22:	4b34      	ldr	r3, [pc, #208]	@ (8013af4 <xTaskResumeAll+0x120>)
 8013a24:	68db      	ldr	r3, [r3, #12]
 8013a26:	68db      	ldr	r3, [r3, #12]
 8013a28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	3318      	adds	r3, #24
 8013a2e:	4618      	mov	r0, r3
 8013a30:	f7fe fc50 	bl	80122d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	3304      	adds	r3, #4
 8013a38:	4618      	mov	r0, r3
 8013a3a:	f7fe fc4b 	bl	80122d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a42:	4b2d      	ldr	r3, [pc, #180]	@ (8013af8 <xTaskResumeAll+0x124>)
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	429a      	cmp	r2, r3
 8013a48:	d903      	bls.n	8013a52 <xTaskResumeAll+0x7e>
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8013af8 <xTaskResumeAll+0x124>)
 8013a50:	6013      	str	r3, [r2, #0]
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a56:	4613      	mov	r3, r2
 8013a58:	009b      	lsls	r3, r3, #2
 8013a5a:	4413      	add	r3, r2
 8013a5c:	009b      	lsls	r3, r3, #2
 8013a5e:	4a27      	ldr	r2, [pc, #156]	@ (8013afc <xTaskResumeAll+0x128>)
 8013a60:	441a      	add	r2, r3
 8013a62:	68fb      	ldr	r3, [r7, #12]
 8013a64:	3304      	adds	r3, #4
 8013a66:	4619      	mov	r1, r3
 8013a68:	4610      	mov	r0, r2
 8013a6a:	f7fe fbd6 	bl	801221a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a72:	4b23      	ldr	r3, [pc, #140]	@ (8013b00 <xTaskResumeAll+0x12c>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a78:	429a      	cmp	r2, r3
 8013a7a:	d302      	bcc.n	8013a82 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013a7c:	4b21      	ldr	r3, [pc, #132]	@ (8013b04 <xTaskResumeAll+0x130>)
 8013a7e:	2201      	movs	r2, #1
 8013a80:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013a82:	4b1c      	ldr	r3, [pc, #112]	@ (8013af4 <xTaskResumeAll+0x120>)
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d1cb      	bne.n	8013a22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d001      	beq.n	8013a94 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013a90:	f000 fb78 	bl	8014184 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013a94:	4b1c      	ldr	r3, [pc, #112]	@ (8013b08 <xTaskResumeAll+0x134>)
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d010      	beq.n	8013ac2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013aa0:	f000 f858 	bl	8013b54 <xTaskIncrementTick>
 8013aa4:	4603      	mov	r3, r0
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d002      	beq.n	8013ab0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013aaa:	4b16      	ldr	r3, [pc, #88]	@ (8013b04 <xTaskResumeAll+0x130>)
 8013aac:	2201      	movs	r2, #1
 8013aae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	3b01      	subs	r3, #1
 8013ab4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d1f1      	bne.n	8013aa0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8013abc:	4b12      	ldr	r3, [pc, #72]	@ (8013b08 <xTaskResumeAll+0x134>)
 8013abe:	2200      	movs	r2, #0
 8013ac0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013ac2:	4b10      	ldr	r3, [pc, #64]	@ (8013b04 <xTaskResumeAll+0x130>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d009      	beq.n	8013ade <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013aca:	2301      	movs	r3, #1
 8013acc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013ace:	4b0f      	ldr	r3, [pc, #60]	@ (8013b0c <xTaskResumeAll+0x138>)
 8013ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ad4:	601a      	str	r2, [r3, #0]
 8013ad6:	f3bf 8f4f 	dsb	sy
 8013ada:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013ade:	f001 fa1d 	bl	8014f1c <vPortExitCritical>

	return xAlreadyYielded;
 8013ae2:	68bb      	ldr	r3, [r7, #8]
}
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	3710      	adds	r7, #16
 8013ae8:	46bd      	mov	sp, r7
 8013aea:	bd80      	pop	{r7, pc}
 8013aec:	24001284 	.word	0x24001284
 8013af0:	2400125c 	.word	0x2400125c
 8013af4:	2400121c 	.word	0x2400121c
 8013af8:	24001264 	.word	0x24001264
 8013afc:	24000d8c 	.word	0x24000d8c
 8013b00:	24000d88 	.word	0x24000d88
 8013b04:	24001270 	.word	0x24001270
 8013b08:	2400126c 	.word	0x2400126c
 8013b0c:	e000ed04 	.word	0xe000ed04

08013b10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013b10:	b480      	push	{r7}
 8013b12:	b083      	sub	sp, #12
 8013b14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013b16:	4b05      	ldr	r3, [pc, #20]	@ (8013b2c <xTaskGetTickCount+0x1c>)
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013b1c:	687b      	ldr	r3, [r7, #4]
}
 8013b1e:	4618      	mov	r0, r3
 8013b20:	370c      	adds	r7, #12
 8013b22:	46bd      	mov	sp, r7
 8013b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b28:	4770      	bx	lr
 8013b2a:	bf00      	nop
 8013b2c:	24001260 	.word	0x24001260

08013b30 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8013b30:	b580      	push	{r7, lr}
 8013b32:	b082      	sub	sp, #8
 8013b34:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013b36:	f001 fa9f 	bl	8015078 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8013b3a:	2300      	movs	r3, #0
 8013b3c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8013b3e:	4b04      	ldr	r3, [pc, #16]	@ (8013b50 <xTaskGetTickCountFromISR+0x20>)
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013b44:	683b      	ldr	r3, [r7, #0]
}
 8013b46:	4618      	mov	r0, r3
 8013b48:	3708      	adds	r7, #8
 8013b4a:	46bd      	mov	sp, r7
 8013b4c:	bd80      	pop	{r7, pc}
 8013b4e:	bf00      	nop
 8013b50:	24001260 	.word	0x24001260

08013b54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013b54:	b580      	push	{r7, lr}
 8013b56:	b086      	sub	sp, #24
 8013b58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013b5a:	2300      	movs	r3, #0
 8013b5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013b5e:	4b4f      	ldr	r3, [pc, #316]	@ (8013c9c <xTaskIncrementTick+0x148>)
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	f040 8090 	bne.w	8013c88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013b68:	4b4d      	ldr	r3, [pc, #308]	@ (8013ca0 <xTaskIncrementTick+0x14c>)
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	3301      	adds	r3, #1
 8013b6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013b70:	4a4b      	ldr	r2, [pc, #300]	@ (8013ca0 <xTaskIncrementTick+0x14c>)
 8013b72:	693b      	ldr	r3, [r7, #16]
 8013b74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013b76:	693b      	ldr	r3, [r7, #16]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d121      	bne.n	8013bc0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013b7c:	4b49      	ldr	r3, [pc, #292]	@ (8013ca4 <xTaskIncrementTick+0x150>)
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d00b      	beq.n	8013b9e <xTaskIncrementTick+0x4a>
	__asm volatile
 8013b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b8a:	f383 8811 	msr	BASEPRI, r3
 8013b8e:	f3bf 8f6f 	isb	sy
 8013b92:	f3bf 8f4f 	dsb	sy
 8013b96:	603b      	str	r3, [r7, #0]
}
 8013b98:	bf00      	nop
 8013b9a:	bf00      	nop
 8013b9c:	e7fd      	b.n	8013b9a <xTaskIncrementTick+0x46>
 8013b9e:	4b41      	ldr	r3, [pc, #260]	@ (8013ca4 <xTaskIncrementTick+0x150>)
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	60fb      	str	r3, [r7, #12]
 8013ba4:	4b40      	ldr	r3, [pc, #256]	@ (8013ca8 <xTaskIncrementTick+0x154>)
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	4a3e      	ldr	r2, [pc, #248]	@ (8013ca4 <xTaskIncrementTick+0x150>)
 8013baa:	6013      	str	r3, [r2, #0]
 8013bac:	4a3e      	ldr	r2, [pc, #248]	@ (8013ca8 <xTaskIncrementTick+0x154>)
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	6013      	str	r3, [r2, #0]
 8013bb2:	4b3e      	ldr	r3, [pc, #248]	@ (8013cac <xTaskIncrementTick+0x158>)
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	3301      	adds	r3, #1
 8013bb8:	4a3c      	ldr	r2, [pc, #240]	@ (8013cac <xTaskIncrementTick+0x158>)
 8013bba:	6013      	str	r3, [r2, #0]
 8013bbc:	f000 fae2 	bl	8014184 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013bc0:	4b3b      	ldr	r3, [pc, #236]	@ (8013cb0 <xTaskIncrementTick+0x15c>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	693a      	ldr	r2, [r7, #16]
 8013bc6:	429a      	cmp	r2, r3
 8013bc8:	d349      	bcc.n	8013c5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013bca:	4b36      	ldr	r3, [pc, #216]	@ (8013ca4 <xTaskIncrementTick+0x150>)
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	d104      	bne.n	8013bde <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bd4:	4b36      	ldr	r3, [pc, #216]	@ (8013cb0 <xTaskIncrementTick+0x15c>)
 8013bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8013bda:	601a      	str	r2, [r3, #0]
					break;
 8013bdc:	e03f      	b.n	8013c5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013bde:	4b31      	ldr	r3, [pc, #196]	@ (8013ca4 <xTaskIncrementTick+0x150>)
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	68db      	ldr	r3, [r3, #12]
 8013be4:	68db      	ldr	r3, [r3, #12]
 8013be6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013be8:	68bb      	ldr	r3, [r7, #8]
 8013bea:	685b      	ldr	r3, [r3, #4]
 8013bec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013bee:	693a      	ldr	r2, [r7, #16]
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	429a      	cmp	r2, r3
 8013bf4:	d203      	bcs.n	8013bfe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013bf6:	4a2e      	ldr	r2, [pc, #184]	@ (8013cb0 <xTaskIncrementTick+0x15c>)
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013bfc:	e02f      	b.n	8013c5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013bfe:	68bb      	ldr	r3, [r7, #8]
 8013c00:	3304      	adds	r3, #4
 8013c02:	4618      	mov	r0, r3
 8013c04:	f7fe fb66 	bl	80122d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013c08:	68bb      	ldr	r3, [r7, #8]
 8013c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d004      	beq.n	8013c1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013c10:	68bb      	ldr	r3, [r7, #8]
 8013c12:	3318      	adds	r3, #24
 8013c14:	4618      	mov	r0, r3
 8013c16:	f7fe fb5d 	bl	80122d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013c1a:	68bb      	ldr	r3, [r7, #8]
 8013c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c1e:	4b25      	ldr	r3, [pc, #148]	@ (8013cb4 <xTaskIncrementTick+0x160>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	d903      	bls.n	8013c2e <xTaskIncrementTick+0xda>
 8013c26:	68bb      	ldr	r3, [r7, #8]
 8013c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c2a:	4a22      	ldr	r2, [pc, #136]	@ (8013cb4 <xTaskIncrementTick+0x160>)
 8013c2c:	6013      	str	r3, [r2, #0]
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c32:	4613      	mov	r3, r2
 8013c34:	009b      	lsls	r3, r3, #2
 8013c36:	4413      	add	r3, r2
 8013c38:	009b      	lsls	r3, r3, #2
 8013c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8013cb8 <xTaskIncrementTick+0x164>)
 8013c3c:	441a      	add	r2, r3
 8013c3e:	68bb      	ldr	r3, [r7, #8]
 8013c40:	3304      	adds	r3, #4
 8013c42:	4619      	mov	r1, r3
 8013c44:	4610      	mov	r0, r2
 8013c46:	f7fe fae8 	bl	801221a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013c4a:	68bb      	ldr	r3, [r7, #8]
 8013c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8013cbc <xTaskIncrementTick+0x168>)
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c54:	429a      	cmp	r2, r3
 8013c56:	d3b8      	bcc.n	8013bca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013c58:	2301      	movs	r3, #1
 8013c5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013c5c:	e7b5      	b.n	8013bca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013c5e:	4b17      	ldr	r3, [pc, #92]	@ (8013cbc <xTaskIncrementTick+0x168>)
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c64:	4914      	ldr	r1, [pc, #80]	@ (8013cb8 <xTaskIncrementTick+0x164>)
 8013c66:	4613      	mov	r3, r2
 8013c68:	009b      	lsls	r3, r3, #2
 8013c6a:	4413      	add	r3, r2
 8013c6c:	009b      	lsls	r3, r3, #2
 8013c6e:	440b      	add	r3, r1
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	2b01      	cmp	r3, #1
 8013c74:	d901      	bls.n	8013c7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8013c76:	2301      	movs	r3, #1
 8013c78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013c7a:	4b11      	ldr	r3, [pc, #68]	@ (8013cc0 <xTaskIncrementTick+0x16c>)
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d007      	beq.n	8013c92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8013c82:	2301      	movs	r3, #1
 8013c84:	617b      	str	r3, [r7, #20]
 8013c86:	e004      	b.n	8013c92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013c88:	4b0e      	ldr	r3, [pc, #56]	@ (8013cc4 <xTaskIncrementTick+0x170>)
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	3301      	adds	r3, #1
 8013c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8013cc4 <xTaskIncrementTick+0x170>)
 8013c90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013c92:	697b      	ldr	r3, [r7, #20]
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3718      	adds	r7, #24
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}
 8013c9c:	24001284 	.word	0x24001284
 8013ca0:	24001260 	.word	0x24001260
 8013ca4:	24001214 	.word	0x24001214
 8013ca8:	24001218 	.word	0x24001218
 8013cac:	24001274 	.word	0x24001274
 8013cb0:	2400127c 	.word	0x2400127c
 8013cb4:	24001264 	.word	0x24001264
 8013cb8:	24000d8c 	.word	0x24000d8c
 8013cbc:	24000d88 	.word	0x24000d88
 8013cc0:	24001270 	.word	0x24001270
 8013cc4:	2400126c 	.word	0x2400126c

08013cc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013cc8:	b480      	push	{r7}
 8013cca:	b085      	sub	sp, #20
 8013ccc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013cce:	4b2b      	ldr	r3, [pc, #172]	@ (8013d7c <vTaskSwitchContext+0xb4>)
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d003      	beq.n	8013cde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8013d80 <vTaskSwitchContext+0xb8>)
 8013cd8:	2201      	movs	r2, #1
 8013cda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013cdc:	e047      	b.n	8013d6e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8013cde:	4b28      	ldr	r3, [pc, #160]	@ (8013d80 <vTaskSwitchContext+0xb8>)
 8013ce0:	2200      	movs	r2, #0
 8013ce2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ce4:	4b27      	ldr	r3, [pc, #156]	@ (8013d84 <vTaskSwitchContext+0xbc>)
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	60fb      	str	r3, [r7, #12]
 8013cea:	e011      	b.n	8013d10 <vTaskSwitchContext+0x48>
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d10b      	bne.n	8013d0a <vTaskSwitchContext+0x42>
	__asm volatile
 8013cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cf6:	f383 8811 	msr	BASEPRI, r3
 8013cfa:	f3bf 8f6f 	isb	sy
 8013cfe:	f3bf 8f4f 	dsb	sy
 8013d02:	607b      	str	r3, [r7, #4]
}
 8013d04:	bf00      	nop
 8013d06:	bf00      	nop
 8013d08:	e7fd      	b.n	8013d06 <vTaskSwitchContext+0x3e>
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	3b01      	subs	r3, #1
 8013d0e:	60fb      	str	r3, [r7, #12]
 8013d10:	491d      	ldr	r1, [pc, #116]	@ (8013d88 <vTaskSwitchContext+0xc0>)
 8013d12:	68fa      	ldr	r2, [r7, #12]
 8013d14:	4613      	mov	r3, r2
 8013d16:	009b      	lsls	r3, r3, #2
 8013d18:	4413      	add	r3, r2
 8013d1a:	009b      	lsls	r3, r3, #2
 8013d1c:	440b      	add	r3, r1
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d0e3      	beq.n	8013cec <vTaskSwitchContext+0x24>
 8013d24:	68fa      	ldr	r2, [r7, #12]
 8013d26:	4613      	mov	r3, r2
 8013d28:	009b      	lsls	r3, r3, #2
 8013d2a:	4413      	add	r3, r2
 8013d2c:	009b      	lsls	r3, r3, #2
 8013d2e:	4a16      	ldr	r2, [pc, #88]	@ (8013d88 <vTaskSwitchContext+0xc0>)
 8013d30:	4413      	add	r3, r2
 8013d32:	60bb      	str	r3, [r7, #8]
 8013d34:	68bb      	ldr	r3, [r7, #8]
 8013d36:	685b      	ldr	r3, [r3, #4]
 8013d38:	685a      	ldr	r2, [r3, #4]
 8013d3a:	68bb      	ldr	r3, [r7, #8]
 8013d3c:	605a      	str	r2, [r3, #4]
 8013d3e:	68bb      	ldr	r3, [r7, #8]
 8013d40:	685a      	ldr	r2, [r3, #4]
 8013d42:	68bb      	ldr	r3, [r7, #8]
 8013d44:	3308      	adds	r3, #8
 8013d46:	429a      	cmp	r2, r3
 8013d48:	d104      	bne.n	8013d54 <vTaskSwitchContext+0x8c>
 8013d4a:	68bb      	ldr	r3, [r7, #8]
 8013d4c:	685b      	ldr	r3, [r3, #4]
 8013d4e:	685a      	ldr	r2, [r3, #4]
 8013d50:	68bb      	ldr	r3, [r7, #8]
 8013d52:	605a      	str	r2, [r3, #4]
 8013d54:	68bb      	ldr	r3, [r7, #8]
 8013d56:	685b      	ldr	r3, [r3, #4]
 8013d58:	68db      	ldr	r3, [r3, #12]
 8013d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8013d8c <vTaskSwitchContext+0xc4>)
 8013d5c:	6013      	str	r3, [r2, #0]
 8013d5e:	4a09      	ldr	r2, [pc, #36]	@ (8013d84 <vTaskSwitchContext+0xbc>)
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013d64:	4b09      	ldr	r3, [pc, #36]	@ (8013d8c <vTaskSwitchContext+0xc4>)
 8013d66:	681b      	ldr	r3, [r3, #0]
 8013d68:	3354      	adds	r3, #84	@ 0x54
 8013d6a:	4a09      	ldr	r2, [pc, #36]	@ (8013d90 <vTaskSwitchContext+0xc8>)
 8013d6c:	6013      	str	r3, [r2, #0]
}
 8013d6e:	bf00      	nop
 8013d70:	3714      	adds	r7, #20
 8013d72:	46bd      	mov	sp, r7
 8013d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d78:	4770      	bx	lr
 8013d7a:	bf00      	nop
 8013d7c:	24001284 	.word	0x24001284
 8013d80:	24001270 	.word	0x24001270
 8013d84:	24001264 	.word	0x24001264
 8013d88:	24000d8c 	.word	0x24000d8c
 8013d8c:	24000d88 	.word	0x24000d88
 8013d90:	24000044 	.word	0x24000044

08013d94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013d94:	b580      	push	{r7, lr}
 8013d96:	b084      	sub	sp, #16
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	6078      	str	r0, [r7, #4]
 8013d9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d10b      	bne.n	8013dbc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013da8:	f383 8811 	msr	BASEPRI, r3
 8013dac:	f3bf 8f6f 	isb	sy
 8013db0:	f3bf 8f4f 	dsb	sy
 8013db4:	60fb      	str	r3, [r7, #12]
}
 8013db6:	bf00      	nop
 8013db8:	bf00      	nop
 8013dba:	e7fd      	b.n	8013db8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013dbc:	4b07      	ldr	r3, [pc, #28]	@ (8013ddc <vTaskPlaceOnEventList+0x48>)
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	3318      	adds	r3, #24
 8013dc2:	4619      	mov	r1, r3
 8013dc4:	6878      	ldr	r0, [r7, #4]
 8013dc6:	f7fe fa4c 	bl	8012262 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013dca:	2101      	movs	r1, #1
 8013dcc:	6838      	ldr	r0, [r7, #0]
 8013dce:	f000 fb97 	bl	8014500 <prvAddCurrentTaskToDelayedList>
}
 8013dd2:	bf00      	nop
 8013dd4:	3710      	adds	r7, #16
 8013dd6:	46bd      	mov	sp, r7
 8013dd8:	bd80      	pop	{r7, pc}
 8013dda:	bf00      	nop
 8013ddc:	24000d88 	.word	0x24000d88

08013de0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b086      	sub	sp, #24
 8013de4:	af00      	add	r7, sp, #0
 8013de6:	60f8      	str	r0, [r7, #12]
 8013de8:	60b9      	str	r1, [r7, #8]
 8013dea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d10b      	bne.n	8013e0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8013df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013df6:	f383 8811 	msr	BASEPRI, r3
 8013dfa:	f3bf 8f6f 	isb	sy
 8013dfe:	f3bf 8f4f 	dsb	sy
 8013e02:	617b      	str	r3, [r7, #20]
}
 8013e04:	bf00      	nop
 8013e06:	bf00      	nop
 8013e08:	e7fd      	b.n	8013e06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8013e34 <vTaskPlaceOnEventListRestricted+0x54>)
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	3318      	adds	r3, #24
 8013e10:	4619      	mov	r1, r3
 8013e12:	68f8      	ldr	r0, [r7, #12]
 8013e14:	f7fe fa01 	bl	801221a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d002      	beq.n	8013e24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8013e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8013e22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013e24:	6879      	ldr	r1, [r7, #4]
 8013e26:	68b8      	ldr	r0, [r7, #8]
 8013e28:	f000 fb6a 	bl	8014500 <prvAddCurrentTaskToDelayedList>
	}
 8013e2c:	bf00      	nop
 8013e2e:	3718      	adds	r7, #24
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}
 8013e34:	24000d88 	.word	0x24000d88

08013e38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b086      	sub	sp, #24
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	68db      	ldr	r3, [r3, #12]
 8013e44:	68db      	ldr	r3, [r3, #12]
 8013e46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013e48:	693b      	ldr	r3, [r7, #16]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d10b      	bne.n	8013e66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e52:	f383 8811 	msr	BASEPRI, r3
 8013e56:	f3bf 8f6f 	isb	sy
 8013e5a:	f3bf 8f4f 	dsb	sy
 8013e5e:	60fb      	str	r3, [r7, #12]
}
 8013e60:	bf00      	nop
 8013e62:	bf00      	nop
 8013e64:	e7fd      	b.n	8013e62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013e66:	693b      	ldr	r3, [r7, #16]
 8013e68:	3318      	adds	r3, #24
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f7fe fa32 	bl	80122d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e70:	4b1d      	ldr	r3, [pc, #116]	@ (8013ee8 <xTaskRemoveFromEventList+0xb0>)
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d11d      	bne.n	8013eb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	3304      	adds	r3, #4
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	f7fe fa29 	bl	80122d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013e82:	693b      	ldr	r3, [r7, #16]
 8013e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e86:	4b19      	ldr	r3, [pc, #100]	@ (8013eec <xTaskRemoveFromEventList+0xb4>)
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d903      	bls.n	8013e96 <xTaskRemoveFromEventList+0x5e>
 8013e8e:	693b      	ldr	r3, [r7, #16]
 8013e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e92:	4a16      	ldr	r2, [pc, #88]	@ (8013eec <xTaskRemoveFromEventList+0xb4>)
 8013e94:	6013      	str	r3, [r2, #0]
 8013e96:	693b      	ldr	r3, [r7, #16]
 8013e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e9a:	4613      	mov	r3, r2
 8013e9c:	009b      	lsls	r3, r3, #2
 8013e9e:	4413      	add	r3, r2
 8013ea0:	009b      	lsls	r3, r3, #2
 8013ea2:	4a13      	ldr	r2, [pc, #76]	@ (8013ef0 <xTaskRemoveFromEventList+0xb8>)
 8013ea4:	441a      	add	r2, r3
 8013ea6:	693b      	ldr	r3, [r7, #16]
 8013ea8:	3304      	adds	r3, #4
 8013eaa:	4619      	mov	r1, r3
 8013eac:	4610      	mov	r0, r2
 8013eae:	f7fe f9b4 	bl	801221a <vListInsertEnd>
 8013eb2:	e005      	b.n	8013ec0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013eb4:	693b      	ldr	r3, [r7, #16]
 8013eb6:	3318      	adds	r3, #24
 8013eb8:	4619      	mov	r1, r3
 8013eba:	480e      	ldr	r0, [pc, #56]	@ (8013ef4 <xTaskRemoveFromEventList+0xbc>)
 8013ebc:	f7fe f9ad 	bl	801221a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013ec0:	693b      	ldr	r3, [r7, #16]
 8013ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8013ef8 <xTaskRemoveFromEventList+0xc0>)
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013eca:	429a      	cmp	r2, r3
 8013ecc:	d905      	bls.n	8013eda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013ece:	2301      	movs	r3, #1
 8013ed0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8013efc <xTaskRemoveFromEventList+0xc4>)
 8013ed4:	2201      	movs	r2, #1
 8013ed6:	601a      	str	r2, [r3, #0]
 8013ed8:	e001      	b.n	8013ede <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8013eda:	2300      	movs	r3, #0
 8013edc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013ede:	697b      	ldr	r3, [r7, #20]
}
 8013ee0:	4618      	mov	r0, r3
 8013ee2:	3718      	adds	r7, #24
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	bd80      	pop	{r7, pc}
 8013ee8:	24001284 	.word	0x24001284
 8013eec:	24001264 	.word	0x24001264
 8013ef0:	24000d8c 	.word	0x24000d8c
 8013ef4:	2400121c 	.word	0x2400121c
 8013ef8:	24000d88 	.word	0x24000d88
 8013efc:	24001270 	.word	0x24001270

08013f00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013f00:	b480      	push	{r7}
 8013f02:	b083      	sub	sp, #12
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013f08:	4b06      	ldr	r3, [pc, #24]	@ (8013f24 <vTaskInternalSetTimeOutState+0x24>)
 8013f0a:	681a      	ldr	r2, [r3, #0]
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013f10:	4b05      	ldr	r3, [pc, #20]	@ (8013f28 <vTaskInternalSetTimeOutState+0x28>)
 8013f12:	681a      	ldr	r2, [r3, #0]
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	605a      	str	r2, [r3, #4]
}
 8013f18:	bf00      	nop
 8013f1a:	370c      	adds	r7, #12
 8013f1c:	46bd      	mov	sp, r7
 8013f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f22:	4770      	bx	lr
 8013f24:	24001274 	.word	0x24001274
 8013f28:	24001260 	.word	0x24001260

08013f2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b088      	sub	sp, #32
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
 8013f34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d10b      	bne.n	8013f54 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f40:	f383 8811 	msr	BASEPRI, r3
 8013f44:	f3bf 8f6f 	isb	sy
 8013f48:	f3bf 8f4f 	dsb	sy
 8013f4c:	613b      	str	r3, [r7, #16]
}
 8013f4e:	bf00      	nop
 8013f50:	bf00      	nop
 8013f52:	e7fd      	b.n	8013f50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d10b      	bne.n	8013f72 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f5e:	f383 8811 	msr	BASEPRI, r3
 8013f62:	f3bf 8f6f 	isb	sy
 8013f66:	f3bf 8f4f 	dsb	sy
 8013f6a:	60fb      	str	r3, [r7, #12]
}
 8013f6c:	bf00      	nop
 8013f6e:	bf00      	nop
 8013f70:	e7fd      	b.n	8013f6e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013f72:	f000 ffa1 	bl	8014eb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013f76:	4b1d      	ldr	r3, [pc, #116]	@ (8013fec <xTaskCheckForTimeOut+0xc0>)
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	685b      	ldr	r3, [r3, #4]
 8013f80:	69ba      	ldr	r2, [r7, #24]
 8013f82:	1ad3      	subs	r3, r2, r3
 8013f84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013f86:	683b      	ldr	r3, [r7, #0]
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f8e:	d102      	bne.n	8013f96 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013f90:	2300      	movs	r3, #0
 8013f92:	61fb      	str	r3, [r7, #28]
 8013f94:	e023      	b.n	8013fde <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	681a      	ldr	r2, [r3, #0]
 8013f9a:	4b15      	ldr	r3, [pc, #84]	@ (8013ff0 <xTaskCheckForTimeOut+0xc4>)
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	429a      	cmp	r2, r3
 8013fa0:	d007      	beq.n	8013fb2 <xTaskCheckForTimeOut+0x86>
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	685b      	ldr	r3, [r3, #4]
 8013fa6:	69ba      	ldr	r2, [r7, #24]
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	d302      	bcc.n	8013fb2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013fac:	2301      	movs	r3, #1
 8013fae:	61fb      	str	r3, [r7, #28]
 8013fb0:	e015      	b.n	8013fde <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013fb2:	683b      	ldr	r3, [r7, #0]
 8013fb4:	681b      	ldr	r3, [r3, #0]
 8013fb6:	697a      	ldr	r2, [r7, #20]
 8013fb8:	429a      	cmp	r2, r3
 8013fba:	d20b      	bcs.n	8013fd4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013fbc:	683b      	ldr	r3, [r7, #0]
 8013fbe:	681a      	ldr	r2, [r3, #0]
 8013fc0:	697b      	ldr	r3, [r7, #20]
 8013fc2:	1ad2      	subs	r2, r2, r3
 8013fc4:	683b      	ldr	r3, [r7, #0]
 8013fc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013fc8:	6878      	ldr	r0, [r7, #4]
 8013fca:	f7ff ff99 	bl	8013f00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013fce:	2300      	movs	r3, #0
 8013fd0:	61fb      	str	r3, [r7, #28]
 8013fd2:	e004      	b.n	8013fde <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013fd4:	683b      	ldr	r3, [r7, #0]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013fda:	2301      	movs	r3, #1
 8013fdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013fde:	f000 ff9d 	bl	8014f1c <vPortExitCritical>

	return xReturn;
 8013fe2:	69fb      	ldr	r3, [r7, #28]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3720      	adds	r7, #32
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd80      	pop	{r7, pc}
 8013fec:	24001260 	.word	0x24001260
 8013ff0:	24001274 	.word	0x24001274

08013ff4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013ff4:	b480      	push	{r7}
 8013ff6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013ff8:	4b03      	ldr	r3, [pc, #12]	@ (8014008 <vTaskMissedYield+0x14>)
 8013ffa:	2201      	movs	r2, #1
 8013ffc:	601a      	str	r2, [r3, #0]
}
 8013ffe:	bf00      	nop
 8014000:	46bd      	mov	sp, r7
 8014002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014006:	4770      	bx	lr
 8014008:	24001270 	.word	0x24001270

0801400c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801400c:	b580      	push	{r7, lr}
 801400e:	b082      	sub	sp, #8
 8014010:	af00      	add	r7, sp, #0
 8014012:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014014:	f000 f852 	bl	80140bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014018:	4b06      	ldr	r3, [pc, #24]	@ (8014034 <prvIdleTask+0x28>)
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	2b01      	cmp	r3, #1
 801401e:	d9f9      	bls.n	8014014 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014020:	4b05      	ldr	r3, [pc, #20]	@ (8014038 <prvIdleTask+0x2c>)
 8014022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014026:	601a      	str	r2, [r3, #0]
 8014028:	f3bf 8f4f 	dsb	sy
 801402c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014030:	e7f0      	b.n	8014014 <prvIdleTask+0x8>
 8014032:	bf00      	nop
 8014034:	24000d8c 	.word	0x24000d8c
 8014038:	e000ed04 	.word	0xe000ed04

0801403c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801403c:	b580      	push	{r7, lr}
 801403e:	b082      	sub	sp, #8
 8014040:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014042:	2300      	movs	r3, #0
 8014044:	607b      	str	r3, [r7, #4]
 8014046:	e00c      	b.n	8014062 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014048:	687a      	ldr	r2, [r7, #4]
 801404a:	4613      	mov	r3, r2
 801404c:	009b      	lsls	r3, r3, #2
 801404e:	4413      	add	r3, r2
 8014050:	009b      	lsls	r3, r3, #2
 8014052:	4a12      	ldr	r2, [pc, #72]	@ (801409c <prvInitialiseTaskLists+0x60>)
 8014054:	4413      	add	r3, r2
 8014056:	4618      	mov	r0, r3
 8014058:	f7fe f8b2 	bl	80121c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	3301      	adds	r3, #1
 8014060:	607b      	str	r3, [r7, #4]
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	2b37      	cmp	r3, #55	@ 0x37
 8014066:	d9ef      	bls.n	8014048 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014068:	480d      	ldr	r0, [pc, #52]	@ (80140a0 <prvInitialiseTaskLists+0x64>)
 801406a:	f7fe f8a9 	bl	80121c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801406e:	480d      	ldr	r0, [pc, #52]	@ (80140a4 <prvInitialiseTaskLists+0x68>)
 8014070:	f7fe f8a6 	bl	80121c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014074:	480c      	ldr	r0, [pc, #48]	@ (80140a8 <prvInitialiseTaskLists+0x6c>)
 8014076:	f7fe f8a3 	bl	80121c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801407a:	480c      	ldr	r0, [pc, #48]	@ (80140ac <prvInitialiseTaskLists+0x70>)
 801407c:	f7fe f8a0 	bl	80121c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014080:	480b      	ldr	r0, [pc, #44]	@ (80140b0 <prvInitialiseTaskLists+0x74>)
 8014082:	f7fe f89d 	bl	80121c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014086:	4b0b      	ldr	r3, [pc, #44]	@ (80140b4 <prvInitialiseTaskLists+0x78>)
 8014088:	4a05      	ldr	r2, [pc, #20]	@ (80140a0 <prvInitialiseTaskLists+0x64>)
 801408a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801408c:	4b0a      	ldr	r3, [pc, #40]	@ (80140b8 <prvInitialiseTaskLists+0x7c>)
 801408e:	4a05      	ldr	r2, [pc, #20]	@ (80140a4 <prvInitialiseTaskLists+0x68>)
 8014090:	601a      	str	r2, [r3, #0]
}
 8014092:	bf00      	nop
 8014094:	3708      	adds	r7, #8
 8014096:	46bd      	mov	sp, r7
 8014098:	bd80      	pop	{r7, pc}
 801409a:	bf00      	nop
 801409c:	24000d8c 	.word	0x24000d8c
 80140a0:	240011ec 	.word	0x240011ec
 80140a4:	24001200 	.word	0x24001200
 80140a8:	2400121c 	.word	0x2400121c
 80140ac:	24001230 	.word	0x24001230
 80140b0:	24001248 	.word	0x24001248
 80140b4:	24001214 	.word	0x24001214
 80140b8:	24001218 	.word	0x24001218

080140bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b082      	sub	sp, #8
 80140c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80140c2:	e019      	b.n	80140f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80140c4:	f000 fef8 	bl	8014eb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80140c8:	4b10      	ldr	r3, [pc, #64]	@ (801410c <prvCheckTasksWaitingTermination+0x50>)
 80140ca:	68db      	ldr	r3, [r3, #12]
 80140cc:	68db      	ldr	r3, [r3, #12]
 80140ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	3304      	adds	r3, #4
 80140d4:	4618      	mov	r0, r3
 80140d6:	f7fe f8fd 	bl	80122d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80140da:	4b0d      	ldr	r3, [pc, #52]	@ (8014110 <prvCheckTasksWaitingTermination+0x54>)
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	3b01      	subs	r3, #1
 80140e0:	4a0b      	ldr	r2, [pc, #44]	@ (8014110 <prvCheckTasksWaitingTermination+0x54>)
 80140e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80140e4:	4b0b      	ldr	r3, [pc, #44]	@ (8014114 <prvCheckTasksWaitingTermination+0x58>)
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	3b01      	subs	r3, #1
 80140ea:	4a0a      	ldr	r2, [pc, #40]	@ (8014114 <prvCheckTasksWaitingTermination+0x58>)
 80140ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80140ee:	f000 ff15 	bl	8014f1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80140f2:	6878      	ldr	r0, [r7, #4]
 80140f4:	f000 f810 	bl	8014118 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80140f8:	4b06      	ldr	r3, [pc, #24]	@ (8014114 <prvCheckTasksWaitingTermination+0x58>)
 80140fa:	681b      	ldr	r3, [r3, #0]
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d1e1      	bne.n	80140c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014100:	bf00      	nop
 8014102:	bf00      	nop
 8014104:	3708      	adds	r7, #8
 8014106:	46bd      	mov	sp, r7
 8014108:	bd80      	pop	{r7, pc}
 801410a:	bf00      	nop
 801410c:	24001230 	.word	0x24001230
 8014110:	2400125c 	.word	0x2400125c
 8014114:	24001244 	.word	0x24001244

08014118 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014118:	b580      	push	{r7, lr}
 801411a:	b084      	sub	sp, #16
 801411c:	af00      	add	r7, sp, #0
 801411e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	3354      	adds	r3, #84	@ 0x54
 8014124:	4618      	mov	r0, r3
 8014126:	f00c f809 	bl	802013c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8014130:	2b00      	cmp	r3, #0
 8014132:	d108      	bne.n	8014146 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014138:	4618      	mov	r0, r3
 801413a:	f001 f8ad 	bl	8015298 <vPortFree>
				vPortFree( pxTCB );
 801413e:	6878      	ldr	r0, [r7, #4]
 8014140:	f001 f8aa 	bl	8015298 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014144:	e019      	b.n	801417a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801414c:	2b01      	cmp	r3, #1
 801414e:	d103      	bne.n	8014158 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014150:	6878      	ldr	r0, [r7, #4]
 8014152:	f001 f8a1 	bl	8015298 <vPortFree>
	}
 8014156:	e010      	b.n	801417a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801415e:	2b02      	cmp	r3, #2
 8014160:	d00b      	beq.n	801417a <prvDeleteTCB+0x62>
	__asm volatile
 8014162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014166:	f383 8811 	msr	BASEPRI, r3
 801416a:	f3bf 8f6f 	isb	sy
 801416e:	f3bf 8f4f 	dsb	sy
 8014172:	60fb      	str	r3, [r7, #12]
}
 8014174:	bf00      	nop
 8014176:	bf00      	nop
 8014178:	e7fd      	b.n	8014176 <prvDeleteTCB+0x5e>
	}
 801417a:	bf00      	nop
 801417c:	3710      	adds	r7, #16
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
	...

08014184 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014184:	b480      	push	{r7}
 8014186:	b083      	sub	sp, #12
 8014188:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801418a:	4b0c      	ldr	r3, [pc, #48]	@ (80141bc <prvResetNextTaskUnblockTime+0x38>)
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d104      	bne.n	801419e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014194:	4b0a      	ldr	r3, [pc, #40]	@ (80141c0 <prvResetNextTaskUnblockTime+0x3c>)
 8014196:	f04f 32ff 	mov.w	r2, #4294967295
 801419a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801419c:	e008      	b.n	80141b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801419e:	4b07      	ldr	r3, [pc, #28]	@ (80141bc <prvResetNextTaskUnblockTime+0x38>)
 80141a0:	681b      	ldr	r3, [r3, #0]
 80141a2:	68db      	ldr	r3, [r3, #12]
 80141a4:	68db      	ldr	r3, [r3, #12]
 80141a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	685b      	ldr	r3, [r3, #4]
 80141ac:	4a04      	ldr	r2, [pc, #16]	@ (80141c0 <prvResetNextTaskUnblockTime+0x3c>)
 80141ae:	6013      	str	r3, [r2, #0]
}
 80141b0:	bf00      	nop
 80141b2:	370c      	adds	r7, #12
 80141b4:	46bd      	mov	sp, r7
 80141b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ba:	4770      	bx	lr
 80141bc:	24001214 	.word	0x24001214
 80141c0:	2400127c 	.word	0x2400127c

080141c4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80141c4:	b480      	push	{r7}
 80141c6:	b083      	sub	sp, #12
 80141c8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80141ca:	4b05      	ldr	r3, [pc, #20]	@ (80141e0 <xTaskGetCurrentTaskHandle+0x1c>)
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	607b      	str	r3, [r7, #4]

		return xReturn;
 80141d0:	687b      	ldr	r3, [r7, #4]
	}
 80141d2:	4618      	mov	r0, r3
 80141d4:	370c      	adds	r7, #12
 80141d6:	46bd      	mov	sp, r7
 80141d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141dc:	4770      	bx	lr
 80141de:	bf00      	nop
 80141e0:	24000d88 	.word	0x24000d88

080141e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80141ea:	4b0b      	ldr	r3, [pc, #44]	@ (8014218 <xTaskGetSchedulerState+0x34>)
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d102      	bne.n	80141f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80141f2:	2301      	movs	r3, #1
 80141f4:	607b      	str	r3, [r7, #4]
 80141f6:	e008      	b.n	801420a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80141f8:	4b08      	ldr	r3, [pc, #32]	@ (801421c <xTaskGetSchedulerState+0x38>)
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d102      	bne.n	8014206 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014200:	2302      	movs	r3, #2
 8014202:	607b      	str	r3, [r7, #4]
 8014204:	e001      	b.n	801420a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014206:	2300      	movs	r3, #0
 8014208:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801420a:	687b      	ldr	r3, [r7, #4]
	}
 801420c:	4618      	mov	r0, r3
 801420e:	370c      	adds	r7, #12
 8014210:	46bd      	mov	sp, r7
 8014212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014216:	4770      	bx	lr
 8014218:	24001268 	.word	0x24001268
 801421c:	24001284 	.word	0x24001284

08014220 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014220:	b580      	push	{r7, lr}
 8014222:	b084      	sub	sp, #16
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801422c:	2300      	movs	r3, #0
 801422e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d051      	beq.n	80142da <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801423a:	4b2a      	ldr	r3, [pc, #168]	@ (80142e4 <xTaskPriorityInherit+0xc4>)
 801423c:	681b      	ldr	r3, [r3, #0]
 801423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014240:	429a      	cmp	r2, r3
 8014242:	d241      	bcs.n	80142c8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014244:	68bb      	ldr	r3, [r7, #8]
 8014246:	699b      	ldr	r3, [r3, #24]
 8014248:	2b00      	cmp	r3, #0
 801424a:	db06      	blt.n	801425a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801424c:	4b25      	ldr	r3, [pc, #148]	@ (80142e4 <xTaskPriorityInherit+0xc4>)
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014252:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014256:	68bb      	ldr	r3, [r7, #8]
 8014258:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	6959      	ldr	r1, [r3, #20]
 801425e:	68bb      	ldr	r3, [r7, #8]
 8014260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014262:	4613      	mov	r3, r2
 8014264:	009b      	lsls	r3, r3, #2
 8014266:	4413      	add	r3, r2
 8014268:	009b      	lsls	r3, r3, #2
 801426a:	4a1f      	ldr	r2, [pc, #124]	@ (80142e8 <xTaskPriorityInherit+0xc8>)
 801426c:	4413      	add	r3, r2
 801426e:	4299      	cmp	r1, r3
 8014270:	d122      	bne.n	80142b8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	3304      	adds	r3, #4
 8014276:	4618      	mov	r0, r3
 8014278:	f7fe f82c 	bl	80122d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801427c:	4b19      	ldr	r3, [pc, #100]	@ (80142e4 <xTaskPriorityInherit+0xc4>)
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014282:	68bb      	ldr	r3, [r7, #8]
 8014284:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801428a:	4b18      	ldr	r3, [pc, #96]	@ (80142ec <xTaskPriorityInherit+0xcc>)
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	429a      	cmp	r2, r3
 8014290:	d903      	bls.n	801429a <xTaskPriorityInherit+0x7a>
 8014292:	68bb      	ldr	r3, [r7, #8]
 8014294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014296:	4a15      	ldr	r2, [pc, #84]	@ (80142ec <xTaskPriorityInherit+0xcc>)
 8014298:	6013      	str	r3, [r2, #0]
 801429a:	68bb      	ldr	r3, [r7, #8]
 801429c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801429e:	4613      	mov	r3, r2
 80142a0:	009b      	lsls	r3, r3, #2
 80142a2:	4413      	add	r3, r2
 80142a4:	009b      	lsls	r3, r3, #2
 80142a6:	4a10      	ldr	r2, [pc, #64]	@ (80142e8 <xTaskPriorityInherit+0xc8>)
 80142a8:	441a      	add	r2, r3
 80142aa:	68bb      	ldr	r3, [r7, #8]
 80142ac:	3304      	adds	r3, #4
 80142ae:	4619      	mov	r1, r3
 80142b0:	4610      	mov	r0, r2
 80142b2:	f7fd ffb2 	bl	801221a <vListInsertEnd>
 80142b6:	e004      	b.n	80142c2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80142b8:	4b0a      	ldr	r3, [pc, #40]	@ (80142e4 <xTaskPriorityInherit+0xc4>)
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142be:	68bb      	ldr	r3, [r7, #8]
 80142c0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80142c2:	2301      	movs	r3, #1
 80142c4:	60fb      	str	r3, [r7, #12]
 80142c6:	e008      	b.n	80142da <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80142c8:	68bb      	ldr	r3, [r7, #8]
 80142ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80142cc:	4b05      	ldr	r3, [pc, #20]	@ (80142e4 <xTaskPriorityInherit+0xc4>)
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d201      	bcs.n	80142da <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80142d6:	2301      	movs	r3, #1
 80142d8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80142da:	68fb      	ldr	r3, [r7, #12]
	}
 80142dc:	4618      	mov	r0, r3
 80142de:	3710      	adds	r7, #16
 80142e0:	46bd      	mov	sp, r7
 80142e2:	bd80      	pop	{r7, pc}
 80142e4:	24000d88 	.word	0x24000d88
 80142e8:	24000d8c 	.word	0x24000d8c
 80142ec:	24001264 	.word	0x24001264

080142f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b086      	sub	sp, #24
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80142fc:	2300      	movs	r3, #0
 80142fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d058      	beq.n	80143b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014306:	4b2f      	ldr	r3, [pc, #188]	@ (80143c4 <xTaskPriorityDisinherit+0xd4>)
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	693a      	ldr	r2, [r7, #16]
 801430c:	429a      	cmp	r2, r3
 801430e:	d00b      	beq.n	8014328 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8014310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014314:	f383 8811 	msr	BASEPRI, r3
 8014318:	f3bf 8f6f 	isb	sy
 801431c:	f3bf 8f4f 	dsb	sy
 8014320:	60fb      	str	r3, [r7, #12]
}
 8014322:	bf00      	nop
 8014324:	bf00      	nop
 8014326:	e7fd      	b.n	8014324 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014328:	693b      	ldr	r3, [r7, #16]
 801432a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801432c:	2b00      	cmp	r3, #0
 801432e:	d10b      	bne.n	8014348 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8014330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014334:	f383 8811 	msr	BASEPRI, r3
 8014338:	f3bf 8f6f 	isb	sy
 801433c:	f3bf 8f4f 	dsb	sy
 8014340:	60bb      	str	r3, [r7, #8]
}
 8014342:	bf00      	nop
 8014344:	bf00      	nop
 8014346:	e7fd      	b.n	8014344 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014348:	693b      	ldr	r3, [r7, #16]
 801434a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801434c:	1e5a      	subs	r2, r3, #1
 801434e:	693b      	ldr	r3, [r7, #16]
 8014350:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014352:	693b      	ldr	r3, [r7, #16]
 8014354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014356:	693b      	ldr	r3, [r7, #16]
 8014358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801435a:	429a      	cmp	r2, r3
 801435c:	d02c      	beq.n	80143b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801435e:	693b      	ldr	r3, [r7, #16]
 8014360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014362:	2b00      	cmp	r3, #0
 8014364:	d128      	bne.n	80143b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	3304      	adds	r3, #4
 801436a:	4618      	mov	r0, r3
 801436c:	f7fd ffb2 	bl	80122d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014370:	693b      	ldr	r3, [r7, #16]
 8014372:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014374:	693b      	ldr	r3, [r7, #16]
 8014376:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014378:	693b      	ldr	r3, [r7, #16]
 801437a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801437c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014380:	693b      	ldr	r3, [r7, #16]
 8014382:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014384:	693b      	ldr	r3, [r7, #16]
 8014386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014388:	4b0f      	ldr	r3, [pc, #60]	@ (80143c8 <xTaskPriorityDisinherit+0xd8>)
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	429a      	cmp	r2, r3
 801438e:	d903      	bls.n	8014398 <xTaskPriorityDisinherit+0xa8>
 8014390:	693b      	ldr	r3, [r7, #16]
 8014392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014394:	4a0c      	ldr	r2, [pc, #48]	@ (80143c8 <xTaskPriorityDisinherit+0xd8>)
 8014396:	6013      	str	r3, [r2, #0]
 8014398:	693b      	ldr	r3, [r7, #16]
 801439a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801439c:	4613      	mov	r3, r2
 801439e:	009b      	lsls	r3, r3, #2
 80143a0:	4413      	add	r3, r2
 80143a2:	009b      	lsls	r3, r3, #2
 80143a4:	4a09      	ldr	r2, [pc, #36]	@ (80143cc <xTaskPriorityDisinherit+0xdc>)
 80143a6:	441a      	add	r2, r3
 80143a8:	693b      	ldr	r3, [r7, #16]
 80143aa:	3304      	adds	r3, #4
 80143ac:	4619      	mov	r1, r3
 80143ae:	4610      	mov	r0, r2
 80143b0:	f7fd ff33 	bl	801221a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80143b4:	2301      	movs	r3, #1
 80143b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80143b8:	697b      	ldr	r3, [r7, #20]
	}
 80143ba:	4618      	mov	r0, r3
 80143bc:	3718      	adds	r7, #24
 80143be:	46bd      	mov	sp, r7
 80143c0:	bd80      	pop	{r7, pc}
 80143c2:	bf00      	nop
 80143c4:	24000d88 	.word	0x24000d88
 80143c8:	24001264 	.word	0x24001264
 80143cc:	24000d8c 	.word	0x24000d8c

080143d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80143d0:	b580      	push	{r7, lr}
 80143d2:	b088      	sub	sp, #32
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
 80143d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80143de:	2301      	movs	r3, #1
 80143e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d06c      	beq.n	80144c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80143e8:	69bb      	ldr	r3, [r7, #24]
 80143ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d10b      	bne.n	8014408 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80143f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143f4:	f383 8811 	msr	BASEPRI, r3
 80143f8:	f3bf 8f6f 	isb	sy
 80143fc:	f3bf 8f4f 	dsb	sy
 8014400:	60fb      	str	r3, [r7, #12]
}
 8014402:	bf00      	nop
 8014404:	bf00      	nop
 8014406:	e7fd      	b.n	8014404 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014408:	69bb      	ldr	r3, [r7, #24]
 801440a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801440c:	683a      	ldr	r2, [r7, #0]
 801440e:	429a      	cmp	r2, r3
 8014410:	d902      	bls.n	8014418 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	61fb      	str	r3, [r7, #28]
 8014416:	e002      	b.n	801441e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014418:	69bb      	ldr	r3, [r7, #24]
 801441a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801441c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801441e:	69bb      	ldr	r3, [r7, #24]
 8014420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014422:	69fa      	ldr	r2, [r7, #28]
 8014424:	429a      	cmp	r2, r3
 8014426:	d04c      	beq.n	80144c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014428:	69bb      	ldr	r3, [r7, #24]
 801442a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801442c:	697a      	ldr	r2, [r7, #20]
 801442e:	429a      	cmp	r2, r3
 8014430:	d147      	bne.n	80144c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8014432:	4b26      	ldr	r3, [pc, #152]	@ (80144cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	69ba      	ldr	r2, [r7, #24]
 8014438:	429a      	cmp	r2, r3
 801443a:	d10b      	bne.n	8014454 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801443c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014440:	f383 8811 	msr	BASEPRI, r3
 8014444:	f3bf 8f6f 	isb	sy
 8014448:	f3bf 8f4f 	dsb	sy
 801444c:	60bb      	str	r3, [r7, #8]
}
 801444e:	bf00      	nop
 8014450:	bf00      	nop
 8014452:	e7fd      	b.n	8014450 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014458:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801445a:	69bb      	ldr	r3, [r7, #24]
 801445c:	69fa      	ldr	r2, [r7, #28]
 801445e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014460:	69bb      	ldr	r3, [r7, #24]
 8014462:	699b      	ldr	r3, [r3, #24]
 8014464:	2b00      	cmp	r3, #0
 8014466:	db04      	blt.n	8014472 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014468:	69fb      	ldr	r3, [r7, #28]
 801446a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801446e:	69bb      	ldr	r3, [r7, #24]
 8014470:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014472:	69bb      	ldr	r3, [r7, #24]
 8014474:	6959      	ldr	r1, [r3, #20]
 8014476:	693a      	ldr	r2, [r7, #16]
 8014478:	4613      	mov	r3, r2
 801447a:	009b      	lsls	r3, r3, #2
 801447c:	4413      	add	r3, r2
 801447e:	009b      	lsls	r3, r3, #2
 8014480:	4a13      	ldr	r2, [pc, #76]	@ (80144d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014482:	4413      	add	r3, r2
 8014484:	4299      	cmp	r1, r3
 8014486:	d11c      	bne.n	80144c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014488:	69bb      	ldr	r3, [r7, #24]
 801448a:	3304      	adds	r3, #4
 801448c:	4618      	mov	r0, r3
 801448e:	f7fd ff21 	bl	80122d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014492:	69bb      	ldr	r3, [r7, #24]
 8014494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014496:	4b0f      	ldr	r3, [pc, #60]	@ (80144d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	429a      	cmp	r2, r3
 801449c:	d903      	bls.n	80144a6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801449e:	69bb      	ldr	r3, [r7, #24]
 80144a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144a2:	4a0c      	ldr	r2, [pc, #48]	@ (80144d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80144a4:	6013      	str	r3, [r2, #0]
 80144a6:	69bb      	ldr	r3, [r7, #24]
 80144a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80144aa:	4613      	mov	r3, r2
 80144ac:	009b      	lsls	r3, r3, #2
 80144ae:	4413      	add	r3, r2
 80144b0:	009b      	lsls	r3, r3, #2
 80144b2:	4a07      	ldr	r2, [pc, #28]	@ (80144d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80144b4:	441a      	add	r2, r3
 80144b6:	69bb      	ldr	r3, [r7, #24]
 80144b8:	3304      	adds	r3, #4
 80144ba:	4619      	mov	r1, r3
 80144bc:	4610      	mov	r0, r2
 80144be:	f7fd feac 	bl	801221a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80144c2:	bf00      	nop
 80144c4:	3720      	adds	r7, #32
 80144c6:	46bd      	mov	sp, r7
 80144c8:	bd80      	pop	{r7, pc}
 80144ca:	bf00      	nop
 80144cc:	24000d88 	.word	0x24000d88
 80144d0:	24000d8c 	.word	0x24000d8c
 80144d4:	24001264 	.word	0x24001264

080144d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80144d8:	b480      	push	{r7}
 80144da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80144dc:	4b07      	ldr	r3, [pc, #28]	@ (80144fc <pvTaskIncrementMutexHeldCount+0x24>)
 80144de:	681b      	ldr	r3, [r3, #0]
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d004      	beq.n	80144ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80144e4:	4b05      	ldr	r3, [pc, #20]	@ (80144fc <pvTaskIncrementMutexHeldCount+0x24>)
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80144ea:	3201      	adds	r2, #1
 80144ec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80144ee:	4b03      	ldr	r3, [pc, #12]	@ (80144fc <pvTaskIncrementMutexHeldCount+0x24>)
 80144f0:	681b      	ldr	r3, [r3, #0]
	}
 80144f2:	4618      	mov	r0, r3
 80144f4:	46bd      	mov	sp, r7
 80144f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144fa:	4770      	bx	lr
 80144fc:	24000d88 	.word	0x24000d88

08014500 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b084      	sub	sp, #16
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
 8014508:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801450a:	4b21      	ldr	r3, [pc, #132]	@ (8014590 <prvAddCurrentTaskToDelayedList+0x90>)
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014510:	4b20      	ldr	r3, [pc, #128]	@ (8014594 <prvAddCurrentTaskToDelayedList+0x94>)
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	3304      	adds	r3, #4
 8014516:	4618      	mov	r0, r3
 8014518:	f7fd fedc 	bl	80122d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014522:	d10a      	bne.n	801453a <prvAddCurrentTaskToDelayedList+0x3a>
 8014524:	683b      	ldr	r3, [r7, #0]
 8014526:	2b00      	cmp	r3, #0
 8014528:	d007      	beq.n	801453a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801452a:	4b1a      	ldr	r3, [pc, #104]	@ (8014594 <prvAddCurrentTaskToDelayedList+0x94>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	3304      	adds	r3, #4
 8014530:	4619      	mov	r1, r3
 8014532:	4819      	ldr	r0, [pc, #100]	@ (8014598 <prvAddCurrentTaskToDelayedList+0x98>)
 8014534:	f7fd fe71 	bl	801221a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014538:	e026      	b.n	8014588 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801453a:	68fa      	ldr	r2, [r7, #12]
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	4413      	add	r3, r2
 8014540:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014542:	4b14      	ldr	r3, [pc, #80]	@ (8014594 <prvAddCurrentTaskToDelayedList+0x94>)
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	68ba      	ldr	r2, [r7, #8]
 8014548:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801454a:	68ba      	ldr	r2, [r7, #8]
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	429a      	cmp	r2, r3
 8014550:	d209      	bcs.n	8014566 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014552:	4b12      	ldr	r3, [pc, #72]	@ (801459c <prvAddCurrentTaskToDelayedList+0x9c>)
 8014554:	681a      	ldr	r2, [r3, #0]
 8014556:	4b0f      	ldr	r3, [pc, #60]	@ (8014594 <prvAddCurrentTaskToDelayedList+0x94>)
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	3304      	adds	r3, #4
 801455c:	4619      	mov	r1, r3
 801455e:	4610      	mov	r0, r2
 8014560:	f7fd fe7f 	bl	8012262 <vListInsert>
}
 8014564:	e010      	b.n	8014588 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014566:	4b0e      	ldr	r3, [pc, #56]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014568:	681a      	ldr	r2, [r3, #0]
 801456a:	4b0a      	ldr	r3, [pc, #40]	@ (8014594 <prvAddCurrentTaskToDelayedList+0x94>)
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	3304      	adds	r3, #4
 8014570:	4619      	mov	r1, r3
 8014572:	4610      	mov	r0, r2
 8014574:	f7fd fe75 	bl	8012262 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014578:	4b0a      	ldr	r3, [pc, #40]	@ (80145a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	68ba      	ldr	r2, [r7, #8]
 801457e:	429a      	cmp	r2, r3
 8014580:	d202      	bcs.n	8014588 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014582:	4a08      	ldr	r2, [pc, #32]	@ (80145a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014584:	68bb      	ldr	r3, [r7, #8]
 8014586:	6013      	str	r3, [r2, #0]
}
 8014588:	bf00      	nop
 801458a:	3710      	adds	r7, #16
 801458c:	46bd      	mov	sp, r7
 801458e:	bd80      	pop	{r7, pc}
 8014590:	24001260 	.word	0x24001260
 8014594:	24000d88 	.word	0x24000d88
 8014598:	24001248 	.word	0x24001248
 801459c:	24001218 	.word	0x24001218
 80145a0:	24001214 	.word	0x24001214
 80145a4:	2400127c 	.word	0x2400127c

080145a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80145a8:	b580      	push	{r7, lr}
 80145aa:	b08a      	sub	sp, #40	@ 0x28
 80145ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80145ae:	2300      	movs	r3, #0
 80145b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80145b2:	f000 fb13 	bl	8014bdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80145b6:	4b1d      	ldr	r3, [pc, #116]	@ (801462c <xTimerCreateTimerTask+0x84>)
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d021      	beq.n	8014602 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80145be:	2300      	movs	r3, #0
 80145c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80145c2:	2300      	movs	r3, #0
 80145c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80145c6:	1d3a      	adds	r2, r7, #4
 80145c8:	f107 0108 	add.w	r1, r7, #8
 80145cc:	f107 030c 	add.w	r3, r7, #12
 80145d0:	4618      	mov	r0, r3
 80145d2:	f7fd fddb 	bl	801218c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80145d6:	6879      	ldr	r1, [r7, #4]
 80145d8:	68bb      	ldr	r3, [r7, #8]
 80145da:	68fa      	ldr	r2, [r7, #12]
 80145dc:	9202      	str	r2, [sp, #8]
 80145de:	9301      	str	r3, [sp, #4]
 80145e0:	2302      	movs	r3, #2
 80145e2:	9300      	str	r3, [sp, #0]
 80145e4:	2300      	movs	r3, #0
 80145e6:	460a      	mov	r2, r1
 80145e8:	4911      	ldr	r1, [pc, #68]	@ (8014630 <xTimerCreateTimerTask+0x88>)
 80145ea:	4812      	ldr	r0, [pc, #72]	@ (8014634 <xTimerCreateTimerTask+0x8c>)
 80145ec:	f7fe ff80 	bl	80134f0 <xTaskCreateStatic>
 80145f0:	4603      	mov	r3, r0
 80145f2:	4a11      	ldr	r2, [pc, #68]	@ (8014638 <xTimerCreateTimerTask+0x90>)
 80145f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80145f6:	4b10      	ldr	r3, [pc, #64]	@ (8014638 <xTimerCreateTimerTask+0x90>)
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d001      	beq.n	8014602 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80145fe:	2301      	movs	r3, #1
 8014600:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8014602:	697b      	ldr	r3, [r7, #20]
 8014604:	2b00      	cmp	r3, #0
 8014606:	d10b      	bne.n	8014620 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8014608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801460c:	f383 8811 	msr	BASEPRI, r3
 8014610:	f3bf 8f6f 	isb	sy
 8014614:	f3bf 8f4f 	dsb	sy
 8014618:	613b      	str	r3, [r7, #16]
}
 801461a:	bf00      	nop
 801461c:	bf00      	nop
 801461e:	e7fd      	b.n	801461c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8014620:	697b      	ldr	r3, [r7, #20]
}
 8014622:	4618      	mov	r0, r3
 8014624:	3718      	adds	r7, #24
 8014626:	46bd      	mov	sp, r7
 8014628:	bd80      	pop	{r7, pc}
 801462a:	bf00      	nop
 801462c:	240012b8 	.word	0x240012b8
 8014630:	080211d0 	.word	0x080211d0
 8014634:	08014775 	.word	0x08014775
 8014638:	240012bc 	.word	0x240012bc

0801463c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801463c:	b580      	push	{r7, lr}
 801463e:	b08a      	sub	sp, #40	@ 0x28
 8014640:	af00      	add	r7, sp, #0
 8014642:	60f8      	str	r0, [r7, #12]
 8014644:	60b9      	str	r1, [r7, #8]
 8014646:	607a      	str	r2, [r7, #4]
 8014648:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801464a:	2300      	movs	r3, #0
 801464c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801464e:	68fb      	ldr	r3, [r7, #12]
 8014650:	2b00      	cmp	r3, #0
 8014652:	d10b      	bne.n	801466c <xTimerGenericCommand+0x30>
	__asm volatile
 8014654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014658:	f383 8811 	msr	BASEPRI, r3
 801465c:	f3bf 8f6f 	isb	sy
 8014660:	f3bf 8f4f 	dsb	sy
 8014664:	623b      	str	r3, [r7, #32]
}
 8014666:	bf00      	nop
 8014668:	bf00      	nop
 801466a:	e7fd      	b.n	8014668 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801466c:	4b19      	ldr	r3, [pc, #100]	@ (80146d4 <xTimerGenericCommand+0x98>)
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	2b00      	cmp	r3, #0
 8014672:	d02a      	beq.n	80146ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014674:	68bb      	ldr	r3, [r7, #8]
 8014676:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	2b05      	cmp	r3, #5
 8014684:	dc18      	bgt.n	80146b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014686:	f7ff fdad 	bl	80141e4 <xTaskGetSchedulerState>
 801468a:	4603      	mov	r3, r0
 801468c:	2b02      	cmp	r3, #2
 801468e:	d109      	bne.n	80146a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014690:	4b10      	ldr	r3, [pc, #64]	@ (80146d4 <xTimerGenericCommand+0x98>)
 8014692:	6818      	ldr	r0, [r3, #0]
 8014694:	f107 0110 	add.w	r1, r7, #16
 8014698:	2300      	movs	r3, #0
 801469a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801469c:	f7fe f8b0 	bl	8012800 <xQueueGenericSend>
 80146a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80146a2:	e012      	b.n	80146ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80146a4:	4b0b      	ldr	r3, [pc, #44]	@ (80146d4 <xTimerGenericCommand+0x98>)
 80146a6:	6818      	ldr	r0, [r3, #0]
 80146a8:	f107 0110 	add.w	r1, r7, #16
 80146ac:	2300      	movs	r3, #0
 80146ae:	2200      	movs	r2, #0
 80146b0:	f7fe f8a6 	bl	8012800 <xQueueGenericSend>
 80146b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80146b6:	e008      	b.n	80146ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80146b8:	4b06      	ldr	r3, [pc, #24]	@ (80146d4 <xTimerGenericCommand+0x98>)
 80146ba:	6818      	ldr	r0, [r3, #0]
 80146bc:	f107 0110 	add.w	r1, r7, #16
 80146c0:	2300      	movs	r3, #0
 80146c2:	683a      	ldr	r2, [r7, #0]
 80146c4:	f7fe f99e 	bl	8012a04 <xQueueGenericSendFromISR>
 80146c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80146ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80146cc:	4618      	mov	r0, r3
 80146ce:	3728      	adds	r7, #40	@ 0x28
 80146d0:	46bd      	mov	sp, r7
 80146d2:	bd80      	pop	{r7, pc}
 80146d4:	240012b8 	.word	0x240012b8

080146d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80146d8:	b580      	push	{r7, lr}
 80146da:	b088      	sub	sp, #32
 80146dc:	af02      	add	r7, sp, #8
 80146de:	6078      	str	r0, [r7, #4]
 80146e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80146e2:	4b23      	ldr	r3, [pc, #140]	@ (8014770 <prvProcessExpiredTimer+0x98>)
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	68db      	ldr	r3, [r3, #12]
 80146e8:	68db      	ldr	r3, [r3, #12]
 80146ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80146ec:	697b      	ldr	r3, [r7, #20]
 80146ee:	3304      	adds	r3, #4
 80146f0:	4618      	mov	r0, r3
 80146f2:	f7fd fdef 	bl	80122d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80146f6:	697b      	ldr	r3, [r7, #20]
 80146f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80146fc:	f003 0304 	and.w	r3, r3, #4
 8014700:	2b00      	cmp	r3, #0
 8014702:	d023      	beq.n	801474c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014704:	697b      	ldr	r3, [r7, #20]
 8014706:	699a      	ldr	r2, [r3, #24]
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	18d1      	adds	r1, r2, r3
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	683a      	ldr	r2, [r7, #0]
 8014710:	6978      	ldr	r0, [r7, #20]
 8014712:	f000 f8d5 	bl	80148c0 <prvInsertTimerInActiveList>
 8014716:	4603      	mov	r3, r0
 8014718:	2b00      	cmp	r3, #0
 801471a:	d020      	beq.n	801475e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801471c:	2300      	movs	r3, #0
 801471e:	9300      	str	r3, [sp, #0]
 8014720:	2300      	movs	r3, #0
 8014722:	687a      	ldr	r2, [r7, #4]
 8014724:	2100      	movs	r1, #0
 8014726:	6978      	ldr	r0, [r7, #20]
 8014728:	f7ff ff88 	bl	801463c <xTimerGenericCommand>
 801472c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801472e:	693b      	ldr	r3, [r7, #16]
 8014730:	2b00      	cmp	r3, #0
 8014732:	d114      	bne.n	801475e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8014734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014738:	f383 8811 	msr	BASEPRI, r3
 801473c:	f3bf 8f6f 	isb	sy
 8014740:	f3bf 8f4f 	dsb	sy
 8014744:	60fb      	str	r3, [r7, #12]
}
 8014746:	bf00      	nop
 8014748:	bf00      	nop
 801474a:	e7fd      	b.n	8014748 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801474c:	697b      	ldr	r3, [r7, #20]
 801474e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014752:	f023 0301 	bic.w	r3, r3, #1
 8014756:	b2da      	uxtb	r2, r3
 8014758:	697b      	ldr	r3, [r7, #20]
 801475a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801475e:	697b      	ldr	r3, [r7, #20]
 8014760:	6a1b      	ldr	r3, [r3, #32]
 8014762:	6978      	ldr	r0, [r7, #20]
 8014764:	4798      	blx	r3
}
 8014766:	bf00      	nop
 8014768:	3718      	adds	r7, #24
 801476a:	46bd      	mov	sp, r7
 801476c:	bd80      	pop	{r7, pc}
 801476e:	bf00      	nop
 8014770:	240012b0 	.word	0x240012b0

08014774 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014774:	b580      	push	{r7, lr}
 8014776:	b084      	sub	sp, #16
 8014778:	af00      	add	r7, sp, #0
 801477a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801477c:	f107 0308 	add.w	r3, r7, #8
 8014780:	4618      	mov	r0, r3
 8014782:	f000 f859 	bl	8014838 <prvGetNextExpireTime>
 8014786:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014788:	68bb      	ldr	r3, [r7, #8]
 801478a:	4619      	mov	r1, r3
 801478c:	68f8      	ldr	r0, [r7, #12]
 801478e:	f000 f805 	bl	801479c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014792:	f000 f8d7 	bl	8014944 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014796:	bf00      	nop
 8014798:	e7f0      	b.n	801477c <prvTimerTask+0x8>
	...

0801479c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b084      	sub	sp, #16
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	6078      	str	r0, [r7, #4]
 80147a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80147a6:	f7ff f907 	bl	80139b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80147aa:	f107 0308 	add.w	r3, r7, #8
 80147ae:	4618      	mov	r0, r3
 80147b0:	f000 f866 	bl	8014880 <prvSampleTimeNow>
 80147b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80147b6:	68bb      	ldr	r3, [r7, #8]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d130      	bne.n	801481e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80147bc:	683b      	ldr	r3, [r7, #0]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d10a      	bne.n	80147d8 <prvProcessTimerOrBlockTask+0x3c>
 80147c2:	687a      	ldr	r2, [r7, #4]
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	429a      	cmp	r2, r3
 80147c8:	d806      	bhi.n	80147d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80147ca:	f7ff f903 	bl	80139d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80147ce:	68f9      	ldr	r1, [r7, #12]
 80147d0:	6878      	ldr	r0, [r7, #4]
 80147d2:	f7ff ff81 	bl	80146d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80147d6:	e024      	b.n	8014822 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80147d8:	683b      	ldr	r3, [r7, #0]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d008      	beq.n	80147f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80147de:	4b13      	ldr	r3, [pc, #76]	@ (801482c <prvProcessTimerOrBlockTask+0x90>)
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d101      	bne.n	80147ec <prvProcessTimerOrBlockTask+0x50>
 80147e8:	2301      	movs	r3, #1
 80147ea:	e000      	b.n	80147ee <prvProcessTimerOrBlockTask+0x52>
 80147ec:	2300      	movs	r3, #0
 80147ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80147f0:	4b0f      	ldr	r3, [pc, #60]	@ (8014830 <prvProcessTimerOrBlockTask+0x94>)
 80147f2:	6818      	ldr	r0, [r3, #0]
 80147f4:	687a      	ldr	r2, [r7, #4]
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	1ad3      	subs	r3, r2, r3
 80147fa:	683a      	ldr	r2, [r7, #0]
 80147fc:	4619      	mov	r1, r3
 80147fe:	f7fe fe43 	bl	8013488 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014802:	f7ff f8e7 	bl	80139d4 <xTaskResumeAll>
 8014806:	4603      	mov	r3, r0
 8014808:	2b00      	cmp	r3, #0
 801480a:	d10a      	bne.n	8014822 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801480c:	4b09      	ldr	r3, [pc, #36]	@ (8014834 <prvProcessTimerOrBlockTask+0x98>)
 801480e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014812:	601a      	str	r2, [r3, #0]
 8014814:	f3bf 8f4f 	dsb	sy
 8014818:	f3bf 8f6f 	isb	sy
}
 801481c:	e001      	b.n	8014822 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801481e:	f7ff f8d9 	bl	80139d4 <xTaskResumeAll>
}
 8014822:	bf00      	nop
 8014824:	3710      	adds	r7, #16
 8014826:	46bd      	mov	sp, r7
 8014828:	bd80      	pop	{r7, pc}
 801482a:	bf00      	nop
 801482c:	240012b4 	.word	0x240012b4
 8014830:	240012b8 	.word	0x240012b8
 8014834:	e000ed04 	.word	0xe000ed04

08014838 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8014838:	b480      	push	{r7}
 801483a:	b085      	sub	sp, #20
 801483c:	af00      	add	r7, sp, #0
 801483e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014840:	4b0e      	ldr	r3, [pc, #56]	@ (801487c <prvGetNextExpireTime+0x44>)
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d101      	bne.n	801484e <prvGetNextExpireTime+0x16>
 801484a:	2201      	movs	r2, #1
 801484c:	e000      	b.n	8014850 <prvGetNextExpireTime+0x18>
 801484e:	2200      	movs	r2, #0
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	2b00      	cmp	r3, #0
 801485a:	d105      	bne.n	8014868 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801485c:	4b07      	ldr	r3, [pc, #28]	@ (801487c <prvGetNextExpireTime+0x44>)
 801485e:	681b      	ldr	r3, [r3, #0]
 8014860:	68db      	ldr	r3, [r3, #12]
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	60fb      	str	r3, [r7, #12]
 8014866:	e001      	b.n	801486c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014868:	2300      	movs	r3, #0
 801486a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801486c:	68fb      	ldr	r3, [r7, #12]
}
 801486e:	4618      	mov	r0, r3
 8014870:	3714      	adds	r7, #20
 8014872:	46bd      	mov	sp, r7
 8014874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014878:	4770      	bx	lr
 801487a:	bf00      	nop
 801487c:	240012b0 	.word	0x240012b0

08014880 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014880:	b580      	push	{r7, lr}
 8014882:	b084      	sub	sp, #16
 8014884:	af00      	add	r7, sp, #0
 8014886:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014888:	f7ff f942 	bl	8013b10 <xTaskGetTickCount>
 801488c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801488e:	4b0b      	ldr	r3, [pc, #44]	@ (80148bc <prvSampleTimeNow+0x3c>)
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	68fa      	ldr	r2, [r7, #12]
 8014894:	429a      	cmp	r2, r3
 8014896:	d205      	bcs.n	80148a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014898:	f000 f93a 	bl	8014b10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	2201      	movs	r2, #1
 80148a0:	601a      	str	r2, [r3, #0]
 80148a2:	e002      	b.n	80148aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	2200      	movs	r2, #0
 80148a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80148aa:	4a04      	ldr	r2, [pc, #16]	@ (80148bc <prvSampleTimeNow+0x3c>)
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80148b0:	68fb      	ldr	r3, [r7, #12]
}
 80148b2:	4618      	mov	r0, r3
 80148b4:	3710      	adds	r7, #16
 80148b6:	46bd      	mov	sp, r7
 80148b8:	bd80      	pop	{r7, pc}
 80148ba:	bf00      	nop
 80148bc:	240012c0 	.word	0x240012c0

080148c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b086      	sub	sp, #24
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	60f8      	str	r0, [r7, #12]
 80148c8:	60b9      	str	r1, [r7, #8]
 80148ca:	607a      	str	r2, [r7, #4]
 80148cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80148ce:	2300      	movs	r3, #0
 80148d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	68ba      	ldr	r2, [r7, #8]
 80148d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	68fa      	ldr	r2, [r7, #12]
 80148dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80148de:	68ba      	ldr	r2, [r7, #8]
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	429a      	cmp	r2, r3
 80148e4:	d812      	bhi.n	801490c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80148e6:	687a      	ldr	r2, [r7, #4]
 80148e8:	683b      	ldr	r3, [r7, #0]
 80148ea:	1ad2      	subs	r2, r2, r3
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	699b      	ldr	r3, [r3, #24]
 80148f0:	429a      	cmp	r2, r3
 80148f2:	d302      	bcc.n	80148fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80148f4:	2301      	movs	r3, #1
 80148f6:	617b      	str	r3, [r7, #20]
 80148f8:	e01b      	b.n	8014932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80148fa:	4b10      	ldr	r3, [pc, #64]	@ (801493c <prvInsertTimerInActiveList+0x7c>)
 80148fc:	681a      	ldr	r2, [r3, #0]
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	3304      	adds	r3, #4
 8014902:	4619      	mov	r1, r3
 8014904:	4610      	mov	r0, r2
 8014906:	f7fd fcac 	bl	8012262 <vListInsert>
 801490a:	e012      	b.n	8014932 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801490c:	687a      	ldr	r2, [r7, #4]
 801490e:	683b      	ldr	r3, [r7, #0]
 8014910:	429a      	cmp	r2, r3
 8014912:	d206      	bcs.n	8014922 <prvInsertTimerInActiveList+0x62>
 8014914:	68ba      	ldr	r2, [r7, #8]
 8014916:	683b      	ldr	r3, [r7, #0]
 8014918:	429a      	cmp	r2, r3
 801491a:	d302      	bcc.n	8014922 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801491c:	2301      	movs	r3, #1
 801491e:	617b      	str	r3, [r7, #20]
 8014920:	e007      	b.n	8014932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014922:	4b07      	ldr	r3, [pc, #28]	@ (8014940 <prvInsertTimerInActiveList+0x80>)
 8014924:	681a      	ldr	r2, [r3, #0]
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	3304      	adds	r3, #4
 801492a:	4619      	mov	r1, r3
 801492c:	4610      	mov	r0, r2
 801492e:	f7fd fc98 	bl	8012262 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014932:	697b      	ldr	r3, [r7, #20]
}
 8014934:	4618      	mov	r0, r3
 8014936:	3718      	adds	r7, #24
 8014938:	46bd      	mov	sp, r7
 801493a:	bd80      	pop	{r7, pc}
 801493c:	240012b4 	.word	0x240012b4
 8014940:	240012b0 	.word	0x240012b0

08014944 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b08e      	sub	sp, #56	@ 0x38
 8014948:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801494a:	e0ce      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	2b00      	cmp	r3, #0
 8014950:	da19      	bge.n	8014986 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014952:	1d3b      	adds	r3, r7, #4
 8014954:	3304      	adds	r3, #4
 8014956:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801495a:	2b00      	cmp	r3, #0
 801495c:	d10b      	bne.n	8014976 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801495e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014962:	f383 8811 	msr	BASEPRI, r3
 8014966:	f3bf 8f6f 	isb	sy
 801496a:	f3bf 8f4f 	dsb	sy
 801496e:	61fb      	str	r3, [r7, #28]
}
 8014970:	bf00      	nop
 8014972:	bf00      	nop
 8014974:	e7fd      	b.n	8014972 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801497c:	6850      	ldr	r0, [r2, #4]
 801497e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014980:	6892      	ldr	r2, [r2, #8]
 8014982:	4611      	mov	r1, r2
 8014984:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	2b00      	cmp	r3, #0
 801498a:	f2c0 80ae 	blt.w	8014aea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014994:	695b      	ldr	r3, [r3, #20]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d004      	beq.n	80149a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801499c:	3304      	adds	r3, #4
 801499e:	4618      	mov	r0, r3
 80149a0:	f7fd fc98 	bl	80122d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80149a4:	463b      	mov	r3, r7
 80149a6:	4618      	mov	r0, r3
 80149a8:	f7ff ff6a 	bl	8014880 <prvSampleTimeNow>
 80149ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	2b09      	cmp	r3, #9
 80149b2:	f200 8097 	bhi.w	8014ae4 <prvProcessReceivedCommands+0x1a0>
 80149b6:	a201      	add	r2, pc, #4	@ (adr r2, 80149bc <prvProcessReceivedCommands+0x78>)
 80149b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149bc:	080149e5 	.word	0x080149e5
 80149c0:	080149e5 	.word	0x080149e5
 80149c4:	080149e5 	.word	0x080149e5
 80149c8:	08014a5b 	.word	0x08014a5b
 80149cc:	08014a6f 	.word	0x08014a6f
 80149d0:	08014abb 	.word	0x08014abb
 80149d4:	080149e5 	.word	0x080149e5
 80149d8:	080149e5 	.word	0x080149e5
 80149dc:	08014a5b 	.word	0x08014a5b
 80149e0:	08014a6f 	.word	0x08014a6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80149e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80149ea:	f043 0301 	orr.w	r3, r3, #1
 80149ee:	b2da      	uxtb	r2, r3
 80149f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80149f6:	68ba      	ldr	r2, [r7, #8]
 80149f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149fa:	699b      	ldr	r3, [r3, #24]
 80149fc:	18d1      	adds	r1, r2, r3
 80149fe:	68bb      	ldr	r3, [r7, #8]
 8014a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a04:	f7ff ff5c 	bl	80148c0 <prvInsertTimerInActiveList>
 8014a08:	4603      	mov	r3, r0
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d06c      	beq.n	8014ae8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a10:	6a1b      	ldr	r3, [r3, #32]
 8014a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a1c:	f003 0304 	and.w	r3, r3, #4
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d061      	beq.n	8014ae8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014a24:	68ba      	ldr	r2, [r7, #8]
 8014a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a28:	699b      	ldr	r3, [r3, #24]
 8014a2a:	441a      	add	r2, r3
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	9300      	str	r3, [sp, #0]
 8014a30:	2300      	movs	r3, #0
 8014a32:	2100      	movs	r1, #0
 8014a34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a36:	f7ff fe01 	bl	801463c <xTimerGenericCommand>
 8014a3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014a3c:	6a3b      	ldr	r3, [r7, #32]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d152      	bne.n	8014ae8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a46:	f383 8811 	msr	BASEPRI, r3
 8014a4a:	f3bf 8f6f 	isb	sy
 8014a4e:	f3bf 8f4f 	dsb	sy
 8014a52:	61bb      	str	r3, [r7, #24]
}
 8014a54:	bf00      	nop
 8014a56:	bf00      	nop
 8014a58:	e7fd      	b.n	8014a56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a60:	f023 0301 	bic.w	r3, r3, #1
 8014a64:	b2da      	uxtb	r2, r3
 8014a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014a6c:	e03d      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a74:	f043 0301 	orr.w	r3, r3, #1
 8014a78:	b2da      	uxtb	r2, r3
 8014a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014a80:	68ba      	ldr	r2, [r7, #8]
 8014a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a88:	699b      	ldr	r3, [r3, #24]
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d10b      	bne.n	8014aa6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a92:	f383 8811 	msr	BASEPRI, r3
 8014a96:	f3bf 8f6f 	isb	sy
 8014a9a:	f3bf 8f4f 	dsb	sy
 8014a9e:	617b      	str	r3, [r7, #20]
}
 8014aa0:	bf00      	nop
 8014aa2:	bf00      	nop
 8014aa4:	e7fd      	b.n	8014aa2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014aa8:	699a      	ldr	r2, [r3, #24]
 8014aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aac:	18d1      	adds	r1, r2, r3
 8014aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014ab2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ab4:	f7ff ff04 	bl	80148c0 <prvInsertTimerInActiveList>
					break;
 8014ab8:	e017      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ac0:	f003 0302 	and.w	r3, r3, #2
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d103      	bne.n	8014ad0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014ac8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014aca:	f000 fbe5 	bl	8015298 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014ace:	e00c      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ad6:	f023 0301 	bic.w	r3, r3, #1
 8014ada:	b2da      	uxtb	r2, r3
 8014adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ade:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014ae2:	e002      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014ae4:	bf00      	nop
 8014ae6:	e000      	b.n	8014aea <prvProcessReceivedCommands+0x1a6>
					break;
 8014ae8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014aea:	4b08      	ldr	r3, [pc, #32]	@ (8014b0c <prvProcessReceivedCommands+0x1c8>)
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	1d39      	adds	r1, r7, #4
 8014af0:	2200      	movs	r2, #0
 8014af2:	4618      	mov	r0, r3
 8014af4:	f7fe f8b4 	bl	8012c60 <xQueueReceive>
 8014af8:	4603      	mov	r3, r0
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	f47f af26 	bne.w	801494c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014b00:	bf00      	nop
 8014b02:	bf00      	nop
 8014b04:	3730      	adds	r7, #48	@ 0x30
 8014b06:	46bd      	mov	sp, r7
 8014b08:	bd80      	pop	{r7, pc}
 8014b0a:	bf00      	nop
 8014b0c:	240012b8 	.word	0x240012b8

08014b10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b088      	sub	sp, #32
 8014b14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014b16:	e049      	b.n	8014bac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014b18:	4b2e      	ldr	r3, [pc, #184]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	68db      	ldr	r3, [r3, #12]
 8014b1e:	681b      	ldr	r3, [r3, #0]
 8014b20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b22:	4b2c      	ldr	r3, [pc, #176]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	68db      	ldr	r3, [r3, #12]
 8014b28:	68db      	ldr	r3, [r3, #12]
 8014b2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	3304      	adds	r3, #4
 8014b30:	4618      	mov	r0, r3
 8014b32:	f7fd fbcf 	bl	80122d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014b36:	68fb      	ldr	r3, [r7, #12]
 8014b38:	6a1b      	ldr	r3, [r3, #32]
 8014b3a:	68f8      	ldr	r0, [r7, #12]
 8014b3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b44:	f003 0304 	and.w	r3, r3, #4
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d02f      	beq.n	8014bac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	699b      	ldr	r3, [r3, #24]
 8014b50:	693a      	ldr	r2, [r7, #16]
 8014b52:	4413      	add	r3, r2
 8014b54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014b56:	68ba      	ldr	r2, [r7, #8]
 8014b58:	693b      	ldr	r3, [r7, #16]
 8014b5a:	429a      	cmp	r2, r3
 8014b5c:	d90e      	bls.n	8014b7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	68ba      	ldr	r2, [r7, #8]
 8014b62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	68fa      	ldr	r2, [r7, #12]
 8014b68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014b6c:	681a      	ldr	r2, [r3, #0]
 8014b6e:	68fb      	ldr	r3, [r7, #12]
 8014b70:	3304      	adds	r3, #4
 8014b72:	4619      	mov	r1, r3
 8014b74:	4610      	mov	r0, r2
 8014b76:	f7fd fb74 	bl	8012262 <vListInsert>
 8014b7a:	e017      	b.n	8014bac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014b7c:	2300      	movs	r3, #0
 8014b7e:	9300      	str	r3, [sp, #0]
 8014b80:	2300      	movs	r3, #0
 8014b82:	693a      	ldr	r2, [r7, #16]
 8014b84:	2100      	movs	r1, #0
 8014b86:	68f8      	ldr	r0, [r7, #12]
 8014b88:	f7ff fd58 	bl	801463c <xTimerGenericCommand>
 8014b8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d10b      	bne.n	8014bac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b98:	f383 8811 	msr	BASEPRI, r3
 8014b9c:	f3bf 8f6f 	isb	sy
 8014ba0:	f3bf 8f4f 	dsb	sy
 8014ba4:	603b      	str	r3, [r7, #0]
}
 8014ba6:	bf00      	nop
 8014ba8:	bf00      	nop
 8014baa:	e7fd      	b.n	8014ba8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014bac:	4b09      	ldr	r3, [pc, #36]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	681b      	ldr	r3, [r3, #0]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d1b0      	bne.n	8014b18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014bb6:	4b07      	ldr	r3, [pc, #28]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8014bbc:	4b06      	ldr	r3, [pc, #24]	@ (8014bd8 <prvSwitchTimerLists+0xc8>)
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	4a04      	ldr	r2, [pc, #16]	@ (8014bd4 <prvSwitchTimerLists+0xc4>)
 8014bc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014bc4:	4a04      	ldr	r2, [pc, #16]	@ (8014bd8 <prvSwitchTimerLists+0xc8>)
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	6013      	str	r3, [r2, #0]
}
 8014bca:	bf00      	nop
 8014bcc:	3718      	adds	r7, #24
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	bd80      	pop	{r7, pc}
 8014bd2:	bf00      	nop
 8014bd4:	240012b0 	.word	0x240012b0
 8014bd8:	240012b4 	.word	0x240012b4

08014bdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8014bdc:	b580      	push	{r7, lr}
 8014bde:	b082      	sub	sp, #8
 8014be0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014be2:	f000 f969 	bl	8014eb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014be6:	4b15      	ldr	r3, [pc, #84]	@ (8014c3c <prvCheckForValidListAndQueue+0x60>)
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d120      	bne.n	8014c30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8014bee:	4814      	ldr	r0, [pc, #80]	@ (8014c40 <prvCheckForValidListAndQueue+0x64>)
 8014bf0:	f7fd fae6 	bl	80121c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014bf4:	4813      	ldr	r0, [pc, #76]	@ (8014c44 <prvCheckForValidListAndQueue+0x68>)
 8014bf6:	f7fd fae3 	bl	80121c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8014bfa:	4b13      	ldr	r3, [pc, #76]	@ (8014c48 <prvCheckForValidListAndQueue+0x6c>)
 8014bfc:	4a10      	ldr	r2, [pc, #64]	@ (8014c40 <prvCheckForValidListAndQueue+0x64>)
 8014bfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014c00:	4b12      	ldr	r3, [pc, #72]	@ (8014c4c <prvCheckForValidListAndQueue+0x70>)
 8014c02:	4a10      	ldr	r2, [pc, #64]	@ (8014c44 <prvCheckForValidListAndQueue+0x68>)
 8014c04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014c06:	2300      	movs	r3, #0
 8014c08:	9300      	str	r3, [sp, #0]
 8014c0a:	4b11      	ldr	r3, [pc, #68]	@ (8014c50 <prvCheckForValidListAndQueue+0x74>)
 8014c0c:	4a11      	ldr	r2, [pc, #68]	@ (8014c54 <prvCheckForValidListAndQueue+0x78>)
 8014c0e:	2110      	movs	r1, #16
 8014c10:	200a      	movs	r0, #10
 8014c12:	f7fd fbf3 	bl	80123fc <xQueueGenericCreateStatic>
 8014c16:	4603      	mov	r3, r0
 8014c18:	4a08      	ldr	r2, [pc, #32]	@ (8014c3c <prvCheckForValidListAndQueue+0x60>)
 8014c1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8014c1c:	4b07      	ldr	r3, [pc, #28]	@ (8014c3c <prvCheckForValidListAndQueue+0x60>)
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d005      	beq.n	8014c30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014c24:	4b05      	ldr	r3, [pc, #20]	@ (8014c3c <prvCheckForValidListAndQueue+0x60>)
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	490b      	ldr	r1, [pc, #44]	@ (8014c58 <prvCheckForValidListAndQueue+0x7c>)
 8014c2a:	4618      	mov	r0, r3
 8014c2c:	f7fe fbd8 	bl	80133e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014c30:	f000 f974 	bl	8014f1c <vPortExitCritical>
}
 8014c34:	bf00      	nop
 8014c36:	46bd      	mov	sp, r7
 8014c38:	bd80      	pop	{r7, pc}
 8014c3a:	bf00      	nop
 8014c3c:	240012b8 	.word	0x240012b8
 8014c40:	24001288 	.word	0x24001288
 8014c44:	2400129c 	.word	0x2400129c
 8014c48:	240012b0 	.word	0x240012b0
 8014c4c:	240012b4 	.word	0x240012b4
 8014c50:	24001364 	.word	0x24001364
 8014c54:	240012c4 	.word	0x240012c4
 8014c58:	080211d8 	.word	0x080211d8

08014c5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014c5c:	b480      	push	{r7}
 8014c5e:	b085      	sub	sp, #20
 8014c60:	af00      	add	r7, sp, #0
 8014c62:	60f8      	str	r0, [r7, #12]
 8014c64:	60b9      	str	r1, [r7, #8]
 8014c66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	3b04      	subs	r3, #4
 8014c6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	3b04      	subs	r3, #4
 8014c7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014c7c:	68bb      	ldr	r3, [r7, #8]
 8014c7e:	f023 0201 	bic.w	r2, r3, #1
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	3b04      	subs	r3, #4
 8014c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8014cc0 <pxPortInitialiseStack+0x64>)
 8014c8e:	68fb      	ldr	r3, [r7, #12]
 8014c90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014c92:	68fb      	ldr	r3, [r7, #12]
 8014c94:	3b14      	subs	r3, #20
 8014c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014c98:	687a      	ldr	r2, [r7, #4]
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014c9e:	68fb      	ldr	r3, [r7, #12]
 8014ca0:	3b04      	subs	r3, #4
 8014ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	f06f 0202 	mvn.w	r2, #2
 8014caa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	3b20      	subs	r3, #32
 8014cb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014cb2:	68fb      	ldr	r3, [r7, #12]
}
 8014cb4:	4618      	mov	r0, r3
 8014cb6:	3714      	adds	r7, #20
 8014cb8:	46bd      	mov	sp, r7
 8014cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cbe:	4770      	bx	lr
 8014cc0:	08014cc5 	.word	0x08014cc5

08014cc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014cc4:	b480      	push	{r7}
 8014cc6:	b085      	sub	sp, #20
 8014cc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014cca:	2300      	movs	r3, #0
 8014ccc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014cce:	4b13      	ldr	r3, [pc, #76]	@ (8014d1c <prvTaskExitError+0x58>)
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cd6:	d00b      	beq.n	8014cf0 <prvTaskExitError+0x2c>
	__asm volatile
 8014cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cdc:	f383 8811 	msr	BASEPRI, r3
 8014ce0:	f3bf 8f6f 	isb	sy
 8014ce4:	f3bf 8f4f 	dsb	sy
 8014ce8:	60fb      	str	r3, [r7, #12]
}
 8014cea:	bf00      	nop
 8014cec:	bf00      	nop
 8014cee:	e7fd      	b.n	8014cec <prvTaskExitError+0x28>
	__asm volatile
 8014cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cf4:	f383 8811 	msr	BASEPRI, r3
 8014cf8:	f3bf 8f6f 	isb	sy
 8014cfc:	f3bf 8f4f 	dsb	sy
 8014d00:	60bb      	str	r3, [r7, #8]
}
 8014d02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014d04:	bf00      	nop
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d0fc      	beq.n	8014d06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014d0c:	bf00      	nop
 8014d0e:	bf00      	nop
 8014d10:	3714      	adds	r7, #20
 8014d12:	46bd      	mov	sp, r7
 8014d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d18:	4770      	bx	lr
 8014d1a:	bf00      	nop
 8014d1c:	24000028 	.word	0x24000028

08014d20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014d20:	4b07      	ldr	r3, [pc, #28]	@ (8014d40 <pxCurrentTCBConst2>)
 8014d22:	6819      	ldr	r1, [r3, #0]
 8014d24:	6808      	ldr	r0, [r1, #0]
 8014d26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d2a:	f380 8809 	msr	PSP, r0
 8014d2e:	f3bf 8f6f 	isb	sy
 8014d32:	f04f 0000 	mov.w	r0, #0
 8014d36:	f380 8811 	msr	BASEPRI, r0
 8014d3a:	4770      	bx	lr
 8014d3c:	f3af 8000 	nop.w

08014d40 <pxCurrentTCBConst2>:
 8014d40:	24000d88 	.word	0x24000d88
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014d44:	bf00      	nop
 8014d46:	bf00      	nop

08014d48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014d48:	4808      	ldr	r0, [pc, #32]	@ (8014d6c <prvPortStartFirstTask+0x24>)
 8014d4a:	6800      	ldr	r0, [r0, #0]
 8014d4c:	6800      	ldr	r0, [r0, #0]
 8014d4e:	f380 8808 	msr	MSP, r0
 8014d52:	f04f 0000 	mov.w	r0, #0
 8014d56:	f380 8814 	msr	CONTROL, r0
 8014d5a:	b662      	cpsie	i
 8014d5c:	b661      	cpsie	f
 8014d5e:	f3bf 8f4f 	dsb	sy
 8014d62:	f3bf 8f6f 	isb	sy
 8014d66:	df00      	svc	0
 8014d68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014d6a:	bf00      	nop
 8014d6c:	e000ed08 	.word	0xe000ed08

08014d70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014d70:	b580      	push	{r7, lr}
 8014d72:	b086      	sub	sp, #24
 8014d74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014d76:	4b47      	ldr	r3, [pc, #284]	@ (8014e94 <xPortStartScheduler+0x124>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	4a47      	ldr	r2, [pc, #284]	@ (8014e98 <xPortStartScheduler+0x128>)
 8014d7c:	4293      	cmp	r3, r2
 8014d7e:	d10b      	bne.n	8014d98 <xPortStartScheduler+0x28>
	__asm volatile
 8014d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d84:	f383 8811 	msr	BASEPRI, r3
 8014d88:	f3bf 8f6f 	isb	sy
 8014d8c:	f3bf 8f4f 	dsb	sy
 8014d90:	60fb      	str	r3, [r7, #12]
}
 8014d92:	bf00      	nop
 8014d94:	bf00      	nop
 8014d96:	e7fd      	b.n	8014d94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014d98:	4b3e      	ldr	r3, [pc, #248]	@ (8014e94 <xPortStartScheduler+0x124>)
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8014e9c <xPortStartScheduler+0x12c>)
 8014d9e:	4293      	cmp	r3, r2
 8014da0:	d10b      	bne.n	8014dba <xPortStartScheduler+0x4a>
	__asm volatile
 8014da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014da6:	f383 8811 	msr	BASEPRI, r3
 8014daa:	f3bf 8f6f 	isb	sy
 8014dae:	f3bf 8f4f 	dsb	sy
 8014db2:	613b      	str	r3, [r7, #16]
}
 8014db4:	bf00      	nop
 8014db6:	bf00      	nop
 8014db8:	e7fd      	b.n	8014db6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014dba:	4b39      	ldr	r3, [pc, #228]	@ (8014ea0 <xPortStartScheduler+0x130>)
 8014dbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014dbe:	697b      	ldr	r3, [r7, #20]
 8014dc0:	781b      	ldrb	r3, [r3, #0]
 8014dc2:	b2db      	uxtb	r3, r3
 8014dc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014dc6:	697b      	ldr	r3, [r7, #20]
 8014dc8:	22ff      	movs	r2, #255	@ 0xff
 8014dca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014dcc:	697b      	ldr	r3, [r7, #20]
 8014dce:	781b      	ldrb	r3, [r3, #0]
 8014dd0:	b2db      	uxtb	r3, r3
 8014dd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014dd4:	78fb      	ldrb	r3, [r7, #3]
 8014dd6:	b2db      	uxtb	r3, r3
 8014dd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014ddc:	b2da      	uxtb	r2, r3
 8014dde:	4b31      	ldr	r3, [pc, #196]	@ (8014ea4 <xPortStartScheduler+0x134>)
 8014de0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014de2:	4b31      	ldr	r3, [pc, #196]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014de4:	2207      	movs	r2, #7
 8014de6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014de8:	e009      	b.n	8014dfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8014dea:	4b2f      	ldr	r3, [pc, #188]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014dec:	681b      	ldr	r3, [r3, #0]
 8014dee:	3b01      	subs	r3, #1
 8014df0:	4a2d      	ldr	r2, [pc, #180]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014df2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014df4:	78fb      	ldrb	r3, [r7, #3]
 8014df6:	b2db      	uxtb	r3, r3
 8014df8:	005b      	lsls	r3, r3, #1
 8014dfa:	b2db      	uxtb	r3, r3
 8014dfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014dfe:	78fb      	ldrb	r3, [r7, #3]
 8014e00:	b2db      	uxtb	r3, r3
 8014e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014e06:	2b80      	cmp	r3, #128	@ 0x80
 8014e08:	d0ef      	beq.n	8014dea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014e0a:	4b27      	ldr	r3, [pc, #156]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	f1c3 0307 	rsb	r3, r3, #7
 8014e12:	2b04      	cmp	r3, #4
 8014e14:	d00b      	beq.n	8014e2e <xPortStartScheduler+0xbe>
	__asm volatile
 8014e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e1a:	f383 8811 	msr	BASEPRI, r3
 8014e1e:	f3bf 8f6f 	isb	sy
 8014e22:	f3bf 8f4f 	dsb	sy
 8014e26:	60bb      	str	r3, [r7, #8]
}
 8014e28:	bf00      	nop
 8014e2a:	bf00      	nop
 8014e2c:	e7fd      	b.n	8014e2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014e30:	681b      	ldr	r3, [r3, #0]
 8014e32:	021b      	lsls	r3, r3, #8
 8014e34:	4a1c      	ldr	r2, [pc, #112]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014e36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014e38:	4b1b      	ldr	r3, [pc, #108]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014e40:	4a19      	ldr	r2, [pc, #100]	@ (8014ea8 <xPortStartScheduler+0x138>)
 8014e42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	b2da      	uxtb	r2, r3
 8014e48:	697b      	ldr	r3, [r7, #20]
 8014e4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014e4c:	4b17      	ldr	r3, [pc, #92]	@ (8014eac <xPortStartScheduler+0x13c>)
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	4a16      	ldr	r2, [pc, #88]	@ (8014eac <xPortStartScheduler+0x13c>)
 8014e52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014e56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014e58:	4b14      	ldr	r3, [pc, #80]	@ (8014eac <xPortStartScheduler+0x13c>)
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	4a13      	ldr	r2, [pc, #76]	@ (8014eac <xPortStartScheduler+0x13c>)
 8014e5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014e62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014e64:	f000 f8da 	bl	801501c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014e68:	4b11      	ldr	r3, [pc, #68]	@ (8014eb0 <xPortStartScheduler+0x140>)
 8014e6a:	2200      	movs	r2, #0
 8014e6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014e6e:	f000 f8f9 	bl	8015064 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014e72:	4b10      	ldr	r3, [pc, #64]	@ (8014eb4 <xPortStartScheduler+0x144>)
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	4a0f      	ldr	r2, [pc, #60]	@ (8014eb4 <xPortStartScheduler+0x144>)
 8014e78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8014e7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014e7e:	f7ff ff63 	bl	8014d48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014e82:	f7fe ff21 	bl	8013cc8 <vTaskSwitchContext>
	prvTaskExitError();
 8014e86:	f7ff ff1d 	bl	8014cc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014e8a:	2300      	movs	r3, #0
}
 8014e8c:	4618      	mov	r0, r3
 8014e8e:	3718      	adds	r7, #24
 8014e90:	46bd      	mov	sp, r7
 8014e92:	bd80      	pop	{r7, pc}
 8014e94:	e000ed00 	.word	0xe000ed00
 8014e98:	410fc271 	.word	0x410fc271
 8014e9c:	410fc270 	.word	0x410fc270
 8014ea0:	e000e400 	.word	0xe000e400
 8014ea4:	240013b4 	.word	0x240013b4
 8014ea8:	240013b8 	.word	0x240013b8
 8014eac:	e000ed20 	.word	0xe000ed20
 8014eb0:	24000028 	.word	0x24000028
 8014eb4:	e000ef34 	.word	0xe000ef34

08014eb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014eb8:	b480      	push	{r7}
 8014eba:	b083      	sub	sp, #12
 8014ebc:	af00      	add	r7, sp, #0
	__asm volatile
 8014ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ec2:	f383 8811 	msr	BASEPRI, r3
 8014ec6:	f3bf 8f6f 	isb	sy
 8014eca:	f3bf 8f4f 	dsb	sy
 8014ece:	607b      	str	r3, [r7, #4]
}
 8014ed0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014ed2:	4b10      	ldr	r3, [pc, #64]	@ (8014f14 <vPortEnterCritical+0x5c>)
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	3301      	adds	r3, #1
 8014ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8014f14 <vPortEnterCritical+0x5c>)
 8014eda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014edc:	4b0d      	ldr	r3, [pc, #52]	@ (8014f14 <vPortEnterCritical+0x5c>)
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	d110      	bne.n	8014f06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8014f18 <vPortEnterCritical+0x60>)
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	b2db      	uxtb	r3, r3
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d00b      	beq.n	8014f06 <vPortEnterCritical+0x4e>
	__asm volatile
 8014eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ef2:	f383 8811 	msr	BASEPRI, r3
 8014ef6:	f3bf 8f6f 	isb	sy
 8014efa:	f3bf 8f4f 	dsb	sy
 8014efe:	603b      	str	r3, [r7, #0]
}
 8014f00:	bf00      	nop
 8014f02:	bf00      	nop
 8014f04:	e7fd      	b.n	8014f02 <vPortEnterCritical+0x4a>
	}
}
 8014f06:	bf00      	nop
 8014f08:	370c      	adds	r7, #12
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f10:	4770      	bx	lr
 8014f12:	bf00      	nop
 8014f14:	24000028 	.word	0x24000028
 8014f18:	e000ed04 	.word	0xe000ed04

08014f1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014f1c:	b480      	push	{r7}
 8014f1e:	b083      	sub	sp, #12
 8014f20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014f22:	4b12      	ldr	r3, [pc, #72]	@ (8014f6c <vPortExitCritical+0x50>)
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d10b      	bne.n	8014f42 <vPortExitCritical+0x26>
	__asm volatile
 8014f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f2e:	f383 8811 	msr	BASEPRI, r3
 8014f32:	f3bf 8f6f 	isb	sy
 8014f36:	f3bf 8f4f 	dsb	sy
 8014f3a:	607b      	str	r3, [r7, #4]
}
 8014f3c:	bf00      	nop
 8014f3e:	bf00      	nop
 8014f40:	e7fd      	b.n	8014f3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014f42:	4b0a      	ldr	r3, [pc, #40]	@ (8014f6c <vPortExitCritical+0x50>)
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	3b01      	subs	r3, #1
 8014f48:	4a08      	ldr	r2, [pc, #32]	@ (8014f6c <vPortExitCritical+0x50>)
 8014f4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014f4c:	4b07      	ldr	r3, [pc, #28]	@ (8014f6c <vPortExitCritical+0x50>)
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d105      	bne.n	8014f60 <vPortExitCritical+0x44>
 8014f54:	2300      	movs	r3, #0
 8014f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014f58:	683b      	ldr	r3, [r7, #0]
 8014f5a:	f383 8811 	msr	BASEPRI, r3
}
 8014f5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014f60:	bf00      	nop
 8014f62:	370c      	adds	r7, #12
 8014f64:	46bd      	mov	sp, r7
 8014f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f6a:	4770      	bx	lr
 8014f6c:	24000028 	.word	0x24000028

08014f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014f70:	f3ef 8009 	mrs	r0, PSP
 8014f74:	f3bf 8f6f 	isb	sy
 8014f78:	4b15      	ldr	r3, [pc, #84]	@ (8014fd0 <pxCurrentTCBConst>)
 8014f7a:	681a      	ldr	r2, [r3, #0]
 8014f7c:	f01e 0f10 	tst.w	lr, #16
 8014f80:	bf08      	it	eq
 8014f82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014f86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f8a:	6010      	str	r0, [r2, #0]
 8014f8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014f90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014f94:	f380 8811 	msr	BASEPRI, r0
 8014f98:	f3bf 8f4f 	dsb	sy
 8014f9c:	f3bf 8f6f 	isb	sy
 8014fa0:	f7fe fe92 	bl	8013cc8 <vTaskSwitchContext>
 8014fa4:	f04f 0000 	mov.w	r0, #0
 8014fa8:	f380 8811 	msr	BASEPRI, r0
 8014fac:	bc09      	pop	{r0, r3}
 8014fae:	6819      	ldr	r1, [r3, #0]
 8014fb0:	6808      	ldr	r0, [r1, #0]
 8014fb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fb6:	f01e 0f10 	tst.w	lr, #16
 8014fba:	bf08      	it	eq
 8014fbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014fc0:	f380 8809 	msr	PSP, r0
 8014fc4:	f3bf 8f6f 	isb	sy
 8014fc8:	4770      	bx	lr
 8014fca:	bf00      	nop
 8014fcc:	f3af 8000 	nop.w

08014fd0 <pxCurrentTCBConst>:
 8014fd0:	24000d88 	.word	0x24000d88
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014fd4:	bf00      	nop
 8014fd6:	bf00      	nop

08014fd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014fd8:	b580      	push	{r7, lr}
 8014fda:	b082      	sub	sp, #8
 8014fdc:	af00      	add	r7, sp, #0
	__asm volatile
 8014fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fe2:	f383 8811 	msr	BASEPRI, r3
 8014fe6:	f3bf 8f6f 	isb	sy
 8014fea:	f3bf 8f4f 	dsb	sy
 8014fee:	607b      	str	r3, [r7, #4]
}
 8014ff0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014ff2:	f7fe fdaf 	bl	8013b54 <xTaskIncrementTick>
 8014ff6:	4603      	mov	r3, r0
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d003      	beq.n	8015004 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014ffc:	4b06      	ldr	r3, [pc, #24]	@ (8015018 <xPortSysTickHandler+0x40>)
 8014ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015002:	601a      	str	r2, [r3, #0]
 8015004:	2300      	movs	r3, #0
 8015006:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015008:	683b      	ldr	r3, [r7, #0]
 801500a:	f383 8811 	msr	BASEPRI, r3
}
 801500e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015010:	bf00      	nop
 8015012:	3708      	adds	r7, #8
 8015014:	46bd      	mov	sp, r7
 8015016:	bd80      	pop	{r7, pc}
 8015018:	e000ed04 	.word	0xe000ed04

0801501c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801501c:	b480      	push	{r7}
 801501e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015020:	4b0b      	ldr	r3, [pc, #44]	@ (8015050 <vPortSetupTimerInterrupt+0x34>)
 8015022:	2200      	movs	r2, #0
 8015024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015026:	4b0b      	ldr	r3, [pc, #44]	@ (8015054 <vPortSetupTimerInterrupt+0x38>)
 8015028:	2200      	movs	r2, #0
 801502a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801502c:	4b0a      	ldr	r3, [pc, #40]	@ (8015058 <vPortSetupTimerInterrupt+0x3c>)
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	4a0a      	ldr	r2, [pc, #40]	@ (801505c <vPortSetupTimerInterrupt+0x40>)
 8015032:	fba2 2303 	umull	r2, r3, r2, r3
 8015036:	099b      	lsrs	r3, r3, #6
 8015038:	4a09      	ldr	r2, [pc, #36]	@ (8015060 <vPortSetupTimerInterrupt+0x44>)
 801503a:	3b01      	subs	r3, #1
 801503c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801503e:	4b04      	ldr	r3, [pc, #16]	@ (8015050 <vPortSetupTimerInterrupt+0x34>)
 8015040:	2207      	movs	r2, #7
 8015042:	601a      	str	r2, [r3, #0]
}
 8015044:	bf00      	nop
 8015046:	46bd      	mov	sp, r7
 8015048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801504c:	4770      	bx	lr
 801504e:	bf00      	nop
 8015050:	e000e010 	.word	0xe000e010
 8015054:	e000e018 	.word	0xe000e018
 8015058:	24000000 	.word	0x24000000
 801505c:	10624dd3 	.word	0x10624dd3
 8015060:	e000e014 	.word	0xe000e014

08015064 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015064:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015074 <vPortEnableVFP+0x10>
 8015068:	6801      	ldr	r1, [r0, #0]
 801506a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801506e:	6001      	str	r1, [r0, #0]
 8015070:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015072:	bf00      	nop
 8015074:	e000ed88 	.word	0xe000ed88

08015078 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015078:	b480      	push	{r7}
 801507a:	b085      	sub	sp, #20
 801507c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801507e:	f3ef 8305 	mrs	r3, IPSR
 8015082:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	2b0f      	cmp	r3, #15
 8015088:	d915      	bls.n	80150b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801508a:	4a18      	ldr	r2, [pc, #96]	@ (80150ec <vPortValidateInterruptPriority+0x74>)
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	4413      	add	r3, r2
 8015090:	781b      	ldrb	r3, [r3, #0]
 8015092:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015094:	4b16      	ldr	r3, [pc, #88]	@ (80150f0 <vPortValidateInterruptPriority+0x78>)
 8015096:	781b      	ldrb	r3, [r3, #0]
 8015098:	7afa      	ldrb	r2, [r7, #11]
 801509a:	429a      	cmp	r2, r3
 801509c:	d20b      	bcs.n	80150b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801509e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150a2:	f383 8811 	msr	BASEPRI, r3
 80150a6:	f3bf 8f6f 	isb	sy
 80150aa:	f3bf 8f4f 	dsb	sy
 80150ae:	607b      	str	r3, [r7, #4]
}
 80150b0:	bf00      	nop
 80150b2:	bf00      	nop
 80150b4:	e7fd      	b.n	80150b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80150b6:	4b0f      	ldr	r3, [pc, #60]	@ (80150f4 <vPortValidateInterruptPriority+0x7c>)
 80150b8:	681b      	ldr	r3, [r3, #0]
 80150ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80150be:	4b0e      	ldr	r3, [pc, #56]	@ (80150f8 <vPortValidateInterruptPriority+0x80>)
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	429a      	cmp	r2, r3
 80150c4:	d90b      	bls.n	80150de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80150c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150ca:	f383 8811 	msr	BASEPRI, r3
 80150ce:	f3bf 8f6f 	isb	sy
 80150d2:	f3bf 8f4f 	dsb	sy
 80150d6:	603b      	str	r3, [r7, #0]
}
 80150d8:	bf00      	nop
 80150da:	bf00      	nop
 80150dc:	e7fd      	b.n	80150da <vPortValidateInterruptPriority+0x62>
	}
 80150de:	bf00      	nop
 80150e0:	3714      	adds	r7, #20
 80150e2:	46bd      	mov	sp, r7
 80150e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150e8:	4770      	bx	lr
 80150ea:	bf00      	nop
 80150ec:	e000e3f0 	.word	0xe000e3f0
 80150f0:	240013b4 	.word	0x240013b4
 80150f4:	e000ed0c 	.word	0xe000ed0c
 80150f8:	240013b8 	.word	0x240013b8

080150fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80150fc:	b580      	push	{r7, lr}
 80150fe:	b08a      	sub	sp, #40	@ 0x28
 8015100:	af00      	add	r7, sp, #0
 8015102:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015104:	2300      	movs	r3, #0
 8015106:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015108:	f7fe fc56 	bl	80139b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801510c:	4b5c      	ldr	r3, [pc, #368]	@ (8015280 <pvPortMalloc+0x184>)
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d101      	bne.n	8015118 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015114:	f000 f924 	bl	8015360 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015118:	4b5a      	ldr	r3, [pc, #360]	@ (8015284 <pvPortMalloc+0x188>)
 801511a:	681a      	ldr	r2, [r3, #0]
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	4013      	ands	r3, r2
 8015120:	2b00      	cmp	r3, #0
 8015122:	f040 8095 	bne.w	8015250 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	2b00      	cmp	r3, #0
 801512a:	d01e      	beq.n	801516a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801512c:	2208      	movs	r2, #8
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	4413      	add	r3, r2
 8015132:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	f003 0307 	and.w	r3, r3, #7
 801513a:	2b00      	cmp	r3, #0
 801513c:	d015      	beq.n	801516a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	f023 0307 	bic.w	r3, r3, #7
 8015144:	3308      	adds	r3, #8
 8015146:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	f003 0307 	and.w	r3, r3, #7
 801514e:	2b00      	cmp	r3, #0
 8015150:	d00b      	beq.n	801516a <pvPortMalloc+0x6e>
	__asm volatile
 8015152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015156:	f383 8811 	msr	BASEPRI, r3
 801515a:	f3bf 8f6f 	isb	sy
 801515e:	f3bf 8f4f 	dsb	sy
 8015162:	617b      	str	r3, [r7, #20]
}
 8015164:	bf00      	nop
 8015166:	bf00      	nop
 8015168:	e7fd      	b.n	8015166 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d06f      	beq.n	8015250 <pvPortMalloc+0x154>
 8015170:	4b45      	ldr	r3, [pc, #276]	@ (8015288 <pvPortMalloc+0x18c>)
 8015172:	681b      	ldr	r3, [r3, #0]
 8015174:	687a      	ldr	r2, [r7, #4]
 8015176:	429a      	cmp	r2, r3
 8015178:	d86a      	bhi.n	8015250 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801517a:	4b44      	ldr	r3, [pc, #272]	@ (801528c <pvPortMalloc+0x190>)
 801517c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801517e:	4b43      	ldr	r3, [pc, #268]	@ (801528c <pvPortMalloc+0x190>)
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015184:	e004      	b.n	8015190 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015188:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015192:	685b      	ldr	r3, [r3, #4]
 8015194:	687a      	ldr	r2, [r7, #4]
 8015196:	429a      	cmp	r2, r3
 8015198:	d903      	bls.n	80151a2 <pvPortMalloc+0xa6>
 801519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d1f1      	bne.n	8015186 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80151a2:	4b37      	ldr	r3, [pc, #220]	@ (8015280 <pvPortMalloc+0x184>)
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80151a8:	429a      	cmp	r2, r3
 80151aa:	d051      	beq.n	8015250 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80151ac:	6a3b      	ldr	r3, [r7, #32]
 80151ae:	681b      	ldr	r3, [r3, #0]
 80151b0:	2208      	movs	r2, #8
 80151b2:	4413      	add	r3, r2
 80151b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80151b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151b8:	681a      	ldr	r2, [r3, #0]
 80151ba:	6a3b      	ldr	r3, [r7, #32]
 80151bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80151be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151c0:	685a      	ldr	r2, [r3, #4]
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	1ad2      	subs	r2, r2, r3
 80151c6:	2308      	movs	r3, #8
 80151c8:	005b      	lsls	r3, r3, #1
 80151ca:	429a      	cmp	r2, r3
 80151cc:	d920      	bls.n	8015210 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80151ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	4413      	add	r3, r2
 80151d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80151d6:	69bb      	ldr	r3, [r7, #24]
 80151d8:	f003 0307 	and.w	r3, r3, #7
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d00b      	beq.n	80151f8 <pvPortMalloc+0xfc>
	__asm volatile
 80151e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151e4:	f383 8811 	msr	BASEPRI, r3
 80151e8:	f3bf 8f6f 	isb	sy
 80151ec:	f3bf 8f4f 	dsb	sy
 80151f0:	613b      	str	r3, [r7, #16]
}
 80151f2:	bf00      	nop
 80151f4:	bf00      	nop
 80151f6:	e7fd      	b.n	80151f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80151f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151fa:	685a      	ldr	r2, [r3, #4]
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	1ad2      	subs	r2, r2, r3
 8015200:	69bb      	ldr	r3, [r7, #24]
 8015202:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015206:	687a      	ldr	r2, [r7, #4]
 8015208:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801520a:	69b8      	ldr	r0, [r7, #24]
 801520c:	f000 f90a 	bl	8015424 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015210:	4b1d      	ldr	r3, [pc, #116]	@ (8015288 <pvPortMalloc+0x18c>)
 8015212:	681a      	ldr	r2, [r3, #0]
 8015214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015216:	685b      	ldr	r3, [r3, #4]
 8015218:	1ad3      	subs	r3, r2, r3
 801521a:	4a1b      	ldr	r2, [pc, #108]	@ (8015288 <pvPortMalloc+0x18c>)
 801521c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801521e:	4b1a      	ldr	r3, [pc, #104]	@ (8015288 <pvPortMalloc+0x18c>)
 8015220:	681a      	ldr	r2, [r3, #0]
 8015222:	4b1b      	ldr	r3, [pc, #108]	@ (8015290 <pvPortMalloc+0x194>)
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	429a      	cmp	r2, r3
 8015228:	d203      	bcs.n	8015232 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801522a:	4b17      	ldr	r3, [pc, #92]	@ (8015288 <pvPortMalloc+0x18c>)
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	4a18      	ldr	r2, [pc, #96]	@ (8015290 <pvPortMalloc+0x194>)
 8015230:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015234:	685a      	ldr	r2, [r3, #4]
 8015236:	4b13      	ldr	r3, [pc, #76]	@ (8015284 <pvPortMalloc+0x188>)
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	431a      	orrs	r2, r3
 801523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801523e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015242:	2200      	movs	r2, #0
 8015244:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015246:	4b13      	ldr	r3, [pc, #76]	@ (8015294 <pvPortMalloc+0x198>)
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	3301      	adds	r3, #1
 801524c:	4a11      	ldr	r2, [pc, #68]	@ (8015294 <pvPortMalloc+0x198>)
 801524e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015250:	f7fe fbc0 	bl	80139d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015254:	69fb      	ldr	r3, [r7, #28]
 8015256:	f003 0307 	and.w	r3, r3, #7
 801525a:	2b00      	cmp	r3, #0
 801525c:	d00b      	beq.n	8015276 <pvPortMalloc+0x17a>
	__asm volatile
 801525e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015262:	f383 8811 	msr	BASEPRI, r3
 8015266:	f3bf 8f6f 	isb	sy
 801526a:	f3bf 8f4f 	dsb	sy
 801526e:	60fb      	str	r3, [r7, #12]
}
 8015270:	bf00      	nop
 8015272:	bf00      	nop
 8015274:	e7fd      	b.n	8015272 <pvPortMalloc+0x176>
	return pvReturn;
 8015276:	69fb      	ldr	r3, [r7, #28]
}
 8015278:	4618      	mov	r0, r3
 801527a:	3728      	adds	r7, #40	@ 0x28
 801527c:	46bd      	mov	sp, r7
 801527e:	bd80      	pop	{r7, pc}
 8015280:	240113c4 	.word	0x240113c4
 8015284:	240113d8 	.word	0x240113d8
 8015288:	240113c8 	.word	0x240113c8
 801528c:	240113bc 	.word	0x240113bc
 8015290:	240113cc 	.word	0x240113cc
 8015294:	240113d0 	.word	0x240113d0

08015298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015298:	b580      	push	{r7, lr}
 801529a:	b086      	sub	sp, #24
 801529c:	af00      	add	r7, sp, #0
 801529e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d04f      	beq.n	801534a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80152aa:	2308      	movs	r3, #8
 80152ac:	425b      	negs	r3, r3
 80152ae:	697a      	ldr	r2, [r7, #20]
 80152b0:	4413      	add	r3, r2
 80152b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80152b4:	697b      	ldr	r3, [r7, #20]
 80152b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80152b8:	693b      	ldr	r3, [r7, #16]
 80152ba:	685a      	ldr	r2, [r3, #4]
 80152bc:	4b25      	ldr	r3, [pc, #148]	@ (8015354 <vPortFree+0xbc>)
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	4013      	ands	r3, r2
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d10b      	bne.n	80152de <vPortFree+0x46>
	__asm volatile
 80152c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152ca:	f383 8811 	msr	BASEPRI, r3
 80152ce:	f3bf 8f6f 	isb	sy
 80152d2:	f3bf 8f4f 	dsb	sy
 80152d6:	60fb      	str	r3, [r7, #12]
}
 80152d8:	bf00      	nop
 80152da:	bf00      	nop
 80152dc:	e7fd      	b.n	80152da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80152de:	693b      	ldr	r3, [r7, #16]
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d00b      	beq.n	80152fe <vPortFree+0x66>
	__asm volatile
 80152e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152ea:	f383 8811 	msr	BASEPRI, r3
 80152ee:	f3bf 8f6f 	isb	sy
 80152f2:	f3bf 8f4f 	dsb	sy
 80152f6:	60bb      	str	r3, [r7, #8]
}
 80152f8:	bf00      	nop
 80152fa:	bf00      	nop
 80152fc:	e7fd      	b.n	80152fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	685a      	ldr	r2, [r3, #4]
 8015302:	4b14      	ldr	r3, [pc, #80]	@ (8015354 <vPortFree+0xbc>)
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	4013      	ands	r3, r2
 8015308:	2b00      	cmp	r3, #0
 801530a:	d01e      	beq.n	801534a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	681b      	ldr	r3, [r3, #0]
 8015310:	2b00      	cmp	r3, #0
 8015312:	d11a      	bne.n	801534a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015314:	693b      	ldr	r3, [r7, #16]
 8015316:	685a      	ldr	r2, [r3, #4]
 8015318:	4b0e      	ldr	r3, [pc, #56]	@ (8015354 <vPortFree+0xbc>)
 801531a:	681b      	ldr	r3, [r3, #0]
 801531c:	43db      	mvns	r3, r3
 801531e:	401a      	ands	r2, r3
 8015320:	693b      	ldr	r3, [r7, #16]
 8015322:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015324:	f7fe fb48 	bl	80139b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015328:	693b      	ldr	r3, [r7, #16]
 801532a:	685a      	ldr	r2, [r3, #4]
 801532c:	4b0a      	ldr	r3, [pc, #40]	@ (8015358 <vPortFree+0xc0>)
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	4413      	add	r3, r2
 8015332:	4a09      	ldr	r2, [pc, #36]	@ (8015358 <vPortFree+0xc0>)
 8015334:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015336:	6938      	ldr	r0, [r7, #16]
 8015338:	f000 f874 	bl	8015424 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801533c:	4b07      	ldr	r3, [pc, #28]	@ (801535c <vPortFree+0xc4>)
 801533e:	681b      	ldr	r3, [r3, #0]
 8015340:	3301      	adds	r3, #1
 8015342:	4a06      	ldr	r2, [pc, #24]	@ (801535c <vPortFree+0xc4>)
 8015344:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015346:	f7fe fb45 	bl	80139d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801534a:	bf00      	nop
 801534c:	3718      	adds	r7, #24
 801534e:	46bd      	mov	sp, r7
 8015350:	bd80      	pop	{r7, pc}
 8015352:	bf00      	nop
 8015354:	240113d8 	.word	0x240113d8
 8015358:	240113c8 	.word	0x240113c8
 801535c:	240113d4 	.word	0x240113d4

08015360 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015360:	b480      	push	{r7}
 8015362:	b085      	sub	sp, #20
 8015364:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015366:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801536a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801536c:	4b27      	ldr	r3, [pc, #156]	@ (801540c <prvHeapInit+0xac>)
 801536e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015370:	68fb      	ldr	r3, [r7, #12]
 8015372:	f003 0307 	and.w	r3, r3, #7
 8015376:	2b00      	cmp	r3, #0
 8015378:	d00c      	beq.n	8015394 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	3307      	adds	r3, #7
 801537e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	f023 0307 	bic.w	r3, r3, #7
 8015386:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015388:	68ba      	ldr	r2, [r7, #8]
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	1ad3      	subs	r3, r2, r3
 801538e:	4a1f      	ldr	r2, [pc, #124]	@ (801540c <prvHeapInit+0xac>)
 8015390:	4413      	add	r3, r2
 8015392:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015398:	4a1d      	ldr	r2, [pc, #116]	@ (8015410 <prvHeapInit+0xb0>)
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801539e:	4b1c      	ldr	r3, [pc, #112]	@ (8015410 <prvHeapInit+0xb0>)
 80153a0:	2200      	movs	r2, #0
 80153a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	68ba      	ldr	r2, [r7, #8]
 80153a8:	4413      	add	r3, r2
 80153aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80153ac:	2208      	movs	r2, #8
 80153ae:	68fb      	ldr	r3, [r7, #12]
 80153b0:	1a9b      	subs	r3, r3, r2
 80153b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	f023 0307 	bic.w	r3, r3, #7
 80153ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	4a15      	ldr	r2, [pc, #84]	@ (8015414 <prvHeapInit+0xb4>)
 80153c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80153c2:	4b14      	ldr	r3, [pc, #80]	@ (8015414 <prvHeapInit+0xb4>)
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	2200      	movs	r2, #0
 80153c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80153ca:	4b12      	ldr	r3, [pc, #72]	@ (8015414 <prvHeapInit+0xb4>)
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	2200      	movs	r2, #0
 80153d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80153d6:	683b      	ldr	r3, [r7, #0]
 80153d8:	68fa      	ldr	r2, [r7, #12]
 80153da:	1ad2      	subs	r2, r2, r3
 80153dc:	683b      	ldr	r3, [r7, #0]
 80153de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80153e0:	4b0c      	ldr	r3, [pc, #48]	@ (8015414 <prvHeapInit+0xb4>)
 80153e2:	681a      	ldr	r2, [r3, #0]
 80153e4:	683b      	ldr	r3, [r7, #0]
 80153e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80153e8:	683b      	ldr	r3, [r7, #0]
 80153ea:	685b      	ldr	r3, [r3, #4]
 80153ec:	4a0a      	ldr	r2, [pc, #40]	@ (8015418 <prvHeapInit+0xb8>)
 80153ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80153f0:	683b      	ldr	r3, [r7, #0]
 80153f2:	685b      	ldr	r3, [r3, #4]
 80153f4:	4a09      	ldr	r2, [pc, #36]	@ (801541c <prvHeapInit+0xbc>)
 80153f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80153f8:	4b09      	ldr	r3, [pc, #36]	@ (8015420 <prvHeapInit+0xc0>)
 80153fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80153fe:	601a      	str	r2, [r3, #0]
}
 8015400:	bf00      	nop
 8015402:	3714      	adds	r7, #20
 8015404:	46bd      	mov	sp, r7
 8015406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801540a:	4770      	bx	lr
 801540c:	240013bc 	.word	0x240013bc
 8015410:	240113bc 	.word	0x240113bc
 8015414:	240113c4 	.word	0x240113c4
 8015418:	240113cc 	.word	0x240113cc
 801541c:	240113c8 	.word	0x240113c8
 8015420:	240113d8 	.word	0x240113d8

08015424 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015424:	b480      	push	{r7}
 8015426:	b085      	sub	sp, #20
 8015428:	af00      	add	r7, sp, #0
 801542a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801542c:	4b28      	ldr	r3, [pc, #160]	@ (80154d0 <prvInsertBlockIntoFreeList+0xac>)
 801542e:	60fb      	str	r3, [r7, #12]
 8015430:	e002      	b.n	8015438 <prvInsertBlockIntoFreeList+0x14>
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	60fb      	str	r3, [r7, #12]
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	687a      	ldr	r2, [r7, #4]
 801543e:	429a      	cmp	r2, r3
 8015440:	d8f7      	bhi.n	8015432 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	685b      	ldr	r3, [r3, #4]
 801544a:	68ba      	ldr	r2, [r7, #8]
 801544c:	4413      	add	r3, r2
 801544e:	687a      	ldr	r2, [r7, #4]
 8015450:	429a      	cmp	r2, r3
 8015452:	d108      	bne.n	8015466 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	685a      	ldr	r2, [r3, #4]
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	685b      	ldr	r3, [r3, #4]
 801545c:	441a      	add	r2, r3
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015462:	68fb      	ldr	r3, [r7, #12]
 8015464:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	685b      	ldr	r3, [r3, #4]
 801546e:	68ba      	ldr	r2, [r7, #8]
 8015470:	441a      	add	r2, r3
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	429a      	cmp	r2, r3
 8015478:	d118      	bne.n	80154ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	681a      	ldr	r2, [r3, #0]
 801547e:	4b15      	ldr	r3, [pc, #84]	@ (80154d4 <prvInsertBlockIntoFreeList+0xb0>)
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	429a      	cmp	r2, r3
 8015484:	d00d      	beq.n	80154a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	685a      	ldr	r2, [r3, #4]
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	685b      	ldr	r3, [r3, #4]
 8015490:	441a      	add	r2, r3
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	681b      	ldr	r3, [r3, #0]
 801549a:	681a      	ldr	r2, [r3, #0]
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	601a      	str	r2, [r3, #0]
 80154a0:	e008      	b.n	80154b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80154a2:	4b0c      	ldr	r3, [pc, #48]	@ (80154d4 <prvInsertBlockIntoFreeList+0xb0>)
 80154a4:	681a      	ldr	r2, [r3, #0]
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	601a      	str	r2, [r3, #0]
 80154aa:	e003      	b.n	80154b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	681a      	ldr	r2, [r3, #0]
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80154b4:	68fa      	ldr	r2, [r7, #12]
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	429a      	cmp	r2, r3
 80154ba:	d002      	beq.n	80154c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	687a      	ldr	r2, [r7, #4]
 80154c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80154c2:	bf00      	nop
 80154c4:	3714      	adds	r7, #20
 80154c6:	46bd      	mov	sp, r7
 80154c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154cc:	4770      	bx	lr
 80154ce:	bf00      	nop
 80154d0:	240113bc 	.word	0x240113bc
 80154d4:	240113c4 	.word	0x240113c4

080154d8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	b084      	sub	sp, #16
 80154dc:	af00      	add	r7, sp, #0
 80154de:	6078      	str	r0, [r7, #4]
 80154e0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80154e2:	f007 facd 	bl	801ca80 <sys_timeouts_sleeptime>
 80154e6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80154e8:	68fb      	ldr	r3, [r7, #12]
 80154ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154ee:	d10b      	bne.n	8015508 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80154f0:	4813      	ldr	r0, [pc, #76]	@ (8015540 <tcpip_timeouts_mbox_fetch+0x68>)
 80154f2:	f00a fab2 	bl	801fa5a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80154f6:	2200      	movs	r2, #0
 80154f8:	6839      	ldr	r1, [r7, #0]
 80154fa:	6878      	ldr	r0, [r7, #4]
 80154fc:	f00a fa3a 	bl	801f974 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8015500:	480f      	ldr	r0, [pc, #60]	@ (8015540 <tcpip_timeouts_mbox_fetch+0x68>)
 8015502:	f00a fa9b 	bl	801fa3c <sys_mutex_lock>
    return;
 8015506:	e018      	b.n	801553a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d102      	bne.n	8015514 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801550e:	f007 fa7d 	bl	801ca0c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8015512:	e7e6      	b.n	80154e2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8015514:	480a      	ldr	r0, [pc, #40]	@ (8015540 <tcpip_timeouts_mbox_fetch+0x68>)
 8015516:	f00a faa0 	bl	801fa5a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801551a:	68fa      	ldr	r2, [r7, #12]
 801551c:	6839      	ldr	r1, [r7, #0]
 801551e:	6878      	ldr	r0, [r7, #4]
 8015520:	f00a fa28 	bl	801f974 <sys_arch_mbox_fetch>
 8015524:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8015526:	4806      	ldr	r0, [pc, #24]	@ (8015540 <tcpip_timeouts_mbox_fetch+0x68>)
 8015528:	f00a fa88 	bl	801fa3c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801552c:	68bb      	ldr	r3, [r7, #8]
 801552e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015532:	d102      	bne.n	801553a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8015534:	f007 fa6a 	bl	801ca0c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8015538:	e7d3      	b.n	80154e2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801553a:	3710      	adds	r7, #16
 801553c:	46bd      	mov	sp, r7
 801553e:	bd80      	pop	{r7, pc}
 8015540:	240113e8 	.word	0x240113e8

08015544 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8015544:	b580      	push	{r7, lr}
 8015546:	b084      	sub	sp, #16
 8015548:	af00      	add	r7, sp, #0
 801554a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801554c:	4810      	ldr	r0, [pc, #64]	@ (8015590 <tcpip_thread+0x4c>)
 801554e:	f00a fa75 	bl	801fa3c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8015552:	4b10      	ldr	r3, [pc, #64]	@ (8015594 <tcpip_thread+0x50>)
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d005      	beq.n	8015566 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801555a:	4b0e      	ldr	r3, [pc, #56]	@ (8015594 <tcpip_thread+0x50>)
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	4a0e      	ldr	r2, [pc, #56]	@ (8015598 <tcpip_thread+0x54>)
 8015560:	6812      	ldr	r2, [r2, #0]
 8015562:	4610      	mov	r0, r2
 8015564:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8015566:	f107 030c 	add.w	r3, r7, #12
 801556a:	4619      	mov	r1, r3
 801556c:	480b      	ldr	r0, [pc, #44]	@ (801559c <tcpip_thread+0x58>)
 801556e:	f7ff ffb3 	bl	80154d8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	2b00      	cmp	r3, #0
 8015576:	d106      	bne.n	8015586 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015578:	4b09      	ldr	r3, [pc, #36]	@ (80155a0 <tcpip_thread+0x5c>)
 801557a:	2291      	movs	r2, #145	@ 0x91
 801557c:	4909      	ldr	r1, [pc, #36]	@ (80155a4 <tcpip_thread+0x60>)
 801557e:	480a      	ldr	r0, [pc, #40]	@ (80155a8 <tcpip_thread+0x64>)
 8015580:	f00a fc6c 	bl	801fe5c <iprintf>
      continue;
 8015584:	e003      	b.n	801558e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	4618      	mov	r0, r3
 801558a:	f000 f80f 	bl	80155ac <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801558e:	e7ea      	b.n	8015566 <tcpip_thread+0x22>
 8015590:	240113e8 	.word	0x240113e8
 8015594:	240113dc 	.word	0x240113dc
 8015598:	240113e0 	.word	0x240113e0
 801559c:	240113e4 	.word	0x240113e4
 80155a0:	080211e0 	.word	0x080211e0
 80155a4:	08021210 	.word	0x08021210
 80155a8:	08021230 	.word	0x08021230

080155ac <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 80155ac:	b580      	push	{r7, lr}
 80155ae:	b082      	sub	sp, #8
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	781b      	ldrb	r3, [r3, #0]
 80155b8:	2b02      	cmp	r3, #2
 80155ba:	d026      	beq.n	801560a <tcpip_thread_handle_msg+0x5e>
 80155bc:	2b02      	cmp	r3, #2
 80155be:	dc2b      	bgt.n	8015618 <tcpip_thread_handle_msg+0x6c>
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d002      	beq.n	80155ca <tcpip_thread_handle_msg+0x1e>
 80155c4:	2b01      	cmp	r3, #1
 80155c6:	d015      	beq.n	80155f4 <tcpip_thread_handle_msg+0x48>
 80155c8:	e026      	b.n	8015618 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	68db      	ldr	r3, [r3, #12]
 80155ce:	687a      	ldr	r2, [r7, #4]
 80155d0:	6850      	ldr	r0, [r2, #4]
 80155d2:	687a      	ldr	r2, [r7, #4]
 80155d4:	6892      	ldr	r2, [r2, #8]
 80155d6:	4611      	mov	r1, r2
 80155d8:	4798      	blx	r3
 80155da:	4603      	mov	r3, r0
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d004      	beq.n	80155ea <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	685b      	ldr	r3, [r3, #4]
 80155e4:	4618      	mov	r0, r3
 80155e6:	f001 fd07 	bl	8016ff8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80155ea:	6879      	ldr	r1, [r7, #4]
 80155ec:	2009      	movs	r0, #9
 80155ee:	f000 fe5f 	bl	80162b0 <memp_free>
      break;
 80155f2:	e018      	b.n	8015626 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	685b      	ldr	r3, [r3, #4]
 80155f8:	687a      	ldr	r2, [r7, #4]
 80155fa:	6892      	ldr	r2, [r2, #8]
 80155fc:	4610      	mov	r0, r2
 80155fe:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8015600:	6879      	ldr	r1, [r7, #4]
 8015602:	2008      	movs	r0, #8
 8015604:	f000 fe54 	bl	80162b0 <memp_free>
      break;
 8015608:	e00d      	b.n	8015626 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	685b      	ldr	r3, [r3, #4]
 801560e:	687a      	ldr	r2, [r7, #4]
 8015610:	6892      	ldr	r2, [r2, #8]
 8015612:	4610      	mov	r0, r2
 8015614:	4798      	blx	r3
      break;
 8015616:	e006      	b.n	8015626 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015618:	4b05      	ldr	r3, [pc, #20]	@ (8015630 <tcpip_thread_handle_msg+0x84>)
 801561a:	22cf      	movs	r2, #207	@ 0xcf
 801561c:	4905      	ldr	r1, [pc, #20]	@ (8015634 <tcpip_thread_handle_msg+0x88>)
 801561e:	4806      	ldr	r0, [pc, #24]	@ (8015638 <tcpip_thread_handle_msg+0x8c>)
 8015620:	f00a fc1c 	bl	801fe5c <iprintf>
      break;
 8015624:	bf00      	nop
  }
}
 8015626:	bf00      	nop
 8015628:	3708      	adds	r7, #8
 801562a:	46bd      	mov	sp, r7
 801562c:	bd80      	pop	{r7, pc}
 801562e:	bf00      	nop
 8015630:	080211e0 	.word	0x080211e0
 8015634:	08021210 	.word	0x08021210
 8015638:	08021230 	.word	0x08021230

0801563c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801563c:	b580      	push	{r7, lr}
 801563e:	b086      	sub	sp, #24
 8015640:	af00      	add	r7, sp, #0
 8015642:	60f8      	str	r0, [r7, #12]
 8015644:	60b9      	str	r1, [r7, #8]
 8015646:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8015648:	481a      	ldr	r0, [pc, #104]	@ (80156b4 <tcpip_inpkt+0x78>)
 801564a:	f00a f9c4 	bl	801f9d6 <sys_mbox_valid>
 801564e:	4603      	mov	r3, r0
 8015650:	2b00      	cmp	r3, #0
 8015652:	d105      	bne.n	8015660 <tcpip_inpkt+0x24>
 8015654:	4b18      	ldr	r3, [pc, #96]	@ (80156b8 <tcpip_inpkt+0x7c>)
 8015656:	22fc      	movs	r2, #252	@ 0xfc
 8015658:	4918      	ldr	r1, [pc, #96]	@ (80156bc <tcpip_inpkt+0x80>)
 801565a:	4819      	ldr	r0, [pc, #100]	@ (80156c0 <tcpip_inpkt+0x84>)
 801565c:	f00a fbfe 	bl	801fe5c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8015660:	2009      	movs	r0, #9
 8015662:	f000 fdaf 	bl	80161c4 <memp_malloc>
 8015666:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8015668:	697b      	ldr	r3, [r7, #20]
 801566a:	2b00      	cmp	r3, #0
 801566c:	d102      	bne.n	8015674 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801566e:	f04f 33ff 	mov.w	r3, #4294967295
 8015672:	e01a      	b.n	80156aa <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8015674:	697b      	ldr	r3, [r7, #20]
 8015676:	2200      	movs	r2, #0
 8015678:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801567a:	697b      	ldr	r3, [r7, #20]
 801567c:	68fa      	ldr	r2, [r7, #12]
 801567e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8015680:	697b      	ldr	r3, [r7, #20]
 8015682:	68ba      	ldr	r2, [r7, #8]
 8015684:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8015686:	697b      	ldr	r3, [r7, #20]
 8015688:	687a      	ldr	r2, [r7, #4]
 801568a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801568c:	6979      	ldr	r1, [r7, #20]
 801568e:	4809      	ldr	r0, [pc, #36]	@ (80156b4 <tcpip_inpkt+0x78>)
 8015690:	f00a f956 	bl	801f940 <sys_mbox_trypost>
 8015694:	4603      	mov	r3, r0
 8015696:	2b00      	cmp	r3, #0
 8015698:	d006      	beq.n	80156a8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801569a:	6979      	ldr	r1, [r7, #20]
 801569c:	2009      	movs	r0, #9
 801569e:	f000 fe07 	bl	80162b0 <memp_free>
    return ERR_MEM;
 80156a2:	f04f 33ff 	mov.w	r3, #4294967295
 80156a6:	e000      	b.n	80156aa <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 80156a8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 80156aa:	4618      	mov	r0, r3
 80156ac:	3718      	adds	r7, #24
 80156ae:	46bd      	mov	sp, r7
 80156b0:	bd80      	pop	{r7, pc}
 80156b2:	bf00      	nop
 80156b4:	240113e4 	.word	0x240113e4
 80156b8:	080211e0 	.word	0x080211e0
 80156bc:	08021258 	.word	0x08021258
 80156c0:	08021230 	.word	0x08021230

080156c4 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b082      	sub	sp, #8
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
 80156cc:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80156ce:	683b      	ldr	r3, [r7, #0]
 80156d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80156d4:	f003 0318 	and.w	r3, r3, #24
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d006      	beq.n	80156ea <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80156dc:	4a08      	ldr	r2, [pc, #32]	@ (8015700 <tcpip_input+0x3c>)
 80156de:	6839      	ldr	r1, [r7, #0]
 80156e0:	6878      	ldr	r0, [r7, #4]
 80156e2:	f7ff ffab 	bl	801563c <tcpip_inpkt>
 80156e6:	4603      	mov	r3, r0
 80156e8:	e005      	b.n	80156f6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80156ea:	4a06      	ldr	r2, [pc, #24]	@ (8015704 <tcpip_input+0x40>)
 80156ec:	6839      	ldr	r1, [r7, #0]
 80156ee:	6878      	ldr	r0, [r7, #4]
 80156f0:	f7ff ffa4 	bl	801563c <tcpip_inpkt>
 80156f4:	4603      	mov	r3, r0
}
 80156f6:	4618      	mov	r0, r3
 80156f8:	3708      	adds	r7, #8
 80156fa:	46bd      	mov	sp, r7
 80156fc:	bd80      	pop	{r7, pc}
 80156fe:	bf00      	nop
 8015700:	0801f761 	.word	0x0801f761
 8015704:	0801e669 	.word	0x0801e669

08015708 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8015708:	b580      	push	{r7, lr}
 801570a:	b084      	sub	sp, #16
 801570c:	af00      	add	r7, sp, #0
 801570e:	6078      	str	r0, [r7, #4]
 8015710:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8015712:	4819      	ldr	r0, [pc, #100]	@ (8015778 <tcpip_try_callback+0x70>)
 8015714:	f00a f95f 	bl	801f9d6 <sys_mbox_valid>
 8015718:	4603      	mov	r3, r0
 801571a:	2b00      	cmp	r3, #0
 801571c:	d106      	bne.n	801572c <tcpip_try_callback+0x24>
 801571e:	4b17      	ldr	r3, [pc, #92]	@ (801577c <tcpip_try_callback+0x74>)
 8015720:	f240 125d 	movw	r2, #349	@ 0x15d
 8015724:	4916      	ldr	r1, [pc, #88]	@ (8015780 <tcpip_try_callback+0x78>)
 8015726:	4817      	ldr	r0, [pc, #92]	@ (8015784 <tcpip_try_callback+0x7c>)
 8015728:	f00a fb98 	bl	801fe5c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801572c:	2008      	movs	r0, #8
 801572e:	f000 fd49 	bl	80161c4 <memp_malloc>
 8015732:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d102      	bne.n	8015740 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801573a:	f04f 33ff 	mov.w	r3, #4294967295
 801573e:	e017      	b.n	8015770 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8015740:	68fb      	ldr	r3, [r7, #12]
 8015742:	2201      	movs	r2, #1
 8015744:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	687a      	ldr	r2, [r7, #4]
 801574a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	683a      	ldr	r2, [r7, #0]
 8015750:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8015752:	68f9      	ldr	r1, [r7, #12]
 8015754:	4808      	ldr	r0, [pc, #32]	@ (8015778 <tcpip_try_callback+0x70>)
 8015756:	f00a f8f3 	bl	801f940 <sys_mbox_trypost>
 801575a:	4603      	mov	r3, r0
 801575c:	2b00      	cmp	r3, #0
 801575e:	d006      	beq.n	801576e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8015760:	68f9      	ldr	r1, [r7, #12]
 8015762:	2008      	movs	r0, #8
 8015764:	f000 fda4 	bl	80162b0 <memp_free>
    return ERR_MEM;
 8015768:	f04f 33ff 	mov.w	r3, #4294967295
 801576c:	e000      	b.n	8015770 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801576e:	2300      	movs	r3, #0
}
 8015770:	4618      	mov	r0, r3
 8015772:	3710      	adds	r7, #16
 8015774:	46bd      	mov	sp, r7
 8015776:	bd80      	pop	{r7, pc}
 8015778:	240113e4 	.word	0x240113e4
 801577c:	080211e0 	.word	0x080211e0
 8015780:	08021258 	.word	0x08021258
 8015784:	08021230 	.word	0x08021230

08015788 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8015788:	b580      	push	{r7, lr}
 801578a:	b084      	sub	sp, #16
 801578c:	af02      	add	r7, sp, #8
 801578e:	6078      	str	r0, [r7, #4]
 8015790:	6039      	str	r1, [r7, #0]
  lwip_init();
 8015792:	f000 f872 	bl	801587a <lwip_init>

  tcpip_init_done = initfunc;
 8015796:	4a17      	ldr	r2, [pc, #92]	@ (80157f4 <tcpip_init+0x6c>)
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801579c:	4a16      	ldr	r2, [pc, #88]	@ (80157f8 <tcpip_init+0x70>)
 801579e:	683b      	ldr	r3, [r7, #0]
 80157a0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80157a2:	2106      	movs	r1, #6
 80157a4:	4815      	ldr	r0, [pc, #84]	@ (80157fc <tcpip_init+0x74>)
 80157a6:	f00a f8b1 	bl	801f90c <sys_mbox_new>
 80157aa:	4603      	mov	r3, r0
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d006      	beq.n	80157be <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80157b0:	4b13      	ldr	r3, [pc, #76]	@ (8015800 <tcpip_init+0x78>)
 80157b2:	f240 2261 	movw	r2, #609	@ 0x261
 80157b6:	4913      	ldr	r1, [pc, #76]	@ (8015804 <tcpip_init+0x7c>)
 80157b8:	4813      	ldr	r0, [pc, #76]	@ (8015808 <tcpip_init+0x80>)
 80157ba:	f00a fb4f 	bl	801fe5c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80157be:	4813      	ldr	r0, [pc, #76]	@ (801580c <tcpip_init+0x84>)
 80157c0:	f00a f926 	bl	801fa10 <sys_mutex_new>
 80157c4:	4603      	mov	r3, r0
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d006      	beq.n	80157d8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80157ca:	4b0d      	ldr	r3, [pc, #52]	@ (8015800 <tcpip_init+0x78>)
 80157cc:	f240 2265 	movw	r2, #613	@ 0x265
 80157d0:	490f      	ldr	r1, [pc, #60]	@ (8015810 <tcpip_init+0x88>)
 80157d2:	480d      	ldr	r0, [pc, #52]	@ (8015808 <tcpip_init+0x80>)
 80157d4:	f00a fb42 	bl	801fe5c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80157d8:	2318      	movs	r3, #24
 80157da:	9300      	str	r3, [sp, #0]
 80157dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80157e0:	2200      	movs	r2, #0
 80157e2:	490c      	ldr	r1, [pc, #48]	@ (8015814 <tcpip_init+0x8c>)
 80157e4:	480c      	ldr	r0, [pc, #48]	@ (8015818 <tcpip_init+0x90>)
 80157e6:	f00a f945 	bl	801fa74 <sys_thread_new>
}
 80157ea:	bf00      	nop
 80157ec:	3708      	adds	r7, #8
 80157ee:	46bd      	mov	sp, r7
 80157f0:	bd80      	pop	{r7, pc}
 80157f2:	bf00      	nop
 80157f4:	240113dc 	.word	0x240113dc
 80157f8:	240113e0 	.word	0x240113e0
 80157fc:	240113e4 	.word	0x240113e4
 8015800:	080211e0 	.word	0x080211e0
 8015804:	08021268 	.word	0x08021268
 8015808:	08021230 	.word	0x08021230
 801580c:	240113e8 	.word	0x240113e8
 8015810:	0802128c 	.word	0x0802128c
 8015814:	08015545 	.word	0x08015545
 8015818:	080212b0 	.word	0x080212b0

0801581c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 801581c:	b480      	push	{r7}
 801581e:	b083      	sub	sp, #12
 8015820:	af00      	add	r7, sp, #0
 8015822:	4603      	mov	r3, r0
 8015824:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8015826:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801582a:	021b      	lsls	r3, r3, #8
 801582c:	b21a      	sxth	r2, r3
 801582e:	88fb      	ldrh	r3, [r7, #6]
 8015830:	0a1b      	lsrs	r3, r3, #8
 8015832:	b29b      	uxth	r3, r3
 8015834:	b21b      	sxth	r3, r3
 8015836:	4313      	orrs	r3, r2
 8015838:	b21b      	sxth	r3, r3
 801583a:	b29b      	uxth	r3, r3
}
 801583c:	4618      	mov	r0, r3
 801583e:	370c      	adds	r7, #12
 8015840:	46bd      	mov	sp, r7
 8015842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015846:	4770      	bx	lr

08015848 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8015848:	b480      	push	{r7}
 801584a:	b083      	sub	sp, #12
 801584c:	af00      	add	r7, sp, #0
 801584e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	061a      	lsls	r2, r3, #24
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	021b      	lsls	r3, r3, #8
 8015858:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801585c:	431a      	orrs	r2, r3
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	0a1b      	lsrs	r3, r3, #8
 8015862:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8015866:	431a      	orrs	r2, r3
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	0e1b      	lsrs	r3, r3, #24
 801586c:	4313      	orrs	r3, r2
}
 801586e:	4618      	mov	r0, r3
 8015870:	370c      	adds	r7, #12
 8015872:	46bd      	mov	sp, r7
 8015874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015878:	4770      	bx	lr

0801587a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801587a:	b580      	push	{r7, lr}
 801587c:	b082      	sub	sp, #8
 801587e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8015880:	2300      	movs	r3, #0
 8015882:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8015884:	f00a f8b8 	bl	801f9f8 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015888:	f000 f8d4 	bl	8015a34 <mem_init>
  memp_init();
 801588c:	f000 fc2c 	bl	80160e8 <memp_init>
  pbuf_init();
  netif_init();
 8015890:	f000 fd38 	bl	8016304 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8015894:	f007 f92c 	bl	801caf0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8015898:	f001 fe58 	bl	801754c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801589c:	f007 f86e 	bl	801c97c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80158a0:	bf00      	nop
 80158a2:	3708      	adds	r7, #8
 80158a4:	46bd      	mov	sp, r7
 80158a6:	bd80      	pop	{r7, pc}

080158a8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80158a8:	b480      	push	{r7}
 80158aa:	b083      	sub	sp, #12
 80158ac:	af00      	add	r7, sp, #0
 80158ae:	4603      	mov	r3, r0
 80158b0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80158b2:	4b05      	ldr	r3, [pc, #20]	@ (80158c8 <ptr_to_mem+0x20>)
 80158b4:	681a      	ldr	r2, [r3, #0]
 80158b6:	88fb      	ldrh	r3, [r7, #6]
 80158b8:	4413      	add	r3, r2
}
 80158ba:	4618      	mov	r0, r3
 80158bc:	370c      	adds	r7, #12
 80158be:	46bd      	mov	sp, r7
 80158c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158c4:	4770      	bx	lr
 80158c6:	bf00      	nop
 80158c8:	24011404 	.word	0x24011404

080158cc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80158cc:	b480      	push	{r7}
 80158ce:	b083      	sub	sp, #12
 80158d0:	af00      	add	r7, sp, #0
 80158d2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80158d4:	4b05      	ldr	r3, [pc, #20]	@ (80158ec <mem_to_ptr+0x20>)
 80158d6:	681b      	ldr	r3, [r3, #0]
 80158d8:	687a      	ldr	r2, [r7, #4]
 80158da:	1ad3      	subs	r3, r2, r3
 80158dc:	b29b      	uxth	r3, r3
}
 80158de:	4618      	mov	r0, r3
 80158e0:	370c      	adds	r7, #12
 80158e2:	46bd      	mov	sp, r7
 80158e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158e8:	4770      	bx	lr
 80158ea:	bf00      	nop
 80158ec:	24011404 	.word	0x24011404

080158f0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80158f0:	b590      	push	{r4, r7, lr}
 80158f2:	b085      	sub	sp, #20
 80158f4:	af00      	add	r7, sp, #0
 80158f6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80158f8:	4b45      	ldr	r3, [pc, #276]	@ (8015a10 <plug_holes+0x120>)
 80158fa:	681b      	ldr	r3, [r3, #0]
 80158fc:	687a      	ldr	r2, [r7, #4]
 80158fe:	429a      	cmp	r2, r3
 8015900:	d206      	bcs.n	8015910 <plug_holes+0x20>
 8015902:	4b44      	ldr	r3, [pc, #272]	@ (8015a14 <plug_holes+0x124>)
 8015904:	f240 12df 	movw	r2, #479	@ 0x1df
 8015908:	4943      	ldr	r1, [pc, #268]	@ (8015a18 <plug_holes+0x128>)
 801590a:	4844      	ldr	r0, [pc, #272]	@ (8015a1c <plug_holes+0x12c>)
 801590c:	f00a faa6 	bl	801fe5c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015910:	4b43      	ldr	r3, [pc, #268]	@ (8015a20 <plug_holes+0x130>)
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	687a      	ldr	r2, [r7, #4]
 8015916:	429a      	cmp	r2, r3
 8015918:	d306      	bcc.n	8015928 <plug_holes+0x38>
 801591a:	4b3e      	ldr	r3, [pc, #248]	@ (8015a14 <plug_holes+0x124>)
 801591c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8015920:	4940      	ldr	r1, [pc, #256]	@ (8015a24 <plug_holes+0x134>)
 8015922:	483e      	ldr	r0, [pc, #248]	@ (8015a1c <plug_holes+0x12c>)
 8015924:	f00a fa9a 	bl	801fe5c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	791b      	ldrb	r3, [r3, #4]
 801592c:	2b00      	cmp	r3, #0
 801592e:	d006      	beq.n	801593e <plug_holes+0x4e>
 8015930:	4b38      	ldr	r3, [pc, #224]	@ (8015a14 <plug_holes+0x124>)
 8015932:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8015936:	493c      	ldr	r1, [pc, #240]	@ (8015a28 <plug_holes+0x138>)
 8015938:	4838      	ldr	r0, [pc, #224]	@ (8015a1c <plug_holes+0x12c>)
 801593a:	f00a fa8f 	bl	801fe5c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	881b      	ldrh	r3, [r3, #0]
 8015942:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015946:	d906      	bls.n	8015956 <plug_holes+0x66>
 8015948:	4b32      	ldr	r3, [pc, #200]	@ (8015a14 <plug_holes+0x124>)
 801594a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801594e:	4937      	ldr	r1, [pc, #220]	@ (8015a2c <plug_holes+0x13c>)
 8015950:	4832      	ldr	r0, [pc, #200]	@ (8015a1c <plug_holes+0x12c>)
 8015952:	f00a fa83 	bl	801fe5c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	881b      	ldrh	r3, [r3, #0]
 801595a:	4618      	mov	r0, r3
 801595c:	f7ff ffa4 	bl	80158a8 <ptr_to_mem>
 8015960:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8015962:	687a      	ldr	r2, [r7, #4]
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	429a      	cmp	r2, r3
 8015968:	d024      	beq.n	80159b4 <plug_holes+0xc4>
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	791b      	ldrb	r3, [r3, #4]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d120      	bne.n	80159b4 <plug_holes+0xc4>
 8015972:	4b2b      	ldr	r3, [pc, #172]	@ (8015a20 <plug_holes+0x130>)
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	68fa      	ldr	r2, [r7, #12]
 8015978:	429a      	cmp	r2, r3
 801597a:	d01b      	beq.n	80159b4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801597c:	4b2c      	ldr	r3, [pc, #176]	@ (8015a30 <plug_holes+0x140>)
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	68fa      	ldr	r2, [r7, #12]
 8015982:	429a      	cmp	r2, r3
 8015984:	d102      	bne.n	801598c <plug_holes+0x9c>
      lfree = mem;
 8015986:	4a2a      	ldr	r2, [pc, #168]	@ (8015a30 <plug_holes+0x140>)
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801598c:	68fb      	ldr	r3, [r7, #12]
 801598e:	881a      	ldrh	r2, [r3, #0]
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	881b      	ldrh	r3, [r3, #0]
 8015998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801599c:	d00a      	beq.n	80159b4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801599e:	68fb      	ldr	r3, [r7, #12]
 80159a0:	881b      	ldrh	r3, [r3, #0]
 80159a2:	4618      	mov	r0, r3
 80159a4:	f7ff ff80 	bl	80158a8 <ptr_to_mem>
 80159a8:	4604      	mov	r4, r0
 80159aa:	6878      	ldr	r0, [r7, #4]
 80159ac:	f7ff ff8e 	bl	80158cc <mem_to_ptr>
 80159b0:	4603      	mov	r3, r0
 80159b2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	885b      	ldrh	r3, [r3, #2]
 80159b8:	4618      	mov	r0, r3
 80159ba:	f7ff ff75 	bl	80158a8 <ptr_to_mem>
 80159be:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80159c0:	68ba      	ldr	r2, [r7, #8]
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	429a      	cmp	r2, r3
 80159c6:	d01f      	beq.n	8015a08 <plug_holes+0x118>
 80159c8:	68bb      	ldr	r3, [r7, #8]
 80159ca:	791b      	ldrb	r3, [r3, #4]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d11b      	bne.n	8015a08 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80159d0:	4b17      	ldr	r3, [pc, #92]	@ (8015a30 <plug_holes+0x140>)
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	687a      	ldr	r2, [r7, #4]
 80159d6:	429a      	cmp	r2, r3
 80159d8:	d102      	bne.n	80159e0 <plug_holes+0xf0>
      lfree = pmem;
 80159da:	4a15      	ldr	r2, [pc, #84]	@ (8015a30 <plug_holes+0x140>)
 80159dc:	68bb      	ldr	r3, [r7, #8]
 80159de:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	881a      	ldrh	r2, [r3, #0]
 80159e4:	68bb      	ldr	r3, [r7, #8]
 80159e6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	881b      	ldrh	r3, [r3, #0]
 80159ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80159f0:	d00a      	beq.n	8015a08 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	881b      	ldrh	r3, [r3, #0]
 80159f6:	4618      	mov	r0, r3
 80159f8:	f7ff ff56 	bl	80158a8 <ptr_to_mem>
 80159fc:	4604      	mov	r4, r0
 80159fe:	68b8      	ldr	r0, [r7, #8]
 8015a00:	f7ff ff64 	bl	80158cc <mem_to_ptr>
 8015a04:	4603      	mov	r3, r0
 8015a06:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8015a08:	bf00      	nop
 8015a0a:	3714      	adds	r7, #20
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bd90      	pop	{r4, r7, pc}
 8015a10:	24011404 	.word	0x24011404
 8015a14:	080212c0 	.word	0x080212c0
 8015a18:	080212f0 	.word	0x080212f0
 8015a1c:	08021308 	.word	0x08021308
 8015a20:	24011408 	.word	0x24011408
 8015a24:	08021330 	.word	0x08021330
 8015a28:	0802134c 	.word	0x0802134c
 8015a2c:	08021368 	.word	0x08021368
 8015a30:	24011410 	.word	0x24011410

08015a34 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b082      	sub	sp, #8
 8015a38:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8015ab0 <mem_init+0x7c>)
 8015a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8015ab4 <mem_init+0x80>)
 8015a3e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8015a40:	4b1b      	ldr	r3, [pc, #108]	@ (8015ab0 <mem_init+0x7c>)
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015a4c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	2200      	movs	r2, #0
 8015a52:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	2200      	movs	r2, #0
 8015a58:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015a5a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8015a5e:	f7ff ff23 	bl	80158a8 <ptr_to_mem>
 8015a62:	4603      	mov	r3, r0
 8015a64:	4a14      	ldr	r2, [pc, #80]	@ (8015ab8 <mem_init+0x84>)
 8015a66:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8015a68:	4b13      	ldr	r3, [pc, #76]	@ (8015ab8 <mem_init+0x84>)
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	2201      	movs	r2, #1
 8015a6e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8015a70:	4b11      	ldr	r3, [pc, #68]	@ (8015ab8 <mem_init+0x84>)
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015a78:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8015ab8 <mem_init+0x84>)
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015a82:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8015a84:	4b0a      	ldr	r3, [pc, #40]	@ (8015ab0 <mem_init+0x7c>)
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	4a0c      	ldr	r2, [pc, #48]	@ (8015abc <mem_init+0x88>)
 8015a8a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8015a8c:	480c      	ldr	r0, [pc, #48]	@ (8015ac0 <mem_init+0x8c>)
 8015a8e:	f009 ffbf 	bl	801fa10 <sys_mutex_new>
 8015a92:	4603      	mov	r3, r0
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d006      	beq.n	8015aa6 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8015a98:	4b0a      	ldr	r3, [pc, #40]	@ (8015ac4 <mem_init+0x90>)
 8015a9a:	f240 221f 	movw	r2, #543	@ 0x21f
 8015a9e:	490a      	ldr	r1, [pc, #40]	@ (8015ac8 <mem_init+0x94>)
 8015aa0:	480a      	ldr	r0, [pc, #40]	@ (8015acc <mem_init+0x98>)
 8015aa2:	f00a f9db 	bl	801fe5c <iprintf>
  }
}
 8015aa6:	bf00      	nop
 8015aa8:	3708      	adds	r7, #8
 8015aaa:	46bd      	mov	sp, r7
 8015aac:	bd80      	pop	{r7, pc}
 8015aae:	bf00      	nop
 8015ab0:	24011404 	.word	0x24011404
 8015ab4:	30004000 	.word	0x30004000
 8015ab8:	24011408 	.word	0x24011408
 8015abc:	24011410 	.word	0x24011410
 8015ac0:	2401140c 	.word	0x2401140c
 8015ac4:	080212c0 	.word	0x080212c0
 8015ac8:	08021394 	.word	0x08021394
 8015acc:	08021308 	.word	0x08021308

08015ad0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8015ad0:	b580      	push	{r7, lr}
 8015ad2:	b086      	sub	sp, #24
 8015ad4:	af00      	add	r7, sp, #0
 8015ad6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8015ad8:	6878      	ldr	r0, [r7, #4]
 8015ada:	f7ff fef7 	bl	80158cc <mem_to_ptr>
 8015ade:	4603      	mov	r3, r0
 8015ae0:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	881b      	ldrh	r3, [r3, #0]
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f7ff fede 	bl	80158a8 <ptr_to_mem>
 8015aec:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	885b      	ldrh	r3, [r3, #2]
 8015af2:	4618      	mov	r0, r3
 8015af4:	f7ff fed8 	bl	80158a8 <ptr_to_mem>
 8015af8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	881b      	ldrh	r3, [r3, #0]
 8015afe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015b02:	d818      	bhi.n	8015b36 <mem_link_valid+0x66>
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	885b      	ldrh	r3, [r3, #2]
 8015b08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015b0c:	d813      	bhi.n	8015b36 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015b12:	8afa      	ldrh	r2, [r7, #22]
 8015b14:	429a      	cmp	r2, r3
 8015b16:	d004      	beq.n	8015b22 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015b18:	68fb      	ldr	r3, [r7, #12]
 8015b1a:	881b      	ldrh	r3, [r3, #0]
 8015b1c:	8afa      	ldrh	r2, [r7, #22]
 8015b1e:	429a      	cmp	r2, r3
 8015b20:	d109      	bne.n	8015b36 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015b22:	4b08      	ldr	r3, [pc, #32]	@ (8015b44 <mem_link_valid+0x74>)
 8015b24:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015b26:	693a      	ldr	r2, [r7, #16]
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d006      	beq.n	8015b3a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015b2c:	693b      	ldr	r3, [r7, #16]
 8015b2e:	885b      	ldrh	r3, [r3, #2]
 8015b30:	8afa      	ldrh	r2, [r7, #22]
 8015b32:	429a      	cmp	r2, r3
 8015b34:	d001      	beq.n	8015b3a <mem_link_valid+0x6a>
    return 0;
 8015b36:	2300      	movs	r3, #0
 8015b38:	e000      	b.n	8015b3c <mem_link_valid+0x6c>
  }
  return 1;
 8015b3a:	2301      	movs	r3, #1
}
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	3718      	adds	r7, #24
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}
 8015b44:	24011408 	.word	0x24011408

08015b48 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8015b48:	b580      	push	{r7, lr}
 8015b4a:	b088      	sub	sp, #32
 8015b4c:	af00      	add	r7, sp, #0
 8015b4e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d070      	beq.n	8015c38 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	f003 0303 	and.w	r3, r3, #3
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d00d      	beq.n	8015b7c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8015b60:	4b37      	ldr	r3, [pc, #220]	@ (8015c40 <mem_free+0xf8>)
 8015b62:	f240 2273 	movw	r2, #627	@ 0x273
 8015b66:	4937      	ldr	r1, [pc, #220]	@ (8015c44 <mem_free+0xfc>)
 8015b68:	4837      	ldr	r0, [pc, #220]	@ (8015c48 <mem_free+0x100>)
 8015b6a:	f00a f977 	bl	801fe5c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015b6e:	f009 ffa1 	bl	801fab4 <sys_arch_protect>
 8015b72:	60f8      	str	r0, [r7, #12]
 8015b74:	68f8      	ldr	r0, [r7, #12]
 8015b76:	f009 ffab 	bl	801fad0 <sys_arch_unprotect>
    return;
 8015b7a:	e05e      	b.n	8015c3a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	3b08      	subs	r3, #8
 8015b80:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8015b82:	4b32      	ldr	r3, [pc, #200]	@ (8015c4c <mem_free+0x104>)
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	69fa      	ldr	r2, [r7, #28]
 8015b88:	429a      	cmp	r2, r3
 8015b8a:	d306      	bcc.n	8015b9a <mem_free+0x52>
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	f103 020c 	add.w	r2, r3, #12
 8015b92:	4b2f      	ldr	r3, [pc, #188]	@ (8015c50 <mem_free+0x108>)
 8015b94:	681b      	ldr	r3, [r3, #0]
 8015b96:	429a      	cmp	r2, r3
 8015b98:	d90d      	bls.n	8015bb6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8015b9a:	4b29      	ldr	r3, [pc, #164]	@ (8015c40 <mem_free+0xf8>)
 8015b9c:	f240 227f 	movw	r2, #639	@ 0x27f
 8015ba0:	492c      	ldr	r1, [pc, #176]	@ (8015c54 <mem_free+0x10c>)
 8015ba2:	4829      	ldr	r0, [pc, #164]	@ (8015c48 <mem_free+0x100>)
 8015ba4:	f00a f95a 	bl	801fe5c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015ba8:	f009 ff84 	bl	801fab4 <sys_arch_protect>
 8015bac:	6138      	str	r0, [r7, #16]
 8015bae:	6938      	ldr	r0, [r7, #16]
 8015bb0:	f009 ff8e 	bl	801fad0 <sys_arch_unprotect>
    return;
 8015bb4:	e041      	b.n	8015c3a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015bb6:	4828      	ldr	r0, [pc, #160]	@ (8015c58 <mem_free+0x110>)
 8015bb8:	f009 ff40 	bl	801fa3c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8015bbc:	69fb      	ldr	r3, [r7, #28]
 8015bbe:	791b      	ldrb	r3, [r3, #4]
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d110      	bne.n	8015be6 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8015bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8015c40 <mem_free+0xf8>)
 8015bc6:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8015bca:	4924      	ldr	r1, [pc, #144]	@ (8015c5c <mem_free+0x114>)
 8015bcc:	481e      	ldr	r0, [pc, #120]	@ (8015c48 <mem_free+0x100>)
 8015bce:	f00a f945 	bl	801fe5c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015bd2:	4821      	ldr	r0, [pc, #132]	@ (8015c58 <mem_free+0x110>)
 8015bd4:	f009 ff41 	bl	801fa5a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015bd8:	f009 ff6c 	bl	801fab4 <sys_arch_protect>
 8015bdc:	6178      	str	r0, [r7, #20]
 8015bde:	6978      	ldr	r0, [r7, #20]
 8015be0:	f009 ff76 	bl	801fad0 <sys_arch_unprotect>
    return;
 8015be4:	e029      	b.n	8015c3a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8015be6:	69f8      	ldr	r0, [r7, #28]
 8015be8:	f7ff ff72 	bl	8015ad0 <mem_link_valid>
 8015bec:	4603      	mov	r3, r0
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d110      	bne.n	8015c14 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015bf2:	4b13      	ldr	r3, [pc, #76]	@ (8015c40 <mem_free+0xf8>)
 8015bf4:	f240 2295 	movw	r2, #661	@ 0x295
 8015bf8:	4919      	ldr	r1, [pc, #100]	@ (8015c60 <mem_free+0x118>)
 8015bfa:	4813      	ldr	r0, [pc, #76]	@ (8015c48 <mem_free+0x100>)
 8015bfc:	f00a f92e 	bl	801fe5c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015c00:	4815      	ldr	r0, [pc, #84]	@ (8015c58 <mem_free+0x110>)
 8015c02:	f009 ff2a 	bl	801fa5a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015c06:	f009 ff55 	bl	801fab4 <sys_arch_protect>
 8015c0a:	61b8      	str	r0, [r7, #24]
 8015c0c:	69b8      	ldr	r0, [r7, #24]
 8015c0e:	f009 ff5f 	bl	801fad0 <sys_arch_unprotect>
    return;
 8015c12:	e012      	b.n	8015c3a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8015c14:	69fb      	ldr	r3, [r7, #28]
 8015c16:	2200      	movs	r2, #0
 8015c18:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8015c1a:	4b12      	ldr	r3, [pc, #72]	@ (8015c64 <mem_free+0x11c>)
 8015c1c:	681b      	ldr	r3, [r3, #0]
 8015c1e:	69fa      	ldr	r2, [r7, #28]
 8015c20:	429a      	cmp	r2, r3
 8015c22:	d202      	bcs.n	8015c2a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8015c24:	4a0f      	ldr	r2, [pc, #60]	@ (8015c64 <mem_free+0x11c>)
 8015c26:	69fb      	ldr	r3, [r7, #28]
 8015c28:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8015c2a:	69f8      	ldr	r0, [r7, #28]
 8015c2c:	f7ff fe60 	bl	80158f0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8015c30:	4809      	ldr	r0, [pc, #36]	@ (8015c58 <mem_free+0x110>)
 8015c32:	f009 ff12 	bl	801fa5a <sys_mutex_unlock>
 8015c36:	e000      	b.n	8015c3a <mem_free+0xf2>
    return;
 8015c38:	bf00      	nop
}
 8015c3a:	3720      	adds	r7, #32
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	bd80      	pop	{r7, pc}
 8015c40:	080212c0 	.word	0x080212c0
 8015c44:	080213b0 	.word	0x080213b0
 8015c48:	08021308 	.word	0x08021308
 8015c4c:	24011404 	.word	0x24011404
 8015c50:	24011408 	.word	0x24011408
 8015c54:	080213d4 	.word	0x080213d4
 8015c58:	2401140c 	.word	0x2401140c
 8015c5c:	080213f0 	.word	0x080213f0
 8015c60:	08021418 	.word	0x08021418
 8015c64:	24011410 	.word	0x24011410

08015c68 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b088      	sub	sp, #32
 8015c6c:	af00      	add	r7, sp, #0
 8015c6e:	6078      	str	r0, [r7, #4]
 8015c70:	460b      	mov	r3, r1
 8015c72:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015c74:	887b      	ldrh	r3, [r7, #2]
 8015c76:	3303      	adds	r3, #3
 8015c78:	b29b      	uxth	r3, r3
 8015c7a:	f023 0303 	bic.w	r3, r3, #3
 8015c7e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8015c80:	8bfb      	ldrh	r3, [r7, #30]
 8015c82:	2b0b      	cmp	r3, #11
 8015c84:	d801      	bhi.n	8015c8a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8015c86:	230c      	movs	r3, #12
 8015c88:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015c8a:	8bfb      	ldrh	r3, [r7, #30]
 8015c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015c90:	d803      	bhi.n	8015c9a <mem_trim+0x32>
 8015c92:	8bfa      	ldrh	r2, [r7, #30]
 8015c94:	887b      	ldrh	r3, [r7, #2]
 8015c96:	429a      	cmp	r2, r3
 8015c98:	d201      	bcs.n	8015c9e <mem_trim+0x36>
    return NULL;
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	e0d8      	b.n	8015e50 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015c9e:	4b6e      	ldr	r3, [pc, #440]	@ (8015e58 <mem_trim+0x1f0>)
 8015ca0:	681b      	ldr	r3, [r3, #0]
 8015ca2:	687a      	ldr	r2, [r7, #4]
 8015ca4:	429a      	cmp	r2, r3
 8015ca6:	d304      	bcc.n	8015cb2 <mem_trim+0x4a>
 8015ca8:	4b6c      	ldr	r3, [pc, #432]	@ (8015e5c <mem_trim+0x1f4>)
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	687a      	ldr	r2, [r7, #4]
 8015cae:	429a      	cmp	r2, r3
 8015cb0:	d306      	bcc.n	8015cc0 <mem_trim+0x58>
 8015cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8015e60 <mem_trim+0x1f8>)
 8015cb4:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8015cb8:	496a      	ldr	r1, [pc, #424]	@ (8015e64 <mem_trim+0x1fc>)
 8015cba:	486b      	ldr	r0, [pc, #428]	@ (8015e68 <mem_trim+0x200>)
 8015cbc:	f00a f8ce 	bl	801fe5c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015cc0:	4b65      	ldr	r3, [pc, #404]	@ (8015e58 <mem_trim+0x1f0>)
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	687a      	ldr	r2, [r7, #4]
 8015cc6:	429a      	cmp	r2, r3
 8015cc8:	d304      	bcc.n	8015cd4 <mem_trim+0x6c>
 8015cca:	4b64      	ldr	r3, [pc, #400]	@ (8015e5c <mem_trim+0x1f4>)
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	687a      	ldr	r2, [r7, #4]
 8015cd0:	429a      	cmp	r2, r3
 8015cd2:	d307      	bcc.n	8015ce4 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015cd4:	f009 feee 	bl	801fab4 <sys_arch_protect>
 8015cd8:	60b8      	str	r0, [r7, #8]
 8015cda:	68b8      	ldr	r0, [r7, #8]
 8015cdc:	f009 fef8 	bl	801fad0 <sys_arch_unprotect>
    return rmem;
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	e0b5      	b.n	8015e50 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	3b08      	subs	r3, #8
 8015ce8:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8015cea:	69b8      	ldr	r0, [r7, #24]
 8015cec:	f7ff fdee 	bl	80158cc <mem_to_ptr>
 8015cf0:	4603      	mov	r3, r0
 8015cf2:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015cf4:	69bb      	ldr	r3, [r7, #24]
 8015cf6:	881a      	ldrh	r2, [r3, #0]
 8015cf8:	8afb      	ldrh	r3, [r7, #22]
 8015cfa:	1ad3      	subs	r3, r2, r3
 8015cfc:	b29b      	uxth	r3, r3
 8015cfe:	3b08      	subs	r3, #8
 8015d00:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015d02:	8bfa      	ldrh	r2, [r7, #30]
 8015d04:	8abb      	ldrh	r3, [r7, #20]
 8015d06:	429a      	cmp	r2, r3
 8015d08:	d906      	bls.n	8015d18 <mem_trim+0xb0>
 8015d0a:	4b55      	ldr	r3, [pc, #340]	@ (8015e60 <mem_trim+0x1f8>)
 8015d0c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8015d10:	4956      	ldr	r1, [pc, #344]	@ (8015e6c <mem_trim+0x204>)
 8015d12:	4855      	ldr	r0, [pc, #340]	@ (8015e68 <mem_trim+0x200>)
 8015d14:	f00a f8a2 	bl	801fe5c <iprintf>
  if (newsize > size) {
 8015d18:	8bfa      	ldrh	r2, [r7, #30]
 8015d1a:	8abb      	ldrh	r3, [r7, #20]
 8015d1c:	429a      	cmp	r2, r3
 8015d1e:	d901      	bls.n	8015d24 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8015d20:	2300      	movs	r3, #0
 8015d22:	e095      	b.n	8015e50 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8015d24:	8bfa      	ldrh	r2, [r7, #30]
 8015d26:	8abb      	ldrh	r3, [r7, #20]
 8015d28:	429a      	cmp	r2, r3
 8015d2a:	d101      	bne.n	8015d30 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	e08f      	b.n	8015e50 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015d30:	484f      	ldr	r0, [pc, #316]	@ (8015e70 <mem_trim+0x208>)
 8015d32:	f009 fe83 	bl	801fa3c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8015d36:	69bb      	ldr	r3, [r7, #24]
 8015d38:	881b      	ldrh	r3, [r3, #0]
 8015d3a:	4618      	mov	r0, r3
 8015d3c:	f7ff fdb4 	bl	80158a8 <ptr_to_mem>
 8015d40:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8015d42:	693b      	ldr	r3, [r7, #16]
 8015d44:	791b      	ldrb	r3, [r3, #4]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d13f      	bne.n	8015dca <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015d4a:	69bb      	ldr	r3, [r7, #24]
 8015d4c:	881b      	ldrh	r3, [r3, #0]
 8015d4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015d52:	d106      	bne.n	8015d62 <mem_trim+0xfa>
 8015d54:	4b42      	ldr	r3, [pc, #264]	@ (8015e60 <mem_trim+0x1f8>)
 8015d56:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8015d5a:	4946      	ldr	r1, [pc, #280]	@ (8015e74 <mem_trim+0x20c>)
 8015d5c:	4842      	ldr	r0, [pc, #264]	@ (8015e68 <mem_trim+0x200>)
 8015d5e:	f00a f87d 	bl	801fe5c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8015d62:	693b      	ldr	r3, [r7, #16]
 8015d64:	881b      	ldrh	r3, [r3, #0]
 8015d66:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015d68:	8afa      	ldrh	r2, [r7, #22]
 8015d6a:	8bfb      	ldrh	r3, [r7, #30]
 8015d6c:	4413      	add	r3, r2
 8015d6e:	b29b      	uxth	r3, r3
 8015d70:	3308      	adds	r3, #8
 8015d72:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8015d74:	4b40      	ldr	r3, [pc, #256]	@ (8015e78 <mem_trim+0x210>)
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	693a      	ldr	r2, [r7, #16]
 8015d7a:	429a      	cmp	r2, r3
 8015d7c:	d106      	bne.n	8015d8c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8015d7e:	89fb      	ldrh	r3, [r7, #14]
 8015d80:	4618      	mov	r0, r3
 8015d82:	f7ff fd91 	bl	80158a8 <ptr_to_mem>
 8015d86:	4603      	mov	r3, r0
 8015d88:	4a3b      	ldr	r2, [pc, #236]	@ (8015e78 <mem_trim+0x210>)
 8015d8a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8015d8c:	89fb      	ldrh	r3, [r7, #14]
 8015d8e:	4618      	mov	r0, r3
 8015d90:	f7ff fd8a 	bl	80158a8 <ptr_to_mem>
 8015d94:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8015d96:	693b      	ldr	r3, [r7, #16]
 8015d98:	2200      	movs	r2, #0
 8015d9a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8015d9c:	693b      	ldr	r3, [r7, #16]
 8015d9e:	89ba      	ldrh	r2, [r7, #12]
 8015da0:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8015da2:	693b      	ldr	r3, [r7, #16]
 8015da4:	8afa      	ldrh	r2, [r7, #22]
 8015da6:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8015da8:	69bb      	ldr	r3, [r7, #24]
 8015daa:	89fa      	ldrh	r2, [r7, #14]
 8015dac:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015dae:	693b      	ldr	r3, [r7, #16]
 8015db0:	881b      	ldrh	r3, [r3, #0]
 8015db2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015db6:	d047      	beq.n	8015e48 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015db8:	693b      	ldr	r3, [r7, #16]
 8015dba:	881b      	ldrh	r3, [r3, #0]
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	f7ff fd73 	bl	80158a8 <ptr_to_mem>
 8015dc2:	4602      	mov	r2, r0
 8015dc4:	89fb      	ldrh	r3, [r7, #14]
 8015dc6:	8053      	strh	r3, [r2, #2]
 8015dc8:	e03e      	b.n	8015e48 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8015dca:	8bfb      	ldrh	r3, [r7, #30]
 8015dcc:	f103 0214 	add.w	r2, r3, #20
 8015dd0:	8abb      	ldrh	r3, [r7, #20]
 8015dd2:	429a      	cmp	r2, r3
 8015dd4:	d838      	bhi.n	8015e48 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015dd6:	8afa      	ldrh	r2, [r7, #22]
 8015dd8:	8bfb      	ldrh	r3, [r7, #30]
 8015dda:	4413      	add	r3, r2
 8015ddc:	b29b      	uxth	r3, r3
 8015dde:	3308      	adds	r3, #8
 8015de0:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015de2:	69bb      	ldr	r3, [r7, #24]
 8015de4:	881b      	ldrh	r3, [r3, #0]
 8015de6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015dea:	d106      	bne.n	8015dfa <mem_trim+0x192>
 8015dec:	4b1c      	ldr	r3, [pc, #112]	@ (8015e60 <mem_trim+0x1f8>)
 8015dee:	f240 3216 	movw	r2, #790	@ 0x316
 8015df2:	4920      	ldr	r1, [pc, #128]	@ (8015e74 <mem_trim+0x20c>)
 8015df4:	481c      	ldr	r0, [pc, #112]	@ (8015e68 <mem_trim+0x200>)
 8015df6:	f00a f831 	bl	801fe5c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8015dfa:	89fb      	ldrh	r3, [r7, #14]
 8015dfc:	4618      	mov	r0, r3
 8015dfe:	f7ff fd53 	bl	80158a8 <ptr_to_mem>
 8015e02:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8015e04:	4b1c      	ldr	r3, [pc, #112]	@ (8015e78 <mem_trim+0x210>)
 8015e06:	681b      	ldr	r3, [r3, #0]
 8015e08:	693a      	ldr	r2, [r7, #16]
 8015e0a:	429a      	cmp	r2, r3
 8015e0c:	d202      	bcs.n	8015e14 <mem_trim+0x1ac>
      lfree = mem2;
 8015e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8015e78 <mem_trim+0x210>)
 8015e10:	693b      	ldr	r3, [r7, #16]
 8015e12:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8015e14:	693b      	ldr	r3, [r7, #16]
 8015e16:	2200      	movs	r2, #0
 8015e18:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8015e1a:	69bb      	ldr	r3, [r7, #24]
 8015e1c:	881a      	ldrh	r2, [r3, #0]
 8015e1e:	693b      	ldr	r3, [r7, #16]
 8015e20:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8015e22:	693b      	ldr	r3, [r7, #16]
 8015e24:	8afa      	ldrh	r2, [r7, #22]
 8015e26:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8015e28:	69bb      	ldr	r3, [r7, #24]
 8015e2a:	89fa      	ldrh	r2, [r7, #14]
 8015e2c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015e2e:	693b      	ldr	r3, [r7, #16]
 8015e30:	881b      	ldrh	r3, [r3, #0]
 8015e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015e36:	d007      	beq.n	8015e48 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015e38:	693b      	ldr	r3, [r7, #16]
 8015e3a:	881b      	ldrh	r3, [r3, #0]
 8015e3c:	4618      	mov	r0, r3
 8015e3e:	f7ff fd33 	bl	80158a8 <ptr_to_mem>
 8015e42:	4602      	mov	r2, r0
 8015e44:	89fb      	ldrh	r3, [r7, #14]
 8015e46:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8015e48:	4809      	ldr	r0, [pc, #36]	@ (8015e70 <mem_trim+0x208>)
 8015e4a:	f009 fe06 	bl	801fa5a <sys_mutex_unlock>
  return rmem;
 8015e4e:	687b      	ldr	r3, [r7, #4]
}
 8015e50:	4618      	mov	r0, r3
 8015e52:	3720      	adds	r7, #32
 8015e54:	46bd      	mov	sp, r7
 8015e56:	bd80      	pop	{r7, pc}
 8015e58:	24011404 	.word	0x24011404
 8015e5c:	24011408 	.word	0x24011408
 8015e60:	080212c0 	.word	0x080212c0
 8015e64:	0802144c 	.word	0x0802144c
 8015e68:	08021308 	.word	0x08021308
 8015e6c:	08021464 	.word	0x08021464
 8015e70:	2401140c 	.word	0x2401140c
 8015e74:	08021484 	.word	0x08021484
 8015e78:	24011410 	.word	0x24011410

08015e7c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8015e7c:	b580      	push	{r7, lr}
 8015e7e:	b088      	sub	sp, #32
 8015e80:	af00      	add	r7, sp, #0
 8015e82:	4603      	mov	r3, r0
 8015e84:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8015e86:	88fb      	ldrh	r3, [r7, #6]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d101      	bne.n	8015e90 <mem_malloc+0x14>
    return NULL;
 8015e8c:	2300      	movs	r3, #0
 8015e8e:	e0e2      	b.n	8016056 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015e90:	88fb      	ldrh	r3, [r7, #6]
 8015e92:	3303      	adds	r3, #3
 8015e94:	b29b      	uxth	r3, r3
 8015e96:	f023 0303 	bic.w	r3, r3, #3
 8015e9a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8015e9c:	8bbb      	ldrh	r3, [r7, #28]
 8015e9e:	2b0b      	cmp	r3, #11
 8015ea0:	d801      	bhi.n	8015ea6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8015ea2:	230c      	movs	r3, #12
 8015ea4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015ea6:	8bbb      	ldrh	r3, [r7, #28]
 8015ea8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015eac:	d803      	bhi.n	8015eb6 <mem_malloc+0x3a>
 8015eae:	8bba      	ldrh	r2, [r7, #28]
 8015eb0:	88fb      	ldrh	r3, [r7, #6]
 8015eb2:	429a      	cmp	r2, r3
 8015eb4:	d201      	bcs.n	8015eba <mem_malloc+0x3e>
    return NULL;
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	e0cd      	b.n	8016056 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8015eba:	4869      	ldr	r0, [pc, #420]	@ (8016060 <mem_malloc+0x1e4>)
 8015ebc:	f009 fdbe 	bl	801fa3c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ec0:	4b68      	ldr	r3, [pc, #416]	@ (8016064 <mem_malloc+0x1e8>)
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	f7ff fd01 	bl	80158cc <mem_to_ptr>
 8015eca:	4603      	mov	r3, r0
 8015ecc:	83fb      	strh	r3, [r7, #30]
 8015ece:	e0b7      	b.n	8016040 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8015ed0:	8bfb      	ldrh	r3, [r7, #30]
 8015ed2:	4618      	mov	r0, r3
 8015ed4:	f7ff fce8 	bl	80158a8 <ptr_to_mem>
 8015ed8:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8015eda:	697b      	ldr	r3, [r7, #20]
 8015edc:	791b      	ldrb	r3, [r3, #4]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	f040 80a7 	bne.w	8016032 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015ee4:	697b      	ldr	r3, [r7, #20]
 8015ee6:	881b      	ldrh	r3, [r3, #0]
 8015ee8:	461a      	mov	r2, r3
 8015eea:	8bfb      	ldrh	r3, [r7, #30]
 8015eec:	1ad3      	subs	r3, r2, r3
 8015eee:	f1a3 0208 	sub.w	r2, r3, #8
 8015ef2:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8015ef4:	429a      	cmp	r2, r3
 8015ef6:	f0c0 809c 	bcc.w	8016032 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8015efa:	697b      	ldr	r3, [r7, #20]
 8015efc:	881b      	ldrh	r3, [r3, #0]
 8015efe:	461a      	mov	r2, r3
 8015f00:	8bfb      	ldrh	r3, [r7, #30]
 8015f02:	1ad3      	subs	r3, r2, r3
 8015f04:	f1a3 0208 	sub.w	r2, r3, #8
 8015f08:	8bbb      	ldrh	r3, [r7, #28]
 8015f0a:	3314      	adds	r3, #20
 8015f0c:	429a      	cmp	r2, r3
 8015f0e:	d333      	bcc.n	8015f78 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015f10:	8bfa      	ldrh	r2, [r7, #30]
 8015f12:	8bbb      	ldrh	r3, [r7, #28]
 8015f14:	4413      	add	r3, r2
 8015f16:	b29b      	uxth	r3, r3
 8015f18:	3308      	adds	r3, #8
 8015f1a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015f1c:	8a7b      	ldrh	r3, [r7, #18]
 8015f1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015f22:	d106      	bne.n	8015f32 <mem_malloc+0xb6>
 8015f24:	4b50      	ldr	r3, [pc, #320]	@ (8016068 <mem_malloc+0x1ec>)
 8015f26:	f240 3287 	movw	r2, #903	@ 0x387
 8015f2a:	4950      	ldr	r1, [pc, #320]	@ (801606c <mem_malloc+0x1f0>)
 8015f2c:	4850      	ldr	r0, [pc, #320]	@ (8016070 <mem_malloc+0x1f4>)
 8015f2e:	f009 ff95 	bl	801fe5c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8015f32:	8a7b      	ldrh	r3, [r7, #18]
 8015f34:	4618      	mov	r0, r3
 8015f36:	f7ff fcb7 	bl	80158a8 <ptr_to_mem>
 8015f3a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8015f3c:	68fb      	ldr	r3, [r7, #12]
 8015f3e:	2200      	movs	r2, #0
 8015f40:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8015f42:	697b      	ldr	r3, [r7, #20]
 8015f44:	881a      	ldrh	r2, [r3, #0]
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	8bfa      	ldrh	r2, [r7, #30]
 8015f4e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8015f50:	697b      	ldr	r3, [r7, #20]
 8015f52:	8a7a      	ldrh	r2, [r7, #18]
 8015f54:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8015f56:	697b      	ldr	r3, [r7, #20]
 8015f58:	2201      	movs	r2, #1
 8015f5a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015f5c:	68fb      	ldr	r3, [r7, #12]
 8015f5e:	881b      	ldrh	r3, [r3, #0]
 8015f60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015f64:	d00b      	beq.n	8015f7e <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	881b      	ldrh	r3, [r3, #0]
 8015f6a:	4618      	mov	r0, r3
 8015f6c:	f7ff fc9c 	bl	80158a8 <ptr_to_mem>
 8015f70:	4602      	mov	r2, r0
 8015f72:	8a7b      	ldrh	r3, [r7, #18]
 8015f74:	8053      	strh	r3, [r2, #2]
 8015f76:	e002      	b.n	8015f7e <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8015f78:	697b      	ldr	r3, [r7, #20]
 8015f7a:	2201      	movs	r2, #1
 8015f7c:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8015f7e:	4b39      	ldr	r3, [pc, #228]	@ (8016064 <mem_malloc+0x1e8>)
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	697a      	ldr	r2, [r7, #20]
 8015f84:	429a      	cmp	r2, r3
 8015f86:	d127      	bne.n	8015fd8 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8015f88:	4b36      	ldr	r3, [pc, #216]	@ (8016064 <mem_malloc+0x1e8>)
 8015f8a:	681b      	ldr	r3, [r3, #0]
 8015f8c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8015f8e:	e005      	b.n	8015f9c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8015f90:	69bb      	ldr	r3, [r7, #24]
 8015f92:	881b      	ldrh	r3, [r3, #0]
 8015f94:	4618      	mov	r0, r3
 8015f96:	f7ff fc87 	bl	80158a8 <ptr_to_mem>
 8015f9a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8015f9c:	69bb      	ldr	r3, [r7, #24]
 8015f9e:	791b      	ldrb	r3, [r3, #4]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d004      	beq.n	8015fae <mem_malloc+0x132>
 8015fa4:	4b33      	ldr	r3, [pc, #204]	@ (8016074 <mem_malloc+0x1f8>)
 8015fa6:	681b      	ldr	r3, [r3, #0]
 8015fa8:	69ba      	ldr	r2, [r7, #24]
 8015faa:	429a      	cmp	r2, r3
 8015fac:	d1f0      	bne.n	8015f90 <mem_malloc+0x114>
          }
          lfree = cur;
 8015fae:	4a2d      	ldr	r2, [pc, #180]	@ (8016064 <mem_malloc+0x1e8>)
 8015fb0:	69bb      	ldr	r3, [r7, #24]
 8015fb2:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8016064 <mem_malloc+0x1e8>)
 8015fb6:	681a      	ldr	r2, [r3, #0]
 8015fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8016074 <mem_malloc+0x1f8>)
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	429a      	cmp	r2, r3
 8015fbe:	d00b      	beq.n	8015fd8 <mem_malloc+0x15c>
 8015fc0:	4b28      	ldr	r3, [pc, #160]	@ (8016064 <mem_malloc+0x1e8>)
 8015fc2:	681b      	ldr	r3, [r3, #0]
 8015fc4:	791b      	ldrb	r3, [r3, #4]
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d006      	beq.n	8015fd8 <mem_malloc+0x15c>
 8015fca:	4b27      	ldr	r3, [pc, #156]	@ (8016068 <mem_malloc+0x1ec>)
 8015fcc:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8015fd0:	4929      	ldr	r1, [pc, #164]	@ (8016078 <mem_malloc+0x1fc>)
 8015fd2:	4827      	ldr	r0, [pc, #156]	@ (8016070 <mem_malloc+0x1f4>)
 8015fd4:	f009 ff42 	bl	801fe5c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8015fd8:	4821      	ldr	r0, [pc, #132]	@ (8016060 <mem_malloc+0x1e4>)
 8015fda:	f009 fd3e 	bl	801fa5a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015fde:	8bba      	ldrh	r2, [r7, #28]
 8015fe0:	697b      	ldr	r3, [r7, #20]
 8015fe2:	4413      	add	r3, r2
 8015fe4:	3308      	adds	r3, #8
 8015fe6:	4a23      	ldr	r2, [pc, #140]	@ (8016074 <mem_malloc+0x1f8>)
 8015fe8:	6812      	ldr	r2, [r2, #0]
 8015fea:	4293      	cmp	r3, r2
 8015fec:	d906      	bls.n	8015ffc <mem_malloc+0x180>
 8015fee:	4b1e      	ldr	r3, [pc, #120]	@ (8016068 <mem_malloc+0x1ec>)
 8015ff0:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8015ff4:	4921      	ldr	r1, [pc, #132]	@ (801607c <mem_malloc+0x200>)
 8015ff6:	481e      	ldr	r0, [pc, #120]	@ (8016070 <mem_malloc+0x1f4>)
 8015ff8:	f009 ff30 	bl	801fe5c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8015ffc:	697b      	ldr	r3, [r7, #20]
 8015ffe:	f003 0303 	and.w	r3, r3, #3
 8016002:	2b00      	cmp	r3, #0
 8016004:	d006      	beq.n	8016014 <mem_malloc+0x198>
 8016006:	4b18      	ldr	r3, [pc, #96]	@ (8016068 <mem_malloc+0x1ec>)
 8016008:	f240 32bb 	movw	r2, #955	@ 0x3bb
 801600c:	491c      	ldr	r1, [pc, #112]	@ (8016080 <mem_malloc+0x204>)
 801600e:	4818      	ldr	r0, [pc, #96]	@ (8016070 <mem_malloc+0x1f4>)
 8016010:	f009 ff24 	bl	801fe5c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8016014:	697b      	ldr	r3, [r7, #20]
 8016016:	f003 0303 	and.w	r3, r3, #3
 801601a:	2b00      	cmp	r3, #0
 801601c:	d006      	beq.n	801602c <mem_malloc+0x1b0>
 801601e:	4b12      	ldr	r3, [pc, #72]	@ (8016068 <mem_malloc+0x1ec>)
 8016020:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8016024:	4917      	ldr	r1, [pc, #92]	@ (8016084 <mem_malloc+0x208>)
 8016026:	4812      	ldr	r0, [pc, #72]	@ (8016070 <mem_malloc+0x1f4>)
 8016028:	f009 ff18 	bl	801fe5c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801602c:	697b      	ldr	r3, [r7, #20]
 801602e:	3308      	adds	r3, #8
 8016030:	e011      	b.n	8016056 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8016032:	8bfb      	ldrh	r3, [r7, #30]
 8016034:	4618      	mov	r0, r3
 8016036:	f7ff fc37 	bl	80158a8 <ptr_to_mem>
 801603a:	4603      	mov	r3, r0
 801603c:	881b      	ldrh	r3, [r3, #0]
 801603e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8016040:	8bfa      	ldrh	r2, [r7, #30]
 8016042:	8bbb      	ldrh	r3, [r7, #28]
 8016044:	f5c3 4380 	rsb	r3, r3, #16384	@ 0x4000
 8016048:	429a      	cmp	r2, r3
 801604a:	f4ff af41 	bcc.w	8015ed0 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801604e:	4804      	ldr	r0, [pc, #16]	@ (8016060 <mem_malloc+0x1e4>)
 8016050:	f009 fd03 	bl	801fa5a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8016054:	2300      	movs	r3, #0
}
 8016056:	4618      	mov	r0, r3
 8016058:	3720      	adds	r7, #32
 801605a:	46bd      	mov	sp, r7
 801605c:	bd80      	pop	{r7, pc}
 801605e:	bf00      	nop
 8016060:	2401140c 	.word	0x2401140c
 8016064:	24011410 	.word	0x24011410
 8016068:	080212c0 	.word	0x080212c0
 801606c:	08021484 	.word	0x08021484
 8016070:	08021308 	.word	0x08021308
 8016074:	24011408 	.word	0x24011408
 8016078:	08021498 	.word	0x08021498
 801607c:	080214b4 	.word	0x080214b4
 8016080:	080214e4 	.word	0x080214e4
 8016084:	08021514 	.word	0x08021514

08016088 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8016088:	b480      	push	{r7}
 801608a:	b085      	sub	sp, #20
 801608c:	af00      	add	r7, sp, #0
 801608e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	689b      	ldr	r3, [r3, #8]
 8016094:	2200      	movs	r2, #0
 8016096:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8016098:	687b      	ldr	r3, [r7, #4]
 801609a:	685b      	ldr	r3, [r3, #4]
 801609c:	3303      	adds	r3, #3
 801609e:	f023 0303 	bic.w	r3, r3, #3
 80160a2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80160a4:	2300      	movs	r3, #0
 80160a6:	60fb      	str	r3, [r7, #12]
 80160a8:	e011      	b.n	80160ce <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	689b      	ldr	r3, [r3, #8]
 80160ae:	681a      	ldr	r2, [r3, #0]
 80160b0:	68bb      	ldr	r3, [r7, #8]
 80160b2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	689b      	ldr	r3, [r3, #8]
 80160b8:	68ba      	ldr	r2, [r7, #8]
 80160ba:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	881b      	ldrh	r3, [r3, #0]
 80160c0:	461a      	mov	r2, r3
 80160c2:	68bb      	ldr	r3, [r7, #8]
 80160c4:	4413      	add	r3, r2
 80160c6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	3301      	adds	r3, #1
 80160cc:	60fb      	str	r3, [r7, #12]
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	885b      	ldrh	r3, [r3, #2]
 80160d2:	461a      	mov	r2, r3
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	4293      	cmp	r3, r2
 80160d8:	dbe7      	blt.n	80160aa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80160da:	bf00      	nop
 80160dc:	bf00      	nop
 80160de:	3714      	adds	r7, #20
 80160e0:	46bd      	mov	sp, r7
 80160e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e6:	4770      	bx	lr

080160e8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b082      	sub	sp, #8
 80160ec:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80160ee:	2300      	movs	r3, #0
 80160f0:	80fb      	strh	r3, [r7, #6]
 80160f2:	e009      	b.n	8016108 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80160f4:	88fb      	ldrh	r3, [r7, #6]
 80160f6:	4a08      	ldr	r2, [pc, #32]	@ (8016118 <memp_init+0x30>)
 80160f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80160fc:	4618      	mov	r0, r3
 80160fe:	f7ff ffc3 	bl	8016088 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016102:	88fb      	ldrh	r3, [r7, #6]
 8016104:	3301      	adds	r3, #1
 8016106:	80fb      	strh	r3, [r7, #6]
 8016108:	88fb      	ldrh	r3, [r7, #6]
 801610a:	2b0c      	cmp	r3, #12
 801610c:	d9f2      	bls.n	80160f4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801610e:	bf00      	nop
 8016110:	bf00      	nop
 8016112:	3708      	adds	r7, #8
 8016114:	46bd      	mov	sp, r7
 8016116:	bd80      	pop	{r7, pc}
 8016118:	080244b0 	.word	0x080244b0

0801611c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801611c:	b580      	push	{r7, lr}
 801611e:	b084      	sub	sp, #16
 8016120:	af00      	add	r7, sp, #0
 8016122:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8016124:	f009 fcc6 	bl	801fab4 <sys_arch_protect>
 8016128:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	689b      	ldr	r3, [r3, #8]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8016132:	68bb      	ldr	r3, [r7, #8]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d015      	beq.n	8016164 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	689b      	ldr	r3, [r3, #8]
 801613c:	68ba      	ldr	r2, [r7, #8]
 801613e:	6812      	ldr	r2, [r2, #0]
 8016140:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8016142:	68bb      	ldr	r3, [r7, #8]
 8016144:	f003 0303 	and.w	r3, r3, #3
 8016148:	2b00      	cmp	r3, #0
 801614a:	d006      	beq.n	801615a <do_memp_malloc_pool+0x3e>
 801614c:	4b09      	ldr	r3, [pc, #36]	@ (8016174 <do_memp_malloc_pool+0x58>)
 801614e:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8016152:	4909      	ldr	r1, [pc, #36]	@ (8016178 <do_memp_malloc_pool+0x5c>)
 8016154:	4809      	ldr	r0, [pc, #36]	@ (801617c <do_memp_malloc_pool+0x60>)
 8016156:	f009 fe81 	bl	801fe5c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801615a:	68f8      	ldr	r0, [r7, #12]
 801615c:	f009 fcb8 	bl	801fad0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8016160:	68bb      	ldr	r3, [r7, #8]
 8016162:	e003      	b.n	801616c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8016164:	68f8      	ldr	r0, [r7, #12]
 8016166:	f009 fcb3 	bl	801fad0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801616a:	2300      	movs	r3, #0
}
 801616c:	4618      	mov	r0, r3
 801616e:	3710      	adds	r7, #16
 8016170:	46bd      	mov	sp, r7
 8016172:	bd80      	pop	{r7, pc}
 8016174:	08021538 	.word	0x08021538
 8016178:	08021568 	.word	0x08021568
 801617c:	0802158c 	.word	0x0802158c

08016180 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8016180:	b580      	push	{r7, lr}
 8016182:	b082      	sub	sp, #8
 8016184:	af00      	add	r7, sp, #0
 8016186:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	2b00      	cmp	r3, #0
 801618c:	d106      	bne.n	801619c <memp_malloc_pool+0x1c>
 801618e:	4b0a      	ldr	r3, [pc, #40]	@ (80161b8 <memp_malloc_pool+0x38>)
 8016190:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8016194:	4909      	ldr	r1, [pc, #36]	@ (80161bc <memp_malloc_pool+0x3c>)
 8016196:	480a      	ldr	r0, [pc, #40]	@ (80161c0 <memp_malloc_pool+0x40>)
 8016198:	f009 fe60 	bl	801fe5c <iprintf>
  if (desc == NULL) {
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d101      	bne.n	80161a6 <memp_malloc_pool+0x26>
    return NULL;
 80161a2:	2300      	movs	r3, #0
 80161a4:	e003      	b.n	80161ae <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 80161a6:	6878      	ldr	r0, [r7, #4]
 80161a8:	f7ff ffb8 	bl	801611c <do_memp_malloc_pool>
 80161ac:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80161ae:	4618      	mov	r0, r3
 80161b0:	3708      	adds	r7, #8
 80161b2:	46bd      	mov	sp, r7
 80161b4:	bd80      	pop	{r7, pc}
 80161b6:	bf00      	nop
 80161b8:	08021538 	.word	0x08021538
 80161bc:	080215b4 	.word	0x080215b4
 80161c0:	0802158c 	.word	0x0802158c

080161c4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80161c4:	b580      	push	{r7, lr}
 80161c6:	b084      	sub	sp, #16
 80161c8:	af00      	add	r7, sp, #0
 80161ca:	4603      	mov	r3, r0
 80161cc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80161ce:	79fb      	ldrb	r3, [r7, #7]
 80161d0:	2b0c      	cmp	r3, #12
 80161d2:	d908      	bls.n	80161e6 <memp_malloc+0x22>
 80161d4:	4b0a      	ldr	r3, [pc, #40]	@ (8016200 <memp_malloc+0x3c>)
 80161d6:	f240 1257 	movw	r2, #343	@ 0x157
 80161da:	490a      	ldr	r1, [pc, #40]	@ (8016204 <memp_malloc+0x40>)
 80161dc:	480a      	ldr	r0, [pc, #40]	@ (8016208 <memp_malloc+0x44>)
 80161de:	f009 fe3d 	bl	801fe5c <iprintf>
 80161e2:	2300      	movs	r3, #0
 80161e4:	e008      	b.n	80161f8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80161e6:	79fb      	ldrb	r3, [r7, #7]
 80161e8:	4a08      	ldr	r2, [pc, #32]	@ (801620c <memp_malloc+0x48>)
 80161ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80161ee:	4618      	mov	r0, r3
 80161f0:	f7ff ff94 	bl	801611c <do_memp_malloc_pool>
 80161f4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80161f6:	68fb      	ldr	r3, [r7, #12]
}
 80161f8:	4618      	mov	r0, r3
 80161fa:	3710      	adds	r7, #16
 80161fc:	46bd      	mov	sp, r7
 80161fe:	bd80      	pop	{r7, pc}
 8016200:	08021538 	.word	0x08021538
 8016204:	080215c8 	.word	0x080215c8
 8016208:	0802158c 	.word	0x0802158c
 801620c:	080244b0 	.word	0x080244b0

08016210 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8016210:	b580      	push	{r7, lr}
 8016212:	b084      	sub	sp, #16
 8016214:	af00      	add	r7, sp, #0
 8016216:	6078      	str	r0, [r7, #4]
 8016218:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801621a:	683b      	ldr	r3, [r7, #0]
 801621c:	f003 0303 	and.w	r3, r3, #3
 8016220:	2b00      	cmp	r3, #0
 8016222:	d006      	beq.n	8016232 <do_memp_free_pool+0x22>
 8016224:	4b0d      	ldr	r3, [pc, #52]	@ (801625c <do_memp_free_pool+0x4c>)
 8016226:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 801622a:	490d      	ldr	r1, [pc, #52]	@ (8016260 <do_memp_free_pool+0x50>)
 801622c:	480d      	ldr	r0, [pc, #52]	@ (8016264 <do_memp_free_pool+0x54>)
 801622e:	f009 fe15 	bl	801fe5c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8016232:	683b      	ldr	r3, [r7, #0]
 8016234:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8016236:	f009 fc3d 	bl	801fab4 <sys_arch_protect>
 801623a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	689b      	ldr	r3, [r3, #8]
 8016240:	681a      	ldr	r2, [r3, #0]
 8016242:	68fb      	ldr	r3, [r7, #12]
 8016244:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	689b      	ldr	r3, [r3, #8]
 801624a:	68fa      	ldr	r2, [r7, #12]
 801624c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801624e:	68b8      	ldr	r0, [r7, #8]
 8016250:	f009 fc3e 	bl	801fad0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8016254:	bf00      	nop
 8016256:	3710      	adds	r7, #16
 8016258:	46bd      	mov	sp, r7
 801625a:	bd80      	pop	{r7, pc}
 801625c:	08021538 	.word	0x08021538
 8016260:	080215e8 	.word	0x080215e8
 8016264:	0802158c 	.word	0x0802158c

08016268 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8016268:	b580      	push	{r7, lr}
 801626a:	b082      	sub	sp, #8
 801626c:	af00      	add	r7, sp, #0
 801626e:	6078      	str	r0, [r7, #4]
 8016270:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	2b00      	cmp	r3, #0
 8016276:	d106      	bne.n	8016286 <memp_free_pool+0x1e>
 8016278:	4b0a      	ldr	r3, [pc, #40]	@ (80162a4 <memp_free_pool+0x3c>)
 801627a:	f240 1295 	movw	r2, #405	@ 0x195
 801627e:	490a      	ldr	r1, [pc, #40]	@ (80162a8 <memp_free_pool+0x40>)
 8016280:	480a      	ldr	r0, [pc, #40]	@ (80162ac <memp_free_pool+0x44>)
 8016282:	f009 fdeb 	bl	801fe5c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	2b00      	cmp	r3, #0
 801628a:	d007      	beq.n	801629c <memp_free_pool+0x34>
 801628c:	683b      	ldr	r3, [r7, #0]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d004      	beq.n	801629c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8016292:	6839      	ldr	r1, [r7, #0]
 8016294:	6878      	ldr	r0, [r7, #4]
 8016296:	f7ff ffbb 	bl	8016210 <do_memp_free_pool>
 801629a:	e000      	b.n	801629e <memp_free_pool+0x36>
    return;
 801629c:	bf00      	nop
}
 801629e:	3708      	adds	r7, #8
 80162a0:	46bd      	mov	sp, r7
 80162a2:	bd80      	pop	{r7, pc}
 80162a4:	08021538 	.word	0x08021538
 80162a8:	080215b4 	.word	0x080215b4
 80162ac:	0802158c 	.word	0x0802158c

080162b0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80162b0:	b580      	push	{r7, lr}
 80162b2:	b082      	sub	sp, #8
 80162b4:	af00      	add	r7, sp, #0
 80162b6:	4603      	mov	r3, r0
 80162b8:	6039      	str	r1, [r7, #0]
 80162ba:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80162bc:	79fb      	ldrb	r3, [r7, #7]
 80162be:	2b0c      	cmp	r3, #12
 80162c0:	d907      	bls.n	80162d2 <memp_free+0x22>
 80162c2:	4b0c      	ldr	r3, [pc, #48]	@ (80162f4 <memp_free+0x44>)
 80162c4:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80162c8:	490b      	ldr	r1, [pc, #44]	@ (80162f8 <memp_free+0x48>)
 80162ca:	480c      	ldr	r0, [pc, #48]	@ (80162fc <memp_free+0x4c>)
 80162cc:	f009 fdc6 	bl	801fe5c <iprintf>
 80162d0:	e00c      	b.n	80162ec <memp_free+0x3c>

  if (mem == NULL) {
 80162d2:	683b      	ldr	r3, [r7, #0]
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d008      	beq.n	80162ea <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80162d8:	79fb      	ldrb	r3, [r7, #7]
 80162da:	4a09      	ldr	r2, [pc, #36]	@ (8016300 <memp_free+0x50>)
 80162dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80162e0:	6839      	ldr	r1, [r7, #0]
 80162e2:	4618      	mov	r0, r3
 80162e4:	f7ff ff94 	bl	8016210 <do_memp_free_pool>
 80162e8:	e000      	b.n	80162ec <memp_free+0x3c>
    return;
 80162ea:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80162ec:	3708      	adds	r7, #8
 80162ee:	46bd      	mov	sp, r7
 80162f0:	bd80      	pop	{r7, pc}
 80162f2:	bf00      	nop
 80162f4:	08021538 	.word	0x08021538
 80162f8:	08021608 	.word	0x08021608
 80162fc:	0802158c 	.word	0x0802158c
 8016300:	080244b0 	.word	0x080244b0

08016304 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8016304:	b480      	push	{r7}
 8016306:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8016308:	bf00      	nop
 801630a:	46bd      	mov	sp, r7
 801630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016310:	4770      	bx	lr
	...

08016314 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8016314:	b580      	push	{r7, lr}
 8016316:	b086      	sub	sp, #24
 8016318:	af00      	add	r7, sp, #0
 801631a:	60f8      	str	r0, [r7, #12]
 801631c:	60b9      	str	r1, [r7, #8]
 801631e:	607a      	str	r2, [r7, #4]
 8016320:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	2b00      	cmp	r3, #0
 8016326:	d108      	bne.n	801633a <netif_add+0x26>
 8016328:	4b57      	ldr	r3, [pc, #348]	@ (8016488 <netif_add+0x174>)
 801632a:	f240 1227 	movw	r2, #295	@ 0x127
 801632e:	4957      	ldr	r1, [pc, #348]	@ (801648c <netif_add+0x178>)
 8016330:	4857      	ldr	r0, [pc, #348]	@ (8016490 <netif_add+0x17c>)
 8016332:	f009 fd93 	bl	801fe5c <iprintf>
 8016336:	2300      	movs	r3, #0
 8016338:	e0a2      	b.n	8016480 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801633c:	2b00      	cmp	r3, #0
 801633e:	d108      	bne.n	8016352 <netif_add+0x3e>
 8016340:	4b51      	ldr	r3, [pc, #324]	@ (8016488 <netif_add+0x174>)
 8016342:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8016346:	4953      	ldr	r1, [pc, #332]	@ (8016494 <netif_add+0x180>)
 8016348:	4851      	ldr	r0, [pc, #324]	@ (8016490 <netif_add+0x17c>)
 801634a:	f009 fd87 	bl	801fe5c <iprintf>
 801634e:	2300      	movs	r3, #0
 8016350:	e096      	b.n	8016480 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8016352:	68bb      	ldr	r3, [r7, #8]
 8016354:	2b00      	cmp	r3, #0
 8016356:	d101      	bne.n	801635c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8016358:	4b4f      	ldr	r3, [pc, #316]	@ (8016498 <netif_add+0x184>)
 801635a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801635c:	687b      	ldr	r3, [r7, #4]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d101      	bne.n	8016366 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8016362:	4b4d      	ldr	r3, [pc, #308]	@ (8016498 <netif_add+0x184>)
 8016364:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8016366:	683b      	ldr	r3, [r7, #0]
 8016368:	2b00      	cmp	r3, #0
 801636a:	d101      	bne.n	8016370 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801636c:	4b4a      	ldr	r3, [pc, #296]	@ (8016498 <netif_add+0x184>)
 801636e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	2200      	movs	r2, #0
 8016374:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	2200      	movs	r2, #0
 801637a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	2200      	movs	r2, #0
 8016380:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8016382:	68fb      	ldr	r3, [r7, #12]
 8016384:	4a45      	ldr	r2, [pc, #276]	@ (801649c <netif_add+0x188>)
 8016386:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8016388:	68fb      	ldr	r3, [r7, #12]
 801638a:	2200      	movs	r2, #0
 801638c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801638e:	68fb      	ldr	r3, [r7, #12]
 8016390:	2200      	movs	r2, #0
 8016392:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8016396:	68fb      	ldr	r3, [r7, #12]
 8016398:	2200      	movs	r2, #0
 801639a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801639c:	68fb      	ldr	r3, [r7, #12]
 801639e:	6a3a      	ldr	r2, [r7, #32]
 80163a0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80163a2:	4b3f      	ldr	r3, [pc, #252]	@ (80164a0 <netif_add+0x18c>)
 80163a4:	781a      	ldrb	r2, [r3, #0]
 80163a6:	68fb      	ldr	r3, [r7, #12]
 80163a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80163b0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80163b2:	683b      	ldr	r3, [r7, #0]
 80163b4:	687a      	ldr	r2, [r7, #4]
 80163b6:	68b9      	ldr	r1, [r7, #8]
 80163b8:	68f8      	ldr	r0, [r7, #12]
 80163ba:	f000 f913 	bl	80165e4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80163be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163c0:	68f8      	ldr	r0, [r7, #12]
 80163c2:	4798      	blx	r3
 80163c4:	4603      	mov	r3, r0
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d001      	beq.n	80163ce <netif_add+0xba>
    return NULL;
 80163ca:	2300      	movs	r3, #0
 80163cc:	e058      	b.n	8016480 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80163d4:	2bff      	cmp	r3, #255	@ 0xff
 80163d6:	d103      	bne.n	80163e0 <netif_add+0xcc>
        netif->num = 0;
 80163d8:	68fb      	ldr	r3, [r7, #12]
 80163da:	2200      	movs	r2, #0
 80163dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80163e0:	2300      	movs	r3, #0
 80163e2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80163e4:	4b2f      	ldr	r3, [pc, #188]	@ (80164a4 <netif_add+0x190>)
 80163e6:	681b      	ldr	r3, [r3, #0]
 80163e8:	617b      	str	r3, [r7, #20]
 80163ea:	e02b      	b.n	8016444 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80163ec:	697a      	ldr	r2, [r7, #20]
 80163ee:	68fb      	ldr	r3, [r7, #12]
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d106      	bne.n	8016402 <netif_add+0xee>
 80163f4:	4b24      	ldr	r3, [pc, #144]	@ (8016488 <netif_add+0x174>)
 80163f6:	f240 128b 	movw	r2, #395	@ 0x18b
 80163fa:	492b      	ldr	r1, [pc, #172]	@ (80164a8 <netif_add+0x194>)
 80163fc:	4824      	ldr	r0, [pc, #144]	@ (8016490 <netif_add+0x17c>)
 80163fe:	f009 fd2d 	bl	801fe5c <iprintf>
        num_netifs++;
 8016402:	693b      	ldr	r3, [r7, #16]
 8016404:	3301      	adds	r3, #1
 8016406:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8016408:	693b      	ldr	r3, [r7, #16]
 801640a:	2bff      	cmp	r3, #255	@ 0xff
 801640c:	dd06      	ble.n	801641c <netif_add+0x108>
 801640e:	4b1e      	ldr	r3, [pc, #120]	@ (8016488 <netif_add+0x174>)
 8016410:	f240 128d 	movw	r2, #397	@ 0x18d
 8016414:	4925      	ldr	r1, [pc, #148]	@ (80164ac <netif_add+0x198>)
 8016416:	481e      	ldr	r0, [pc, #120]	@ (8016490 <netif_add+0x17c>)
 8016418:	f009 fd20 	bl	801fe5c <iprintf>
        if (netif2->num == netif->num) {
 801641c:	697b      	ldr	r3, [r7, #20]
 801641e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016428:	429a      	cmp	r2, r3
 801642a:	d108      	bne.n	801643e <netif_add+0x12a>
          netif->num++;
 801642c:	68fb      	ldr	r3, [r7, #12]
 801642e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016432:	3301      	adds	r3, #1
 8016434:	b2da      	uxtb	r2, r3
 8016436:	68fb      	ldr	r3, [r7, #12]
 8016438:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 801643c:	e005      	b.n	801644a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801643e:	697b      	ldr	r3, [r7, #20]
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	617b      	str	r3, [r7, #20]
 8016444:	697b      	ldr	r3, [r7, #20]
 8016446:	2b00      	cmp	r3, #0
 8016448:	d1d0      	bne.n	80163ec <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 801644a:	697b      	ldr	r3, [r7, #20]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d1be      	bne.n	80163ce <netif_add+0xba>
  }
  if (netif->num == 254) {
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016456:	2bfe      	cmp	r3, #254	@ 0xfe
 8016458:	d103      	bne.n	8016462 <netif_add+0x14e>
    netif_num = 0;
 801645a:	4b11      	ldr	r3, [pc, #68]	@ (80164a0 <netif_add+0x18c>)
 801645c:	2200      	movs	r2, #0
 801645e:	701a      	strb	r2, [r3, #0]
 8016460:	e006      	b.n	8016470 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016468:	3301      	adds	r3, #1
 801646a:	b2da      	uxtb	r2, r3
 801646c:	4b0c      	ldr	r3, [pc, #48]	@ (80164a0 <netif_add+0x18c>)
 801646e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8016470:	4b0c      	ldr	r3, [pc, #48]	@ (80164a4 <netif_add+0x190>)
 8016472:	681a      	ldr	r2, [r3, #0]
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8016478:	4a0a      	ldr	r2, [pc, #40]	@ (80164a4 <netif_add+0x190>)
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801647e:	68fb      	ldr	r3, [r7, #12]
}
 8016480:	4618      	mov	r0, r3
 8016482:	3718      	adds	r7, #24
 8016484:	46bd      	mov	sp, r7
 8016486:	bd80      	pop	{r7, pc}
 8016488:	08021624 	.word	0x08021624
 801648c:	080216b8 	.word	0x080216b8
 8016490:	08021674 	.word	0x08021674
 8016494:	080216d4 	.word	0x080216d4
 8016498:	08024524 	.word	0x08024524
 801649c:	080168bf 	.word	0x080168bf
 80164a0:	240144e8 	.word	0x240144e8
 80164a4:	240144e0 	.word	0x240144e0
 80164a8:	080216f8 	.word	0x080216f8
 80164ac:	0802170c 	.word	0x0802170c

080164b0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80164b0:	b580      	push	{r7, lr}
 80164b2:	b082      	sub	sp, #8
 80164b4:	af00      	add	r7, sp, #0
 80164b6:	6078      	str	r0, [r7, #4]
 80164b8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80164ba:	6839      	ldr	r1, [r7, #0]
 80164bc:	6878      	ldr	r0, [r7, #4]
 80164be:	f002 fb8f 	bl	8018be0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80164c2:	6839      	ldr	r1, [r7, #0]
 80164c4:	6878      	ldr	r0, [r7, #4]
 80164c6:	f006 ff2b 	bl	801d320 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80164ca:	bf00      	nop
 80164cc:	3708      	adds	r7, #8
 80164ce:	46bd      	mov	sp, r7
 80164d0:	bd80      	pop	{r7, pc}
	...

080164d4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b086      	sub	sp, #24
 80164d8:	af00      	add	r7, sp, #0
 80164da:	60f8      	str	r0, [r7, #12]
 80164dc:	60b9      	str	r1, [r7, #8]
 80164de:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80164e0:	68bb      	ldr	r3, [r7, #8]
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d106      	bne.n	80164f4 <netif_do_set_ipaddr+0x20>
 80164e6:	4b1d      	ldr	r3, [pc, #116]	@ (801655c <netif_do_set_ipaddr+0x88>)
 80164e8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80164ec:	491c      	ldr	r1, [pc, #112]	@ (8016560 <netif_do_set_ipaddr+0x8c>)
 80164ee:	481d      	ldr	r0, [pc, #116]	@ (8016564 <netif_do_set_ipaddr+0x90>)
 80164f0:	f009 fcb4 	bl	801fe5c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	d106      	bne.n	8016508 <netif_do_set_ipaddr+0x34>
 80164fa:	4b18      	ldr	r3, [pc, #96]	@ (801655c <netif_do_set_ipaddr+0x88>)
 80164fc:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8016500:	4917      	ldr	r1, [pc, #92]	@ (8016560 <netif_do_set_ipaddr+0x8c>)
 8016502:	4818      	ldr	r0, [pc, #96]	@ (8016564 <netif_do_set_ipaddr+0x90>)
 8016504:	f009 fcaa 	bl	801fe5c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8016508:	68bb      	ldr	r3, [r7, #8]
 801650a:	681a      	ldr	r2, [r3, #0]
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	3304      	adds	r3, #4
 8016510:	681b      	ldr	r3, [r3, #0]
 8016512:	429a      	cmp	r2, r3
 8016514:	d01c      	beq.n	8016550 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8016516:	68bb      	ldr	r3, [r7, #8]
 8016518:	681b      	ldr	r3, [r3, #0]
 801651a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	3304      	adds	r3, #4
 8016520:	681a      	ldr	r2, [r3, #0]
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8016526:	f107 0314 	add.w	r3, r7, #20
 801652a:	4619      	mov	r1, r3
 801652c:	6878      	ldr	r0, [r7, #4]
 801652e:	f7ff ffbf 	bl	80164b0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8016532:	68bb      	ldr	r3, [r7, #8]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d002      	beq.n	801653e <netif_do_set_ipaddr+0x6a>
 8016538:	68bb      	ldr	r3, [r7, #8]
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	e000      	b.n	8016540 <netif_do_set_ipaddr+0x6c>
 801653e:	2300      	movs	r3, #0
 8016540:	68fa      	ldr	r2, [r7, #12]
 8016542:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8016544:	2101      	movs	r1, #1
 8016546:	68f8      	ldr	r0, [r7, #12]
 8016548:	f000 f8d2 	bl	80166f0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801654c:	2301      	movs	r3, #1
 801654e:	e000      	b.n	8016552 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8016550:	2300      	movs	r3, #0
}
 8016552:	4618      	mov	r0, r3
 8016554:	3718      	adds	r7, #24
 8016556:	46bd      	mov	sp, r7
 8016558:	bd80      	pop	{r7, pc}
 801655a:	bf00      	nop
 801655c:	08021624 	.word	0x08021624
 8016560:	0802173c 	.word	0x0802173c
 8016564:	08021674 	.word	0x08021674

08016568 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8016568:	b480      	push	{r7}
 801656a:	b085      	sub	sp, #20
 801656c:	af00      	add	r7, sp, #0
 801656e:	60f8      	str	r0, [r7, #12]
 8016570:	60b9      	str	r1, [r7, #8]
 8016572:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8016574:	68bb      	ldr	r3, [r7, #8]
 8016576:	681a      	ldr	r2, [r3, #0]
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	3308      	adds	r3, #8
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	429a      	cmp	r2, r3
 8016580:	d00a      	beq.n	8016598 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8016582:	68bb      	ldr	r3, [r7, #8]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d002      	beq.n	801658e <netif_do_set_netmask+0x26>
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	e000      	b.n	8016590 <netif_do_set_netmask+0x28>
 801658e:	2300      	movs	r3, #0
 8016590:	68fa      	ldr	r2, [r7, #12]
 8016592:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8016594:	2301      	movs	r3, #1
 8016596:	e000      	b.n	801659a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8016598:	2300      	movs	r3, #0
}
 801659a:	4618      	mov	r0, r3
 801659c:	3714      	adds	r7, #20
 801659e:	46bd      	mov	sp, r7
 80165a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165a4:	4770      	bx	lr

080165a6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80165a6:	b480      	push	{r7}
 80165a8:	b085      	sub	sp, #20
 80165aa:	af00      	add	r7, sp, #0
 80165ac:	60f8      	str	r0, [r7, #12]
 80165ae:	60b9      	str	r1, [r7, #8]
 80165b0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	681a      	ldr	r2, [r3, #0]
 80165b6:	68fb      	ldr	r3, [r7, #12]
 80165b8:	330c      	adds	r3, #12
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	429a      	cmp	r2, r3
 80165be:	d00a      	beq.n	80165d6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80165c0:	68bb      	ldr	r3, [r7, #8]
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	d002      	beq.n	80165cc <netif_do_set_gw+0x26>
 80165c6:	68bb      	ldr	r3, [r7, #8]
 80165c8:	681b      	ldr	r3, [r3, #0]
 80165ca:	e000      	b.n	80165ce <netif_do_set_gw+0x28>
 80165cc:	2300      	movs	r3, #0
 80165ce:	68fa      	ldr	r2, [r7, #12]
 80165d0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80165d2:	2301      	movs	r3, #1
 80165d4:	e000      	b.n	80165d8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80165d6:	2300      	movs	r3, #0
}
 80165d8:	4618      	mov	r0, r3
 80165da:	3714      	adds	r7, #20
 80165dc:	46bd      	mov	sp, r7
 80165de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165e2:	4770      	bx	lr

080165e4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80165e4:	b580      	push	{r7, lr}
 80165e6:	b088      	sub	sp, #32
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	60f8      	str	r0, [r7, #12]
 80165ec:	60b9      	str	r1, [r7, #8]
 80165ee:	607a      	str	r2, [r7, #4]
 80165f0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80165f2:	2300      	movs	r3, #0
 80165f4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80165f6:	2300      	movs	r3, #0
 80165f8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80165fa:	68bb      	ldr	r3, [r7, #8]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d101      	bne.n	8016604 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8016600:	4b1c      	ldr	r3, [pc, #112]	@ (8016674 <netif_set_addr+0x90>)
 8016602:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	2b00      	cmp	r3, #0
 8016608:	d101      	bne.n	801660e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801660a:	4b1a      	ldr	r3, [pc, #104]	@ (8016674 <netif_set_addr+0x90>)
 801660c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801660e:	683b      	ldr	r3, [r7, #0]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d101      	bne.n	8016618 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8016614:	4b17      	ldr	r3, [pc, #92]	@ (8016674 <netif_set_addr+0x90>)
 8016616:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8016618:	68bb      	ldr	r3, [r7, #8]
 801661a:	2b00      	cmp	r3, #0
 801661c:	d003      	beq.n	8016626 <netif_set_addr+0x42>
 801661e:	68bb      	ldr	r3, [r7, #8]
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	2b00      	cmp	r3, #0
 8016624:	d101      	bne.n	801662a <netif_set_addr+0x46>
 8016626:	2301      	movs	r3, #1
 8016628:	e000      	b.n	801662c <netif_set_addr+0x48>
 801662a:	2300      	movs	r3, #0
 801662c:	617b      	str	r3, [r7, #20]
  if (remove) {
 801662e:	697b      	ldr	r3, [r7, #20]
 8016630:	2b00      	cmp	r3, #0
 8016632:	d006      	beq.n	8016642 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016634:	f107 0310 	add.w	r3, r7, #16
 8016638:	461a      	mov	r2, r3
 801663a:	68b9      	ldr	r1, [r7, #8]
 801663c:	68f8      	ldr	r0, [r7, #12]
 801663e:	f7ff ff49 	bl	80164d4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8016642:	69fa      	ldr	r2, [r7, #28]
 8016644:	6879      	ldr	r1, [r7, #4]
 8016646:	68f8      	ldr	r0, [r7, #12]
 8016648:	f7ff ff8e 	bl	8016568 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801664c:	69ba      	ldr	r2, [r7, #24]
 801664e:	6839      	ldr	r1, [r7, #0]
 8016650:	68f8      	ldr	r0, [r7, #12]
 8016652:	f7ff ffa8 	bl	80165a6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8016656:	697b      	ldr	r3, [r7, #20]
 8016658:	2b00      	cmp	r3, #0
 801665a:	d106      	bne.n	801666a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801665c:	f107 0310 	add.w	r3, r7, #16
 8016660:	461a      	mov	r2, r3
 8016662:	68b9      	ldr	r1, [r7, #8]
 8016664:	68f8      	ldr	r0, [r7, #12]
 8016666:	f7ff ff35 	bl	80164d4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801666a:	bf00      	nop
 801666c:	3720      	adds	r7, #32
 801666e:	46bd      	mov	sp, r7
 8016670:	bd80      	pop	{r7, pc}
 8016672:	bf00      	nop
 8016674:	08024524 	.word	0x08024524

08016678 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8016678:	b480      	push	{r7}
 801667a:	b083      	sub	sp, #12
 801667c:	af00      	add	r7, sp, #0
 801667e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8016680:	4a04      	ldr	r2, [pc, #16]	@ (8016694 <netif_set_default+0x1c>)
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8016686:	bf00      	nop
 8016688:	370c      	adds	r7, #12
 801668a:	46bd      	mov	sp, r7
 801668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016690:	4770      	bx	lr
 8016692:	bf00      	nop
 8016694:	240144e4 	.word	0x240144e4

08016698 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8016698:	b580      	push	{r7, lr}
 801669a:	b082      	sub	sp, #8
 801669c:	af00      	add	r7, sp, #0
 801669e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d107      	bne.n	80166b6 <netif_set_up+0x1e>
 80166a6:	4b0f      	ldr	r3, [pc, #60]	@ (80166e4 <netif_set_up+0x4c>)
 80166a8:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80166ac:	490e      	ldr	r1, [pc, #56]	@ (80166e8 <netif_set_up+0x50>)
 80166ae:	480f      	ldr	r0, [pc, #60]	@ (80166ec <netif_set_up+0x54>)
 80166b0:	f009 fbd4 	bl	801fe5c <iprintf>
 80166b4:	e013      	b.n	80166de <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80166bc:	f003 0301 	and.w	r3, r3, #1
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d10c      	bne.n	80166de <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80166ca:	f043 0301 	orr.w	r3, r3, #1
 80166ce:	b2da      	uxtb	r2, r3
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80166d6:	2103      	movs	r1, #3
 80166d8:	6878      	ldr	r0, [r7, #4]
 80166da:	f000 f809 	bl	80166f0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80166de:	3708      	adds	r7, #8
 80166e0:	46bd      	mov	sp, r7
 80166e2:	bd80      	pop	{r7, pc}
 80166e4:	08021624 	.word	0x08021624
 80166e8:	080217ac 	.word	0x080217ac
 80166ec:	08021674 	.word	0x08021674

080166f0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80166f0:	b580      	push	{r7, lr}
 80166f2:	b082      	sub	sp, #8
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	6078      	str	r0, [r7, #4]
 80166f8:	460b      	mov	r3, r1
 80166fa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d106      	bne.n	8016710 <netif_issue_reports+0x20>
 8016702:	4b18      	ldr	r3, [pc, #96]	@ (8016764 <netif_issue_reports+0x74>)
 8016704:	f240 326d 	movw	r2, #877	@ 0x36d
 8016708:	4917      	ldr	r1, [pc, #92]	@ (8016768 <netif_issue_reports+0x78>)
 801670a:	4818      	ldr	r0, [pc, #96]	@ (801676c <netif_issue_reports+0x7c>)
 801670c:	f009 fba6 	bl	801fe5c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016716:	f003 0304 	and.w	r3, r3, #4
 801671a:	2b00      	cmp	r3, #0
 801671c:	d01e      	beq.n	801675c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016724:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8016728:	2b00      	cmp	r3, #0
 801672a:	d017      	beq.n	801675c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801672c:	78fb      	ldrb	r3, [r7, #3]
 801672e:	f003 0301 	and.w	r3, r3, #1
 8016732:	2b00      	cmp	r3, #0
 8016734:	d013      	beq.n	801675e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	3304      	adds	r3, #4
 801673a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801673c:	2b00      	cmp	r3, #0
 801673e:	d00e      	beq.n	801675e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016746:	f003 0308 	and.w	r3, r3, #8
 801674a:	2b00      	cmp	r3, #0
 801674c:	d007      	beq.n	801675e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	3304      	adds	r3, #4
 8016752:	4619      	mov	r1, r3
 8016754:	6878      	ldr	r0, [r7, #4]
 8016756:	f007 fd4d 	bl	801e1f4 <etharp_request>
 801675a:	e000      	b.n	801675e <netif_issue_reports+0x6e>
    return;
 801675c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801675e:	3708      	adds	r7, #8
 8016760:	46bd      	mov	sp, r7
 8016762:	bd80      	pop	{r7, pc}
 8016764:	08021624 	.word	0x08021624
 8016768:	080217c8 	.word	0x080217c8
 801676c:	08021674 	.word	0x08021674

08016770 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8016770:	b580      	push	{r7, lr}
 8016772:	b082      	sub	sp, #8
 8016774:	af00      	add	r7, sp, #0
 8016776:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d107      	bne.n	801678e <netif_set_down+0x1e>
 801677e:	4b12      	ldr	r3, [pc, #72]	@ (80167c8 <netif_set_down+0x58>)
 8016780:	f240 329b 	movw	r2, #923	@ 0x39b
 8016784:	4911      	ldr	r1, [pc, #68]	@ (80167cc <netif_set_down+0x5c>)
 8016786:	4812      	ldr	r0, [pc, #72]	@ (80167d0 <netif_set_down+0x60>)
 8016788:	f009 fb68 	bl	801fe5c <iprintf>
 801678c:	e019      	b.n	80167c2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016794:	f003 0301 	and.w	r3, r3, #1
 8016798:	2b00      	cmp	r3, #0
 801679a:	d012      	beq.n	80167c2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80167a2:	f023 0301 	bic.w	r3, r3, #1
 80167a6:	b2da      	uxtb	r2, r3
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80167b4:	f003 0308 	and.w	r3, r3, #8
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d002      	beq.n	80167c2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80167bc:	6878      	ldr	r0, [r7, #4]
 80167be:	f007 f8d7 	bl	801d970 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80167c2:	3708      	adds	r7, #8
 80167c4:	46bd      	mov	sp, r7
 80167c6:	bd80      	pop	{r7, pc}
 80167c8:	08021624 	.word	0x08021624
 80167cc:	080217ec 	.word	0x080217ec
 80167d0:	08021674 	.word	0x08021674

080167d4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b082      	sub	sp, #8
 80167d8:	af00      	add	r7, sp, #0
 80167da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d107      	bne.n	80167f2 <netif_set_link_up+0x1e>
 80167e2:	4b13      	ldr	r3, [pc, #76]	@ (8016830 <netif_set_link_up+0x5c>)
 80167e4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80167e8:	4912      	ldr	r1, [pc, #72]	@ (8016834 <netif_set_link_up+0x60>)
 80167ea:	4813      	ldr	r0, [pc, #76]	@ (8016838 <netif_set_link_up+0x64>)
 80167ec:	f009 fb36 	bl	801fe5c <iprintf>
 80167f0:	e01b      	b.n	801682a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80167f8:	f003 0304 	and.w	r3, r3, #4
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	d114      	bne.n	801682a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016806:	f043 0304 	orr.w	r3, r3, #4
 801680a:	b2da      	uxtb	r2, r3
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8016812:	2103      	movs	r1, #3
 8016814:	6878      	ldr	r0, [r7, #4]
 8016816:	f7ff ff6b 	bl	80166f0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	69db      	ldr	r3, [r3, #28]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d003      	beq.n	801682a <netif_set_link_up+0x56>
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	69db      	ldr	r3, [r3, #28]
 8016826:	6878      	ldr	r0, [r7, #4]
 8016828:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801682a:	3708      	adds	r7, #8
 801682c:	46bd      	mov	sp, r7
 801682e:	bd80      	pop	{r7, pc}
 8016830:	08021624 	.word	0x08021624
 8016834:	0802180c 	.word	0x0802180c
 8016838:	08021674 	.word	0x08021674

0801683c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 801683c:	b580      	push	{r7, lr}
 801683e:	b082      	sub	sp, #8
 8016840:	af00      	add	r7, sp, #0
 8016842:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	2b00      	cmp	r3, #0
 8016848:	d107      	bne.n	801685a <netif_set_link_down+0x1e>
 801684a:	4b11      	ldr	r3, [pc, #68]	@ (8016890 <netif_set_link_down+0x54>)
 801684c:	f240 4206 	movw	r2, #1030	@ 0x406
 8016850:	4910      	ldr	r1, [pc, #64]	@ (8016894 <netif_set_link_down+0x58>)
 8016852:	4811      	ldr	r0, [pc, #68]	@ (8016898 <netif_set_link_down+0x5c>)
 8016854:	f009 fb02 	bl	801fe5c <iprintf>
 8016858:	e017      	b.n	801688a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016860:	f003 0304 	and.w	r3, r3, #4
 8016864:	2b00      	cmp	r3, #0
 8016866:	d010      	beq.n	801688a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801686e:	f023 0304 	bic.w	r3, r3, #4
 8016872:	b2da      	uxtb	r2, r3
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	69db      	ldr	r3, [r3, #28]
 801687e:	2b00      	cmp	r3, #0
 8016880:	d003      	beq.n	801688a <netif_set_link_down+0x4e>
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	69db      	ldr	r3, [r3, #28]
 8016886:	6878      	ldr	r0, [r7, #4]
 8016888:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801688a:	3708      	adds	r7, #8
 801688c:	46bd      	mov	sp, r7
 801688e:	bd80      	pop	{r7, pc}
 8016890:	08021624 	.word	0x08021624
 8016894:	08021830 	.word	0x08021830
 8016898:	08021674 	.word	0x08021674

0801689c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801689c:	b480      	push	{r7}
 801689e:	b083      	sub	sp, #12
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	6078      	str	r0, [r7, #4]
 80168a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d002      	beq.n	80168b2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	683a      	ldr	r2, [r7, #0]
 80168b0:	61da      	str	r2, [r3, #28]
  }
}
 80168b2:	bf00      	nop
 80168b4:	370c      	adds	r7, #12
 80168b6:	46bd      	mov	sp, r7
 80168b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168bc:	4770      	bx	lr

080168be <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80168be:	b480      	push	{r7}
 80168c0:	b085      	sub	sp, #20
 80168c2:	af00      	add	r7, sp, #0
 80168c4:	60f8      	str	r0, [r7, #12]
 80168c6:	60b9      	str	r1, [r7, #8]
 80168c8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80168ca:	f06f 030b 	mvn.w	r3, #11
}
 80168ce:	4618      	mov	r0, r3
 80168d0:	3714      	adds	r7, #20
 80168d2:	46bd      	mov	sp, r7
 80168d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168d8:	4770      	bx	lr
	...

080168dc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80168dc:	b480      	push	{r7}
 80168de:	b085      	sub	sp, #20
 80168e0:	af00      	add	r7, sp, #0
 80168e2:	4603      	mov	r3, r0
 80168e4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80168e6:	79fb      	ldrb	r3, [r7, #7]
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d013      	beq.n	8016914 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80168ec:	4b0d      	ldr	r3, [pc, #52]	@ (8016924 <netif_get_by_index+0x48>)
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	60fb      	str	r3, [r7, #12]
 80168f2:	e00c      	b.n	801690e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80168fa:	3301      	adds	r3, #1
 80168fc:	b2db      	uxtb	r3, r3
 80168fe:	79fa      	ldrb	r2, [r7, #7]
 8016900:	429a      	cmp	r2, r3
 8016902:	d101      	bne.n	8016908 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8016904:	68fb      	ldr	r3, [r7, #12]
 8016906:	e006      	b.n	8016916 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	60fb      	str	r3, [r7, #12]
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d1ef      	bne.n	80168f4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8016914:	2300      	movs	r3, #0
}
 8016916:	4618      	mov	r0, r3
 8016918:	3714      	adds	r7, #20
 801691a:	46bd      	mov	sp, r7
 801691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016920:	4770      	bx	lr
 8016922:	bf00      	nop
 8016924:	240144e0 	.word	0x240144e0

08016928 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8016928:	b580      	push	{r7, lr}
 801692a:	b082      	sub	sp, #8
 801692c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801692e:	f009 f8c1 	bl	801fab4 <sys_arch_protect>
 8016932:	6038      	str	r0, [r7, #0]
 8016934:	4b0d      	ldr	r3, [pc, #52]	@ (801696c <pbuf_free_ooseq+0x44>)
 8016936:	2200      	movs	r2, #0
 8016938:	701a      	strb	r2, [r3, #0]
 801693a:	6838      	ldr	r0, [r7, #0]
 801693c:	f009 f8c8 	bl	801fad0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016940:	4b0b      	ldr	r3, [pc, #44]	@ (8016970 <pbuf_free_ooseq+0x48>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	607b      	str	r3, [r7, #4]
 8016946:	e00a      	b.n	801695e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801694c:	2b00      	cmp	r3, #0
 801694e:	d003      	beq.n	8016958 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8016950:	6878      	ldr	r0, [r7, #4]
 8016952:	f002 f983 	bl	8018c5c <tcp_free_ooseq>
      return;
 8016956:	e005      	b.n	8016964 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	68db      	ldr	r3, [r3, #12]
 801695c:	607b      	str	r3, [r7, #4]
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	2b00      	cmp	r3, #0
 8016962:	d1f1      	bne.n	8016948 <pbuf_free_ooseq+0x20>
    }
  }
}
 8016964:	3708      	adds	r7, #8
 8016966:	46bd      	mov	sp, r7
 8016968:	bd80      	pop	{r7, pc}
 801696a:	bf00      	nop
 801696c:	240144e9 	.word	0x240144e9
 8016970:	240144f8 	.word	0x240144f8

08016974 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8016974:	b580      	push	{r7, lr}
 8016976:	b082      	sub	sp, #8
 8016978:	af00      	add	r7, sp, #0
 801697a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 801697c:	f7ff ffd4 	bl	8016928 <pbuf_free_ooseq>
}
 8016980:	bf00      	nop
 8016982:	3708      	adds	r7, #8
 8016984:	46bd      	mov	sp, r7
 8016986:	bd80      	pop	{r7, pc}

08016988 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8016988:	b580      	push	{r7, lr}
 801698a:	b082      	sub	sp, #8
 801698c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801698e:	f009 f891 	bl	801fab4 <sys_arch_protect>
 8016992:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8016994:	4b0f      	ldr	r3, [pc, #60]	@ (80169d4 <pbuf_pool_is_empty+0x4c>)
 8016996:	781b      	ldrb	r3, [r3, #0]
 8016998:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801699a:	4b0e      	ldr	r3, [pc, #56]	@ (80169d4 <pbuf_pool_is_empty+0x4c>)
 801699c:	2201      	movs	r2, #1
 801699e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f009 f895 	bl	801fad0 <sys_arch_unprotect>

  if (!queued) {
 80169a6:	78fb      	ldrb	r3, [r7, #3]
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d10f      	bne.n	80169cc <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80169ac:	2100      	movs	r1, #0
 80169ae:	480a      	ldr	r0, [pc, #40]	@ (80169d8 <pbuf_pool_is_empty+0x50>)
 80169b0:	f7fe feaa 	bl	8015708 <tcpip_try_callback>
 80169b4:	4603      	mov	r3, r0
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d008      	beq.n	80169cc <pbuf_pool_is_empty+0x44>
 80169ba:	f009 f87b 	bl	801fab4 <sys_arch_protect>
 80169be:	6078      	str	r0, [r7, #4]
 80169c0:	4b04      	ldr	r3, [pc, #16]	@ (80169d4 <pbuf_pool_is_empty+0x4c>)
 80169c2:	2200      	movs	r2, #0
 80169c4:	701a      	strb	r2, [r3, #0]
 80169c6:	6878      	ldr	r0, [r7, #4]
 80169c8:	f009 f882 	bl	801fad0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80169cc:	bf00      	nop
 80169ce:	3708      	adds	r7, #8
 80169d0:	46bd      	mov	sp, r7
 80169d2:	bd80      	pop	{r7, pc}
 80169d4:	240144e9 	.word	0x240144e9
 80169d8:	08016975 	.word	0x08016975

080169dc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80169dc:	b480      	push	{r7}
 80169de:	b085      	sub	sp, #20
 80169e0:	af00      	add	r7, sp, #0
 80169e2:	60f8      	str	r0, [r7, #12]
 80169e4:	60b9      	str	r1, [r7, #8]
 80169e6:	4611      	mov	r1, r2
 80169e8:	461a      	mov	r2, r3
 80169ea:	460b      	mov	r3, r1
 80169ec:	80fb      	strh	r3, [r7, #6]
 80169ee:	4613      	mov	r3, r2
 80169f0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	2200      	movs	r2, #0
 80169f6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80169f8:	68fb      	ldr	r3, [r7, #12]
 80169fa:	68ba      	ldr	r2, [r7, #8]
 80169fc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	88fa      	ldrh	r2, [r7, #6]
 8016a02:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8016a04:	68fb      	ldr	r3, [r7, #12]
 8016a06:	88ba      	ldrh	r2, [r7, #4]
 8016a08:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8016a0a:	8b3b      	ldrh	r3, [r7, #24]
 8016a0c:	b2da      	uxtb	r2, r3
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8016a12:	68fb      	ldr	r3, [r7, #12]
 8016a14:	7f3a      	ldrb	r2, [r7, #28]
 8016a16:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	2201      	movs	r2, #1
 8016a1c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8016a1e:	68fb      	ldr	r3, [r7, #12]
 8016a20:	2200      	movs	r2, #0
 8016a22:	73da      	strb	r2, [r3, #15]
}
 8016a24:	bf00      	nop
 8016a26:	3714      	adds	r7, #20
 8016a28:	46bd      	mov	sp, r7
 8016a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a2e:	4770      	bx	lr

08016a30 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b08c      	sub	sp, #48	@ 0x30
 8016a34:	af02      	add	r7, sp, #8
 8016a36:	4603      	mov	r3, r0
 8016a38:	71fb      	strb	r3, [r7, #7]
 8016a3a:	460b      	mov	r3, r1
 8016a3c:	80bb      	strh	r3, [r7, #4]
 8016a3e:	4613      	mov	r3, r2
 8016a40:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8016a42:	79fb      	ldrb	r3, [r7, #7]
 8016a44:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8016a46:	887b      	ldrh	r3, [r7, #2]
 8016a48:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8016a4c:	d07f      	beq.n	8016b4e <pbuf_alloc+0x11e>
 8016a4e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8016a52:	f300 80c8 	bgt.w	8016be6 <pbuf_alloc+0x1b6>
 8016a56:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8016a5a:	d010      	beq.n	8016a7e <pbuf_alloc+0x4e>
 8016a5c:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8016a60:	f300 80c1 	bgt.w	8016be6 <pbuf_alloc+0x1b6>
 8016a64:	2b01      	cmp	r3, #1
 8016a66:	d002      	beq.n	8016a6e <pbuf_alloc+0x3e>
 8016a68:	2b41      	cmp	r3, #65	@ 0x41
 8016a6a:	f040 80bc 	bne.w	8016be6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8016a6e:	887a      	ldrh	r2, [r7, #2]
 8016a70:	88bb      	ldrh	r3, [r7, #4]
 8016a72:	4619      	mov	r1, r3
 8016a74:	2000      	movs	r0, #0
 8016a76:	f000 f8d1 	bl	8016c1c <pbuf_alloc_reference>
 8016a7a:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8016a7c:	e0bd      	b.n	8016bfa <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8016a7e:	2300      	movs	r3, #0
 8016a80:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8016a82:	2300      	movs	r3, #0
 8016a84:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8016a86:	88bb      	ldrh	r3, [r7, #4]
 8016a88:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8016a8a:	200c      	movs	r0, #12
 8016a8c:	f7ff fb9a 	bl	80161c4 <memp_malloc>
 8016a90:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8016a92:	693b      	ldr	r3, [r7, #16]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d109      	bne.n	8016aac <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8016a98:	f7ff ff76 	bl	8016988 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8016a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d002      	beq.n	8016aa8 <pbuf_alloc+0x78>
            pbuf_free(p);
 8016aa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016aa4:	f000 faa8 	bl	8016ff8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8016aa8:	2300      	movs	r3, #0
 8016aaa:	e0a7      	b.n	8016bfc <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016aac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016aae:	3303      	adds	r3, #3
 8016ab0:	b29b      	uxth	r3, r3
 8016ab2:	f023 0303 	bic.w	r3, r3, #3
 8016ab6:	b29b      	uxth	r3, r3
 8016ab8:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8016abc:	b29b      	uxth	r3, r3
 8016abe:	8b7a      	ldrh	r2, [r7, #26]
 8016ac0:	4293      	cmp	r3, r2
 8016ac2:	bf28      	it	cs
 8016ac4:	4613      	movcs	r3, r2
 8016ac6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8016ac8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016aca:	3310      	adds	r3, #16
 8016acc:	693a      	ldr	r2, [r7, #16]
 8016ace:	4413      	add	r3, r2
 8016ad0:	3303      	adds	r3, #3
 8016ad2:	f023 0303 	bic.w	r3, r3, #3
 8016ad6:	4618      	mov	r0, r3
 8016ad8:	89f9      	ldrh	r1, [r7, #14]
 8016ada:	8b7a      	ldrh	r2, [r7, #26]
 8016adc:	2300      	movs	r3, #0
 8016ade:	9301      	str	r3, [sp, #4]
 8016ae0:	887b      	ldrh	r3, [r7, #2]
 8016ae2:	9300      	str	r3, [sp, #0]
 8016ae4:	460b      	mov	r3, r1
 8016ae6:	4601      	mov	r1, r0
 8016ae8:	6938      	ldr	r0, [r7, #16]
 8016aea:	f7ff ff77 	bl	80169dc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8016aee:	693b      	ldr	r3, [r7, #16]
 8016af0:	685b      	ldr	r3, [r3, #4]
 8016af2:	f003 0303 	and.w	r3, r3, #3
 8016af6:	2b00      	cmp	r3, #0
 8016af8:	d006      	beq.n	8016b08 <pbuf_alloc+0xd8>
 8016afa:	4b42      	ldr	r3, [pc, #264]	@ (8016c04 <pbuf_alloc+0x1d4>)
 8016afc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016b00:	4941      	ldr	r1, [pc, #260]	@ (8016c08 <pbuf_alloc+0x1d8>)
 8016b02:	4842      	ldr	r0, [pc, #264]	@ (8016c0c <pbuf_alloc+0x1dc>)
 8016b04:	f009 f9aa 	bl	801fe5c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8016b08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016b0a:	3303      	adds	r3, #3
 8016b0c:	f023 0303 	bic.w	r3, r3, #3
 8016b10:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8016b14:	d106      	bne.n	8016b24 <pbuf_alloc+0xf4>
 8016b16:	4b3b      	ldr	r3, [pc, #236]	@ (8016c04 <pbuf_alloc+0x1d4>)
 8016b18:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8016b1c:	493c      	ldr	r1, [pc, #240]	@ (8016c10 <pbuf_alloc+0x1e0>)
 8016b1e:	483b      	ldr	r0, [pc, #236]	@ (8016c0c <pbuf_alloc+0x1dc>)
 8016b20:	f009 f99c 	bl	801fe5c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8016b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d102      	bne.n	8016b30 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8016b2a:	693b      	ldr	r3, [r7, #16]
 8016b2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8016b2e:	e002      	b.n	8016b36 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8016b30:	69fb      	ldr	r3, [r7, #28]
 8016b32:	693a      	ldr	r2, [r7, #16]
 8016b34:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8016b36:	693b      	ldr	r3, [r7, #16]
 8016b38:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8016b3a:	8b7a      	ldrh	r2, [r7, #26]
 8016b3c:	89fb      	ldrh	r3, [r7, #14]
 8016b3e:	1ad3      	subs	r3, r2, r3
 8016b40:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8016b42:	2300      	movs	r3, #0
 8016b44:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8016b46:	8b7b      	ldrh	r3, [r7, #26]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d19e      	bne.n	8016a8a <pbuf_alloc+0x5a>
      break;
 8016b4c:	e055      	b.n	8016bfa <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016b4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016b50:	3303      	adds	r3, #3
 8016b52:	b29b      	uxth	r3, r3
 8016b54:	f023 0303 	bic.w	r3, r3, #3
 8016b58:	b29a      	uxth	r2, r3
 8016b5a:	88bb      	ldrh	r3, [r7, #4]
 8016b5c:	3303      	adds	r3, #3
 8016b5e:	b29b      	uxth	r3, r3
 8016b60:	f023 0303 	bic.w	r3, r3, #3
 8016b64:	b29b      	uxth	r3, r3
 8016b66:	4413      	add	r3, r2
 8016b68:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8016b6a:	8b3b      	ldrh	r3, [r7, #24]
 8016b6c:	3310      	adds	r3, #16
 8016b6e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016b70:	8b3a      	ldrh	r2, [r7, #24]
 8016b72:	88bb      	ldrh	r3, [r7, #4]
 8016b74:	3303      	adds	r3, #3
 8016b76:	f023 0303 	bic.w	r3, r3, #3
 8016b7a:	429a      	cmp	r2, r3
 8016b7c:	d306      	bcc.n	8016b8c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8016b7e:	8afa      	ldrh	r2, [r7, #22]
 8016b80:	88bb      	ldrh	r3, [r7, #4]
 8016b82:	3303      	adds	r3, #3
 8016b84:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016b88:	429a      	cmp	r2, r3
 8016b8a:	d201      	bcs.n	8016b90 <pbuf_alloc+0x160>
        return NULL;
 8016b8c:	2300      	movs	r3, #0
 8016b8e:	e035      	b.n	8016bfc <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016b90:	8afb      	ldrh	r3, [r7, #22]
 8016b92:	4618      	mov	r0, r3
 8016b94:	f7ff f972 	bl	8015e7c <mem_malloc>
 8016b98:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8016b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d101      	bne.n	8016ba4 <pbuf_alloc+0x174>
        return NULL;
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	e02b      	b.n	8016bfc <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016ba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016ba6:	3310      	adds	r3, #16
 8016ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016baa:	4413      	add	r3, r2
 8016bac:	3303      	adds	r3, #3
 8016bae:	f023 0303 	bic.w	r3, r3, #3
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	88b9      	ldrh	r1, [r7, #4]
 8016bb6:	88ba      	ldrh	r2, [r7, #4]
 8016bb8:	2300      	movs	r3, #0
 8016bba:	9301      	str	r3, [sp, #4]
 8016bbc:	887b      	ldrh	r3, [r7, #2]
 8016bbe:	9300      	str	r3, [sp, #0]
 8016bc0:	460b      	mov	r3, r1
 8016bc2:	4601      	mov	r1, r0
 8016bc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016bc6:	f7ff ff09 	bl	80169dc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8016bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bcc:	685b      	ldr	r3, [r3, #4]
 8016bce:	f003 0303 	and.w	r3, r3, #3
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d010      	beq.n	8016bf8 <pbuf_alloc+0x1c8>
 8016bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8016c04 <pbuf_alloc+0x1d4>)
 8016bd8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8016bdc:	490d      	ldr	r1, [pc, #52]	@ (8016c14 <pbuf_alloc+0x1e4>)
 8016bde:	480b      	ldr	r0, [pc, #44]	@ (8016c0c <pbuf_alloc+0x1dc>)
 8016be0:	f009 f93c 	bl	801fe5c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8016be4:	e008      	b.n	8016bf8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8016be6:	4b07      	ldr	r3, [pc, #28]	@ (8016c04 <pbuf_alloc+0x1d4>)
 8016be8:	f240 1227 	movw	r2, #295	@ 0x127
 8016bec:	490a      	ldr	r1, [pc, #40]	@ (8016c18 <pbuf_alloc+0x1e8>)
 8016bee:	4807      	ldr	r0, [pc, #28]	@ (8016c0c <pbuf_alloc+0x1dc>)
 8016bf0:	f009 f934 	bl	801fe5c <iprintf>
      return NULL;
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	e001      	b.n	8016bfc <pbuf_alloc+0x1cc>
      break;
 8016bf8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8016bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	3728      	adds	r7, #40	@ 0x28
 8016c00:	46bd      	mov	sp, r7
 8016c02:	bd80      	pop	{r7, pc}
 8016c04:	08021854 	.word	0x08021854
 8016c08:	08021884 	.word	0x08021884
 8016c0c:	080218b4 	.word	0x080218b4
 8016c10:	080218dc 	.word	0x080218dc
 8016c14:	08021910 	.word	0x08021910
 8016c18:	0802193c 	.word	0x0802193c

08016c1c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8016c1c:	b580      	push	{r7, lr}
 8016c1e:	b086      	sub	sp, #24
 8016c20:	af02      	add	r7, sp, #8
 8016c22:	6078      	str	r0, [r7, #4]
 8016c24:	460b      	mov	r3, r1
 8016c26:	807b      	strh	r3, [r7, #2]
 8016c28:	4613      	mov	r3, r2
 8016c2a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016c2c:	883b      	ldrh	r3, [r7, #0]
 8016c2e:	2b41      	cmp	r3, #65	@ 0x41
 8016c30:	d009      	beq.n	8016c46 <pbuf_alloc_reference+0x2a>
 8016c32:	883b      	ldrh	r3, [r7, #0]
 8016c34:	2b01      	cmp	r3, #1
 8016c36:	d006      	beq.n	8016c46 <pbuf_alloc_reference+0x2a>
 8016c38:	4b0f      	ldr	r3, [pc, #60]	@ (8016c78 <pbuf_alloc_reference+0x5c>)
 8016c3a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8016c3e:	490f      	ldr	r1, [pc, #60]	@ (8016c7c <pbuf_alloc_reference+0x60>)
 8016c40:	480f      	ldr	r0, [pc, #60]	@ (8016c80 <pbuf_alloc_reference+0x64>)
 8016c42:	f009 f90b 	bl	801fe5c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8016c46:	200b      	movs	r0, #11
 8016c48:	f7ff fabc 	bl	80161c4 <memp_malloc>
 8016c4c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8016c4e:	68fb      	ldr	r3, [r7, #12]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d101      	bne.n	8016c58 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8016c54:	2300      	movs	r3, #0
 8016c56:	e00b      	b.n	8016c70 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8016c58:	8879      	ldrh	r1, [r7, #2]
 8016c5a:	887a      	ldrh	r2, [r7, #2]
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	9301      	str	r3, [sp, #4]
 8016c60:	883b      	ldrh	r3, [r7, #0]
 8016c62:	9300      	str	r3, [sp, #0]
 8016c64:	460b      	mov	r3, r1
 8016c66:	6879      	ldr	r1, [r7, #4]
 8016c68:	68f8      	ldr	r0, [r7, #12]
 8016c6a:	f7ff feb7 	bl	80169dc <pbuf_init_alloced_pbuf>
  return p;
 8016c6e:	68fb      	ldr	r3, [r7, #12]
}
 8016c70:	4618      	mov	r0, r3
 8016c72:	3710      	adds	r7, #16
 8016c74:	46bd      	mov	sp, r7
 8016c76:	bd80      	pop	{r7, pc}
 8016c78:	08021854 	.word	0x08021854
 8016c7c:	08021958 	.word	0x08021958
 8016c80:	080218b4 	.word	0x080218b4

08016c84 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8016c84:	b580      	push	{r7, lr}
 8016c86:	b088      	sub	sp, #32
 8016c88:	af02      	add	r7, sp, #8
 8016c8a:	607b      	str	r3, [r7, #4]
 8016c8c:	4603      	mov	r3, r0
 8016c8e:	73fb      	strb	r3, [r7, #15]
 8016c90:	460b      	mov	r3, r1
 8016c92:	81bb      	strh	r3, [r7, #12]
 8016c94:	4613      	mov	r3, r2
 8016c96:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8016c98:	7bfb      	ldrb	r3, [r7, #15]
 8016c9a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016c9c:	8a7b      	ldrh	r3, [r7, #18]
 8016c9e:	3303      	adds	r3, #3
 8016ca0:	f023 0203 	bic.w	r2, r3, #3
 8016ca4:	89bb      	ldrh	r3, [r7, #12]
 8016ca6:	441a      	add	r2, r3
 8016ca8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016caa:	429a      	cmp	r2, r3
 8016cac:	d901      	bls.n	8016cb2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8016cae:	2300      	movs	r3, #0
 8016cb0:	e018      	b.n	8016ce4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8016cb2:	6a3b      	ldr	r3, [r7, #32]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d007      	beq.n	8016cc8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8016cb8:	8a7b      	ldrh	r3, [r7, #18]
 8016cba:	3303      	adds	r3, #3
 8016cbc:	f023 0303 	bic.w	r3, r3, #3
 8016cc0:	6a3a      	ldr	r2, [r7, #32]
 8016cc2:	4413      	add	r3, r2
 8016cc4:	617b      	str	r3, [r7, #20]
 8016cc6:	e001      	b.n	8016ccc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8016cc8:	2300      	movs	r3, #0
 8016cca:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8016ccc:	6878      	ldr	r0, [r7, #4]
 8016cce:	89b9      	ldrh	r1, [r7, #12]
 8016cd0:	89ba      	ldrh	r2, [r7, #12]
 8016cd2:	2302      	movs	r3, #2
 8016cd4:	9301      	str	r3, [sp, #4]
 8016cd6:	897b      	ldrh	r3, [r7, #10]
 8016cd8:	9300      	str	r3, [sp, #0]
 8016cda:	460b      	mov	r3, r1
 8016cdc:	6979      	ldr	r1, [r7, #20]
 8016cde:	f7ff fe7d 	bl	80169dc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8016ce2:	687b      	ldr	r3, [r7, #4]
}
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	3718      	adds	r7, #24
 8016ce8:	46bd      	mov	sp, r7
 8016cea:	bd80      	pop	{r7, pc}

08016cec <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8016cec:	b580      	push	{r7, lr}
 8016cee:	b084      	sub	sp, #16
 8016cf0:	af00      	add	r7, sp, #0
 8016cf2:	6078      	str	r0, [r7, #4]
 8016cf4:	460b      	mov	r3, r1
 8016cf6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d106      	bne.n	8016d0c <pbuf_realloc+0x20>
 8016cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8016de8 <pbuf_realloc+0xfc>)
 8016d00:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8016d04:	4939      	ldr	r1, [pc, #228]	@ (8016dec <pbuf_realloc+0x100>)
 8016d06:	483a      	ldr	r0, [pc, #232]	@ (8016df0 <pbuf_realloc+0x104>)
 8016d08:	f009 f8a8 	bl	801fe5c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8016d0c:	687b      	ldr	r3, [r7, #4]
 8016d0e:	891b      	ldrh	r3, [r3, #8]
 8016d10:	887a      	ldrh	r2, [r7, #2]
 8016d12:	429a      	cmp	r2, r3
 8016d14:	d263      	bcs.n	8016dde <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	891a      	ldrh	r2, [r3, #8]
 8016d1a:	887b      	ldrh	r3, [r7, #2]
 8016d1c:	1ad3      	subs	r3, r2, r3
 8016d1e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8016d20:	887b      	ldrh	r3, [r7, #2]
 8016d22:	817b      	strh	r3, [r7, #10]
  q = p;
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8016d28:	e018      	b.n	8016d5c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8016d2a:	68fb      	ldr	r3, [r7, #12]
 8016d2c:	895b      	ldrh	r3, [r3, #10]
 8016d2e:	897a      	ldrh	r2, [r7, #10]
 8016d30:	1ad3      	subs	r3, r2, r3
 8016d32:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016d34:	68fb      	ldr	r3, [r7, #12]
 8016d36:	891a      	ldrh	r2, [r3, #8]
 8016d38:	893b      	ldrh	r3, [r7, #8]
 8016d3a:	1ad3      	subs	r3, r2, r3
 8016d3c:	b29a      	uxth	r2, r3
 8016d3e:	68fb      	ldr	r3, [r7, #12]
 8016d40:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8016d42:	68fb      	ldr	r3, [r7, #12]
 8016d44:	681b      	ldr	r3, [r3, #0]
 8016d46:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016d48:	68fb      	ldr	r3, [r7, #12]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d106      	bne.n	8016d5c <pbuf_realloc+0x70>
 8016d4e:	4b26      	ldr	r3, [pc, #152]	@ (8016de8 <pbuf_realloc+0xfc>)
 8016d50:	f240 12af 	movw	r2, #431	@ 0x1af
 8016d54:	4927      	ldr	r1, [pc, #156]	@ (8016df4 <pbuf_realloc+0x108>)
 8016d56:	4826      	ldr	r0, [pc, #152]	@ (8016df0 <pbuf_realloc+0x104>)
 8016d58:	f009 f880 	bl	801fe5c <iprintf>
  while (rem_len > q->len) {
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	895b      	ldrh	r3, [r3, #10]
 8016d60:	897a      	ldrh	r2, [r7, #10]
 8016d62:	429a      	cmp	r2, r3
 8016d64:	d8e1      	bhi.n	8016d2a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8016d66:	68fb      	ldr	r3, [r7, #12]
 8016d68:	7b1b      	ldrb	r3, [r3, #12]
 8016d6a:	f003 030f 	and.w	r3, r3, #15
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d121      	bne.n	8016db6 <pbuf_realloc+0xca>
 8016d72:	68fb      	ldr	r3, [r7, #12]
 8016d74:	895b      	ldrh	r3, [r3, #10]
 8016d76:	897a      	ldrh	r2, [r7, #10]
 8016d78:	429a      	cmp	r2, r3
 8016d7a:	d01c      	beq.n	8016db6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	7b5b      	ldrb	r3, [r3, #13]
 8016d80:	f003 0302 	and.w	r3, r3, #2
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d116      	bne.n	8016db6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8016d88:	68fb      	ldr	r3, [r7, #12]
 8016d8a:	685a      	ldr	r2, [r3, #4]
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	1ad3      	subs	r3, r2, r3
 8016d90:	b29a      	uxth	r2, r3
 8016d92:	897b      	ldrh	r3, [r7, #10]
 8016d94:	4413      	add	r3, r2
 8016d96:	b29b      	uxth	r3, r3
 8016d98:	4619      	mov	r1, r3
 8016d9a:	68f8      	ldr	r0, [r7, #12]
 8016d9c:	f7fe ff64 	bl	8015c68 <mem_trim>
 8016da0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	d106      	bne.n	8016db6 <pbuf_realloc+0xca>
 8016da8:	4b0f      	ldr	r3, [pc, #60]	@ (8016de8 <pbuf_realloc+0xfc>)
 8016daa:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8016dae:	4912      	ldr	r1, [pc, #72]	@ (8016df8 <pbuf_realloc+0x10c>)
 8016db0:	480f      	ldr	r0, [pc, #60]	@ (8016df0 <pbuf_realloc+0x104>)
 8016db2:	f009 f853 	bl	801fe5c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8016db6:	68fb      	ldr	r3, [r7, #12]
 8016db8:	897a      	ldrh	r2, [r7, #10]
 8016dba:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8016dbc:	68fb      	ldr	r3, [r7, #12]
 8016dbe:	895a      	ldrh	r2, [r3, #10]
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8016dc4:	68fb      	ldr	r3, [r7, #12]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d004      	beq.n	8016dd6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	4618      	mov	r0, r3
 8016dd2:	f000 f911 	bl	8016ff8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	2200      	movs	r2, #0
 8016dda:	601a      	str	r2, [r3, #0]
 8016ddc:	e000      	b.n	8016de0 <pbuf_realloc+0xf4>
    return;
 8016dde:	bf00      	nop

}
 8016de0:	3710      	adds	r7, #16
 8016de2:	46bd      	mov	sp, r7
 8016de4:	bd80      	pop	{r7, pc}
 8016de6:	bf00      	nop
 8016de8:	08021854 	.word	0x08021854
 8016dec:	0802196c 	.word	0x0802196c
 8016df0:	080218b4 	.word	0x080218b4
 8016df4:	08021984 	.word	0x08021984
 8016df8:	0802199c 	.word	0x0802199c

08016dfc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8016dfc:	b580      	push	{r7, lr}
 8016dfe:	b086      	sub	sp, #24
 8016e00:	af00      	add	r7, sp, #0
 8016e02:	60f8      	str	r0, [r7, #12]
 8016e04:	60b9      	str	r1, [r7, #8]
 8016e06:	4613      	mov	r3, r2
 8016e08:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d106      	bne.n	8016e1e <pbuf_add_header_impl+0x22>
 8016e10:	4b2b      	ldr	r3, [pc, #172]	@ (8016ec0 <pbuf_add_header_impl+0xc4>)
 8016e12:	f240 12df 	movw	r2, #479	@ 0x1df
 8016e16:	492b      	ldr	r1, [pc, #172]	@ (8016ec4 <pbuf_add_header_impl+0xc8>)
 8016e18:	482b      	ldr	r0, [pc, #172]	@ (8016ec8 <pbuf_add_header_impl+0xcc>)
 8016e1a:	f009 f81f 	bl	801fe5c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8016e1e:	68fb      	ldr	r3, [r7, #12]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d003      	beq.n	8016e2c <pbuf_add_header_impl+0x30>
 8016e24:	68bb      	ldr	r3, [r7, #8]
 8016e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016e2a:	d301      	bcc.n	8016e30 <pbuf_add_header_impl+0x34>
    return 1;
 8016e2c:	2301      	movs	r3, #1
 8016e2e:	e043      	b.n	8016eb8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d101      	bne.n	8016e3a <pbuf_add_header_impl+0x3e>
    return 0;
 8016e36:	2300      	movs	r3, #0
 8016e38:	e03e      	b.n	8016eb8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8016e3a:	68bb      	ldr	r3, [r7, #8]
 8016e3c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8016e3e:	68fb      	ldr	r3, [r7, #12]
 8016e40:	891a      	ldrh	r2, [r3, #8]
 8016e42:	8a7b      	ldrh	r3, [r7, #18]
 8016e44:	4413      	add	r3, r2
 8016e46:	b29b      	uxth	r3, r3
 8016e48:	8a7a      	ldrh	r2, [r7, #18]
 8016e4a:	429a      	cmp	r2, r3
 8016e4c:	d901      	bls.n	8016e52 <pbuf_add_header_impl+0x56>
    return 1;
 8016e4e:	2301      	movs	r3, #1
 8016e50:	e032      	b.n	8016eb8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	7b1b      	ldrb	r3, [r3, #12]
 8016e56:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8016e58:	8a3b      	ldrh	r3, [r7, #16]
 8016e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016e5e:	2b00      	cmp	r3, #0
 8016e60:	d00c      	beq.n	8016e7c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	685a      	ldr	r2, [r3, #4]
 8016e66:	68bb      	ldr	r3, [r7, #8]
 8016e68:	425b      	negs	r3, r3
 8016e6a:	4413      	add	r3, r2
 8016e6c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8016e6e:	68fb      	ldr	r3, [r7, #12]
 8016e70:	3310      	adds	r3, #16
 8016e72:	697a      	ldr	r2, [r7, #20]
 8016e74:	429a      	cmp	r2, r3
 8016e76:	d20d      	bcs.n	8016e94 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8016e78:	2301      	movs	r3, #1
 8016e7a:	e01d      	b.n	8016eb8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8016e7c:	79fb      	ldrb	r3, [r7, #7]
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d006      	beq.n	8016e90 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	685a      	ldr	r2, [r3, #4]
 8016e86:	68bb      	ldr	r3, [r7, #8]
 8016e88:	425b      	negs	r3, r3
 8016e8a:	4413      	add	r3, r2
 8016e8c:	617b      	str	r3, [r7, #20]
 8016e8e:	e001      	b.n	8016e94 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8016e90:	2301      	movs	r3, #1
 8016e92:	e011      	b.n	8016eb8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8016e94:	68fb      	ldr	r3, [r7, #12]
 8016e96:	697a      	ldr	r2, [r7, #20]
 8016e98:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	895a      	ldrh	r2, [r3, #10]
 8016e9e:	8a7b      	ldrh	r3, [r7, #18]
 8016ea0:	4413      	add	r3, r2
 8016ea2:	b29a      	uxth	r2, r3
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	891a      	ldrh	r2, [r3, #8]
 8016eac:	8a7b      	ldrh	r3, [r7, #18]
 8016eae:	4413      	add	r3, r2
 8016eb0:	b29a      	uxth	r2, r3
 8016eb2:	68fb      	ldr	r3, [r7, #12]
 8016eb4:	811a      	strh	r2, [r3, #8]


  return 0;
 8016eb6:	2300      	movs	r3, #0
}
 8016eb8:	4618      	mov	r0, r3
 8016eba:	3718      	adds	r7, #24
 8016ebc:	46bd      	mov	sp, r7
 8016ebe:	bd80      	pop	{r7, pc}
 8016ec0:	08021854 	.word	0x08021854
 8016ec4:	080219b8 	.word	0x080219b8
 8016ec8:	080218b4 	.word	0x080218b4

08016ecc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8016ecc:	b580      	push	{r7, lr}
 8016ece:	b082      	sub	sp, #8
 8016ed0:	af00      	add	r7, sp, #0
 8016ed2:	6078      	str	r0, [r7, #4]
 8016ed4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8016ed6:	2200      	movs	r2, #0
 8016ed8:	6839      	ldr	r1, [r7, #0]
 8016eda:	6878      	ldr	r0, [r7, #4]
 8016edc:	f7ff ff8e 	bl	8016dfc <pbuf_add_header_impl>
 8016ee0:	4603      	mov	r3, r0
}
 8016ee2:	4618      	mov	r0, r3
 8016ee4:	3708      	adds	r7, #8
 8016ee6:	46bd      	mov	sp, r7
 8016ee8:	bd80      	pop	{r7, pc}
	...

08016eec <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8016eec:	b580      	push	{r7, lr}
 8016eee:	b084      	sub	sp, #16
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
 8016ef4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d106      	bne.n	8016f0a <pbuf_remove_header+0x1e>
 8016efc:	4b20      	ldr	r3, [pc, #128]	@ (8016f80 <pbuf_remove_header+0x94>)
 8016efe:	f240 224b 	movw	r2, #587	@ 0x24b
 8016f02:	4920      	ldr	r1, [pc, #128]	@ (8016f84 <pbuf_remove_header+0x98>)
 8016f04:	4820      	ldr	r0, [pc, #128]	@ (8016f88 <pbuf_remove_header+0x9c>)
 8016f06:	f008 ffa9 	bl	801fe5c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d003      	beq.n	8016f18 <pbuf_remove_header+0x2c>
 8016f10:	683b      	ldr	r3, [r7, #0]
 8016f12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016f16:	d301      	bcc.n	8016f1c <pbuf_remove_header+0x30>
    return 1;
 8016f18:	2301      	movs	r3, #1
 8016f1a:	e02c      	b.n	8016f76 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8016f1c:	683b      	ldr	r3, [r7, #0]
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d101      	bne.n	8016f26 <pbuf_remove_header+0x3a>
    return 0;
 8016f22:	2300      	movs	r3, #0
 8016f24:	e027      	b.n	8016f76 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8016f26:	683b      	ldr	r3, [r7, #0]
 8016f28:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	895b      	ldrh	r3, [r3, #10]
 8016f2e:	89fa      	ldrh	r2, [r7, #14]
 8016f30:	429a      	cmp	r2, r3
 8016f32:	d908      	bls.n	8016f46 <pbuf_remove_header+0x5a>
 8016f34:	4b12      	ldr	r3, [pc, #72]	@ (8016f80 <pbuf_remove_header+0x94>)
 8016f36:	f240 2255 	movw	r2, #597	@ 0x255
 8016f3a:	4914      	ldr	r1, [pc, #80]	@ (8016f8c <pbuf_remove_header+0xa0>)
 8016f3c:	4812      	ldr	r0, [pc, #72]	@ (8016f88 <pbuf_remove_header+0x9c>)
 8016f3e:	f008 ff8d 	bl	801fe5c <iprintf>
 8016f42:	2301      	movs	r3, #1
 8016f44:	e017      	b.n	8016f76 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	685b      	ldr	r3, [r3, #4]
 8016f4a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	685a      	ldr	r2, [r3, #4]
 8016f50:	683b      	ldr	r3, [r7, #0]
 8016f52:	441a      	add	r2, r3
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	895a      	ldrh	r2, [r3, #10]
 8016f5c:	89fb      	ldrh	r3, [r7, #14]
 8016f5e:	1ad3      	subs	r3, r2, r3
 8016f60:	b29a      	uxth	r2, r3
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	891a      	ldrh	r2, [r3, #8]
 8016f6a:	89fb      	ldrh	r3, [r7, #14]
 8016f6c:	1ad3      	subs	r3, r2, r3
 8016f6e:	b29a      	uxth	r2, r3
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8016f74:	2300      	movs	r3, #0
}
 8016f76:	4618      	mov	r0, r3
 8016f78:	3710      	adds	r7, #16
 8016f7a:	46bd      	mov	sp, r7
 8016f7c:	bd80      	pop	{r7, pc}
 8016f7e:	bf00      	nop
 8016f80:	08021854 	.word	0x08021854
 8016f84:	080219b8 	.word	0x080219b8
 8016f88:	080218b4 	.word	0x080218b4
 8016f8c:	080219c4 	.word	0x080219c4

08016f90 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b082      	sub	sp, #8
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
 8016f98:	460b      	mov	r3, r1
 8016f9a:	807b      	strh	r3, [r7, #2]
 8016f9c:	4613      	mov	r3, r2
 8016f9e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8016fa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	da08      	bge.n	8016fba <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016fa8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016fac:	425b      	negs	r3, r3
 8016fae:	4619      	mov	r1, r3
 8016fb0:	6878      	ldr	r0, [r7, #4]
 8016fb2:	f7ff ff9b 	bl	8016eec <pbuf_remove_header>
 8016fb6:	4603      	mov	r3, r0
 8016fb8:	e007      	b.n	8016fca <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8016fba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016fbe:	787a      	ldrb	r2, [r7, #1]
 8016fc0:	4619      	mov	r1, r3
 8016fc2:	6878      	ldr	r0, [r7, #4]
 8016fc4:	f7ff ff1a 	bl	8016dfc <pbuf_add_header_impl>
 8016fc8:	4603      	mov	r3, r0
  }
}
 8016fca:	4618      	mov	r0, r3
 8016fcc:	3708      	adds	r7, #8
 8016fce:	46bd      	mov	sp, r7
 8016fd0:	bd80      	pop	{r7, pc}

08016fd2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8016fd2:	b580      	push	{r7, lr}
 8016fd4:	b082      	sub	sp, #8
 8016fd6:	af00      	add	r7, sp, #0
 8016fd8:	6078      	str	r0, [r7, #4]
 8016fda:	460b      	mov	r3, r1
 8016fdc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8016fde:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016fe2:	2201      	movs	r2, #1
 8016fe4:	4619      	mov	r1, r3
 8016fe6:	6878      	ldr	r0, [r7, #4]
 8016fe8:	f7ff ffd2 	bl	8016f90 <pbuf_header_impl>
 8016fec:	4603      	mov	r3, r0
}
 8016fee:	4618      	mov	r0, r3
 8016ff0:	3708      	adds	r7, #8
 8016ff2:	46bd      	mov	sp, r7
 8016ff4:	bd80      	pop	{r7, pc}
	...

08016ff8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8016ff8:	b580      	push	{r7, lr}
 8016ffa:	b088      	sub	sp, #32
 8016ffc:	af00      	add	r7, sp, #0
 8016ffe:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	2b00      	cmp	r3, #0
 8017004:	d10b      	bne.n	801701e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	2b00      	cmp	r3, #0
 801700a:	d106      	bne.n	801701a <pbuf_free+0x22>
 801700c:	4b3b      	ldr	r3, [pc, #236]	@ (80170fc <pbuf_free+0x104>)
 801700e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8017012:	493b      	ldr	r1, [pc, #236]	@ (8017100 <pbuf_free+0x108>)
 8017014:	483b      	ldr	r0, [pc, #236]	@ (8017104 <pbuf_free+0x10c>)
 8017016:	f008 ff21 	bl	801fe5c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801701a:	2300      	movs	r3, #0
 801701c:	e069      	b.n	80170f2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801701e:	2300      	movs	r3, #0
 8017020:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8017022:	e062      	b.n	80170ea <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8017024:	f008 fd46 	bl	801fab4 <sys_arch_protect>
 8017028:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	7b9b      	ldrb	r3, [r3, #14]
 801702e:	2b00      	cmp	r3, #0
 8017030:	d106      	bne.n	8017040 <pbuf_free+0x48>
 8017032:	4b32      	ldr	r3, [pc, #200]	@ (80170fc <pbuf_free+0x104>)
 8017034:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8017038:	4933      	ldr	r1, [pc, #204]	@ (8017108 <pbuf_free+0x110>)
 801703a:	4832      	ldr	r0, [pc, #200]	@ (8017104 <pbuf_free+0x10c>)
 801703c:	f008 ff0e 	bl	801fe5c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8017040:	687b      	ldr	r3, [r7, #4]
 8017042:	7b9b      	ldrb	r3, [r3, #14]
 8017044:	3b01      	subs	r3, #1
 8017046:	b2da      	uxtb	r2, r3
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	739a      	strb	r2, [r3, #14]
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	7b9b      	ldrb	r3, [r3, #14]
 8017050:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8017052:	69b8      	ldr	r0, [r7, #24]
 8017054:	f008 fd3c 	bl	801fad0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8017058:	7dfb      	ldrb	r3, [r7, #23]
 801705a:	2b00      	cmp	r3, #0
 801705c:	d143      	bne.n	80170e6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	7b1b      	ldrb	r3, [r3, #12]
 8017068:	f003 030f 	and.w	r3, r3, #15
 801706c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	7b5b      	ldrb	r3, [r3, #13]
 8017072:	f003 0302 	and.w	r3, r3, #2
 8017076:	2b00      	cmp	r3, #0
 8017078:	d011      	beq.n	801709e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801707e:	68bb      	ldr	r3, [r7, #8]
 8017080:	691b      	ldr	r3, [r3, #16]
 8017082:	2b00      	cmp	r3, #0
 8017084:	d106      	bne.n	8017094 <pbuf_free+0x9c>
 8017086:	4b1d      	ldr	r3, [pc, #116]	@ (80170fc <pbuf_free+0x104>)
 8017088:	f240 22ff 	movw	r2, #767	@ 0x2ff
 801708c:	491f      	ldr	r1, [pc, #124]	@ (801710c <pbuf_free+0x114>)
 801708e:	481d      	ldr	r0, [pc, #116]	@ (8017104 <pbuf_free+0x10c>)
 8017090:	f008 fee4 	bl	801fe5c <iprintf>
        pc->custom_free_function(p);
 8017094:	68bb      	ldr	r3, [r7, #8]
 8017096:	691b      	ldr	r3, [r3, #16]
 8017098:	6878      	ldr	r0, [r7, #4]
 801709a:	4798      	blx	r3
 801709c:	e01d      	b.n	80170da <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801709e:	7bfb      	ldrb	r3, [r7, #15]
 80170a0:	2b02      	cmp	r3, #2
 80170a2:	d104      	bne.n	80170ae <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 80170a4:	6879      	ldr	r1, [r7, #4]
 80170a6:	200c      	movs	r0, #12
 80170a8:	f7ff f902 	bl	80162b0 <memp_free>
 80170ac:	e015      	b.n	80170da <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80170ae:	7bfb      	ldrb	r3, [r7, #15]
 80170b0:	2b01      	cmp	r3, #1
 80170b2:	d104      	bne.n	80170be <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80170b4:	6879      	ldr	r1, [r7, #4]
 80170b6:	200b      	movs	r0, #11
 80170b8:	f7ff f8fa 	bl	80162b0 <memp_free>
 80170bc:	e00d      	b.n	80170da <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80170be:	7bfb      	ldrb	r3, [r7, #15]
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d103      	bne.n	80170cc <pbuf_free+0xd4>
          mem_free(p);
 80170c4:	6878      	ldr	r0, [r7, #4]
 80170c6:	f7fe fd3f 	bl	8015b48 <mem_free>
 80170ca:	e006      	b.n	80170da <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80170cc:	4b0b      	ldr	r3, [pc, #44]	@ (80170fc <pbuf_free+0x104>)
 80170ce:	f240 320f 	movw	r2, #783	@ 0x30f
 80170d2:	490f      	ldr	r1, [pc, #60]	@ (8017110 <pbuf_free+0x118>)
 80170d4:	480b      	ldr	r0, [pc, #44]	@ (8017104 <pbuf_free+0x10c>)
 80170d6:	f008 fec1 	bl	801fe5c <iprintf>
        }
      }
      count++;
 80170da:	7ffb      	ldrb	r3, [r7, #31]
 80170dc:	3301      	adds	r3, #1
 80170de:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80170e0:	693b      	ldr	r3, [r7, #16]
 80170e2:	607b      	str	r3, [r7, #4]
 80170e4:	e001      	b.n	80170ea <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80170e6:	2300      	movs	r3, #0
 80170e8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d199      	bne.n	8017024 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80170f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80170f2:	4618      	mov	r0, r3
 80170f4:	3720      	adds	r7, #32
 80170f6:	46bd      	mov	sp, r7
 80170f8:	bd80      	pop	{r7, pc}
 80170fa:	bf00      	nop
 80170fc:	08021854 	.word	0x08021854
 8017100:	080219b8 	.word	0x080219b8
 8017104:	080218b4 	.word	0x080218b4
 8017108:	080219e4 	.word	0x080219e4
 801710c:	080219fc 	.word	0x080219fc
 8017110:	08021a20 	.word	0x08021a20

08017114 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8017114:	b480      	push	{r7}
 8017116:	b085      	sub	sp, #20
 8017118:	af00      	add	r7, sp, #0
 801711a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801711c:	2300      	movs	r3, #0
 801711e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8017120:	e005      	b.n	801712e <pbuf_clen+0x1a>
    ++len;
 8017122:	89fb      	ldrh	r3, [r7, #14]
 8017124:	3301      	adds	r3, #1
 8017126:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8017128:	687b      	ldr	r3, [r7, #4]
 801712a:	681b      	ldr	r3, [r3, #0]
 801712c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801712e:	687b      	ldr	r3, [r7, #4]
 8017130:	2b00      	cmp	r3, #0
 8017132:	d1f6      	bne.n	8017122 <pbuf_clen+0xe>
  }
  return len;
 8017134:	89fb      	ldrh	r3, [r7, #14]
}
 8017136:	4618      	mov	r0, r3
 8017138:	3714      	adds	r7, #20
 801713a:	46bd      	mov	sp, r7
 801713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017140:	4770      	bx	lr
	...

08017144 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8017144:	b580      	push	{r7, lr}
 8017146:	b084      	sub	sp, #16
 8017148:	af00      	add	r7, sp, #0
 801714a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d016      	beq.n	8017180 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8017152:	f008 fcaf 	bl	801fab4 <sys_arch_protect>
 8017156:	60f8      	str	r0, [r7, #12]
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	7b9b      	ldrb	r3, [r3, #14]
 801715c:	3301      	adds	r3, #1
 801715e:	b2da      	uxtb	r2, r3
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	739a      	strb	r2, [r3, #14]
 8017164:	68f8      	ldr	r0, [r7, #12]
 8017166:	f008 fcb3 	bl	801fad0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	7b9b      	ldrb	r3, [r3, #14]
 801716e:	2b00      	cmp	r3, #0
 8017170:	d106      	bne.n	8017180 <pbuf_ref+0x3c>
 8017172:	4b05      	ldr	r3, [pc, #20]	@ (8017188 <pbuf_ref+0x44>)
 8017174:	f240 3242 	movw	r2, #834	@ 0x342
 8017178:	4904      	ldr	r1, [pc, #16]	@ (801718c <pbuf_ref+0x48>)
 801717a:	4805      	ldr	r0, [pc, #20]	@ (8017190 <pbuf_ref+0x4c>)
 801717c:	f008 fe6e 	bl	801fe5c <iprintf>
  }
}
 8017180:	bf00      	nop
 8017182:	3710      	adds	r7, #16
 8017184:	46bd      	mov	sp, r7
 8017186:	bd80      	pop	{r7, pc}
 8017188:	08021854 	.word	0x08021854
 801718c:	08021a34 	.word	0x08021a34
 8017190:	080218b4 	.word	0x080218b4

08017194 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8017194:	b580      	push	{r7, lr}
 8017196:	b084      	sub	sp, #16
 8017198:	af00      	add	r7, sp, #0
 801719a:	6078      	str	r0, [r7, #4]
 801719c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801719e:	687b      	ldr	r3, [r7, #4]
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d002      	beq.n	80171aa <pbuf_cat+0x16>
 80171a4:	683b      	ldr	r3, [r7, #0]
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	d107      	bne.n	80171ba <pbuf_cat+0x26>
 80171aa:	4b20      	ldr	r3, [pc, #128]	@ (801722c <pbuf_cat+0x98>)
 80171ac:	f240 3259 	movw	r2, #857	@ 0x359
 80171b0:	491f      	ldr	r1, [pc, #124]	@ (8017230 <pbuf_cat+0x9c>)
 80171b2:	4820      	ldr	r0, [pc, #128]	@ (8017234 <pbuf_cat+0xa0>)
 80171b4:	f008 fe52 	bl	801fe5c <iprintf>
 80171b8:	e034      	b.n	8017224 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	60fb      	str	r3, [r7, #12]
 80171be:	e00a      	b.n	80171d6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80171c0:	68fb      	ldr	r3, [r7, #12]
 80171c2:	891a      	ldrh	r2, [r3, #8]
 80171c4:	683b      	ldr	r3, [r7, #0]
 80171c6:	891b      	ldrh	r3, [r3, #8]
 80171c8:	4413      	add	r3, r2
 80171ca:	b29a      	uxth	r2, r3
 80171cc:	68fb      	ldr	r3, [r7, #12]
 80171ce:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80171d0:	68fb      	ldr	r3, [r7, #12]
 80171d2:	681b      	ldr	r3, [r3, #0]
 80171d4:	60fb      	str	r3, [r7, #12]
 80171d6:	68fb      	ldr	r3, [r7, #12]
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d1f0      	bne.n	80171c0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80171de:	68fb      	ldr	r3, [r7, #12]
 80171e0:	891a      	ldrh	r2, [r3, #8]
 80171e2:	68fb      	ldr	r3, [r7, #12]
 80171e4:	895b      	ldrh	r3, [r3, #10]
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d006      	beq.n	80171f8 <pbuf_cat+0x64>
 80171ea:	4b10      	ldr	r3, [pc, #64]	@ (801722c <pbuf_cat+0x98>)
 80171ec:	f240 3262 	movw	r2, #866	@ 0x362
 80171f0:	4911      	ldr	r1, [pc, #68]	@ (8017238 <pbuf_cat+0xa4>)
 80171f2:	4810      	ldr	r0, [pc, #64]	@ (8017234 <pbuf_cat+0xa0>)
 80171f4:	f008 fe32 	bl	801fe5c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80171f8:	68fb      	ldr	r3, [r7, #12]
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d006      	beq.n	801720e <pbuf_cat+0x7a>
 8017200:	4b0a      	ldr	r3, [pc, #40]	@ (801722c <pbuf_cat+0x98>)
 8017202:	f240 3263 	movw	r2, #867	@ 0x363
 8017206:	490d      	ldr	r1, [pc, #52]	@ (801723c <pbuf_cat+0xa8>)
 8017208:	480a      	ldr	r0, [pc, #40]	@ (8017234 <pbuf_cat+0xa0>)
 801720a:	f008 fe27 	bl	801fe5c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801720e:	68fb      	ldr	r3, [r7, #12]
 8017210:	891a      	ldrh	r2, [r3, #8]
 8017212:	683b      	ldr	r3, [r7, #0]
 8017214:	891b      	ldrh	r3, [r3, #8]
 8017216:	4413      	add	r3, r2
 8017218:	b29a      	uxth	r2, r3
 801721a:	68fb      	ldr	r3, [r7, #12]
 801721c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801721e:	68fb      	ldr	r3, [r7, #12]
 8017220:	683a      	ldr	r2, [r7, #0]
 8017222:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8017224:	3710      	adds	r7, #16
 8017226:	46bd      	mov	sp, r7
 8017228:	bd80      	pop	{r7, pc}
 801722a:	bf00      	nop
 801722c:	08021854 	.word	0x08021854
 8017230:	08021a48 	.word	0x08021a48
 8017234:	080218b4 	.word	0x080218b4
 8017238:	08021a80 	.word	0x08021a80
 801723c:	08021ab0 	.word	0x08021ab0

08017240 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8017240:	b580      	push	{r7, lr}
 8017242:	b082      	sub	sp, #8
 8017244:	af00      	add	r7, sp, #0
 8017246:	6078      	str	r0, [r7, #4]
 8017248:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801724a:	6839      	ldr	r1, [r7, #0]
 801724c:	6878      	ldr	r0, [r7, #4]
 801724e:	f7ff ffa1 	bl	8017194 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8017252:	6838      	ldr	r0, [r7, #0]
 8017254:	f7ff ff76 	bl	8017144 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8017258:	bf00      	nop
 801725a:	3708      	adds	r7, #8
 801725c:	46bd      	mov	sp, r7
 801725e:	bd80      	pop	{r7, pc}

08017260 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8017260:	b580      	push	{r7, lr}
 8017262:	b086      	sub	sp, #24
 8017264:	af00      	add	r7, sp, #0
 8017266:	6078      	str	r0, [r7, #4]
 8017268:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801726a:	2300      	movs	r3, #0
 801726c:	617b      	str	r3, [r7, #20]
 801726e:	2300      	movs	r3, #0
 8017270:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d008      	beq.n	801728a <pbuf_copy+0x2a>
 8017278:	683b      	ldr	r3, [r7, #0]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d005      	beq.n	801728a <pbuf_copy+0x2a>
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	891a      	ldrh	r2, [r3, #8]
 8017282:	683b      	ldr	r3, [r7, #0]
 8017284:	891b      	ldrh	r3, [r3, #8]
 8017286:	429a      	cmp	r2, r3
 8017288:	d209      	bcs.n	801729e <pbuf_copy+0x3e>
 801728a:	4b57      	ldr	r3, [pc, #348]	@ (80173e8 <pbuf_copy+0x188>)
 801728c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8017290:	4956      	ldr	r1, [pc, #344]	@ (80173ec <pbuf_copy+0x18c>)
 8017292:	4857      	ldr	r0, [pc, #348]	@ (80173f0 <pbuf_copy+0x190>)
 8017294:	f008 fde2 	bl	801fe5c <iprintf>
 8017298:	f06f 030f 	mvn.w	r3, #15
 801729c:	e09f      	b.n	80173de <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	895b      	ldrh	r3, [r3, #10]
 80172a2:	461a      	mov	r2, r3
 80172a4:	697b      	ldr	r3, [r7, #20]
 80172a6:	1ad2      	subs	r2, r2, r3
 80172a8:	683b      	ldr	r3, [r7, #0]
 80172aa:	895b      	ldrh	r3, [r3, #10]
 80172ac:	4619      	mov	r1, r3
 80172ae:	693b      	ldr	r3, [r7, #16]
 80172b0:	1acb      	subs	r3, r1, r3
 80172b2:	429a      	cmp	r2, r3
 80172b4:	d306      	bcc.n	80172c4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80172b6:	683b      	ldr	r3, [r7, #0]
 80172b8:	895b      	ldrh	r3, [r3, #10]
 80172ba:	461a      	mov	r2, r3
 80172bc:	693b      	ldr	r3, [r7, #16]
 80172be:	1ad3      	subs	r3, r2, r3
 80172c0:	60fb      	str	r3, [r7, #12]
 80172c2:	e005      	b.n	80172d0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	895b      	ldrh	r3, [r3, #10]
 80172c8:	461a      	mov	r2, r3
 80172ca:	697b      	ldr	r3, [r7, #20]
 80172cc:	1ad3      	subs	r3, r2, r3
 80172ce:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	685a      	ldr	r2, [r3, #4]
 80172d4:	697b      	ldr	r3, [r7, #20]
 80172d6:	18d0      	adds	r0, r2, r3
 80172d8:	683b      	ldr	r3, [r7, #0]
 80172da:	685a      	ldr	r2, [r3, #4]
 80172dc:	693b      	ldr	r3, [r7, #16]
 80172de:	4413      	add	r3, r2
 80172e0:	68fa      	ldr	r2, [r7, #12]
 80172e2:	4619      	mov	r1, r3
 80172e4:	f008 fff5 	bl	80202d2 <memcpy>
    offset_to += len;
 80172e8:	697a      	ldr	r2, [r7, #20]
 80172ea:	68fb      	ldr	r3, [r7, #12]
 80172ec:	4413      	add	r3, r2
 80172ee:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80172f0:	693a      	ldr	r2, [r7, #16]
 80172f2:	68fb      	ldr	r3, [r7, #12]
 80172f4:	4413      	add	r3, r2
 80172f6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	895b      	ldrh	r3, [r3, #10]
 80172fc:	461a      	mov	r2, r3
 80172fe:	697b      	ldr	r3, [r7, #20]
 8017300:	4293      	cmp	r3, r2
 8017302:	d906      	bls.n	8017312 <pbuf_copy+0xb2>
 8017304:	4b38      	ldr	r3, [pc, #224]	@ (80173e8 <pbuf_copy+0x188>)
 8017306:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801730a:	493a      	ldr	r1, [pc, #232]	@ (80173f4 <pbuf_copy+0x194>)
 801730c:	4838      	ldr	r0, [pc, #224]	@ (80173f0 <pbuf_copy+0x190>)
 801730e:	f008 fda5 	bl	801fe5c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8017312:	683b      	ldr	r3, [r7, #0]
 8017314:	895b      	ldrh	r3, [r3, #10]
 8017316:	461a      	mov	r2, r3
 8017318:	693b      	ldr	r3, [r7, #16]
 801731a:	4293      	cmp	r3, r2
 801731c:	d906      	bls.n	801732c <pbuf_copy+0xcc>
 801731e:	4b32      	ldr	r3, [pc, #200]	@ (80173e8 <pbuf_copy+0x188>)
 8017320:	f240 32da 	movw	r2, #986	@ 0x3da
 8017324:	4934      	ldr	r1, [pc, #208]	@ (80173f8 <pbuf_copy+0x198>)
 8017326:	4832      	ldr	r0, [pc, #200]	@ (80173f0 <pbuf_copy+0x190>)
 8017328:	f008 fd98 	bl	801fe5c <iprintf>
    if (offset_from >= p_from->len) {
 801732c:	683b      	ldr	r3, [r7, #0]
 801732e:	895b      	ldrh	r3, [r3, #10]
 8017330:	461a      	mov	r2, r3
 8017332:	693b      	ldr	r3, [r7, #16]
 8017334:	4293      	cmp	r3, r2
 8017336:	d304      	bcc.n	8017342 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8017338:	2300      	movs	r3, #0
 801733a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 801733c:	683b      	ldr	r3, [r7, #0]
 801733e:	681b      	ldr	r3, [r3, #0]
 8017340:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	895b      	ldrh	r3, [r3, #10]
 8017346:	461a      	mov	r2, r3
 8017348:	697b      	ldr	r3, [r7, #20]
 801734a:	4293      	cmp	r3, r2
 801734c:	d114      	bne.n	8017378 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801734e:	2300      	movs	r3, #0
 8017350:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	681b      	ldr	r3, [r3, #0]
 8017356:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d10c      	bne.n	8017378 <pbuf_copy+0x118>
 801735e:	683b      	ldr	r3, [r7, #0]
 8017360:	2b00      	cmp	r3, #0
 8017362:	d009      	beq.n	8017378 <pbuf_copy+0x118>
 8017364:	4b20      	ldr	r3, [pc, #128]	@ (80173e8 <pbuf_copy+0x188>)
 8017366:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 801736a:	4924      	ldr	r1, [pc, #144]	@ (80173fc <pbuf_copy+0x19c>)
 801736c:	4820      	ldr	r0, [pc, #128]	@ (80173f0 <pbuf_copy+0x190>)
 801736e:	f008 fd75 	bl	801fe5c <iprintf>
 8017372:	f06f 030f 	mvn.w	r3, #15
 8017376:	e032      	b.n	80173de <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8017378:	683b      	ldr	r3, [r7, #0]
 801737a:	2b00      	cmp	r3, #0
 801737c:	d013      	beq.n	80173a6 <pbuf_copy+0x146>
 801737e:	683b      	ldr	r3, [r7, #0]
 8017380:	895a      	ldrh	r2, [r3, #10]
 8017382:	683b      	ldr	r3, [r7, #0]
 8017384:	891b      	ldrh	r3, [r3, #8]
 8017386:	429a      	cmp	r2, r3
 8017388:	d10d      	bne.n	80173a6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801738a:	683b      	ldr	r3, [r7, #0]
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d009      	beq.n	80173a6 <pbuf_copy+0x146>
 8017392:	4b15      	ldr	r3, [pc, #84]	@ (80173e8 <pbuf_copy+0x188>)
 8017394:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8017398:	4919      	ldr	r1, [pc, #100]	@ (8017400 <pbuf_copy+0x1a0>)
 801739a:	4815      	ldr	r0, [pc, #84]	@ (80173f0 <pbuf_copy+0x190>)
 801739c:	f008 fd5e 	bl	801fe5c <iprintf>
 80173a0:	f06f 0305 	mvn.w	r3, #5
 80173a4:	e01b      	b.n	80173de <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d013      	beq.n	80173d4 <pbuf_copy+0x174>
 80173ac:	687b      	ldr	r3, [r7, #4]
 80173ae:	895a      	ldrh	r2, [r3, #10]
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	891b      	ldrh	r3, [r3, #8]
 80173b4:	429a      	cmp	r2, r3
 80173b6:	d10d      	bne.n	80173d4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	681b      	ldr	r3, [r3, #0]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d009      	beq.n	80173d4 <pbuf_copy+0x174>
 80173c0:	4b09      	ldr	r3, [pc, #36]	@ (80173e8 <pbuf_copy+0x188>)
 80173c2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80173c6:	490e      	ldr	r1, [pc, #56]	@ (8017400 <pbuf_copy+0x1a0>)
 80173c8:	4809      	ldr	r0, [pc, #36]	@ (80173f0 <pbuf_copy+0x190>)
 80173ca:	f008 fd47 	bl	801fe5c <iprintf>
 80173ce:	f06f 0305 	mvn.w	r3, #5
 80173d2:	e004      	b.n	80173de <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80173d4:	683b      	ldr	r3, [r7, #0]
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	f47f af61 	bne.w	801729e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80173dc:	2300      	movs	r3, #0
}
 80173de:	4618      	mov	r0, r3
 80173e0:	3718      	adds	r7, #24
 80173e2:	46bd      	mov	sp, r7
 80173e4:	bd80      	pop	{r7, pc}
 80173e6:	bf00      	nop
 80173e8:	08021854 	.word	0x08021854
 80173ec:	08021afc 	.word	0x08021afc
 80173f0:	080218b4 	.word	0x080218b4
 80173f4:	08021b2c 	.word	0x08021b2c
 80173f8:	08021b44 	.word	0x08021b44
 80173fc:	08021b60 	.word	0x08021b60
 8017400:	08021b70 	.word	0x08021b70

08017404 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8017404:	b580      	push	{r7, lr}
 8017406:	b088      	sub	sp, #32
 8017408:	af00      	add	r7, sp, #0
 801740a:	60f8      	str	r0, [r7, #12]
 801740c:	60b9      	str	r1, [r7, #8]
 801740e:	4611      	mov	r1, r2
 8017410:	461a      	mov	r2, r3
 8017412:	460b      	mov	r3, r1
 8017414:	80fb      	strh	r3, [r7, #6]
 8017416:	4613      	mov	r3, r2
 8017418:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801741a:	2300      	movs	r3, #0
 801741c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801741e:	2300      	movs	r3, #0
 8017420:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8017422:	68fb      	ldr	r3, [r7, #12]
 8017424:	2b00      	cmp	r3, #0
 8017426:	d108      	bne.n	801743a <pbuf_copy_partial+0x36>
 8017428:	4b2b      	ldr	r3, [pc, #172]	@ (80174d8 <pbuf_copy_partial+0xd4>)
 801742a:	f240 420a 	movw	r2, #1034	@ 0x40a
 801742e:	492b      	ldr	r1, [pc, #172]	@ (80174dc <pbuf_copy_partial+0xd8>)
 8017430:	482b      	ldr	r0, [pc, #172]	@ (80174e0 <pbuf_copy_partial+0xdc>)
 8017432:	f008 fd13 	bl	801fe5c <iprintf>
 8017436:	2300      	movs	r3, #0
 8017438:	e04a      	b.n	80174d0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801743a:	68bb      	ldr	r3, [r7, #8]
 801743c:	2b00      	cmp	r3, #0
 801743e:	d108      	bne.n	8017452 <pbuf_copy_partial+0x4e>
 8017440:	4b25      	ldr	r3, [pc, #148]	@ (80174d8 <pbuf_copy_partial+0xd4>)
 8017442:	f240 420b 	movw	r2, #1035	@ 0x40b
 8017446:	4927      	ldr	r1, [pc, #156]	@ (80174e4 <pbuf_copy_partial+0xe0>)
 8017448:	4825      	ldr	r0, [pc, #148]	@ (80174e0 <pbuf_copy_partial+0xdc>)
 801744a:	f008 fd07 	bl	801fe5c <iprintf>
 801744e:	2300      	movs	r3, #0
 8017450:	e03e      	b.n	80174d0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	61fb      	str	r3, [r7, #28]
 8017456:	e034      	b.n	80174c2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8017458:	88bb      	ldrh	r3, [r7, #4]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d00a      	beq.n	8017474 <pbuf_copy_partial+0x70>
 801745e:	69fb      	ldr	r3, [r7, #28]
 8017460:	895b      	ldrh	r3, [r3, #10]
 8017462:	88ba      	ldrh	r2, [r7, #4]
 8017464:	429a      	cmp	r2, r3
 8017466:	d305      	bcc.n	8017474 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8017468:	69fb      	ldr	r3, [r7, #28]
 801746a:	895b      	ldrh	r3, [r3, #10]
 801746c:	88ba      	ldrh	r2, [r7, #4]
 801746e:	1ad3      	subs	r3, r2, r3
 8017470:	80bb      	strh	r3, [r7, #4]
 8017472:	e023      	b.n	80174bc <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8017474:	69fb      	ldr	r3, [r7, #28]
 8017476:	895a      	ldrh	r2, [r3, #10]
 8017478:	88bb      	ldrh	r3, [r7, #4]
 801747a:	1ad3      	subs	r3, r2, r3
 801747c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801747e:	8b3a      	ldrh	r2, [r7, #24]
 8017480:	88fb      	ldrh	r3, [r7, #6]
 8017482:	429a      	cmp	r2, r3
 8017484:	d901      	bls.n	801748a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8017486:	88fb      	ldrh	r3, [r7, #6]
 8017488:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801748a:	8b7b      	ldrh	r3, [r7, #26]
 801748c:	68ba      	ldr	r2, [r7, #8]
 801748e:	18d0      	adds	r0, r2, r3
 8017490:	69fb      	ldr	r3, [r7, #28]
 8017492:	685a      	ldr	r2, [r3, #4]
 8017494:	88bb      	ldrh	r3, [r7, #4]
 8017496:	4413      	add	r3, r2
 8017498:	8b3a      	ldrh	r2, [r7, #24]
 801749a:	4619      	mov	r1, r3
 801749c:	f008 ff19 	bl	80202d2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80174a0:	8afa      	ldrh	r2, [r7, #22]
 80174a2:	8b3b      	ldrh	r3, [r7, #24]
 80174a4:	4413      	add	r3, r2
 80174a6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80174a8:	8b7a      	ldrh	r2, [r7, #26]
 80174aa:	8b3b      	ldrh	r3, [r7, #24]
 80174ac:	4413      	add	r3, r2
 80174ae:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80174b0:	88fa      	ldrh	r2, [r7, #6]
 80174b2:	8b3b      	ldrh	r3, [r7, #24]
 80174b4:	1ad3      	subs	r3, r2, r3
 80174b6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80174b8:	2300      	movs	r3, #0
 80174ba:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80174bc:	69fb      	ldr	r3, [r7, #28]
 80174be:	681b      	ldr	r3, [r3, #0]
 80174c0:	61fb      	str	r3, [r7, #28]
 80174c2:	88fb      	ldrh	r3, [r7, #6]
 80174c4:	2b00      	cmp	r3, #0
 80174c6:	d002      	beq.n	80174ce <pbuf_copy_partial+0xca>
 80174c8:	69fb      	ldr	r3, [r7, #28]
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	d1c4      	bne.n	8017458 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80174ce:	8afb      	ldrh	r3, [r7, #22]
}
 80174d0:	4618      	mov	r0, r3
 80174d2:	3720      	adds	r7, #32
 80174d4:	46bd      	mov	sp, r7
 80174d6:	bd80      	pop	{r7, pc}
 80174d8:	08021854 	.word	0x08021854
 80174dc:	08021b9c 	.word	0x08021b9c
 80174e0:	080218b4 	.word	0x080218b4
 80174e4:	08021bbc 	.word	0x08021bbc

080174e8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80174e8:	b580      	push	{r7, lr}
 80174ea:	b084      	sub	sp, #16
 80174ec:	af00      	add	r7, sp, #0
 80174ee:	4603      	mov	r3, r0
 80174f0:	603a      	str	r2, [r7, #0]
 80174f2:	71fb      	strb	r3, [r7, #7]
 80174f4:	460b      	mov	r3, r1
 80174f6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80174f8:	683b      	ldr	r3, [r7, #0]
 80174fa:	8919      	ldrh	r1, [r3, #8]
 80174fc:	88ba      	ldrh	r2, [r7, #4]
 80174fe:	79fb      	ldrb	r3, [r7, #7]
 8017500:	4618      	mov	r0, r3
 8017502:	f7ff fa95 	bl	8016a30 <pbuf_alloc>
 8017506:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8017508:	68fb      	ldr	r3, [r7, #12]
 801750a:	2b00      	cmp	r3, #0
 801750c:	d101      	bne.n	8017512 <pbuf_clone+0x2a>
    return NULL;
 801750e:	2300      	movs	r3, #0
 8017510:	e011      	b.n	8017536 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8017512:	6839      	ldr	r1, [r7, #0]
 8017514:	68f8      	ldr	r0, [r7, #12]
 8017516:	f7ff fea3 	bl	8017260 <pbuf_copy>
 801751a:	4603      	mov	r3, r0
 801751c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801751e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d006      	beq.n	8017534 <pbuf_clone+0x4c>
 8017526:	4b06      	ldr	r3, [pc, #24]	@ (8017540 <pbuf_clone+0x58>)
 8017528:	f240 5224 	movw	r2, #1316	@ 0x524
 801752c:	4905      	ldr	r1, [pc, #20]	@ (8017544 <pbuf_clone+0x5c>)
 801752e:	4806      	ldr	r0, [pc, #24]	@ (8017548 <pbuf_clone+0x60>)
 8017530:	f008 fc94 	bl	801fe5c <iprintf>
  return q;
 8017534:	68fb      	ldr	r3, [r7, #12]
}
 8017536:	4618      	mov	r0, r3
 8017538:	3710      	adds	r7, #16
 801753a:	46bd      	mov	sp, r7
 801753c:	bd80      	pop	{r7, pc}
 801753e:	bf00      	nop
 8017540:	08021854 	.word	0x08021854
 8017544:	08021cc8 	.word	0x08021cc8
 8017548:	080218b4 	.word	0x080218b4

0801754c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801754c:	b580      	push	{r7, lr}
 801754e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017550:	f008 fb84 	bl	801fc5c <rand>
 8017554:	4603      	mov	r3, r0
 8017556:	b29b      	uxth	r3, r3
 8017558:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801755c:	b29b      	uxth	r3, r3
 801755e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8017562:	b29a      	uxth	r2, r3
 8017564:	4b01      	ldr	r3, [pc, #4]	@ (801756c <tcp_init+0x20>)
 8017566:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017568:	bf00      	nop
 801756a:	bd80      	pop	{r7, pc}
 801756c:	2400002c 	.word	0x2400002c

08017570 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b082      	sub	sp, #8
 8017574:	af00      	add	r7, sp, #0
 8017576:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	7d1b      	ldrb	r3, [r3, #20]
 801757c:	2b01      	cmp	r3, #1
 801757e:	d105      	bne.n	801758c <tcp_free+0x1c>
 8017580:	4b06      	ldr	r3, [pc, #24]	@ (801759c <tcp_free+0x2c>)
 8017582:	22d4      	movs	r2, #212	@ 0xd4
 8017584:	4906      	ldr	r1, [pc, #24]	@ (80175a0 <tcp_free+0x30>)
 8017586:	4807      	ldr	r0, [pc, #28]	@ (80175a4 <tcp_free+0x34>)
 8017588:	f008 fc68 	bl	801fe5c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801758c:	6879      	ldr	r1, [r7, #4]
 801758e:	2001      	movs	r0, #1
 8017590:	f7fe fe8e 	bl	80162b0 <memp_free>
}
 8017594:	bf00      	nop
 8017596:	3708      	adds	r7, #8
 8017598:	46bd      	mov	sp, r7
 801759a:	bd80      	pop	{r7, pc}
 801759c:	08021d54 	.word	0x08021d54
 80175a0:	08021d84 	.word	0x08021d84
 80175a4:	08021d98 	.word	0x08021d98

080175a8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80175a8:	b580      	push	{r7, lr}
 80175aa:	b082      	sub	sp, #8
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	7d1b      	ldrb	r3, [r3, #20]
 80175b4:	2b01      	cmp	r3, #1
 80175b6:	d105      	bne.n	80175c4 <tcp_free_listen+0x1c>
 80175b8:	4b06      	ldr	r3, [pc, #24]	@ (80175d4 <tcp_free_listen+0x2c>)
 80175ba:	22df      	movs	r2, #223	@ 0xdf
 80175bc:	4906      	ldr	r1, [pc, #24]	@ (80175d8 <tcp_free_listen+0x30>)
 80175be:	4807      	ldr	r0, [pc, #28]	@ (80175dc <tcp_free_listen+0x34>)
 80175c0:	f008 fc4c 	bl	801fe5c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80175c4:	6879      	ldr	r1, [r7, #4]
 80175c6:	2002      	movs	r0, #2
 80175c8:	f7fe fe72 	bl	80162b0 <memp_free>
}
 80175cc:	bf00      	nop
 80175ce:	3708      	adds	r7, #8
 80175d0:	46bd      	mov	sp, r7
 80175d2:	bd80      	pop	{r7, pc}
 80175d4:	08021d54 	.word	0x08021d54
 80175d8:	08021dc0 	.word	0x08021dc0
 80175dc:	08021d98 	.word	0x08021d98

080175e0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80175e0:	b580      	push	{r7, lr}
 80175e2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80175e4:	f000 fea4 	bl	8018330 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80175e8:	4b07      	ldr	r3, [pc, #28]	@ (8017608 <tcp_tmr+0x28>)
 80175ea:	781b      	ldrb	r3, [r3, #0]
 80175ec:	3301      	adds	r3, #1
 80175ee:	b2da      	uxtb	r2, r3
 80175f0:	4b05      	ldr	r3, [pc, #20]	@ (8017608 <tcp_tmr+0x28>)
 80175f2:	701a      	strb	r2, [r3, #0]
 80175f4:	4b04      	ldr	r3, [pc, #16]	@ (8017608 <tcp_tmr+0x28>)
 80175f6:	781b      	ldrb	r3, [r3, #0]
 80175f8:	f003 0301 	and.w	r3, r3, #1
 80175fc:	2b00      	cmp	r3, #0
 80175fe:	d001      	beq.n	8017604 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8017600:	f000 fb54 	bl	8017cac <tcp_slowtmr>
  }
}
 8017604:	bf00      	nop
 8017606:	bd80      	pop	{r7, pc}
 8017608:	24014501 	.word	0x24014501

0801760c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b084      	sub	sp, #16
 8017610:	af00      	add	r7, sp, #0
 8017612:	6078      	str	r0, [r7, #4]
 8017614:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8017616:	683b      	ldr	r3, [r7, #0]
 8017618:	2b00      	cmp	r3, #0
 801761a:	d105      	bne.n	8017628 <tcp_remove_listener+0x1c>
 801761c:	4b0d      	ldr	r3, [pc, #52]	@ (8017654 <tcp_remove_listener+0x48>)
 801761e:	22ff      	movs	r2, #255	@ 0xff
 8017620:	490d      	ldr	r1, [pc, #52]	@ (8017658 <tcp_remove_listener+0x4c>)
 8017622:	480e      	ldr	r0, [pc, #56]	@ (801765c <tcp_remove_listener+0x50>)
 8017624:	f008 fc1a 	bl	801fe5c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	60fb      	str	r3, [r7, #12]
 801762c:	e00a      	b.n	8017644 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017632:	683a      	ldr	r2, [r7, #0]
 8017634:	429a      	cmp	r2, r3
 8017636:	d102      	bne.n	801763e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8017638:	68fb      	ldr	r3, [r7, #12]
 801763a:	2200      	movs	r2, #0
 801763c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	68db      	ldr	r3, [r3, #12]
 8017642:	60fb      	str	r3, [r7, #12]
 8017644:	68fb      	ldr	r3, [r7, #12]
 8017646:	2b00      	cmp	r3, #0
 8017648:	d1f1      	bne.n	801762e <tcp_remove_listener+0x22>
    }
  }
}
 801764a:	bf00      	nop
 801764c:	bf00      	nop
 801764e:	3710      	adds	r7, #16
 8017650:	46bd      	mov	sp, r7
 8017652:	bd80      	pop	{r7, pc}
 8017654:	08021d54 	.word	0x08021d54
 8017658:	08021ddc 	.word	0x08021ddc
 801765c:	08021d98 	.word	0x08021d98

08017660 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b084      	sub	sp, #16
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	2b00      	cmp	r3, #0
 801766c:	d106      	bne.n	801767c <tcp_listen_closed+0x1c>
 801766e:	4b14      	ldr	r3, [pc, #80]	@ (80176c0 <tcp_listen_closed+0x60>)
 8017670:	f240 1211 	movw	r2, #273	@ 0x111
 8017674:	4913      	ldr	r1, [pc, #76]	@ (80176c4 <tcp_listen_closed+0x64>)
 8017676:	4814      	ldr	r0, [pc, #80]	@ (80176c8 <tcp_listen_closed+0x68>)
 8017678:	f008 fbf0 	bl	801fe5c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	7d1b      	ldrb	r3, [r3, #20]
 8017680:	2b01      	cmp	r3, #1
 8017682:	d006      	beq.n	8017692 <tcp_listen_closed+0x32>
 8017684:	4b0e      	ldr	r3, [pc, #56]	@ (80176c0 <tcp_listen_closed+0x60>)
 8017686:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801768a:	4910      	ldr	r1, [pc, #64]	@ (80176cc <tcp_listen_closed+0x6c>)
 801768c:	480e      	ldr	r0, [pc, #56]	@ (80176c8 <tcp_listen_closed+0x68>)
 801768e:	f008 fbe5 	bl	801fe5c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8017692:	2301      	movs	r3, #1
 8017694:	60fb      	str	r3, [r7, #12]
 8017696:	e00b      	b.n	80176b0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8017698:	4a0d      	ldr	r2, [pc, #52]	@ (80176d0 <tcp_listen_closed+0x70>)
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	6879      	ldr	r1, [r7, #4]
 80176a4:	4618      	mov	r0, r3
 80176a6:	f7ff ffb1 	bl	801760c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80176aa:	68fb      	ldr	r3, [r7, #12]
 80176ac:	3301      	adds	r3, #1
 80176ae:	60fb      	str	r3, [r7, #12]
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	2b03      	cmp	r3, #3
 80176b4:	d9f0      	bls.n	8017698 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80176b6:	bf00      	nop
 80176b8:	bf00      	nop
 80176ba:	3710      	adds	r7, #16
 80176bc:	46bd      	mov	sp, r7
 80176be:	bd80      	pop	{r7, pc}
 80176c0:	08021d54 	.word	0x08021d54
 80176c4:	08021e04 	.word	0x08021e04
 80176c8:	08021d98 	.word	0x08021d98
 80176cc:	08021e10 	.word	0x08021e10
 80176d0:	080244fc 	.word	0x080244fc

080176d4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80176d4:	b5b0      	push	{r4, r5, r7, lr}
 80176d6:	b088      	sub	sp, #32
 80176d8:	af04      	add	r7, sp, #16
 80176da:	6078      	str	r0, [r7, #4]
 80176dc:	460b      	mov	r3, r1
 80176de:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	d106      	bne.n	80176f4 <tcp_close_shutdown+0x20>
 80176e6:	4b63      	ldr	r3, [pc, #396]	@ (8017874 <tcp_close_shutdown+0x1a0>)
 80176e8:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80176ec:	4962      	ldr	r1, [pc, #392]	@ (8017878 <tcp_close_shutdown+0x1a4>)
 80176ee:	4863      	ldr	r0, [pc, #396]	@ (801787c <tcp_close_shutdown+0x1a8>)
 80176f0:	f008 fbb4 	bl	801fe5c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80176f4:	78fb      	ldrb	r3, [r7, #3]
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	d066      	beq.n	80177c8 <tcp_close_shutdown+0xf4>
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	7d1b      	ldrb	r3, [r3, #20]
 80176fe:	2b04      	cmp	r3, #4
 8017700:	d003      	beq.n	801770a <tcp_close_shutdown+0x36>
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	7d1b      	ldrb	r3, [r3, #20]
 8017706:	2b07      	cmp	r3, #7
 8017708:	d15e      	bne.n	80177c8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801770e:	2b00      	cmp	r3, #0
 8017710:	d104      	bne.n	801771c <tcp_close_shutdown+0x48>
 8017712:	687b      	ldr	r3, [r7, #4]
 8017714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017716:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801771a:	d055      	beq.n	80177c8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	8b5b      	ldrh	r3, [r3, #26]
 8017720:	f003 0310 	and.w	r3, r3, #16
 8017724:	2b00      	cmp	r3, #0
 8017726:	d106      	bne.n	8017736 <tcp_close_shutdown+0x62>
 8017728:	4b52      	ldr	r3, [pc, #328]	@ (8017874 <tcp_close_shutdown+0x1a0>)
 801772a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 801772e:	4954      	ldr	r1, [pc, #336]	@ (8017880 <tcp_close_shutdown+0x1ac>)
 8017730:	4852      	ldr	r0, [pc, #328]	@ (801787c <tcp_close_shutdown+0x1a8>)
 8017732:	f008 fb93 	bl	801fe5c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801773e:	687d      	ldr	r5, [r7, #4]
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	3304      	adds	r3, #4
 8017744:	687a      	ldr	r2, [r7, #4]
 8017746:	8ad2      	ldrh	r2, [r2, #22]
 8017748:	6879      	ldr	r1, [r7, #4]
 801774a:	8b09      	ldrh	r1, [r1, #24]
 801774c:	9102      	str	r1, [sp, #8]
 801774e:	9201      	str	r2, [sp, #4]
 8017750:	9300      	str	r3, [sp, #0]
 8017752:	462b      	mov	r3, r5
 8017754:	4622      	mov	r2, r4
 8017756:	4601      	mov	r1, r0
 8017758:	6878      	ldr	r0, [r7, #4]
 801775a:	f004 fe8d 	bl	801c478 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801775e:	6878      	ldr	r0, [r7, #4]
 8017760:	f001 f8c8 	bl	80188f4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8017764:	4b47      	ldr	r3, [pc, #284]	@ (8017884 <tcp_close_shutdown+0x1b0>)
 8017766:	681b      	ldr	r3, [r3, #0]
 8017768:	687a      	ldr	r2, [r7, #4]
 801776a:	429a      	cmp	r2, r3
 801776c:	d105      	bne.n	801777a <tcp_close_shutdown+0xa6>
 801776e:	4b45      	ldr	r3, [pc, #276]	@ (8017884 <tcp_close_shutdown+0x1b0>)
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	68db      	ldr	r3, [r3, #12]
 8017774:	4a43      	ldr	r2, [pc, #268]	@ (8017884 <tcp_close_shutdown+0x1b0>)
 8017776:	6013      	str	r3, [r2, #0]
 8017778:	e013      	b.n	80177a2 <tcp_close_shutdown+0xce>
 801777a:	4b42      	ldr	r3, [pc, #264]	@ (8017884 <tcp_close_shutdown+0x1b0>)
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	60fb      	str	r3, [r7, #12]
 8017780:	e00c      	b.n	801779c <tcp_close_shutdown+0xc8>
 8017782:	68fb      	ldr	r3, [r7, #12]
 8017784:	68db      	ldr	r3, [r3, #12]
 8017786:	687a      	ldr	r2, [r7, #4]
 8017788:	429a      	cmp	r2, r3
 801778a:	d104      	bne.n	8017796 <tcp_close_shutdown+0xc2>
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	68da      	ldr	r2, [r3, #12]
 8017790:	68fb      	ldr	r3, [r7, #12]
 8017792:	60da      	str	r2, [r3, #12]
 8017794:	e005      	b.n	80177a2 <tcp_close_shutdown+0xce>
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	68db      	ldr	r3, [r3, #12]
 801779a:	60fb      	str	r3, [r7, #12]
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d1ef      	bne.n	8017782 <tcp_close_shutdown+0xae>
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	2200      	movs	r2, #0
 80177a6:	60da      	str	r2, [r3, #12]
 80177a8:	4b37      	ldr	r3, [pc, #220]	@ (8017888 <tcp_close_shutdown+0x1b4>)
 80177aa:	2201      	movs	r2, #1
 80177ac:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80177ae:	4b37      	ldr	r3, [pc, #220]	@ (801788c <tcp_close_shutdown+0x1b8>)
 80177b0:	681b      	ldr	r3, [r3, #0]
 80177b2:	687a      	ldr	r2, [r7, #4]
 80177b4:	429a      	cmp	r2, r3
 80177b6:	d102      	bne.n	80177be <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80177b8:	f003 fd5c 	bl	801b274 <tcp_trigger_input_pcb_close>
 80177bc:	e002      	b.n	80177c4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80177be:	6878      	ldr	r0, [r7, #4]
 80177c0:	f7ff fed6 	bl	8017570 <tcp_free>
      }
      return ERR_OK;
 80177c4:	2300      	movs	r3, #0
 80177c6:	e050      	b.n	801786a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	7d1b      	ldrb	r3, [r3, #20]
 80177cc:	2b02      	cmp	r3, #2
 80177ce:	d03b      	beq.n	8017848 <tcp_close_shutdown+0x174>
 80177d0:	2b02      	cmp	r3, #2
 80177d2:	dc44      	bgt.n	801785e <tcp_close_shutdown+0x18a>
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	d002      	beq.n	80177de <tcp_close_shutdown+0x10a>
 80177d8:	2b01      	cmp	r3, #1
 80177da:	d02a      	beq.n	8017832 <tcp_close_shutdown+0x15e>
 80177dc:	e03f      	b.n	801785e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	8adb      	ldrh	r3, [r3, #22]
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d021      	beq.n	801782a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80177e6:	4b2a      	ldr	r3, [pc, #168]	@ (8017890 <tcp_close_shutdown+0x1bc>)
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	687a      	ldr	r2, [r7, #4]
 80177ec:	429a      	cmp	r2, r3
 80177ee:	d105      	bne.n	80177fc <tcp_close_shutdown+0x128>
 80177f0:	4b27      	ldr	r3, [pc, #156]	@ (8017890 <tcp_close_shutdown+0x1bc>)
 80177f2:	681b      	ldr	r3, [r3, #0]
 80177f4:	68db      	ldr	r3, [r3, #12]
 80177f6:	4a26      	ldr	r2, [pc, #152]	@ (8017890 <tcp_close_shutdown+0x1bc>)
 80177f8:	6013      	str	r3, [r2, #0]
 80177fa:	e013      	b.n	8017824 <tcp_close_shutdown+0x150>
 80177fc:	4b24      	ldr	r3, [pc, #144]	@ (8017890 <tcp_close_shutdown+0x1bc>)
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	60bb      	str	r3, [r7, #8]
 8017802:	e00c      	b.n	801781e <tcp_close_shutdown+0x14a>
 8017804:	68bb      	ldr	r3, [r7, #8]
 8017806:	68db      	ldr	r3, [r3, #12]
 8017808:	687a      	ldr	r2, [r7, #4]
 801780a:	429a      	cmp	r2, r3
 801780c:	d104      	bne.n	8017818 <tcp_close_shutdown+0x144>
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	68da      	ldr	r2, [r3, #12]
 8017812:	68bb      	ldr	r3, [r7, #8]
 8017814:	60da      	str	r2, [r3, #12]
 8017816:	e005      	b.n	8017824 <tcp_close_shutdown+0x150>
 8017818:	68bb      	ldr	r3, [r7, #8]
 801781a:	68db      	ldr	r3, [r3, #12]
 801781c:	60bb      	str	r3, [r7, #8]
 801781e:	68bb      	ldr	r3, [r7, #8]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d1ef      	bne.n	8017804 <tcp_close_shutdown+0x130>
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	2200      	movs	r2, #0
 8017828:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801782a:	6878      	ldr	r0, [r7, #4]
 801782c:	f7ff fea0 	bl	8017570 <tcp_free>
      break;
 8017830:	e01a      	b.n	8017868 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8017832:	6878      	ldr	r0, [r7, #4]
 8017834:	f7ff ff14 	bl	8017660 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8017838:	6879      	ldr	r1, [r7, #4]
 801783a:	4816      	ldr	r0, [pc, #88]	@ (8017894 <tcp_close_shutdown+0x1c0>)
 801783c:	f001 f8aa 	bl	8018994 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8017840:	6878      	ldr	r0, [r7, #4]
 8017842:	f7ff feb1 	bl	80175a8 <tcp_free_listen>
      break;
 8017846:	e00f      	b.n	8017868 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017848:	6879      	ldr	r1, [r7, #4]
 801784a:	480e      	ldr	r0, [pc, #56]	@ (8017884 <tcp_close_shutdown+0x1b0>)
 801784c:	f001 f8a2 	bl	8018994 <tcp_pcb_remove>
 8017850:	4b0d      	ldr	r3, [pc, #52]	@ (8017888 <tcp_close_shutdown+0x1b4>)
 8017852:	2201      	movs	r2, #1
 8017854:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	f7ff fe8a 	bl	8017570 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801785c:	e004      	b.n	8017868 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 801785e:	6878      	ldr	r0, [r7, #4]
 8017860:	f000 f81a 	bl	8017898 <tcp_close_shutdown_fin>
 8017864:	4603      	mov	r3, r0
 8017866:	e000      	b.n	801786a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8017868:	2300      	movs	r3, #0
}
 801786a:	4618      	mov	r0, r3
 801786c:	3710      	adds	r7, #16
 801786e:	46bd      	mov	sp, r7
 8017870:	bdb0      	pop	{r4, r5, r7, pc}
 8017872:	bf00      	nop
 8017874:	08021d54 	.word	0x08021d54
 8017878:	08021e28 	.word	0x08021e28
 801787c:	08021d98 	.word	0x08021d98
 8017880:	08021e48 	.word	0x08021e48
 8017884:	240144f8 	.word	0x240144f8
 8017888:	24014500 	.word	0x24014500
 801788c:	24014538 	.word	0x24014538
 8017890:	240144f0 	.word	0x240144f0
 8017894:	240144f4 	.word	0x240144f4

08017898 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8017898:	b580      	push	{r7, lr}
 801789a:	b084      	sub	sp, #16
 801789c:	af00      	add	r7, sp, #0
 801789e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d106      	bne.n	80178b4 <tcp_close_shutdown_fin+0x1c>
 80178a6:	4b2e      	ldr	r3, [pc, #184]	@ (8017960 <tcp_close_shutdown_fin+0xc8>)
 80178a8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 80178ac:	492d      	ldr	r1, [pc, #180]	@ (8017964 <tcp_close_shutdown_fin+0xcc>)
 80178ae:	482e      	ldr	r0, [pc, #184]	@ (8017968 <tcp_close_shutdown_fin+0xd0>)
 80178b0:	f008 fad4 	bl	801fe5c <iprintf>

  switch (pcb->state) {
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	7d1b      	ldrb	r3, [r3, #20]
 80178b8:	2b07      	cmp	r3, #7
 80178ba:	d020      	beq.n	80178fe <tcp_close_shutdown_fin+0x66>
 80178bc:	2b07      	cmp	r3, #7
 80178be:	dc2b      	bgt.n	8017918 <tcp_close_shutdown_fin+0x80>
 80178c0:	2b03      	cmp	r3, #3
 80178c2:	d002      	beq.n	80178ca <tcp_close_shutdown_fin+0x32>
 80178c4:	2b04      	cmp	r3, #4
 80178c6:	d00d      	beq.n	80178e4 <tcp_close_shutdown_fin+0x4c>
 80178c8:	e026      	b.n	8017918 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80178ca:	6878      	ldr	r0, [r7, #4]
 80178cc:	f003 fee2 	bl	801b694 <tcp_send_fin>
 80178d0:	4603      	mov	r3, r0
 80178d2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80178d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d11f      	bne.n	801791c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	2205      	movs	r2, #5
 80178e0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80178e2:	e01b      	b.n	801791c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80178e4:	6878      	ldr	r0, [r7, #4]
 80178e6:	f003 fed5 	bl	801b694 <tcp_send_fin>
 80178ea:	4603      	mov	r3, r0
 80178ec:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80178ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d114      	bne.n	8017920 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	2205      	movs	r2, #5
 80178fa:	751a      	strb	r2, [r3, #20]
      }
      break;
 80178fc:	e010      	b.n	8017920 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80178fe:	6878      	ldr	r0, [r7, #4]
 8017900:	f003 fec8 	bl	801b694 <tcp_send_fin>
 8017904:	4603      	mov	r3, r0
 8017906:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017908:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801790c:	2b00      	cmp	r3, #0
 801790e:	d109      	bne.n	8017924 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	2209      	movs	r2, #9
 8017914:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017916:	e005      	b.n	8017924 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8017918:	2300      	movs	r3, #0
 801791a:	e01c      	b.n	8017956 <tcp_close_shutdown_fin+0xbe>
      break;
 801791c:	bf00      	nop
 801791e:	e002      	b.n	8017926 <tcp_close_shutdown_fin+0x8e>
      break;
 8017920:	bf00      	nop
 8017922:	e000      	b.n	8017926 <tcp_close_shutdown_fin+0x8e>
      break;
 8017924:	bf00      	nop
  }

  if (err == ERR_OK) {
 8017926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801792a:	2b00      	cmp	r3, #0
 801792c:	d103      	bne.n	8017936 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801792e:	6878      	ldr	r0, [r7, #4]
 8017930:	f003 ffee 	bl	801b910 <tcp_output>
 8017934:	e00d      	b.n	8017952 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8017936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801793a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801793e:	d108      	bne.n	8017952 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	8b5b      	ldrh	r3, [r3, #26]
 8017944:	f043 0308 	orr.w	r3, r3, #8
 8017948:	b29a      	uxth	r2, r3
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801794e:	2300      	movs	r3, #0
 8017950:	e001      	b.n	8017956 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8017952:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017956:	4618      	mov	r0, r3
 8017958:	3710      	adds	r7, #16
 801795a:	46bd      	mov	sp, r7
 801795c:	bd80      	pop	{r7, pc}
 801795e:	bf00      	nop
 8017960:	08021d54 	.word	0x08021d54
 8017964:	08021e04 	.word	0x08021e04
 8017968:	08021d98 	.word	0x08021d98

0801796c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801796c:	b580      	push	{r7, lr}
 801796e:	b082      	sub	sp, #8
 8017970:	af00      	add	r7, sp, #0
 8017972:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d109      	bne.n	801798e <tcp_close+0x22>
 801797a:	4b0f      	ldr	r3, [pc, #60]	@ (80179b8 <tcp_close+0x4c>)
 801797c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8017980:	490e      	ldr	r1, [pc, #56]	@ (80179bc <tcp_close+0x50>)
 8017982:	480f      	ldr	r0, [pc, #60]	@ (80179c0 <tcp_close+0x54>)
 8017984:	f008 fa6a 	bl	801fe5c <iprintf>
 8017988:	f06f 030f 	mvn.w	r3, #15
 801798c:	e00f      	b.n	80179ae <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	7d1b      	ldrb	r3, [r3, #20]
 8017992:	2b01      	cmp	r3, #1
 8017994:	d006      	beq.n	80179a4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8017996:	687b      	ldr	r3, [r7, #4]
 8017998:	8b5b      	ldrh	r3, [r3, #26]
 801799a:	f043 0310 	orr.w	r3, r3, #16
 801799e:	b29a      	uxth	r2, r3
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80179a4:	2101      	movs	r1, #1
 80179a6:	6878      	ldr	r0, [r7, #4]
 80179a8:	f7ff fe94 	bl	80176d4 <tcp_close_shutdown>
 80179ac:	4603      	mov	r3, r0
}
 80179ae:	4618      	mov	r0, r3
 80179b0:	3708      	adds	r7, #8
 80179b2:	46bd      	mov	sp, r7
 80179b4:	bd80      	pop	{r7, pc}
 80179b6:	bf00      	nop
 80179b8:	08021d54 	.word	0x08021d54
 80179bc:	08021e64 	.word	0x08021e64
 80179c0:	08021d98 	.word	0x08021d98

080179c4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b08e      	sub	sp, #56	@ 0x38
 80179c8:	af04      	add	r7, sp, #16
 80179ca:	6078      	str	r0, [r7, #4]
 80179cc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d107      	bne.n	80179e4 <tcp_abandon+0x20>
 80179d4:	4b52      	ldr	r3, [pc, #328]	@ (8017b20 <tcp_abandon+0x15c>)
 80179d6:	f240 223d 	movw	r2, #573	@ 0x23d
 80179da:	4952      	ldr	r1, [pc, #328]	@ (8017b24 <tcp_abandon+0x160>)
 80179dc:	4852      	ldr	r0, [pc, #328]	@ (8017b28 <tcp_abandon+0x164>)
 80179de:	f008 fa3d 	bl	801fe5c <iprintf>
 80179e2:	e099      	b.n	8017b18 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80179e4:	687b      	ldr	r3, [r7, #4]
 80179e6:	7d1b      	ldrb	r3, [r3, #20]
 80179e8:	2b01      	cmp	r3, #1
 80179ea:	d106      	bne.n	80179fa <tcp_abandon+0x36>
 80179ec:	4b4c      	ldr	r3, [pc, #304]	@ (8017b20 <tcp_abandon+0x15c>)
 80179ee:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80179f2:	494e      	ldr	r1, [pc, #312]	@ (8017b2c <tcp_abandon+0x168>)
 80179f4:	484c      	ldr	r0, [pc, #304]	@ (8017b28 <tcp_abandon+0x164>)
 80179f6:	f008 fa31 	bl	801fe5c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	7d1b      	ldrb	r3, [r3, #20]
 80179fe:	2b0a      	cmp	r3, #10
 8017a00:	d107      	bne.n	8017a12 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8017a02:	6879      	ldr	r1, [r7, #4]
 8017a04:	484a      	ldr	r0, [pc, #296]	@ (8017b30 <tcp_abandon+0x16c>)
 8017a06:	f000 ffc5 	bl	8018994 <tcp_pcb_remove>
    tcp_free(pcb);
 8017a0a:	6878      	ldr	r0, [r7, #4]
 8017a0c:	f7ff fdb0 	bl	8017570 <tcp_free>
 8017a10:	e082      	b.n	8017b18 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8017a12:	2300      	movs	r3, #0
 8017a14:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8017a16:	2300      	movs	r3, #0
 8017a18:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017a1e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a24:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017a2c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	691b      	ldr	r3, [r3, #16]
 8017a32:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	7d1b      	ldrb	r3, [r3, #20]
 8017a38:	2b00      	cmp	r3, #0
 8017a3a:	d126      	bne.n	8017a8a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	8adb      	ldrh	r3, [r3, #22]
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	d02e      	beq.n	8017aa2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017a44:	4b3b      	ldr	r3, [pc, #236]	@ (8017b34 <tcp_abandon+0x170>)
 8017a46:	681b      	ldr	r3, [r3, #0]
 8017a48:	687a      	ldr	r2, [r7, #4]
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d105      	bne.n	8017a5a <tcp_abandon+0x96>
 8017a4e:	4b39      	ldr	r3, [pc, #228]	@ (8017b34 <tcp_abandon+0x170>)
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	68db      	ldr	r3, [r3, #12]
 8017a54:	4a37      	ldr	r2, [pc, #220]	@ (8017b34 <tcp_abandon+0x170>)
 8017a56:	6013      	str	r3, [r2, #0]
 8017a58:	e013      	b.n	8017a82 <tcp_abandon+0xbe>
 8017a5a:	4b36      	ldr	r3, [pc, #216]	@ (8017b34 <tcp_abandon+0x170>)
 8017a5c:	681b      	ldr	r3, [r3, #0]
 8017a5e:	61fb      	str	r3, [r7, #28]
 8017a60:	e00c      	b.n	8017a7c <tcp_abandon+0xb8>
 8017a62:	69fb      	ldr	r3, [r7, #28]
 8017a64:	68db      	ldr	r3, [r3, #12]
 8017a66:	687a      	ldr	r2, [r7, #4]
 8017a68:	429a      	cmp	r2, r3
 8017a6a:	d104      	bne.n	8017a76 <tcp_abandon+0xb2>
 8017a6c:	687b      	ldr	r3, [r7, #4]
 8017a6e:	68da      	ldr	r2, [r3, #12]
 8017a70:	69fb      	ldr	r3, [r7, #28]
 8017a72:	60da      	str	r2, [r3, #12]
 8017a74:	e005      	b.n	8017a82 <tcp_abandon+0xbe>
 8017a76:	69fb      	ldr	r3, [r7, #28]
 8017a78:	68db      	ldr	r3, [r3, #12]
 8017a7a:	61fb      	str	r3, [r7, #28]
 8017a7c:	69fb      	ldr	r3, [r7, #28]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	d1ef      	bne.n	8017a62 <tcp_abandon+0x9e>
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	2200      	movs	r2, #0
 8017a86:	60da      	str	r2, [r3, #12]
 8017a88:	e00b      	b.n	8017aa2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8017a8a:	683b      	ldr	r3, [r7, #0]
 8017a8c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	8adb      	ldrh	r3, [r3, #22]
 8017a92:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017a94:	6879      	ldr	r1, [r7, #4]
 8017a96:	4828      	ldr	r0, [pc, #160]	@ (8017b38 <tcp_abandon+0x174>)
 8017a98:	f000 ff7c 	bl	8018994 <tcp_pcb_remove>
 8017a9c:	4b27      	ldr	r3, [pc, #156]	@ (8017b3c <tcp_abandon+0x178>)
 8017a9e:	2201      	movs	r2, #1
 8017aa0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8017aa2:	687b      	ldr	r3, [r7, #4]
 8017aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d004      	beq.n	8017ab4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017aae:	4618      	mov	r0, r3
 8017ab0:	f000 fd1e 	bl	80184f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d004      	beq.n	8017ac6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	f000 fd15 	bl	80184f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d004      	beq.n	8017ad8 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ad2:	4618      	mov	r0, r3
 8017ad4:	f000 fd0c 	bl	80184f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8017ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	d00e      	beq.n	8017afc <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8017ade:	6879      	ldr	r1, [r7, #4]
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	3304      	adds	r3, #4
 8017ae4:	687a      	ldr	r2, [r7, #4]
 8017ae6:	8b12      	ldrh	r2, [r2, #24]
 8017ae8:	9202      	str	r2, [sp, #8]
 8017aea:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017aec:	9201      	str	r2, [sp, #4]
 8017aee:	9300      	str	r3, [sp, #0]
 8017af0:	460b      	mov	r3, r1
 8017af2:	697a      	ldr	r2, [r7, #20]
 8017af4:	69b9      	ldr	r1, [r7, #24]
 8017af6:	6878      	ldr	r0, [r7, #4]
 8017af8:	f004 fcbe 	bl	801c478 <tcp_rst>
    }
    last_state = pcb->state;
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	7d1b      	ldrb	r3, [r3, #20]
 8017b00:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8017b02:	6878      	ldr	r0, [r7, #4]
 8017b04:	f7ff fd34 	bl	8017570 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017b08:	693b      	ldr	r3, [r7, #16]
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d004      	beq.n	8017b18 <tcp_abandon+0x154>
 8017b0e:	693b      	ldr	r3, [r7, #16]
 8017b10:	f06f 010c 	mvn.w	r1, #12
 8017b14:	68f8      	ldr	r0, [r7, #12]
 8017b16:	4798      	blx	r3
  }
}
 8017b18:	3728      	adds	r7, #40	@ 0x28
 8017b1a:	46bd      	mov	sp, r7
 8017b1c:	bd80      	pop	{r7, pc}
 8017b1e:	bf00      	nop
 8017b20:	08021d54 	.word	0x08021d54
 8017b24:	08021e98 	.word	0x08021e98
 8017b28:	08021d98 	.word	0x08021d98
 8017b2c:	08021eb4 	.word	0x08021eb4
 8017b30:	240144fc 	.word	0x240144fc
 8017b34:	240144f0 	.word	0x240144f0
 8017b38:	240144f8 	.word	0x240144f8
 8017b3c:	24014500 	.word	0x24014500

08017b40 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8017b40:	b580      	push	{r7, lr}
 8017b42:	b082      	sub	sp, #8
 8017b44:	af00      	add	r7, sp, #0
 8017b46:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8017b48:	2101      	movs	r1, #1
 8017b4a:	6878      	ldr	r0, [r7, #4]
 8017b4c:	f7ff ff3a 	bl	80179c4 <tcp_abandon>
}
 8017b50:	bf00      	nop
 8017b52:	3708      	adds	r7, #8
 8017b54:	46bd      	mov	sp, r7
 8017b56:	bd80      	pop	{r7, pc}

08017b58 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	b084      	sub	sp, #16
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	2b00      	cmp	r3, #0
 8017b64:	d106      	bne.n	8017b74 <tcp_update_rcv_ann_wnd+0x1c>
 8017b66:	4b25      	ldr	r3, [pc, #148]	@ (8017bfc <tcp_update_rcv_ann_wnd+0xa4>)
 8017b68:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8017b6c:	4924      	ldr	r1, [pc, #144]	@ (8017c00 <tcp_update_rcv_ann_wnd+0xa8>)
 8017b6e:	4825      	ldr	r0, [pc, #148]	@ (8017c04 <tcp_update_rcv_ann_wnd+0xac>)
 8017b70:	f008 f974 	bl	801fe5c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b78:	687a      	ldr	r2, [r7, #4]
 8017b7a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8017b7c:	4413      	add	r3, r2
 8017b7e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b84:	687a      	ldr	r2, [r7, #4]
 8017b86:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8017b88:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8017b8c:	bf28      	it	cs
 8017b8e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8017b92:	b292      	uxth	r2, r2
 8017b94:	4413      	add	r3, r2
 8017b96:	68fa      	ldr	r2, [r7, #12]
 8017b98:	1ad3      	subs	r3, r2, r3
 8017b9a:	2b00      	cmp	r3, #0
 8017b9c:	db08      	blt.n	8017bb0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017ba2:	687b      	ldr	r3, [r7, #4]
 8017ba4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017baa:	68fa      	ldr	r2, [r7, #12]
 8017bac:	1ad3      	subs	r3, r2, r3
 8017bae:	e020      	b.n	8017bf2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017bb8:	1ad3      	subs	r3, r2, r3
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	dd03      	ble.n	8017bc6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8017bbe:	687b      	ldr	r3, [r7, #4]
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8017bc4:	e014      	b.n	8017bf0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017bce:	1ad3      	subs	r3, r2, r3
 8017bd0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8017bd2:	68bb      	ldr	r3, [r7, #8]
 8017bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017bd8:	d306      	bcc.n	8017be8 <tcp_update_rcv_ann_wnd+0x90>
 8017bda:	4b08      	ldr	r3, [pc, #32]	@ (8017bfc <tcp_update_rcv_ann_wnd+0xa4>)
 8017bdc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8017be0:	4909      	ldr	r1, [pc, #36]	@ (8017c08 <tcp_update_rcv_ann_wnd+0xb0>)
 8017be2:	4808      	ldr	r0, [pc, #32]	@ (8017c04 <tcp_update_rcv_ann_wnd+0xac>)
 8017be4:	f008 f93a 	bl	801fe5c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8017be8:	68bb      	ldr	r3, [r7, #8]
 8017bea:	b29a      	uxth	r2, r3
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8017bf0:	2300      	movs	r3, #0
  }
}
 8017bf2:	4618      	mov	r0, r3
 8017bf4:	3710      	adds	r7, #16
 8017bf6:	46bd      	mov	sp, r7
 8017bf8:	bd80      	pop	{r7, pc}
 8017bfa:	bf00      	nop
 8017bfc:	08021d54 	.word	0x08021d54
 8017c00:	08021fb0 	.word	0x08021fb0
 8017c04:	08021d98 	.word	0x08021d98
 8017c08:	08021fd4 	.word	0x08021fd4

08017c0c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8017c0c:	b580      	push	{r7, lr}
 8017c0e:	b084      	sub	sp, #16
 8017c10:	af00      	add	r7, sp, #0
 8017c12:	6078      	str	r0, [r7, #4]
 8017c14:	460b      	mov	r3, r1
 8017c16:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d107      	bne.n	8017c2e <tcp_recved+0x22>
 8017c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8017c9c <tcp_recved+0x90>)
 8017c20:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8017c24:	491e      	ldr	r1, [pc, #120]	@ (8017ca0 <tcp_recved+0x94>)
 8017c26:	481f      	ldr	r0, [pc, #124]	@ (8017ca4 <tcp_recved+0x98>)
 8017c28:	f008 f918 	bl	801fe5c <iprintf>
 8017c2c:	e032      	b.n	8017c94 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	7d1b      	ldrb	r3, [r3, #20]
 8017c32:	2b01      	cmp	r3, #1
 8017c34:	d106      	bne.n	8017c44 <tcp_recved+0x38>
 8017c36:	4b19      	ldr	r3, [pc, #100]	@ (8017c9c <tcp_recved+0x90>)
 8017c38:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8017c3c:	491a      	ldr	r1, [pc, #104]	@ (8017ca8 <tcp_recved+0x9c>)
 8017c3e:	4819      	ldr	r0, [pc, #100]	@ (8017ca4 <tcp_recved+0x98>)
 8017c40:	f008 f90c 	bl	801fe5c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017c48:	887b      	ldrh	r3, [r7, #2]
 8017c4a:	4413      	add	r3, r2
 8017c4c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8017c4e:	89fb      	ldrh	r3, [r7, #14]
 8017c50:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8017c54:	d804      	bhi.n	8017c60 <tcp_recved+0x54>
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017c5a:	89fa      	ldrh	r2, [r7, #14]
 8017c5c:	429a      	cmp	r2, r3
 8017c5e:	d204      	bcs.n	8017c6a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8017c66:	851a      	strh	r2, [r3, #40]	@ 0x28
 8017c68:	e002      	b.n	8017c70 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	89fa      	ldrh	r2, [r7, #14]
 8017c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017c70:	6878      	ldr	r0, [r7, #4]
 8017c72:	f7ff ff71 	bl	8017b58 <tcp_update_rcv_ann_wnd>
 8017c76:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8017c78:	68bb      	ldr	r3, [r7, #8]
 8017c7a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8017c7e:	d309      	bcc.n	8017c94 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8017c80:	687b      	ldr	r3, [r7, #4]
 8017c82:	8b5b      	ldrh	r3, [r3, #26]
 8017c84:	f043 0302 	orr.w	r3, r3, #2
 8017c88:	b29a      	uxth	r2, r3
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017c8e:	6878      	ldr	r0, [r7, #4]
 8017c90:	f003 fe3e 	bl	801b910 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8017c94:	3710      	adds	r7, #16
 8017c96:	46bd      	mov	sp, r7
 8017c98:	bd80      	pop	{r7, pc}
 8017c9a:	bf00      	nop
 8017c9c:	08021d54 	.word	0x08021d54
 8017ca0:	08021ff0 	.word	0x08021ff0
 8017ca4:	08021d98 	.word	0x08021d98
 8017ca8:	08022008 	.word	0x08022008

08017cac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8017cac:	b5b0      	push	{r4, r5, r7, lr}
 8017cae:	b090      	sub	sp, #64	@ 0x40
 8017cb0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8017cb2:	2300      	movs	r3, #0
 8017cb4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8017cb8:	4b95      	ldr	r3, [pc, #596]	@ (8017f10 <tcp_slowtmr+0x264>)
 8017cba:	681b      	ldr	r3, [r3, #0]
 8017cbc:	3301      	adds	r3, #1
 8017cbe:	4a94      	ldr	r2, [pc, #592]	@ (8017f10 <tcp_slowtmr+0x264>)
 8017cc0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8017cc2:	4b94      	ldr	r3, [pc, #592]	@ (8017f14 <tcp_slowtmr+0x268>)
 8017cc4:	781b      	ldrb	r3, [r3, #0]
 8017cc6:	3301      	adds	r3, #1
 8017cc8:	b2da      	uxtb	r2, r3
 8017cca:	4b92      	ldr	r3, [pc, #584]	@ (8017f14 <tcp_slowtmr+0x268>)
 8017ccc:	701a      	strb	r2, [r3, #0]
 8017cce:	e000      	b.n	8017cd2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8017cd0:	bf00      	nop
  prev = NULL;
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8017cd6:	4b90      	ldr	r3, [pc, #576]	@ (8017f18 <tcp_slowtmr+0x26c>)
 8017cd8:	681b      	ldr	r3, [r3, #0]
 8017cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017cdc:	e29d      	b.n	801821a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8017cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ce0:	7d1b      	ldrb	r3, [r3, #20]
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	d106      	bne.n	8017cf4 <tcp_slowtmr+0x48>
 8017ce6:	4b8d      	ldr	r3, [pc, #564]	@ (8017f1c <tcp_slowtmr+0x270>)
 8017ce8:	f240 42be 	movw	r2, #1214	@ 0x4be
 8017cec:	498c      	ldr	r1, [pc, #560]	@ (8017f20 <tcp_slowtmr+0x274>)
 8017cee:	488d      	ldr	r0, [pc, #564]	@ (8017f24 <tcp_slowtmr+0x278>)
 8017cf0:	f008 f8b4 	bl	801fe5c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cf6:	7d1b      	ldrb	r3, [r3, #20]
 8017cf8:	2b01      	cmp	r3, #1
 8017cfa:	d106      	bne.n	8017d0a <tcp_slowtmr+0x5e>
 8017cfc:	4b87      	ldr	r3, [pc, #540]	@ (8017f1c <tcp_slowtmr+0x270>)
 8017cfe:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8017d02:	4989      	ldr	r1, [pc, #548]	@ (8017f28 <tcp_slowtmr+0x27c>)
 8017d04:	4887      	ldr	r0, [pc, #540]	@ (8017f24 <tcp_slowtmr+0x278>)
 8017d06:	f008 f8a9 	bl	801fe5c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8017d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d0c:	7d1b      	ldrb	r3, [r3, #20]
 8017d0e:	2b0a      	cmp	r3, #10
 8017d10:	d106      	bne.n	8017d20 <tcp_slowtmr+0x74>
 8017d12:	4b82      	ldr	r3, [pc, #520]	@ (8017f1c <tcp_slowtmr+0x270>)
 8017d14:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8017d18:	4984      	ldr	r1, [pc, #528]	@ (8017f2c <tcp_slowtmr+0x280>)
 8017d1a:	4882      	ldr	r0, [pc, #520]	@ (8017f24 <tcp_slowtmr+0x278>)
 8017d1c:	f008 f89e 	bl	801fe5c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8017d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d22:	7f9a      	ldrb	r2, [r3, #30]
 8017d24:	4b7b      	ldr	r3, [pc, #492]	@ (8017f14 <tcp_slowtmr+0x268>)
 8017d26:	781b      	ldrb	r3, [r3, #0]
 8017d28:	429a      	cmp	r2, r3
 8017d2a:	d105      	bne.n	8017d38 <tcp_slowtmr+0x8c>
      prev = pcb;
 8017d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d32:	68db      	ldr	r3, [r3, #12]
 8017d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8017d36:	e270      	b.n	801821a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8017d38:	4b76      	ldr	r3, [pc, #472]	@ (8017f14 <tcp_slowtmr+0x268>)
 8017d3a:	781a      	ldrb	r2, [r3, #0]
 8017d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d3e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8017d40:	2300      	movs	r3, #0
 8017d42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8017d46:	2300      	movs	r3, #0
 8017d48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d4e:	7d1b      	ldrb	r3, [r3, #20]
 8017d50:	2b02      	cmp	r3, #2
 8017d52:	d10a      	bne.n	8017d6a <tcp_slowtmr+0xbe>
 8017d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017d5a:	2b05      	cmp	r3, #5
 8017d5c:	d905      	bls.n	8017d6a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8017d5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017d62:	3301      	adds	r3, #1
 8017d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017d68:	e11e      	b.n	8017fa8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8017d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017d70:	2b0b      	cmp	r3, #11
 8017d72:	d905      	bls.n	8017d80 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8017d74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017d78:	3301      	adds	r3, #1
 8017d7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017d7e:	e113      	b.n	8017fa8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8017d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d82:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d075      	beq.n	8017e76 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8017d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d006      	beq.n	8017da0 <tcp_slowtmr+0xf4>
 8017d92:	4b62      	ldr	r3, [pc, #392]	@ (8017f1c <tcp_slowtmr+0x270>)
 8017d94:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8017d98:	4965      	ldr	r1, [pc, #404]	@ (8017f30 <tcp_slowtmr+0x284>)
 8017d9a:	4862      	ldr	r0, [pc, #392]	@ (8017f24 <tcp_slowtmr+0x278>)
 8017d9c:	f008 f85e 	bl	801fe5c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8017da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d106      	bne.n	8017db6 <tcp_slowtmr+0x10a>
 8017da8:	4b5c      	ldr	r3, [pc, #368]	@ (8017f1c <tcp_slowtmr+0x270>)
 8017daa:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8017dae:	4961      	ldr	r1, [pc, #388]	@ (8017f34 <tcp_slowtmr+0x288>)
 8017db0:	485c      	ldr	r0, [pc, #368]	@ (8017f24 <tcp_slowtmr+0x278>)
 8017db2:	f008 f853 	bl	801fe5c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8017db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017db8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017dbc:	2b0b      	cmp	r3, #11
 8017dbe:	d905      	bls.n	8017dcc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8017dc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017dc4:	3301      	adds	r3, #1
 8017dc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017dca:	e0ed      	b.n	8017fa8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8017dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017dce:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017dd2:	3b01      	subs	r3, #1
 8017dd4:	4a58      	ldr	r2, [pc, #352]	@ (8017f38 <tcp_slowtmr+0x28c>)
 8017dd6:	5cd3      	ldrb	r3, [r2, r3]
 8017dd8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8017dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ddc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017de0:	7c7a      	ldrb	r2, [r7, #17]
 8017de2:	429a      	cmp	r2, r3
 8017de4:	d907      	bls.n	8017df6 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8017de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017de8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017dec:	3301      	adds	r3, #1
 8017dee:	b2da      	uxtb	r2, r3
 8017df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017df2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8017df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017df8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017dfc:	7c7a      	ldrb	r2, [r7, #17]
 8017dfe:	429a      	cmp	r2, r3
 8017e00:	f200 80d2 	bhi.w	8017fa8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8017e04:	2301      	movs	r3, #1
 8017e06:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8017e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d108      	bne.n	8017e24 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8017e12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017e14:	f004 fc24 	bl	801c660 <tcp_zero_window_probe>
 8017e18:	4603      	mov	r3, r0
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d014      	beq.n	8017e48 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8017e1e:	2300      	movs	r3, #0
 8017e20:	623b      	str	r3, [r7, #32]
 8017e22:	e011      	b.n	8017e48 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8017e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017e2a:	4619      	mov	r1, r3
 8017e2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017e2e:	f003 fae9 	bl	801b404 <tcp_split_unsent_seg>
 8017e32:	4603      	mov	r3, r0
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d107      	bne.n	8017e48 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8017e38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017e3a:	f003 fd69 	bl	801b910 <tcp_output>
 8017e3e:	4603      	mov	r3, r0
 8017e40:	2b00      	cmp	r3, #0
 8017e42:	d101      	bne.n	8017e48 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8017e44:	2300      	movs	r3, #0
 8017e46:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8017e48:	6a3b      	ldr	r3, [r7, #32]
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	f000 80ac 	beq.w	8017fa8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8017e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e52:	2200      	movs	r2, #0
 8017e54:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e5a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017e5e:	2b06      	cmp	r3, #6
 8017e60:	f200 80a2 	bhi.w	8017fa8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8017e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e66:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017e6a:	3301      	adds	r3, #1
 8017e6c:	b2da      	uxtb	r2, r3
 8017e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e70:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8017e74:	e098      	b.n	8017fa8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8017e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e78:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	db0f      	blt.n	8017ea0 <tcp_slowtmr+0x1f4>
 8017e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e82:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017e86:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8017e8a:	4293      	cmp	r3, r2
 8017e8c:	d008      	beq.n	8017ea0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8017e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e90:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017e94:	b29b      	uxth	r3, r3
 8017e96:	3301      	adds	r3, #1
 8017e98:	b29b      	uxth	r3, r3
 8017e9a:	b21a      	sxth	r2, r3
 8017e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e9e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8017ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ea2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8017ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ea8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8017eac:	429a      	cmp	r2, r3
 8017eae:	db7b      	blt.n	8017fa8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017eb0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017eb2:	f004 f821 	bl	801bef8 <tcp_rexmit_rto_prepare>
 8017eb6:	4603      	mov	r3, r0
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	d007      	beq.n	8017ecc <tcp_slowtmr+0x220>
 8017ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d171      	bne.n	8017fa8 <tcp_slowtmr+0x2fc>
 8017ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ec6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d06d      	beq.n	8017fa8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8017ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ece:	7d1b      	ldrb	r3, [r3, #20]
 8017ed0:	2b02      	cmp	r3, #2
 8017ed2:	d03a      	beq.n	8017f4a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8017ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017eda:	2b0c      	cmp	r3, #12
 8017edc:	bf28      	it	cs
 8017ede:	230c      	movcs	r3, #12
 8017ee0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8017ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ee4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017ee8:	10db      	asrs	r3, r3, #3
 8017eea:	b21b      	sxth	r3, r3
 8017eec:	461a      	mov	r2, r3
 8017eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ef0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017ef4:	4413      	add	r3, r2
 8017ef6:	7efa      	ldrb	r2, [r7, #27]
 8017ef8:	4910      	ldr	r1, [pc, #64]	@ (8017f3c <tcp_slowtmr+0x290>)
 8017efa:	5c8a      	ldrb	r2, [r1, r2]
 8017efc:	4093      	lsls	r3, r2
 8017efe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8017f00:	697b      	ldr	r3, [r7, #20]
 8017f02:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8017f06:	4293      	cmp	r3, r2
 8017f08:	dc1a      	bgt.n	8017f40 <tcp_slowtmr+0x294>
 8017f0a:	697b      	ldr	r3, [r7, #20]
 8017f0c:	b21a      	sxth	r2, r3
 8017f0e:	e019      	b.n	8017f44 <tcp_slowtmr+0x298>
 8017f10:	240144ec 	.word	0x240144ec
 8017f14:	24014502 	.word	0x24014502
 8017f18:	240144f8 	.word	0x240144f8
 8017f1c:	08021d54 	.word	0x08021d54
 8017f20:	08022098 	.word	0x08022098
 8017f24:	08021d98 	.word	0x08021d98
 8017f28:	080220c4 	.word	0x080220c4
 8017f2c:	080220f0 	.word	0x080220f0
 8017f30:	08022120 	.word	0x08022120
 8017f34:	08022154 	.word	0x08022154
 8017f38:	080244f4 	.word	0x080244f4
 8017f3c:	080244e4 	.word	0x080244e4
 8017f40:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8017f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8017f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f4c:	2200      	movs	r2, #0
 8017f4e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8017f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017f5c:	4293      	cmp	r3, r2
 8017f5e:	bf28      	it	cs
 8017f60:	4613      	movcs	r3, r2
 8017f62:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8017f64:	8a7b      	ldrh	r3, [r7, #18]
 8017f66:	085b      	lsrs	r3, r3, #1
 8017f68:	b29a      	uxth	r2, r3
 8017f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f6c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f72:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f7a:	005b      	lsls	r3, r3, #1
 8017f7c:	b29b      	uxth	r3, r3
 8017f7e:	429a      	cmp	r2, r3
 8017f80:	d206      	bcs.n	8017f90 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8017f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f86:	005b      	lsls	r3, r3, #1
 8017f88:	b29a      	uxth	r2, r3
 8017f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f8c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8017f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f92:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8017f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f96:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8017f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f9c:	2200      	movs	r2, #0
 8017f9e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8017fa2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017fa4:	f004 f818 	bl	801bfd8 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8017fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017faa:	7d1b      	ldrb	r3, [r3, #20]
 8017fac:	2b06      	cmp	r3, #6
 8017fae:	d111      	bne.n	8017fd4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8017fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fb2:	8b5b      	ldrh	r3, [r3, #26]
 8017fb4:	f003 0310 	and.w	r3, r3, #16
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d00b      	beq.n	8017fd4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017fbc:	4b9c      	ldr	r3, [pc, #624]	@ (8018230 <tcp_slowtmr+0x584>)
 8017fbe:	681a      	ldr	r2, [r3, #0]
 8017fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fc2:	6a1b      	ldr	r3, [r3, #32]
 8017fc4:	1ad3      	subs	r3, r2, r3
 8017fc6:	2b28      	cmp	r3, #40	@ 0x28
 8017fc8:	d904      	bls.n	8017fd4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8017fca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017fce:	3301      	adds	r3, #1
 8017fd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fd6:	7a5b      	ldrb	r3, [r3, #9]
 8017fd8:	f003 0308 	and.w	r3, r3, #8
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	d04a      	beq.n	8018076 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8017fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fe2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017fe4:	2b04      	cmp	r3, #4
 8017fe6:	d003      	beq.n	8017ff0 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8017fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fea:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8017fec:	2b07      	cmp	r3, #7
 8017fee:	d142      	bne.n	8018076 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017ff0:	4b8f      	ldr	r3, [pc, #572]	@ (8018230 <tcp_slowtmr+0x584>)
 8017ff2:	681a      	ldr	r2, [r3, #0]
 8017ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ff6:	6a1b      	ldr	r3, [r3, #32]
 8017ff8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ffc:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8018000:	4b8c      	ldr	r3, [pc, #560]	@ (8018234 <tcp_slowtmr+0x588>)
 8018002:	440b      	add	r3, r1
 8018004:	498c      	ldr	r1, [pc, #560]	@ (8018238 <tcp_slowtmr+0x58c>)
 8018006:	fba1 1303 	umull	r1, r3, r1, r3
 801800a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801800c:	429a      	cmp	r2, r3
 801800e:	d90a      	bls.n	8018026 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8018010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018014:	3301      	adds	r3, #1
 8018016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801801a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801801e:	3301      	adds	r3, #1
 8018020:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018024:	e027      	b.n	8018076 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8018026:	4b82      	ldr	r3, [pc, #520]	@ (8018230 <tcp_slowtmr+0x584>)
 8018028:	681a      	ldr	r2, [r3, #0]
 801802a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801802c:	6a1b      	ldr	r3, [r3, #32]
 801802e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8018030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018032:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8018036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018038:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801803c:	4618      	mov	r0, r3
 801803e:	4b7f      	ldr	r3, [pc, #508]	@ (801823c <tcp_slowtmr+0x590>)
 8018040:	fb00 f303 	mul.w	r3, r0, r3
 8018044:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8018046:	497c      	ldr	r1, [pc, #496]	@ (8018238 <tcp_slowtmr+0x58c>)
 8018048:	fba1 1303 	umull	r1, r3, r1, r3
 801804c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801804e:	429a      	cmp	r2, r3
 8018050:	d911      	bls.n	8018076 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8018052:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018054:	f004 fac4 	bl	801c5e0 <tcp_keepalive>
 8018058:	4603      	mov	r3, r0
 801805a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801805e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8018062:	2b00      	cmp	r3, #0
 8018064:	d107      	bne.n	8018076 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8018066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018068:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801806c:	3301      	adds	r3, #1
 801806e:	b2da      	uxtb	r2, r3
 8018070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018072:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8018076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801807a:	2b00      	cmp	r3, #0
 801807c:	d011      	beq.n	80180a2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801807e:	4b6c      	ldr	r3, [pc, #432]	@ (8018230 <tcp_slowtmr+0x584>)
 8018080:	681a      	ldr	r2, [r3, #0]
 8018082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018084:	6a1b      	ldr	r3, [r3, #32]
 8018086:	1ad2      	subs	r2, r2, r3
 8018088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801808a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801808e:	4619      	mov	r1, r3
 8018090:	460b      	mov	r3, r1
 8018092:	005b      	lsls	r3, r3, #1
 8018094:	440b      	add	r3, r1
 8018096:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8018098:	429a      	cmp	r2, r3
 801809a:	d302      	bcc.n	80180a2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 801809c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801809e:	f000 fddd 	bl	8018c5c <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80180a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180a4:	7d1b      	ldrb	r3, [r3, #20]
 80180a6:	2b03      	cmp	r3, #3
 80180a8:	d10b      	bne.n	80180c2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80180aa:	4b61      	ldr	r3, [pc, #388]	@ (8018230 <tcp_slowtmr+0x584>)
 80180ac:	681a      	ldr	r2, [r3, #0]
 80180ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180b0:	6a1b      	ldr	r3, [r3, #32]
 80180b2:	1ad3      	subs	r3, r2, r3
 80180b4:	2b28      	cmp	r3, #40	@ 0x28
 80180b6:	d904      	bls.n	80180c2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 80180b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80180bc:	3301      	adds	r3, #1
 80180be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80180c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180c4:	7d1b      	ldrb	r3, [r3, #20]
 80180c6:	2b09      	cmp	r3, #9
 80180c8:	d10b      	bne.n	80180e2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80180ca:	4b59      	ldr	r3, [pc, #356]	@ (8018230 <tcp_slowtmr+0x584>)
 80180cc:	681a      	ldr	r2, [r3, #0]
 80180ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180d0:	6a1b      	ldr	r3, [r3, #32]
 80180d2:	1ad3      	subs	r3, r2, r3
 80180d4:	2bf0      	cmp	r3, #240	@ 0xf0
 80180d6:	d904      	bls.n	80180e2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80180d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80180dc:	3301      	adds	r3, #1
 80180de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80180e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d060      	beq.n	80181ac <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 80180ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80180f0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80180f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80180f4:	f000 fbfe 	bl	80188f4 <tcp_pcb_purge>
      if (prev != NULL) {
 80180f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d010      	beq.n	8018120 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80180fe:	4b50      	ldr	r3, [pc, #320]	@ (8018240 <tcp_slowtmr+0x594>)
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018104:	429a      	cmp	r2, r3
 8018106:	d106      	bne.n	8018116 <tcp_slowtmr+0x46a>
 8018108:	4b4e      	ldr	r3, [pc, #312]	@ (8018244 <tcp_slowtmr+0x598>)
 801810a:	f240 526d 	movw	r2, #1389	@ 0x56d
 801810e:	494e      	ldr	r1, [pc, #312]	@ (8018248 <tcp_slowtmr+0x59c>)
 8018110:	484e      	ldr	r0, [pc, #312]	@ (801824c <tcp_slowtmr+0x5a0>)
 8018112:	f007 fea3 	bl	801fe5c <iprintf>
        prev->next = pcb->next;
 8018116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018118:	68da      	ldr	r2, [r3, #12]
 801811a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801811c:	60da      	str	r2, [r3, #12]
 801811e:	e00f      	b.n	8018140 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8018120:	4b47      	ldr	r3, [pc, #284]	@ (8018240 <tcp_slowtmr+0x594>)
 8018122:	681b      	ldr	r3, [r3, #0]
 8018124:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018126:	429a      	cmp	r2, r3
 8018128:	d006      	beq.n	8018138 <tcp_slowtmr+0x48c>
 801812a:	4b46      	ldr	r3, [pc, #280]	@ (8018244 <tcp_slowtmr+0x598>)
 801812c:	f240 5271 	movw	r2, #1393	@ 0x571
 8018130:	4947      	ldr	r1, [pc, #284]	@ (8018250 <tcp_slowtmr+0x5a4>)
 8018132:	4846      	ldr	r0, [pc, #280]	@ (801824c <tcp_slowtmr+0x5a0>)
 8018134:	f007 fe92 	bl	801fe5c <iprintf>
        tcp_active_pcbs = pcb->next;
 8018138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801813a:	68db      	ldr	r3, [r3, #12]
 801813c:	4a40      	ldr	r2, [pc, #256]	@ (8018240 <tcp_slowtmr+0x594>)
 801813e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8018140:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018144:	2b00      	cmp	r3, #0
 8018146:	d013      	beq.n	8018170 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8018148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801814a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801814c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801814e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018150:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8018152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018154:	3304      	adds	r3, #4
 8018156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018158:	8ad2      	ldrh	r2, [r2, #22]
 801815a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801815c:	8b09      	ldrh	r1, [r1, #24]
 801815e:	9102      	str	r1, [sp, #8]
 8018160:	9201      	str	r2, [sp, #4]
 8018162:	9300      	str	r3, [sp, #0]
 8018164:	462b      	mov	r3, r5
 8018166:	4622      	mov	r2, r4
 8018168:	4601      	mov	r1, r0
 801816a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801816c:	f004 f984 	bl	801c478 <tcp_rst>
      err_arg = pcb->callback_arg;
 8018170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018172:	691b      	ldr	r3, [r3, #16]
 8018174:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8018176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018178:	7d1b      	ldrb	r3, [r3, #20]
 801817a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801817c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801817e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8018180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018182:	68db      	ldr	r3, [r3, #12]
 8018184:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8018186:	6838      	ldr	r0, [r7, #0]
 8018188:	f7ff f9f2 	bl	8017570 <tcp_free>
      tcp_active_pcbs_changed = 0;
 801818c:	4b31      	ldr	r3, [pc, #196]	@ (8018254 <tcp_slowtmr+0x5a8>)
 801818e:	2200      	movs	r2, #0
 8018190:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8018192:	68fb      	ldr	r3, [r7, #12]
 8018194:	2b00      	cmp	r3, #0
 8018196:	d004      	beq.n	80181a2 <tcp_slowtmr+0x4f6>
 8018198:	68fb      	ldr	r3, [r7, #12]
 801819a:	f06f 010c 	mvn.w	r1, #12
 801819e:	68b8      	ldr	r0, [r7, #8]
 80181a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80181a2:	4b2c      	ldr	r3, [pc, #176]	@ (8018254 <tcp_slowtmr+0x5a8>)
 80181a4:	781b      	ldrb	r3, [r3, #0]
 80181a6:	2b00      	cmp	r3, #0
 80181a8:	d037      	beq.n	801821a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80181aa:	e592      	b.n	8017cd2 <tcp_slowtmr+0x26>
      prev = pcb;
 80181ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80181ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80181b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80181b2:	68db      	ldr	r3, [r3, #12]
 80181b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80181b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181b8:	7f1b      	ldrb	r3, [r3, #28]
 80181ba:	3301      	adds	r3, #1
 80181bc:	b2da      	uxtb	r2, r3
 80181be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80181c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181c4:	7f1a      	ldrb	r2, [r3, #28]
 80181c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181c8:	7f5b      	ldrb	r3, [r3, #29]
 80181ca:	429a      	cmp	r2, r3
 80181cc:	d325      	bcc.n	801821a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80181ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181d0:	2200      	movs	r2, #0
 80181d2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80181d4:	4b1f      	ldr	r3, [pc, #124]	@ (8018254 <tcp_slowtmr+0x5a8>)
 80181d6:	2200      	movs	r2, #0
 80181d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80181da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d00b      	beq.n	80181fc <tcp_slowtmr+0x550>
 80181e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80181ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80181ec:	6912      	ldr	r2, [r2, #16]
 80181ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80181f0:	4610      	mov	r0, r2
 80181f2:	4798      	blx	r3
 80181f4:	4603      	mov	r3, r0
 80181f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80181fa:	e002      	b.n	8018202 <tcp_slowtmr+0x556>
 80181fc:	2300      	movs	r3, #0
 80181fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8018202:	4b14      	ldr	r3, [pc, #80]	@ (8018254 <tcp_slowtmr+0x5a8>)
 8018204:	781b      	ldrb	r3, [r3, #0]
 8018206:	2b00      	cmp	r3, #0
 8018208:	f47f ad62 	bne.w	8017cd0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801820c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8018210:	2b00      	cmp	r3, #0
 8018212:	d102      	bne.n	801821a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8018214:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018216:	f003 fb7b 	bl	801b910 <tcp_output>
  while (pcb != NULL) {
 801821a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801821c:	2b00      	cmp	r3, #0
 801821e:	f47f ad5e 	bne.w	8017cde <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8018222:	2300      	movs	r3, #0
 8018224:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8018226:	4b0c      	ldr	r3, [pc, #48]	@ (8018258 <tcp_slowtmr+0x5ac>)
 8018228:	681b      	ldr	r3, [r3, #0]
 801822a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801822c:	e069      	b.n	8018302 <tcp_slowtmr+0x656>
 801822e:	bf00      	nop
 8018230:	240144ec 	.word	0x240144ec
 8018234:	000a4cb8 	.word	0x000a4cb8
 8018238:	10624dd3 	.word	0x10624dd3
 801823c:	000124f8 	.word	0x000124f8
 8018240:	240144f8 	.word	0x240144f8
 8018244:	08021d54 	.word	0x08021d54
 8018248:	0802218c 	.word	0x0802218c
 801824c:	08021d98 	.word	0x08021d98
 8018250:	080221b8 	.word	0x080221b8
 8018254:	24014500 	.word	0x24014500
 8018258:	240144fc 	.word	0x240144fc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801825c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801825e:	7d1b      	ldrb	r3, [r3, #20]
 8018260:	2b0a      	cmp	r3, #10
 8018262:	d006      	beq.n	8018272 <tcp_slowtmr+0x5c6>
 8018264:	4b2b      	ldr	r3, [pc, #172]	@ (8018314 <tcp_slowtmr+0x668>)
 8018266:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801826a:	492b      	ldr	r1, [pc, #172]	@ (8018318 <tcp_slowtmr+0x66c>)
 801826c:	482b      	ldr	r0, [pc, #172]	@ (801831c <tcp_slowtmr+0x670>)
 801826e:	f007 fdf5 	bl	801fe5c <iprintf>
    pcb_remove = 0;
 8018272:	2300      	movs	r3, #0
 8018274:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8018278:	4b29      	ldr	r3, [pc, #164]	@ (8018320 <tcp_slowtmr+0x674>)
 801827a:	681a      	ldr	r2, [r3, #0]
 801827c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801827e:	6a1b      	ldr	r3, [r3, #32]
 8018280:	1ad3      	subs	r3, r2, r3
 8018282:	2bf0      	cmp	r3, #240	@ 0xf0
 8018284:	d904      	bls.n	8018290 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8018286:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801828a:	3301      	adds	r3, #1
 801828c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8018290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018294:	2b00      	cmp	r3, #0
 8018296:	d02f      	beq.n	80182f8 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8018298:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801829a:	f000 fb2b 	bl	80188f4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801829e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	d010      	beq.n	80182c6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80182a4:	4b1f      	ldr	r3, [pc, #124]	@ (8018324 <tcp_slowtmr+0x678>)
 80182a6:	681b      	ldr	r3, [r3, #0]
 80182a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80182aa:	429a      	cmp	r2, r3
 80182ac:	d106      	bne.n	80182bc <tcp_slowtmr+0x610>
 80182ae:	4b19      	ldr	r3, [pc, #100]	@ (8018314 <tcp_slowtmr+0x668>)
 80182b0:	f240 52af 	movw	r2, #1455	@ 0x5af
 80182b4:	491c      	ldr	r1, [pc, #112]	@ (8018328 <tcp_slowtmr+0x67c>)
 80182b6:	4819      	ldr	r0, [pc, #100]	@ (801831c <tcp_slowtmr+0x670>)
 80182b8:	f007 fdd0 	bl	801fe5c <iprintf>
        prev->next = pcb->next;
 80182bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182be:	68da      	ldr	r2, [r3, #12]
 80182c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182c2:	60da      	str	r2, [r3, #12]
 80182c4:	e00f      	b.n	80182e6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80182c6:	4b17      	ldr	r3, [pc, #92]	@ (8018324 <tcp_slowtmr+0x678>)
 80182c8:	681b      	ldr	r3, [r3, #0]
 80182ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80182cc:	429a      	cmp	r2, r3
 80182ce:	d006      	beq.n	80182de <tcp_slowtmr+0x632>
 80182d0:	4b10      	ldr	r3, [pc, #64]	@ (8018314 <tcp_slowtmr+0x668>)
 80182d2:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80182d6:	4915      	ldr	r1, [pc, #84]	@ (801832c <tcp_slowtmr+0x680>)
 80182d8:	4810      	ldr	r0, [pc, #64]	@ (801831c <tcp_slowtmr+0x670>)
 80182da:	f007 fdbf 	bl	801fe5c <iprintf>
        tcp_tw_pcbs = pcb->next;
 80182de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182e0:	68db      	ldr	r3, [r3, #12]
 80182e2:	4a10      	ldr	r2, [pc, #64]	@ (8018324 <tcp_slowtmr+0x678>)
 80182e4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80182e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182e8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80182ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182ec:	68db      	ldr	r3, [r3, #12]
 80182ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80182f0:	69f8      	ldr	r0, [r7, #28]
 80182f2:	f7ff f93d 	bl	8017570 <tcp_free>
 80182f6:	e004      	b.n	8018302 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80182f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80182fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182fe:	68db      	ldr	r3, [r3, #12]
 8018300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8018302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018304:	2b00      	cmp	r3, #0
 8018306:	d1a9      	bne.n	801825c <tcp_slowtmr+0x5b0>
    }
  }
}
 8018308:	bf00      	nop
 801830a:	bf00      	nop
 801830c:	3730      	adds	r7, #48	@ 0x30
 801830e:	46bd      	mov	sp, r7
 8018310:	bdb0      	pop	{r4, r5, r7, pc}
 8018312:	bf00      	nop
 8018314:	08021d54 	.word	0x08021d54
 8018318:	080221e4 	.word	0x080221e4
 801831c:	08021d98 	.word	0x08021d98
 8018320:	240144ec 	.word	0x240144ec
 8018324:	240144fc 	.word	0x240144fc
 8018328:	08022214 	.word	0x08022214
 801832c:	0802223c 	.word	0x0802223c

08018330 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b082      	sub	sp, #8
 8018334:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8018336:	4b2d      	ldr	r3, [pc, #180]	@ (80183ec <tcp_fasttmr+0xbc>)
 8018338:	781b      	ldrb	r3, [r3, #0]
 801833a:	3301      	adds	r3, #1
 801833c:	b2da      	uxtb	r2, r3
 801833e:	4b2b      	ldr	r3, [pc, #172]	@ (80183ec <tcp_fasttmr+0xbc>)
 8018340:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8018342:	4b2b      	ldr	r3, [pc, #172]	@ (80183f0 <tcp_fasttmr+0xc0>)
 8018344:	681b      	ldr	r3, [r3, #0]
 8018346:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018348:	e048      	b.n	80183dc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	7f9a      	ldrb	r2, [r3, #30]
 801834e:	4b27      	ldr	r3, [pc, #156]	@ (80183ec <tcp_fasttmr+0xbc>)
 8018350:	781b      	ldrb	r3, [r3, #0]
 8018352:	429a      	cmp	r2, r3
 8018354:	d03f      	beq.n	80183d6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8018356:	4b25      	ldr	r3, [pc, #148]	@ (80183ec <tcp_fasttmr+0xbc>)
 8018358:	781a      	ldrb	r2, [r3, #0]
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801835e:	687b      	ldr	r3, [r7, #4]
 8018360:	8b5b      	ldrh	r3, [r3, #26]
 8018362:	f003 0301 	and.w	r3, r3, #1
 8018366:	2b00      	cmp	r3, #0
 8018368:	d010      	beq.n	801838c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	8b5b      	ldrh	r3, [r3, #26]
 801836e:	f043 0302 	orr.w	r3, r3, #2
 8018372:	b29a      	uxth	r2, r3
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8018378:	6878      	ldr	r0, [r7, #4]
 801837a:	f003 fac9 	bl	801b910 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801837e:	687b      	ldr	r3, [r7, #4]
 8018380:	8b5b      	ldrh	r3, [r3, #26]
 8018382:	f023 0303 	bic.w	r3, r3, #3
 8018386:	b29a      	uxth	r2, r3
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	8b5b      	ldrh	r3, [r3, #26]
 8018390:	f003 0308 	and.w	r3, r3, #8
 8018394:	2b00      	cmp	r3, #0
 8018396:	d009      	beq.n	80183ac <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	8b5b      	ldrh	r3, [r3, #26]
 801839c:	f023 0308 	bic.w	r3, r3, #8
 80183a0:	b29a      	uxth	r2, r3
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80183a6:	6878      	ldr	r0, [r7, #4]
 80183a8:	f7ff fa76 	bl	8017898 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	68db      	ldr	r3, [r3, #12]
 80183b0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80183b2:	687b      	ldr	r3, [r7, #4]
 80183b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d00a      	beq.n	80183d0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80183ba:	4b0e      	ldr	r3, [pc, #56]	@ (80183f4 <tcp_fasttmr+0xc4>)
 80183bc:	2200      	movs	r2, #0
 80183be:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80183c0:	6878      	ldr	r0, [r7, #4]
 80183c2:	f000 f819 	bl	80183f8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80183c6:	4b0b      	ldr	r3, [pc, #44]	@ (80183f4 <tcp_fasttmr+0xc4>)
 80183c8:	781b      	ldrb	r3, [r3, #0]
 80183ca:	2b00      	cmp	r3, #0
 80183cc:	d000      	beq.n	80183d0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80183ce:	e7b8      	b.n	8018342 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80183d0:	683b      	ldr	r3, [r7, #0]
 80183d2:	607b      	str	r3, [r7, #4]
 80183d4:	e002      	b.n	80183dc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	68db      	ldr	r3, [r3, #12]
 80183da:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d1b3      	bne.n	801834a <tcp_fasttmr+0x1a>
    }
  }
}
 80183e2:	bf00      	nop
 80183e4:	bf00      	nop
 80183e6:	3708      	adds	r7, #8
 80183e8:	46bd      	mov	sp, r7
 80183ea:	bd80      	pop	{r7, pc}
 80183ec:	24014502 	.word	0x24014502
 80183f0:	240144f8 	.word	0x240144f8
 80183f4:	24014500 	.word	0x24014500

080183f8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80183f8:	b590      	push	{r4, r7, lr}
 80183fa:	b085      	sub	sp, #20
 80183fc:	af00      	add	r7, sp, #0
 80183fe:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	2b00      	cmp	r3, #0
 8018404:	d109      	bne.n	801841a <tcp_process_refused_data+0x22>
 8018406:	4b37      	ldr	r3, [pc, #220]	@ (80184e4 <tcp_process_refused_data+0xec>)
 8018408:	f240 6209 	movw	r2, #1545	@ 0x609
 801840c:	4936      	ldr	r1, [pc, #216]	@ (80184e8 <tcp_process_refused_data+0xf0>)
 801840e:	4837      	ldr	r0, [pc, #220]	@ (80184ec <tcp_process_refused_data+0xf4>)
 8018410:	f007 fd24 	bl	801fe5c <iprintf>
 8018414:	f06f 030f 	mvn.w	r3, #15
 8018418:	e060      	b.n	80184dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801841a:	687b      	ldr	r3, [r7, #4]
 801841c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801841e:	7b5b      	ldrb	r3, [r3, #13]
 8018420:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018426:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	2200      	movs	r2, #0
 801842c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018434:	2b00      	cmp	r3, #0
 8018436:	d00b      	beq.n	8018450 <tcp_process_refused_data+0x58>
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	6918      	ldr	r0, [r3, #16]
 8018442:	2300      	movs	r3, #0
 8018444:	68ba      	ldr	r2, [r7, #8]
 8018446:	6879      	ldr	r1, [r7, #4]
 8018448:	47a0      	blx	r4
 801844a:	4603      	mov	r3, r0
 801844c:	73fb      	strb	r3, [r7, #15]
 801844e:	e007      	b.n	8018460 <tcp_process_refused_data+0x68>
 8018450:	2300      	movs	r3, #0
 8018452:	68ba      	ldr	r2, [r7, #8]
 8018454:	6879      	ldr	r1, [r7, #4]
 8018456:	2000      	movs	r0, #0
 8018458:	f000 f8a4 	bl	80185a4 <tcp_recv_null>
 801845c:	4603      	mov	r3, r0
 801845e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8018460:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018464:	2b00      	cmp	r3, #0
 8018466:	d12a      	bne.n	80184be <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8018468:	7bbb      	ldrb	r3, [r7, #14]
 801846a:	f003 0320 	and.w	r3, r3, #32
 801846e:	2b00      	cmp	r3, #0
 8018470:	d033      	beq.n	80184da <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8018472:	687b      	ldr	r3, [r7, #4]
 8018474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018476:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801847a:	d005      	beq.n	8018488 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018480:	3301      	adds	r3, #1
 8018482:	b29a      	uxth	r2, r3
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8018488:	687b      	ldr	r3, [r7, #4]
 801848a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801848e:	2b00      	cmp	r3, #0
 8018490:	d00b      	beq.n	80184aa <tcp_process_refused_data+0xb2>
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	6918      	ldr	r0, [r3, #16]
 801849c:	2300      	movs	r3, #0
 801849e:	2200      	movs	r2, #0
 80184a0:	6879      	ldr	r1, [r7, #4]
 80184a2:	47a0      	blx	r4
 80184a4:	4603      	mov	r3, r0
 80184a6:	73fb      	strb	r3, [r7, #15]
 80184a8:	e001      	b.n	80184ae <tcp_process_refused_data+0xb6>
 80184aa:	2300      	movs	r3, #0
 80184ac:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80184ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80184b2:	f113 0f0d 	cmn.w	r3, #13
 80184b6:	d110      	bne.n	80184da <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80184b8:	f06f 030c 	mvn.w	r3, #12
 80184bc:	e00e      	b.n	80184dc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80184be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80184c2:	f113 0f0d 	cmn.w	r3, #13
 80184c6:	d102      	bne.n	80184ce <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80184c8:	f06f 030c 	mvn.w	r3, #12
 80184cc:	e006      	b.n	80184dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80184ce:	687b      	ldr	r3, [r7, #4]
 80184d0:	68ba      	ldr	r2, [r7, #8]
 80184d2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80184d4:	f06f 0304 	mvn.w	r3, #4
 80184d8:	e000      	b.n	80184dc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80184da:	2300      	movs	r3, #0
}
 80184dc:	4618      	mov	r0, r3
 80184de:	3714      	adds	r7, #20
 80184e0:	46bd      	mov	sp, r7
 80184e2:	bd90      	pop	{r4, r7, pc}
 80184e4:	08021d54 	.word	0x08021d54
 80184e8:	08022264 	.word	0x08022264
 80184ec:	08021d98 	.word	0x08021d98

080184f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80184f0:	b580      	push	{r7, lr}
 80184f2:	b084      	sub	sp, #16
 80184f4:	af00      	add	r7, sp, #0
 80184f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80184f8:	e007      	b.n	801850a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80184fa:	687b      	ldr	r3, [r7, #4]
 80184fc:	681b      	ldr	r3, [r3, #0]
 80184fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8018500:	6878      	ldr	r0, [r7, #4]
 8018502:	f000 f80a 	bl	801851a <tcp_seg_free>
    seg = next;
 8018506:	68fb      	ldr	r3, [r7, #12]
 8018508:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	2b00      	cmp	r3, #0
 801850e:	d1f4      	bne.n	80184fa <tcp_segs_free+0xa>
  }
}
 8018510:	bf00      	nop
 8018512:	bf00      	nop
 8018514:	3710      	adds	r7, #16
 8018516:	46bd      	mov	sp, r7
 8018518:	bd80      	pop	{r7, pc}

0801851a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801851a:	b580      	push	{r7, lr}
 801851c:	b082      	sub	sp, #8
 801851e:	af00      	add	r7, sp, #0
 8018520:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8018522:	687b      	ldr	r3, [r7, #4]
 8018524:	2b00      	cmp	r3, #0
 8018526:	d00c      	beq.n	8018542 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	685b      	ldr	r3, [r3, #4]
 801852c:	2b00      	cmp	r3, #0
 801852e:	d004      	beq.n	801853a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8018530:	687b      	ldr	r3, [r7, #4]
 8018532:	685b      	ldr	r3, [r3, #4]
 8018534:	4618      	mov	r0, r3
 8018536:	f7fe fd5f 	bl	8016ff8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801853a:	6879      	ldr	r1, [r7, #4]
 801853c:	2003      	movs	r0, #3
 801853e:	f7fd feb7 	bl	80162b0 <memp_free>
  }
}
 8018542:	bf00      	nop
 8018544:	3708      	adds	r7, #8
 8018546:	46bd      	mov	sp, r7
 8018548:	bd80      	pop	{r7, pc}
	...

0801854c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801854c:	b580      	push	{r7, lr}
 801854e:	b084      	sub	sp, #16
 8018550:	af00      	add	r7, sp, #0
 8018552:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8018554:	687b      	ldr	r3, [r7, #4]
 8018556:	2b00      	cmp	r3, #0
 8018558:	d106      	bne.n	8018568 <tcp_seg_copy+0x1c>
 801855a:	4b0f      	ldr	r3, [pc, #60]	@ (8018598 <tcp_seg_copy+0x4c>)
 801855c:	f240 6282 	movw	r2, #1666	@ 0x682
 8018560:	490e      	ldr	r1, [pc, #56]	@ (801859c <tcp_seg_copy+0x50>)
 8018562:	480f      	ldr	r0, [pc, #60]	@ (80185a0 <tcp_seg_copy+0x54>)
 8018564:	f007 fc7a 	bl	801fe5c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8018568:	2003      	movs	r0, #3
 801856a:	f7fd fe2b 	bl	80161c4 <memp_malloc>
 801856e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	2b00      	cmp	r3, #0
 8018574:	d101      	bne.n	801857a <tcp_seg_copy+0x2e>
    return NULL;
 8018576:	2300      	movs	r3, #0
 8018578:	e00a      	b.n	8018590 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801857a:	2210      	movs	r2, #16
 801857c:	6879      	ldr	r1, [r7, #4]
 801857e:	68f8      	ldr	r0, [r7, #12]
 8018580:	f007 fea7 	bl	80202d2 <memcpy>
  pbuf_ref(cseg->p);
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	685b      	ldr	r3, [r3, #4]
 8018588:	4618      	mov	r0, r3
 801858a:	f7fe fddb 	bl	8017144 <pbuf_ref>
  return cseg;
 801858e:	68fb      	ldr	r3, [r7, #12]
}
 8018590:	4618      	mov	r0, r3
 8018592:	3710      	adds	r7, #16
 8018594:	46bd      	mov	sp, r7
 8018596:	bd80      	pop	{r7, pc}
 8018598:	08021d54 	.word	0x08021d54
 801859c:	080222a8 	.word	0x080222a8
 80185a0:	08021d98 	.word	0x08021d98

080185a4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80185a4:	b580      	push	{r7, lr}
 80185a6:	b084      	sub	sp, #16
 80185a8:	af00      	add	r7, sp, #0
 80185aa:	60f8      	str	r0, [r7, #12]
 80185ac:	60b9      	str	r1, [r7, #8]
 80185ae:	607a      	str	r2, [r7, #4]
 80185b0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80185b2:	68bb      	ldr	r3, [r7, #8]
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	d109      	bne.n	80185cc <tcp_recv_null+0x28>
 80185b8:	4b12      	ldr	r3, [pc, #72]	@ (8018604 <tcp_recv_null+0x60>)
 80185ba:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80185be:	4912      	ldr	r1, [pc, #72]	@ (8018608 <tcp_recv_null+0x64>)
 80185c0:	4812      	ldr	r0, [pc, #72]	@ (801860c <tcp_recv_null+0x68>)
 80185c2:	f007 fc4b 	bl	801fe5c <iprintf>
 80185c6:	f06f 030f 	mvn.w	r3, #15
 80185ca:	e016      	b.n	80185fa <tcp_recv_null+0x56>

  if (p != NULL) {
 80185cc:	687b      	ldr	r3, [r7, #4]
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d009      	beq.n	80185e6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	891b      	ldrh	r3, [r3, #8]
 80185d6:	4619      	mov	r1, r3
 80185d8:	68b8      	ldr	r0, [r7, #8]
 80185da:	f7ff fb17 	bl	8017c0c <tcp_recved>
    pbuf_free(p);
 80185de:	6878      	ldr	r0, [r7, #4]
 80185e0:	f7fe fd0a 	bl	8016ff8 <pbuf_free>
 80185e4:	e008      	b.n	80185f8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80185e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d104      	bne.n	80185f8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80185ee:	68b8      	ldr	r0, [r7, #8]
 80185f0:	f7ff f9bc 	bl	801796c <tcp_close>
 80185f4:	4603      	mov	r3, r0
 80185f6:	e000      	b.n	80185fa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80185f8:	2300      	movs	r3, #0
}
 80185fa:	4618      	mov	r0, r3
 80185fc:	3710      	adds	r7, #16
 80185fe:	46bd      	mov	sp, r7
 8018600:	bd80      	pop	{r7, pc}
 8018602:	bf00      	nop
 8018604:	08021d54 	.word	0x08021d54
 8018608:	080222c4 	.word	0x080222c4
 801860c:	08021d98 	.word	0x08021d98

08018610 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8018610:	b580      	push	{r7, lr}
 8018612:	b086      	sub	sp, #24
 8018614:	af00      	add	r7, sp, #0
 8018616:	4603      	mov	r3, r0
 8018618:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801861a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801861e:	2b00      	cmp	r3, #0
 8018620:	db01      	blt.n	8018626 <tcp_kill_prio+0x16>
 8018622:	79fb      	ldrb	r3, [r7, #7]
 8018624:	e000      	b.n	8018628 <tcp_kill_prio+0x18>
 8018626:	237f      	movs	r3, #127	@ 0x7f
 8018628:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801862a:	7afb      	ldrb	r3, [r7, #11]
 801862c:	2b00      	cmp	r3, #0
 801862e:	d034      	beq.n	801869a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8018630:	7afb      	ldrb	r3, [r7, #11]
 8018632:	3b01      	subs	r3, #1
 8018634:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8018636:	2300      	movs	r3, #0
 8018638:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801863a:	2300      	movs	r3, #0
 801863c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801863e:	4b19      	ldr	r3, [pc, #100]	@ (80186a4 <tcp_kill_prio+0x94>)
 8018640:	681b      	ldr	r3, [r3, #0]
 8018642:	617b      	str	r3, [r7, #20]
 8018644:	e01f      	b.n	8018686 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8018646:	697b      	ldr	r3, [r7, #20]
 8018648:	7d5b      	ldrb	r3, [r3, #21]
 801864a:	7afa      	ldrb	r2, [r7, #11]
 801864c:	429a      	cmp	r2, r3
 801864e:	d80c      	bhi.n	801866a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8018650:	697b      	ldr	r3, [r7, #20]
 8018652:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8018654:	7afa      	ldrb	r2, [r7, #11]
 8018656:	429a      	cmp	r2, r3
 8018658:	d112      	bne.n	8018680 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801865a:	4b13      	ldr	r3, [pc, #76]	@ (80186a8 <tcp_kill_prio+0x98>)
 801865c:	681a      	ldr	r2, [r3, #0]
 801865e:	697b      	ldr	r3, [r7, #20]
 8018660:	6a1b      	ldr	r3, [r3, #32]
 8018662:	1ad3      	subs	r3, r2, r3
 8018664:	68fa      	ldr	r2, [r7, #12]
 8018666:	429a      	cmp	r2, r3
 8018668:	d80a      	bhi.n	8018680 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801866a:	4b0f      	ldr	r3, [pc, #60]	@ (80186a8 <tcp_kill_prio+0x98>)
 801866c:	681a      	ldr	r2, [r3, #0]
 801866e:	697b      	ldr	r3, [r7, #20]
 8018670:	6a1b      	ldr	r3, [r3, #32]
 8018672:	1ad3      	subs	r3, r2, r3
 8018674:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8018676:	697b      	ldr	r3, [r7, #20]
 8018678:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801867a:	697b      	ldr	r3, [r7, #20]
 801867c:	7d5b      	ldrb	r3, [r3, #21]
 801867e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018680:	697b      	ldr	r3, [r7, #20]
 8018682:	68db      	ldr	r3, [r3, #12]
 8018684:	617b      	str	r3, [r7, #20]
 8018686:	697b      	ldr	r3, [r7, #20]
 8018688:	2b00      	cmp	r3, #0
 801868a:	d1dc      	bne.n	8018646 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 801868c:	693b      	ldr	r3, [r7, #16]
 801868e:	2b00      	cmp	r3, #0
 8018690:	d004      	beq.n	801869c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018692:	6938      	ldr	r0, [r7, #16]
 8018694:	f7ff fa54 	bl	8017b40 <tcp_abort>
 8018698:	e000      	b.n	801869c <tcp_kill_prio+0x8c>
    return;
 801869a:	bf00      	nop
  }
}
 801869c:	3718      	adds	r7, #24
 801869e:	46bd      	mov	sp, r7
 80186a0:	bd80      	pop	{r7, pc}
 80186a2:	bf00      	nop
 80186a4:	240144f8 	.word	0x240144f8
 80186a8:	240144ec 	.word	0x240144ec

080186ac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80186ac:	b580      	push	{r7, lr}
 80186ae:	b086      	sub	sp, #24
 80186b0:	af00      	add	r7, sp, #0
 80186b2:	4603      	mov	r3, r0
 80186b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80186b6:	79fb      	ldrb	r3, [r7, #7]
 80186b8:	2b08      	cmp	r3, #8
 80186ba:	d009      	beq.n	80186d0 <tcp_kill_state+0x24>
 80186bc:	79fb      	ldrb	r3, [r7, #7]
 80186be:	2b09      	cmp	r3, #9
 80186c0:	d006      	beq.n	80186d0 <tcp_kill_state+0x24>
 80186c2:	4b1a      	ldr	r3, [pc, #104]	@ (801872c <tcp_kill_state+0x80>)
 80186c4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80186c8:	4919      	ldr	r1, [pc, #100]	@ (8018730 <tcp_kill_state+0x84>)
 80186ca:	481a      	ldr	r0, [pc, #104]	@ (8018734 <tcp_kill_state+0x88>)
 80186cc:	f007 fbc6 	bl	801fe5c <iprintf>

  inactivity = 0;
 80186d0:	2300      	movs	r3, #0
 80186d2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80186d4:	2300      	movs	r3, #0
 80186d6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80186d8:	4b17      	ldr	r3, [pc, #92]	@ (8018738 <tcp_kill_state+0x8c>)
 80186da:	681b      	ldr	r3, [r3, #0]
 80186dc:	617b      	str	r3, [r7, #20]
 80186de:	e017      	b.n	8018710 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80186e0:	697b      	ldr	r3, [r7, #20]
 80186e2:	7d1b      	ldrb	r3, [r3, #20]
 80186e4:	79fa      	ldrb	r2, [r7, #7]
 80186e6:	429a      	cmp	r2, r3
 80186e8:	d10f      	bne.n	801870a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80186ea:	4b14      	ldr	r3, [pc, #80]	@ (801873c <tcp_kill_state+0x90>)
 80186ec:	681a      	ldr	r2, [r3, #0]
 80186ee:	697b      	ldr	r3, [r7, #20]
 80186f0:	6a1b      	ldr	r3, [r3, #32]
 80186f2:	1ad3      	subs	r3, r2, r3
 80186f4:	68fa      	ldr	r2, [r7, #12]
 80186f6:	429a      	cmp	r2, r3
 80186f8:	d807      	bhi.n	801870a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80186fa:	4b10      	ldr	r3, [pc, #64]	@ (801873c <tcp_kill_state+0x90>)
 80186fc:	681a      	ldr	r2, [r3, #0]
 80186fe:	697b      	ldr	r3, [r7, #20]
 8018700:	6a1b      	ldr	r3, [r3, #32]
 8018702:	1ad3      	subs	r3, r2, r3
 8018704:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8018706:	697b      	ldr	r3, [r7, #20]
 8018708:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801870a:	697b      	ldr	r3, [r7, #20]
 801870c:	68db      	ldr	r3, [r3, #12]
 801870e:	617b      	str	r3, [r7, #20]
 8018710:	697b      	ldr	r3, [r7, #20]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d1e4      	bne.n	80186e0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8018716:	693b      	ldr	r3, [r7, #16]
 8018718:	2b00      	cmp	r3, #0
 801871a:	d003      	beq.n	8018724 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801871c:	2100      	movs	r1, #0
 801871e:	6938      	ldr	r0, [r7, #16]
 8018720:	f7ff f950 	bl	80179c4 <tcp_abandon>
  }
}
 8018724:	bf00      	nop
 8018726:	3718      	adds	r7, #24
 8018728:	46bd      	mov	sp, r7
 801872a:	bd80      	pop	{r7, pc}
 801872c:	08021d54 	.word	0x08021d54
 8018730:	080222e0 	.word	0x080222e0
 8018734:	08021d98 	.word	0x08021d98
 8018738:	240144f8 	.word	0x240144f8
 801873c:	240144ec 	.word	0x240144ec

08018740 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8018740:	b580      	push	{r7, lr}
 8018742:	b084      	sub	sp, #16
 8018744:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8018746:	2300      	movs	r3, #0
 8018748:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801874a:	2300      	movs	r3, #0
 801874c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801874e:	4b12      	ldr	r3, [pc, #72]	@ (8018798 <tcp_kill_timewait+0x58>)
 8018750:	681b      	ldr	r3, [r3, #0]
 8018752:	60fb      	str	r3, [r7, #12]
 8018754:	e012      	b.n	801877c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8018756:	4b11      	ldr	r3, [pc, #68]	@ (801879c <tcp_kill_timewait+0x5c>)
 8018758:	681a      	ldr	r2, [r3, #0]
 801875a:	68fb      	ldr	r3, [r7, #12]
 801875c:	6a1b      	ldr	r3, [r3, #32]
 801875e:	1ad3      	subs	r3, r2, r3
 8018760:	687a      	ldr	r2, [r7, #4]
 8018762:	429a      	cmp	r2, r3
 8018764:	d807      	bhi.n	8018776 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8018766:	4b0d      	ldr	r3, [pc, #52]	@ (801879c <tcp_kill_timewait+0x5c>)
 8018768:	681a      	ldr	r2, [r3, #0]
 801876a:	68fb      	ldr	r3, [r7, #12]
 801876c:	6a1b      	ldr	r3, [r3, #32]
 801876e:	1ad3      	subs	r3, r2, r3
 8018770:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8018772:	68fb      	ldr	r3, [r7, #12]
 8018774:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018776:	68fb      	ldr	r3, [r7, #12]
 8018778:	68db      	ldr	r3, [r3, #12]
 801877a:	60fb      	str	r3, [r7, #12]
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	2b00      	cmp	r3, #0
 8018780:	d1e9      	bne.n	8018756 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8018782:	68bb      	ldr	r3, [r7, #8]
 8018784:	2b00      	cmp	r3, #0
 8018786:	d002      	beq.n	801878e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018788:	68b8      	ldr	r0, [r7, #8]
 801878a:	f7ff f9d9 	bl	8017b40 <tcp_abort>
  }
}
 801878e:	bf00      	nop
 8018790:	3710      	adds	r7, #16
 8018792:	46bd      	mov	sp, r7
 8018794:	bd80      	pop	{r7, pc}
 8018796:	bf00      	nop
 8018798:	240144fc 	.word	0x240144fc
 801879c:	240144ec 	.word	0x240144ec

080187a0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80187a0:	b580      	push	{r7, lr}
 80187a2:	b082      	sub	sp, #8
 80187a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80187a6:	4b10      	ldr	r3, [pc, #64]	@ (80187e8 <tcp_handle_closepend+0x48>)
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80187ac:	e014      	b.n	80187d8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80187ae:	687b      	ldr	r3, [r7, #4]
 80187b0:	68db      	ldr	r3, [r3, #12]
 80187b2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80187b4:	687b      	ldr	r3, [r7, #4]
 80187b6:	8b5b      	ldrh	r3, [r3, #26]
 80187b8:	f003 0308 	and.w	r3, r3, #8
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d009      	beq.n	80187d4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	8b5b      	ldrh	r3, [r3, #26]
 80187c4:	f023 0308 	bic.w	r3, r3, #8
 80187c8:	b29a      	uxth	r2, r3
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80187ce:	6878      	ldr	r0, [r7, #4]
 80187d0:	f7ff f862 	bl	8017898 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80187d4:	683b      	ldr	r3, [r7, #0]
 80187d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d1e7      	bne.n	80187ae <tcp_handle_closepend+0xe>
  }
}
 80187de:	bf00      	nop
 80187e0:	bf00      	nop
 80187e2:	3708      	adds	r7, #8
 80187e4:	46bd      	mov	sp, r7
 80187e6:	bd80      	pop	{r7, pc}
 80187e8:	240144f8 	.word	0x240144f8

080187ec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80187ec:	b580      	push	{r7, lr}
 80187ee:	b084      	sub	sp, #16
 80187f0:	af00      	add	r7, sp, #0
 80187f2:	4603      	mov	r3, r0
 80187f4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80187f6:	2001      	movs	r0, #1
 80187f8:	f7fd fce4 	bl	80161c4 <memp_malloc>
 80187fc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80187fe:	68fb      	ldr	r3, [r7, #12]
 8018800:	2b00      	cmp	r3, #0
 8018802:	d126      	bne.n	8018852 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8018804:	f7ff ffcc 	bl	80187a0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8018808:	f7ff ff9a 	bl	8018740 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801880c:	2001      	movs	r0, #1
 801880e:	f7fd fcd9 	bl	80161c4 <memp_malloc>
 8018812:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8018814:	68fb      	ldr	r3, [r7, #12]
 8018816:	2b00      	cmp	r3, #0
 8018818:	d11b      	bne.n	8018852 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801881a:	2009      	movs	r0, #9
 801881c:	f7ff ff46 	bl	80186ac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018820:	2001      	movs	r0, #1
 8018822:	f7fd fccf 	bl	80161c4 <memp_malloc>
 8018826:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8018828:	68fb      	ldr	r3, [r7, #12]
 801882a:	2b00      	cmp	r3, #0
 801882c:	d111      	bne.n	8018852 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801882e:	2008      	movs	r0, #8
 8018830:	f7ff ff3c 	bl	80186ac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018834:	2001      	movs	r0, #1
 8018836:	f7fd fcc5 	bl	80161c4 <memp_malloc>
 801883a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801883c:	68fb      	ldr	r3, [r7, #12]
 801883e:	2b00      	cmp	r3, #0
 8018840:	d107      	bne.n	8018852 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8018842:	79fb      	ldrb	r3, [r7, #7]
 8018844:	4618      	mov	r0, r3
 8018846:	f7ff fee3 	bl	8018610 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801884a:	2001      	movs	r0, #1
 801884c:	f7fd fcba 	bl	80161c4 <memp_malloc>
 8018850:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8018852:	68fb      	ldr	r3, [r7, #12]
 8018854:	2b00      	cmp	r3, #0
 8018856:	d03f      	beq.n	80188d8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8018858:	229c      	movs	r2, #156	@ 0x9c
 801885a:	2100      	movs	r1, #0
 801885c:	68f8      	ldr	r0, [r7, #12]
 801885e:	f007 fc55 	bl	802010c <memset>
    pcb->prio = prio;
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	79fa      	ldrb	r2, [r7, #7]
 8018866:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8018868:	68fb      	ldr	r3, [r7, #12]
 801886a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801886e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8018878:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801887a:	68fb      	ldr	r3, [r7, #12]
 801887c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801887e:	68fb      	ldr	r3, [r7, #12]
 8018880:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	22ff      	movs	r2, #255	@ 0xff
 8018886:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8018888:	68fb      	ldr	r3, [r7, #12]
 801888a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801888e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8018890:	68fb      	ldr	r3, [r7, #12]
 8018892:	2206      	movs	r2, #6
 8018894:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8018898:	68fb      	ldr	r3, [r7, #12]
 801889a:	2206      	movs	r2, #6
 801889c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80188a4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 80188a6:	68fb      	ldr	r3, [r7, #12]
 80188a8:	2201      	movs	r2, #1
 80188aa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80188ae:	4b0d      	ldr	r3, [pc, #52]	@ (80188e4 <tcp_alloc+0xf8>)
 80188b0:	681a      	ldr	r2, [r3, #0]
 80188b2:	68fb      	ldr	r3, [r7, #12]
 80188b4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80188b6:	4b0c      	ldr	r3, [pc, #48]	@ (80188e8 <tcp_alloc+0xfc>)
 80188b8:	781a      	ldrb	r2, [r3, #0]
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80188be:	68fb      	ldr	r3, [r7, #12]
 80188c0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80188c4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80188c8:	68fb      	ldr	r3, [r7, #12]
 80188ca:	4a08      	ldr	r2, [pc, #32]	@ (80188ec <tcp_alloc+0x100>)
 80188cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80188d0:	68fb      	ldr	r3, [r7, #12]
 80188d2:	4a07      	ldr	r2, [pc, #28]	@ (80188f0 <tcp_alloc+0x104>)
 80188d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80188d8:	68fb      	ldr	r3, [r7, #12]
}
 80188da:	4618      	mov	r0, r3
 80188dc:	3710      	adds	r7, #16
 80188de:	46bd      	mov	sp, r7
 80188e0:	bd80      	pop	{r7, pc}
 80188e2:	bf00      	nop
 80188e4:	240144ec 	.word	0x240144ec
 80188e8:	24014502 	.word	0x24014502
 80188ec:	080185a5 	.word	0x080185a5
 80188f0:	006ddd00 	.word	0x006ddd00

080188f4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80188f4:	b580      	push	{r7, lr}
 80188f6:	b082      	sub	sp, #8
 80188f8:	af00      	add	r7, sp, #0
 80188fa:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d107      	bne.n	8018912 <tcp_pcb_purge+0x1e>
 8018902:	4b21      	ldr	r3, [pc, #132]	@ (8018988 <tcp_pcb_purge+0x94>)
 8018904:	f640 0251 	movw	r2, #2129	@ 0x851
 8018908:	4920      	ldr	r1, [pc, #128]	@ (801898c <tcp_pcb_purge+0x98>)
 801890a:	4821      	ldr	r0, [pc, #132]	@ (8018990 <tcp_pcb_purge+0x9c>)
 801890c:	f007 faa6 	bl	801fe5c <iprintf>
 8018910:	e037      	b.n	8018982 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8018912:	687b      	ldr	r3, [r7, #4]
 8018914:	7d1b      	ldrb	r3, [r3, #20]
 8018916:	2b00      	cmp	r3, #0
 8018918:	d033      	beq.n	8018982 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801891a:	687b      	ldr	r3, [r7, #4]
 801891c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801891e:	2b0a      	cmp	r3, #10
 8018920:	d02f      	beq.n	8018982 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8018926:	2b01      	cmp	r3, #1
 8018928:	d02b      	beq.n	8018982 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801892a:	687b      	ldr	r3, [r7, #4]
 801892c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801892e:	2b00      	cmp	r3, #0
 8018930:	d007      	beq.n	8018942 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018936:	4618      	mov	r0, r3
 8018938:	f7fe fb5e 	bl	8016ff8 <pbuf_free>
      pcb->refused_data = NULL;
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	2200      	movs	r2, #0
 8018940:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018946:	2b00      	cmp	r3, #0
 8018948:	d002      	beq.n	8018950 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801894a:	6878      	ldr	r0, [r7, #4]
 801894c:	f000 f986 	bl	8018c5c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018956:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801895c:	4618      	mov	r0, r3
 801895e:	f7ff fdc7 	bl	80184f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018966:	4618      	mov	r0, r3
 8018968:	f7ff fdc2 	bl	80184f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801896c:	687b      	ldr	r3, [r7, #4]
 801896e:	2200      	movs	r2, #0
 8018970:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801897a:	687b      	ldr	r3, [r7, #4]
 801897c:	2200      	movs	r2, #0
 801897e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8018982:	3708      	adds	r7, #8
 8018984:	46bd      	mov	sp, r7
 8018986:	bd80      	pop	{r7, pc}
 8018988:	08021d54 	.word	0x08021d54
 801898c:	080223a0 	.word	0x080223a0
 8018990:	08021d98 	.word	0x08021d98

08018994 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b084      	sub	sp, #16
 8018998:	af00      	add	r7, sp, #0
 801899a:	6078      	str	r0, [r7, #4]
 801899c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801899e:	683b      	ldr	r3, [r7, #0]
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	d106      	bne.n	80189b2 <tcp_pcb_remove+0x1e>
 80189a4:	4b3e      	ldr	r3, [pc, #248]	@ (8018aa0 <tcp_pcb_remove+0x10c>)
 80189a6:	f640 0283 	movw	r2, #2179	@ 0x883
 80189aa:	493e      	ldr	r1, [pc, #248]	@ (8018aa4 <tcp_pcb_remove+0x110>)
 80189ac:	483e      	ldr	r0, [pc, #248]	@ (8018aa8 <tcp_pcb_remove+0x114>)
 80189ae:	f007 fa55 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80189b2:	687b      	ldr	r3, [r7, #4]
 80189b4:	2b00      	cmp	r3, #0
 80189b6:	d106      	bne.n	80189c6 <tcp_pcb_remove+0x32>
 80189b8:	4b39      	ldr	r3, [pc, #228]	@ (8018aa0 <tcp_pcb_remove+0x10c>)
 80189ba:	f640 0284 	movw	r2, #2180	@ 0x884
 80189be:	493b      	ldr	r1, [pc, #236]	@ (8018aac <tcp_pcb_remove+0x118>)
 80189c0:	4839      	ldr	r0, [pc, #228]	@ (8018aa8 <tcp_pcb_remove+0x114>)
 80189c2:	f007 fa4b 	bl	801fe5c <iprintf>

  TCP_RMV(pcblist, pcb);
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	681b      	ldr	r3, [r3, #0]
 80189ca:	683a      	ldr	r2, [r7, #0]
 80189cc:	429a      	cmp	r2, r3
 80189ce:	d105      	bne.n	80189dc <tcp_pcb_remove+0x48>
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	681b      	ldr	r3, [r3, #0]
 80189d4:	68da      	ldr	r2, [r3, #12]
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	601a      	str	r2, [r3, #0]
 80189da:	e013      	b.n	8018a04 <tcp_pcb_remove+0x70>
 80189dc:	687b      	ldr	r3, [r7, #4]
 80189de:	681b      	ldr	r3, [r3, #0]
 80189e0:	60fb      	str	r3, [r7, #12]
 80189e2:	e00c      	b.n	80189fe <tcp_pcb_remove+0x6a>
 80189e4:	68fb      	ldr	r3, [r7, #12]
 80189e6:	68db      	ldr	r3, [r3, #12]
 80189e8:	683a      	ldr	r2, [r7, #0]
 80189ea:	429a      	cmp	r2, r3
 80189ec:	d104      	bne.n	80189f8 <tcp_pcb_remove+0x64>
 80189ee:	683b      	ldr	r3, [r7, #0]
 80189f0:	68da      	ldr	r2, [r3, #12]
 80189f2:	68fb      	ldr	r3, [r7, #12]
 80189f4:	60da      	str	r2, [r3, #12]
 80189f6:	e005      	b.n	8018a04 <tcp_pcb_remove+0x70>
 80189f8:	68fb      	ldr	r3, [r7, #12]
 80189fa:	68db      	ldr	r3, [r3, #12]
 80189fc:	60fb      	str	r3, [r7, #12]
 80189fe:	68fb      	ldr	r3, [r7, #12]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d1ef      	bne.n	80189e4 <tcp_pcb_remove+0x50>
 8018a04:	683b      	ldr	r3, [r7, #0]
 8018a06:	2200      	movs	r2, #0
 8018a08:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8018a0a:	6838      	ldr	r0, [r7, #0]
 8018a0c:	f7ff ff72 	bl	80188f4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8018a10:	683b      	ldr	r3, [r7, #0]
 8018a12:	7d1b      	ldrb	r3, [r3, #20]
 8018a14:	2b0a      	cmp	r3, #10
 8018a16:	d013      	beq.n	8018a40 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8018a18:	683b      	ldr	r3, [r7, #0]
 8018a1a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8018a1c:	2b01      	cmp	r3, #1
 8018a1e:	d00f      	beq.n	8018a40 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8018a20:	683b      	ldr	r3, [r7, #0]
 8018a22:	8b5b      	ldrh	r3, [r3, #26]
 8018a24:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d009      	beq.n	8018a40 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8018a2c:	683b      	ldr	r3, [r7, #0]
 8018a2e:	8b5b      	ldrh	r3, [r3, #26]
 8018a30:	f043 0302 	orr.w	r3, r3, #2
 8018a34:	b29a      	uxth	r2, r3
 8018a36:	683b      	ldr	r3, [r7, #0]
 8018a38:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8018a3a:	6838      	ldr	r0, [r7, #0]
 8018a3c:	f002 ff68 	bl	801b910 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8018a40:	683b      	ldr	r3, [r7, #0]
 8018a42:	7d1b      	ldrb	r3, [r3, #20]
 8018a44:	2b01      	cmp	r3, #1
 8018a46:	d020      	beq.n	8018a8a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8018a48:	683b      	ldr	r3, [r7, #0]
 8018a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	d006      	beq.n	8018a5e <tcp_pcb_remove+0xca>
 8018a50:	4b13      	ldr	r3, [pc, #76]	@ (8018aa0 <tcp_pcb_remove+0x10c>)
 8018a52:	f640 0293 	movw	r2, #2195	@ 0x893
 8018a56:	4916      	ldr	r1, [pc, #88]	@ (8018ab0 <tcp_pcb_remove+0x11c>)
 8018a58:	4813      	ldr	r0, [pc, #76]	@ (8018aa8 <tcp_pcb_remove+0x114>)
 8018a5a:	f007 f9ff 	bl	801fe5c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8018a5e:	683b      	ldr	r3, [r7, #0]
 8018a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	d006      	beq.n	8018a74 <tcp_pcb_remove+0xe0>
 8018a66:	4b0e      	ldr	r3, [pc, #56]	@ (8018aa0 <tcp_pcb_remove+0x10c>)
 8018a68:	f640 0294 	movw	r2, #2196	@ 0x894
 8018a6c:	4911      	ldr	r1, [pc, #68]	@ (8018ab4 <tcp_pcb_remove+0x120>)
 8018a6e:	480e      	ldr	r0, [pc, #56]	@ (8018aa8 <tcp_pcb_remove+0x114>)
 8018a70:	f007 f9f4 	bl	801fe5c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8018a74:	683b      	ldr	r3, [r7, #0]
 8018a76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	d006      	beq.n	8018a8a <tcp_pcb_remove+0xf6>
 8018a7c:	4b08      	ldr	r3, [pc, #32]	@ (8018aa0 <tcp_pcb_remove+0x10c>)
 8018a7e:	f640 0296 	movw	r2, #2198	@ 0x896
 8018a82:	490d      	ldr	r1, [pc, #52]	@ (8018ab8 <tcp_pcb_remove+0x124>)
 8018a84:	4808      	ldr	r0, [pc, #32]	@ (8018aa8 <tcp_pcb_remove+0x114>)
 8018a86:	f007 f9e9 	bl	801fe5c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8018a8a:	683b      	ldr	r3, [r7, #0]
 8018a8c:	2200      	movs	r2, #0
 8018a8e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8018a90:	683b      	ldr	r3, [r7, #0]
 8018a92:	2200      	movs	r2, #0
 8018a94:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8018a96:	bf00      	nop
 8018a98:	3710      	adds	r7, #16
 8018a9a:	46bd      	mov	sp, r7
 8018a9c:	bd80      	pop	{r7, pc}
 8018a9e:	bf00      	nop
 8018aa0:	08021d54 	.word	0x08021d54
 8018aa4:	080223bc 	.word	0x080223bc
 8018aa8:	08021d98 	.word	0x08021d98
 8018aac:	080223d8 	.word	0x080223d8
 8018ab0:	080223f8 	.word	0x080223f8
 8018ab4:	08022410 	.word	0x08022410
 8018ab8:	0802242c 	.word	0x0802242c

08018abc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8018abc:	b580      	push	{r7, lr}
 8018abe:	b082      	sub	sp, #8
 8018ac0:	af00      	add	r7, sp, #0
 8018ac2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d106      	bne.n	8018ad8 <tcp_next_iss+0x1c>
 8018aca:	4b0a      	ldr	r3, [pc, #40]	@ (8018af4 <tcp_next_iss+0x38>)
 8018acc:	f640 02af 	movw	r2, #2223	@ 0x8af
 8018ad0:	4909      	ldr	r1, [pc, #36]	@ (8018af8 <tcp_next_iss+0x3c>)
 8018ad2:	480a      	ldr	r0, [pc, #40]	@ (8018afc <tcp_next_iss+0x40>)
 8018ad4:	f007 f9c2 	bl	801fe5c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8018ad8:	4b09      	ldr	r3, [pc, #36]	@ (8018b00 <tcp_next_iss+0x44>)
 8018ada:	681a      	ldr	r2, [r3, #0]
 8018adc:	4b09      	ldr	r3, [pc, #36]	@ (8018b04 <tcp_next_iss+0x48>)
 8018ade:	681b      	ldr	r3, [r3, #0]
 8018ae0:	4413      	add	r3, r2
 8018ae2:	4a07      	ldr	r2, [pc, #28]	@ (8018b00 <tcp_next_iss+0x44>)
 8018ae4:	6013      	str	r3, [r2, #0]
  return iss;
 8018ae6:	4b06      	ldr	r3, [pc, #24]	@ (8018b00 <tcp_next_iss+0x44>)
 8018ae8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8018aea:	4618      	mov	r0, r3
 8018aec:	3708      	adds	r7, #8
 8018aee:	46bd      	mov	sp, r7
 8018af0:	bd80      	pop	{r7, pc}
 8018af2:	bf00      	nop
 8018af4:	08021d54 	.word	0x08021d54
 8018af8:	08022444 	.word	0x08022444
 8018afc:	08021d98 	.word	0x08021d98
 8018b00:	24000030 	.word	0x24000030
 8018b04:	240144ec 	.word	0x240144ec

08018b08 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8018b08:	b580      	push	{r7, lr}
 8018b0a:	b086      	sub	sp, #24
 8018b0c:	af00      	add	r7, sp, #0
 8018b0e:	4603      	mov	r3, r0
 8018b10:	60b9      	str	r1, [r7, #8]
 8018b12:	607a      	str	r2, [r7, #4]
 8018b14:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018b16:	687b      	ldr	r3, [r7, #4]
 8018b18:	2b00      	cmp	r3, #0
 8018b1a:	d106      	bne.n	8018b2a <tcp_eff_send_mss_netif+0x22>
 8018b1c:	4b14      	ldr	r3, [pc, #80]	@ (8018b70 <tcp_eff_send_mss_netif+0x68>)
 8018b1e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8018b22:	4914      	ldr	r1, [pc, #80]	@ (8018b74 <tcp_eff_send_mss_netif+0x6c>)
 8018b24:	4814      	ldr	r0, [pc, #80]	@ (8018b78 <tcp_eff_send_mss_netif+0x70>)
 8018b26:	f007 f999 	bl	801fe5c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8018b2a:	68bb      	ldr	r3, [r7, #8]
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	d101      	bne.n	8018b34 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8018b30:	89fb      	ldrh	r3, [r7, #14]
 8018b32:	e019      	b.n	8018b68 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8018b34:	68bb      	ldr	r3, [r7, #8]
 8018b36:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8018b38:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8018b3a:	8afb      	ldrh	r3, [r7, #22]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d012      	beq.n	8018b66 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8018b40:	2328      	movs	r3, #40	@ 0x28
 8018b42:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8018b44:	8afa      	ldrh	r2, [r7, #22]
 8018b46:	8abb      	ldrh	r3, [r7, #20]
 8018b48:	429a      	cmp	r2, r3
 8018b4a:	d904      	bls.n	8018b56 <tcp_eff_send_mss_netif+0x4e>
 8018b4c:	8afa      	ldrh	r2, [r7, #22]
 8018b4e:	8abb      	ldrh	r3, [r7, #20]
 8018b50:	1ad3      	subs	r3, r2, r3
 8018b52:	b29b      	uxth	r3, r3
 8018b54:	e000      	b.n	8018b58 <tcp_eff_send_mss_netif+0x50>
 8018b56:	2300      	movs	r3, #0
 8018b58:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8018b5a:	8a7a      	ldrh	r2, [r7, #18]
 8018b5c:	89fb      	ldrh	r3, [r7, #14]
 8018b5e:	4293      	cmp	r3, r2
 8018b60:	bf28      	it	cs
 8018b62:	4613      	movcs	r3, r2
 8018b64:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8018b66:	89fb      	ldrh	r3, [r7, #14]
}
 8018b68:	4618      	mov	r0, r3
 8018b6a:	3718      	adds	r7, #24
 8018b6c:	46bd      	mov	sp, r7
 8018b6e:	bd80      	pop	{r7, pc}
 8018b70:	08021d54 	.word	0x08021d54
 8018b74:	08022460 	.word	0x08022460
 8018b78:	08021d98 	.word	0x08021d98

08018b7c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8018b7c:	b580      	push	{r7, lr}
 8018b7e:	b084      	sub	sp, #16
 8018b80:	af00      	add	r7, sp, #0
 8018b82:	6078      	str	r0, [r7, #4]
 8018b84:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8018b86:	683b      	ldr	r3, [r7, #0]
 8018b88:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8018b8a:	687b      	ldr	r3, [r7, #4]
 8018b8c:	2b00      	cmp	r3, #0
 8018b8e:	d119      	bne.n	8018bc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8018b90:	4b10      	ldr	r3, [pc, #64]	@ (8018bd4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8018b92:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8018b96:	4910      	ldr	r1, [pc, #64]	@ (8018bd8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8018b98:	4810      	ldr	r0, [pc, #64]	@ (8018bdc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8018b9a:	f007 f95f 	bl	801fe5c <iprintf>

  while (pcb != NULL) {
 8018b9e:	e011      	b.n	8018bc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	681a      	ldr	r2, [r3, #0]
 8018ba4:	687b      	ldr	r3, [r7, #4]
 8018ba6:	681b      	ldr	r3, [r3, #0]
 8018ba8:	429a      	cmp	r2, r3
 8018baa:	d108      	bne.n	8018bbe <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8018bac:	68fb      	ldr	r3, [r7, #12]
 8018bae:	68db      	ldr	r3, [r3, #12]
 8018bb0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8018bb2:	68f8      	ldr	r0, [r7, #12]
 8018bb4:	f7fe ffc4 	bl	8017b40 <tcp_abort>
      pcb = next;
 8018bb8:	68bb      	ldr	r3, [r7, #8]
 8018bba:	60fb      	str	r3, [r7, #12]
 8018bbc:	e002      	b.n	8018bc4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8018bbe:	68fb      	ldr	r3, [r7, #12]
 8018bc0:	68db      	ldr	r3, [r3, #12]
 8018bc2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8018bc4:	68fb      	ldr	r3, [r7, #12]
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d1ea      	bne.n	8018ba0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8018bca:	bf00      	nop
 8018bcc:	bf00      	nop
 8018bce:	3710      	adds	r7, #16
 8018bd0:	46bd      	mov	sp, r7
 8018bd2:	bd80      	pop	{r7, pc}
 8018bd4:	08021d54 	.word	0x08021d54
 8018bd8:	08022488 	.word	0x08022488
 8018bdc:	08021d98 	.word	0x08021d98

08018be0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018be0:	b580      	push	{r7, lr}
 8018be2:	b084      	sub	sp, #16
 8018be4:	af00      	add	r7, sp, #0
 8018be6:	6078      	str	r0, [r7, #4]
 8018be8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d02a      	beq.n	8018c46 <tcp_netif_ip_addr_changed+0x66>
 8018bf0:	687b      	ldr	r3, [r7, #4]
 8018bf2:	681b      	ldr	r3, [r3, #0]
 8018bf4:	2b00      	cmp	r3, #0
 8018bf6:	d026      	beq.n	8018c46 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8018bf8:	4b15      	ldr	r3, [pc, #84]	@ (8018c50 <tcp_netif_ip_addr_changed+0x70>)
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	4619      	mov	r1, r3
 8018bfe:	6878      	ldr	r0, [r7, #4]
 8018c00:	f7ff ffbc 	bl	8018b7c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8018c04:	4b13      	ldr	r3, [pc, #76]	@ (8018c54 <tcp_netif_ip_addr_changed+0x74>)
 8018c06:	681b      	ldr	r3, [r3, #0]
 8018c08:	4619      	mov	r1, r3
 8018c0a:	6878      	ldr	r0, [r7, #4]
 8018c0c:	f7ff ffb6 	bl	8018b7c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8018c10:	683b      	ldr	r3, [r7, #0]
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d017      	beq.n	8018c46 <tcp_netif_ip_addr_changed+0x66>
 8018c16:	683b      	ldr	r3, [r7, #0]
 8018c18:	681b      	ldr	r3, [r3, #0]
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	d013      	beq.n	8018c46 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8018c58 <tcp_netif_ip_addr_changed+0x78>)
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	60fb      	str	r3, [r7, #12]
 8018c24:	e00c      	b.n	8018c40 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8018c26:	68fb      	ldr	r3, [r7, #12]
 8018c28:	681a      	ldr	r2, [r3, #0]
 8018c2a:	687b      	ldr	r3, [r7, #4]
 8018c2c:	681b      	ldr	r3, [r3, #0]
 8018c2e:	429a      	cmp	r2, r3
 8018c30:	d103      	bne.n	8018c3a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8018c32:	683b      	ldr	r3, [r7, #0]
 8018c34:	681a      	ldr	r2, [r3, #0]
 8018c36:	68fb      	ldr	r3, [r7, #12]
 8018c38:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018c3a:	68fb      	ldr	r3, [r7, #12]
 8018c3c:	68db      	ldr	r3, [r3, #12]
 8018c3e:	60fb      	str	r3, [r7, #12]
 8018c40:	68fb      	ldr	r3, [r7, #12]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d1ef      	bne.n	8018c26 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8018c46:	bf00      	nop
 8018c48:	3710      	adds	r7, #16
 8018c4a:	46bd      	mov	sp, r7
 8018c4c:	bd80      	pop	{r7, pc}
 8018c4e:	bf00      	nop
 8018c50:	240144f8 	.word	0x240144f8
 8018c54:	240144f0 	.word	0x240144f0
 8018c58:	240144f4 	.word	0x240144f4

08018c5c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8018c5c:	b580      	push	{r7, lr}
 8018c5e:	b082      	sub	sp, #8
 8018c60:	af00      	add	r7, sp, #0
 8018c62:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d007      	beq.n	8018c7c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8018c6c:	687b      	ldr	r3, [r7, #4]
 8018c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018c70:	4618      	mov	r0, r3
 8018c72:	f7ff fc3d 	bl	80184f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	2200      	movs	r2, #0
 8018c7a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8018c7c:	bf00      	nop
 8018c7e:	3708      	adds	r7, #8
 8018c80:	46bd      	mov	sp, r7
 8018c82:	bd80      	pop	{r7, pc}

08018c84 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8018c84:	b590      	push	{r4, r7, lr}
 8018c86:	b08d      	sub	sp, #52	@ 0x34
 8018c88:	af04      	add	r7, sp, #16
 8018c8a:	6078      	str	r0, [r7, #4]
 8018c8c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8018c8e:	687b      	ldr	r3, [r7, #4]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d105      	bne.n	8018ca0 <tcp_input+0x1c>
 8018c94:	4b9b      	ldr	r3, [pc, #620]	@ (8018f04 <tcp_input+0x280>)
 8018c96:	2283      	movs	r2, #131	@ 0x83
 8018c98:	499b      	ldr	r1, [pc, #620]	@ (8018f08 <tcp_input+0x284>)
 8018c9a:	489c      	ldr	r0, [pc, #624]	@ (8018f0c <tcp_input+0x288>)
 8018c9c:	f007 f8de 	bl	801fe5c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	685b      	ldr	r3, [r3, #4]
 8018ca4:	4a9a      	ldr	r2, [pc, #616]	@ (8018f10 <tcp_input+0x28c>)
 8018ca6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	895b      	ldrh	r3, [r3, #10]
 8018cac:	2b13      	cmp	r3, #19
 8018cae:	f240 83d1 	bls.w	8019454 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018cb2:	4b98      	ldr	r3, [pc, #608]	@ (8018f14 <tcp_input+0x290>)
 8018cb4:	695b      	ldr	r3, [r3, #20]
 8018cb6:	4a97      	ldr	r2, [pc, #604]	@ (8018f14 <tcp_input+0x290>)
 8018cb8:	6812      	ldr	r2, [r2, #0]
 8018cba:	4611      	mov	r1, r2
 8018cbc:	4618      	mov	r0, r3
 8018cbe:	f005 fecf 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 8018cc2:	4603      	mov	r3, r0
 8018cc4:	2b00      	cmp	r3, #0
 8018cc6:	f040 83c7 	bne.w	8019458 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8018cca:	4b92      	ldr	r3, [pc, #584]	@ (8018f14 <tcp_input+0x290>)
 8018ccc:	695b      	ldr	r3, [r3, #20]
 8018cce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018cd2:	2be0      	cmp	r3, #224	@ 0xe0
 8018cd4:	f000 83c0 	beq.w	8019458 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8018cd8:	4b8d      	ldr	r3, [pc, #564]	@ (8018f10 <tcp_input+0x28c>)
 8018cda:	681b      	ldr	r3, [r3, #0]
 8018cdc:	899b      	ldrh	r3, [r3, #12]
 8018cde:	b29b      	uxth	r3, r3
 8018ce0:	4618      	mov	r0, r3
 8018ce2:	f7fc fd9b 	bl	801581c <lwip_htons>
 8018ce6:	4603      	mov	r3, r0
 8018ce8:	0b1b      	lsrs	r3, r3, #12
 8018cea:	b29b      	uxth	r3, r3
 8018cec:	b2db      	uxtb	r3, r3
 8018cee:	009b      	lsls	r3, r3, #2
 8018cf0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8018cf2:	7cbb      	ldrb	r3, [r7, #18]
 8018cf4:	2b13      	cmp	r3, #19
 8018cf6:	f240 83b1 	bls.w	801945c <tcp_input+0x7d8>
 8018cfa:	7cbb      	ldrb	r3, [r7, #18]
 8018cfc:	b29a      	uxth	r2, r3
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	891b      	ldrh	r3, [r3, #8]
 8018d02:	429a      	cmp	r2, r3
 8018d04:	f200 83aa 	bhi.w	801945c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018d08:	7cbb      	ldrb	r3, [r7, #18]
 8018d0a:	b29b      	uxth	r3, r3
 8018d0c:	3b14      	subs	r3, #20
 8018d0e:	b29a      	uxth	r2, r3
 8018d10:	4b81      	ldr	r3, [pc, #516]	@ (8018f18 <tcp_input+0x294>)
 8018d12:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8018d14:	4b81      	ldr	r3, [pc, #516]	@ (8018f1c <tcp_input+0x298>)
 8018d16:	2200      	movs	r2, #0
 8018d18:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	895a      	ldrh	r2, [r3, #10]
 8018d1e:	7cbb      	ldrb	r3, [r7, #18]
 8018d20:	b29b      	uxth	r3, r3
 8018d22:	429a      	cmp	r2, r3
 8018d24:	d309      	bcc.n	8018d3a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8018d26:	4b7c      	ldr	r3, [pc, #496]	@ (8018f18 <tcp_input+0x294>)
 8018d28:	881a      	ldrh	r2, [r3, #0]
 8018d2a:	4b7d      	ldr	r3, [pc, #500]	@ (8018f20 <tcp_input+0x29c>)
 8018d2c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8018d2e:	7cbb      	ldrb	r3, [r7, #18]
 8018d30:	4619      	mov	r1, r3
 8018d32:	6878      	ldr	r0, [r7, #4]
 8018d34:	f7fe f8da 	bl	8016eec <pbuf_remove_header>
 8018d38:	e04e      	b.n	8018dd8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8018d3a:	687b      	ldr	r3, [r7, #4]
 8018d3c:	681b      	ldr	r3, [r3, #0]
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d105      	bne.n	8018d4e <tcp_input+0xca>
 8018d42:	4b70      	ldr	r3, [pc, #448]	@ (8018f04 <tcp_input+0x280>)
 8018d44:	22c2      	movs	r2, #194	@ 0xc2
 8018d46:	4977      	ldr	r1, [pc, #476]	@ (8018f24 <tcp_input+0x2a0>)
 8018d48:	4870      	ldr	r0, [pc, #448]	@ (8018f0c <tcp_input+0x288>)
 8018d4a:	f007 f887 	bl	801fe5c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8018d4e:	2114      	movs	r1, #20
 8018d50:	6878      	ldr	r0, [r7, #4]
 8018d52:	f7fe f8cb 	bl	8016eec <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8018d56:	687b      	ldr	r3, [r7, #4]
 8018d58:	895a      	ldrh	r2, [r3, #10]
 8018d5a:	4b71      	ldr	r3, [pc, #452]	@ (8018f20 <tcp_input+0x29c>)
 8018d5c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8018d5e:	4b6e      	ldr	r3, [pc, #440]	@ (8018f18 <tcp_input+0x294>)
 8018d60:	881a      	ldrh	r2, [r3, #0]
 8018d62:	4b6f      	ldr	r3, [pc, #444]	@ (8018f20 <tcp_input+0x29c>)
 8018d64:	881b      	ldrh	r3, [r3, #0]
 8018d66:	1ad3      	subs	r3, r2, r3
 8018d68:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8018d6a:	4b6d      	ldr	r3, [pc, #436]	@ (8018f20 <tcp_input+0x29c>)
 8018d6c:	881b      	ldrh	r3, [r3, #0]
 8018d6e:	4619      	mov	r1, r3
 8018d70:	6878      	ldr	r0, [r7, #4]
 8018d72:	f7fe f8bb 	bl	8016eec <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8018d76:	687b      	ldr	r3, [r7, #4]
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	895b      	ldrh	r3, [r3, #10]
 8018d7c:	8a3a      	ldrh	r2, [r7, #16]
 8018d7e:	429a      	cmp	r2, r3
 8018d80:	f200 836e 	bhi.w	8019460 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8018d84:	687b      	ldr	r3, [r7, #4]
 8018d86:	681b      	ldr	r3, [r3, #0]
 8018d88:	685b      	ldr	r3, [r3, #4]
 8018d8a:	4a64      	ldr	r2, [pc, #400]	@ (8018f1c <tcp_input+0x298>)
 8018d8c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	681b      	ldr	r3, [r3, #0]
 8018d92:	8a3a      	ldrh	r2, [r7, #16]
 8018d94:	4611      	mov	r1, r2
 8018d96:	4618      	mov	r0, r3
 8018d98:	f7fe f8a8 	bl	8016eec <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	891a      	ldrh	r2, [r3, #8]
 8018da0:	8a3b      	ldrh	r3, [r7, #16]
 8018da2:	1ad3      	subs	r3, r2, r3
 8018da4:	b29a      	uxth	r2, r3
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8018daa:	687b      	ldr	r3, [r7, #4]
 8018dac:	895b      	ldrh	r3, [r3, #10]
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	d005      	beq.n	8018dbe <tcp_input+0x13a>
 8018db2:	4b54      	ldr	r3, [pc, #336]	@ (8018f04 <tcp_input+0x280>)
 8018db4:	22df      	movs	r2, #223	@ 0xdf
 8018db6:	495c      	ldr	r1, [pc, #368]	@ (8018f28 <tcp_input+0x2a4>)
 8018db8:	4854      	ldr	r0, [pc, #336]	@ (8018f0c <tcp_input+0x288>)
 8018dba:	f007 f84f 	bl	801fe5c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	891a      	ldrh	r2, [r3, #8]
 8018dc2:	687b      	ldr	r3, [r7, #4]
 8018dc4:	681b      	ldr	r3, [r3, #0]
 8018dc6:	891b      	ldrh	r3, [r3, #8]
 8018dc8:	429a      	cmp	r2, r3
 8018dca:	d005      	beq.n	8018dd8 <tcp_input+0x154>
 8018dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8018f04 <tcp_input+0x280>)
 8018dce:	22e0      	movs	r2, #224	@ 0xe0
 8018dd0:	4956      	ldr	r1, [pc, #344]	@ (8018f2c <tcp_input+0x2a8>)
 8018dd2:	484e      	ldr	r0, [pc, #312]	@ (8018f0c <tcp_input+0x288>)
 8018dd4:	f007 f842 	bl	801fe5c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8018dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8018f10 <tcp_input+0x28c>)
 8018dda:	681b      	ldr	r3, [r3, #0]
 8018ddc:	881b      	ldrh	r3, [r3, #0]
 8018dde:	b29b      	uxth	r3, r3
 8018de0:	4a4b      	ldr	r2, [pc, #300]	@ (8018f10 <tcp_input+0x28c>)
 8018de2:	6814      	ldr	r4, [r2, #0]
 8018de4:	4618      	mov	r0, r3
 8018de6:	f7fc fd19 	bl	801581c <lwip_htons>
 8018dea:	4603      	mov	r3, r0
 8018dec:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8018dee:	4b48      	ldr	r3, [pc, #288]	@ (8018f10 <tcp_input+0x28c>)
 8018df0:	681b      	ldr	r3, [r3, #0]
 8018df2:	885b      	ldrh	r3, [r3, #2]
 8018df4:	b29b      	uxth	r3, r3
 8018df6:	4a46      	ldr	r2, [pc, #280]	@ (8018f10 <tcp_input+0x28c>)
 8018df8:	6814      	ldr	r4, [r2, #0]
 8018dfa:	4618      	mov	r0, r3
 8018dfc:	f7fc fd0e 	bl	801581c <lwip_htons>
 8018e00:	4603      	mov	r3, r0
 8018e02:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8018e04:	4b42      	ldr	r3, [pc, #264]	@ (8018f10 <tcp_input+0x28c>)
 8018e06:	681b      	ldr	r3, [r3, #0]
 8018e08:	685b      	ldr	r3, [r3, #4]
 8018e0a:	4a41      	ldr	r2, [pc, #260]	@ (8018f10 <tcp_input+0x28c>)
 8018e0c:	6814      	ldr	r4, [r2, #0]
 8018e0e:	4618      	mov	r0, r3
 8018e10:	f7fc fd1a 	bl	8015848 <lwip_htonl>
 8018e14:	4603      	mov	r3, r0
 8018e16:	6063      	str	r3, [r4, #4]
 8018e18:	6863      	ldr	r3, [r4, #4]
 8018e1a:	4a45      	ldr	r2, [pc, #276]	@ (8018f30 <tcp_input+0x2ac>)
 8018e1c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8018e1e:	4b3c      	ldr	r3, [pc, #240]	@ (8018f10 <tcp_input+0x28c>)
 8018e20:	681b      	ldr	r3, [r3, #0]
 8018e22:	689b      	ldr	r3, [r3, #8]
 8018e24:	4a3a      	ldr	r2, [pc, #232]	@ (8018f10 <tcp_input+0x28c>)
 8018e26:	6814      	ldr	r4, [r2, #0]
 8018e28:	4618      	mov	r0, r3
 8018e2a:	f7fc fd0d 	bl	8015848 <lwip_htonl>
 8018e2e:	4603      	mov	r3, r0
 8018e30:	60a3      	str	r3, [r4, #8]
 8018e32:	68a3      	ldr	r3, [r4, #8]
 8018e34:	4a3f      	ldr	r2, [pc, #252]	@ (8018f34 <tcp_input+0x2b0>)
 8018e36:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8018e38:	4b35      	ldr	r3, [pc, #212]	@ (8018f10 <tcp_input+0x28c>)
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	89db      	ldrh	r3, [r3, #14]
 8018e3e:	b29b      	uxth	r3, r3
 8018e40:	4a33      	ldr	r2, [pc, #204]	@ (8018f10 <tcp_input+0x28c>)
 8018e42:	6814      	ldr	r4, [r2, #0]
 8018e44:	4618      	mov	r0, r3
 8018e46:	f7fc fce9 	bl	801581c <lwip_htons>
 8018e4a:	4603      	mov	r3, r0
 8018e4c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8018e4e:	4b30      	ldr	r3, [pc, #192]	@ (8018f10 <tcp_input+0x28c>)
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	899b      	ldrh	r3, [r3, #12]
 8018e54:	b29b      	uxth	r3, r3
 8018e56:	4618      	mov	r0, r3
 8018e58:	f7fc fce0 	bl	801581c <lwip_htons>
 8018e5c:	4603      	mov	r3, r0
 8018e5e:	b2db      	uxtb	r3, r3
 8018e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018e64:	b2da      	uxtb	r2, r3
 8018e66:	4b34      	ldr	r3, [pc, #208]	@ (8018f38 <tcp_input+0x2b4>)
 8018e68:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8018e6a:	687b      	ldr	r3, [r7, #4]
 8018e6c:	891a      	ldrh	r2, [r3, #8]
 8018e6e:	4b33      	ldr	r3, [pc, #204]	@ (8018f3c <tcp_input+0x2b8>)
 8018e70:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8018e72:	4b31      	ldr	r3, [pc, #196]	@ (8018f38 <tcp_input+0x2b4>)
 8018e74:	781b      	ldrb	r3, [r3, #0]
 8018e76:	f003 0303 	and.w	r3, r3, #3
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d00c      	beq.n	8018e98 <tcp_input+0x214>
    tcplen++;
 8018e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8018f3c <tcp_input+0x2b8>)
 8018e80:	881b      	ldrh	r3, [r3, #0]
 8018e82:	3301      	adds	r3, #1
 8018e84:	b29a      	uxth	r2, r3
 8018e86:	4b2d      	ldr	r3, [pc, #180]	@ (8018f3c <tcp_input+0x2b8>)
 8018e88:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	891a      	ldrh	r2, [r3, #8]
 8018e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8018f3c <tcp_input+0x2b8>)
 8018e90:	881b      	ldrh	r3, [r3, #0]
 8018e92:	429a      	cmp	r2, r3
 8018e94:	f200 82e6 	bhi.w	8019464 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8018e98:	2300      	movs	r3, #0
 8018e9a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018e9c:	4b28      	ldr	r3, [pc, #160]	@ (8018f40 <tcp_input+0x2bc>)
 8018e9e:	681b      	ldr	r3, [r3, #0]
 8018ea0:	61fb      	str	r3, [r7, #28]
 8018ea2:	e09d      	b.n	8018fe0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8018ea4:	69fb      	ldr	r3, [r7, #28]
 8018ea6:	7d1b      	ldrb	r3, [r3, #20]
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d105      	bne.n	8018eb8 <tcp_input+0x234>
 8018eac:	4b15      	ldr	r3, [pc, #84]	@ (8018f04 <tcp_input+0x280>)
 8018eae:	22fb      	movs	r2, #251	@ 0xfb
 8018eb0:	4924      	ldr	r1, [pc, #144]	@ (8018f44 <tcp_input+0x2c0>)
 8018eb2:	4816      	ldr	r0, [pc, #88]	@ (8018f0c <tcp_input+0x288>)
 8018eb4:	f006 ffd2 	bl	801fe5c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8018eb8:	69fb      	ldr	r3, [r7, #28]
 8018eba:	7d1b      	ldrb	r3, [r3, #20]
 8018ebc:	2b0a      	cmp	r3, #10
 8018ebe:	d105      	bne.n	8018ecc <tcp_input+0x248>
 8018ec0:	4b10      	ldr	r3, [pc, #64]	@ (8018f04 <tcp_input+0x280>)
 8018ec2:	22fc      	movs	r2, #252	@ 0xfc
 8018ec4:	4920      	ldr	r1, [pc, #128]	@ (8018f48 <tcp_input+0x2c4>)
 8018ec6:	4811      	ldr	r0, [pc, #68]	@ (8018f0c <tcp_input+0x288>)
 8018ec8:	f006 ffc8 	bl	801fe5c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8018ecc:	69fb      	ldr	r3, [r7, #28]
 8018ece:	7d1b      	ldrb	r3, [r3, #20]
 8018ed0:	2b01      	cmp	r3, #1
 8018ed2:	d105      	bne.n	8018ee0 <tcp_input+0x25c>
 8018ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8018f04 <tcp_input+0x280>)
 8018ed6:	22fd      	movs	r2, #253	@ 0xfd
 8018ed8:	491c      	ldr	r1, [pc, #112]	@ (8018f4c <tcp_input+0x2c8>)
 8018eda:	480c      	ldr	r0, [pc, #48]	@ (8018f0c <tcp_input+0x288>)
 8018edc:	f006 ffbe 	bl	801fe5c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018ee0:	69fb      	ldr	r3, [r7, #28]
 8018ee2:	7a1b      	ldrb	r3, [r3, #8]
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	d033      	beq.n	8018f50 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018ee8:	69fb      	ldr	r3, [r7, #28]
 8018eea:	7a1a      	ldrb	r2, [r3, #8]
 8018eec:	4b09      	ldr	r3, [pc, #36]	@ (8018f14 <tcp_input+0x290>)
 8018eee:	685b      	ldr	r3, [r3, #4]
 8018ef0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018ef4:	3301      	adds	r3, #1
 8018ef6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018ef8:	429a      	cmp	r2, r3
 8018efa:	d029      	beq.n	8018f50 <tcp_input+0x2cc>
      prev = pcb;
 8018efc:	69fb      	ldr	r3, [r7, #28]
 8018efe:	61bb      	str	r3, [r7, #24]
      continue;
 8018f00:	e06b      	b.n	8018fda <tcp_input+0x356>
 8018f02:	bf00      	nop
 8018f04:	080224bc 	.word	0x080224bc
 8018f08:	080224f0 	.word	0x080224f0
 8018f0c:	08022508 	.word	0x08022508
 8018f10:	24014514 	.word	0x24014514
 8018f14:	240113ec 	.word	0x240113ec
 8018f18:	24014518 	.word	0x24014518
 8018f1c:	2401451c 	.word	0x2401451c
 8018f20:	2401451a 	.word	0x2401451a
 8018f24:	08022530 	.word	0x08022530
 8018f28:	08022540 	.word	0x08022540
 8018f2c:	0802254c 	.word	0x0802254c
 8018f30:	24014524 	.word	0x24014524
 8018f34:	24014528 	.word	0x24014528
 8018f38:	24014530 	.word	0x24014530
 8018f3c:	2401452e 	.word	0x2401452e
 8018f40:	240144f8 	.word	0x240144f8
 8018f44:	0802256c 	.word	0x0802256c
 8018f48:	08022594 	.word	0x08022594
 8018f4c:	080225c0 	.word	0x080225c0
    }

    if (pcb->remote_port == tcphdr->src &&
 8018f50:	69fb      	ldr	r3, [r7, #28]
 8018f52:	8b1a      	ldrh	r2, [r3, #24]
 8018f54:	4b72      	ldr	r3, [pc, #456]	@ (8019120 <tcp_input+0x49c>)
 8018f56:	681b      	ldr	r3, [r3, #0]
 8018f58:	881b      	ldrh	r3, [r3, #0]
 8018f5a:	b29b      	uxth	r3, r3
 8018f5c:	429a      	cmp	r2, r3
 8018f5e:	d13a      	bne.n	8018fd6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8018f60:	69fb      	ldr	r3, [r7, #28]
 8018f62:	8ada      	ldrh	r2, [r3, #22]
 8018f64:	4b6e      	ldr	r3, [pc, #440]	@ (8019120 <tcp_input+0x49c>)
 8018f66:	681b      	ldr	r3, [r3, #0]
 8018f68:	885b      	ldrh	r3, [r3, #2]
 8018f6a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8018f6c:	429a      	cmp	r2, r3
 8018f6e:	d132      	bne.n	8018fd6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018f70:	69fb      	ldr	r3, [r7, #28]
 8018f72:	685a      	ldr	r2, [r3, #4]
 8018f74:	4b6b      	ldr	r3, [pc, #428]	@ (8019124 <tcp_input+0x4a0>)
 8018f76:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8018f78:	429a      	cmp	r2, r3
 8018f7a:	d12c      	bne.n	8018fd6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018f7c:	69fb      	ldr	r3, [r7, #28]
 8018f7e:	681a      	ldr	r2, [r3, #0]
 8018f80:	4b68      	ldr	r3, [pc, #416]	@ (8019124 <tcp_input+0x4a0>)
 8018f82:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018f84:	429a      	cmp	r2, r3
 8018f86:	d126      	bne.n	8018fd6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018f88:	69fb      	ldr	r3, [r7, #28]
 8018f8a:	68db      	ldr	r3, [r3, #12]
 8018f8c:	69fa      	ldr	r2, [r7, #28]
 8018f8e:	429a      	cmp	r2, r3
 8018f90:	d106      	bne.n	8018fa0 <tcp_input+0x31c>
 8018f92:	4b65      	ldr	r3, [pc, #404]	@ (8019128 <tcp_input+0x4a4>)
 8018f94:	f240 120d 	movw	r2, #269	@ 0x10d
 8018f98:	4964      	ldr	r1, [pc, #400]	@ (801912c <tcp_input+0x4a8>)
 8018f9a:	4865      	ldr	r0, [pc, #404]	@ (8019130 <tcp_input+0x4ac>)
 8018f9c:	f006 ff5e 	bl	801fe5c <iprintf>
      if (prev != NULL) {
 8018fa0:	69bb      	ldr	r3, [r7, #24]
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	d00a      	beq.n	8018fbc <tcp_input+0x338>
        prev->next = pcb->next;
 8018fa6:	69fb      	ldr	r3, [r7, #28]
 8018fa8:	68da      	ldr	r2, [r3, #12]
 8018faa:	69bb      	ldr	r3, [r7, #24]
 8018fac:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8018fae:	4b61      	ldr	r3, [pc, #388]	@ (8019134 <tcp_input+0x4b0>)
 8018fb0:	681a      	ldr	r2, [r3, #0]
 8018fb2:	69fb      	ldr	r3, [r7, #28]
 8018fb4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8018fb6:	4a5f      	ldr	r2, [pc, #380]	@ (8019134 <tcp_input+0x4b0>)
 8018fb8:	69fb      	ldr	r3, [r7, #28]
 8018fba:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8018fbc:	69fb      	ldr	r3, [r7, #28]
 8018fbe:	68db      	ldr	r3, [r3, #12]
 8018fc0:	69fa      	ldr	r2, [r7, #28]
 8018fc2:	429a      	cmp	r2, r3
 8018fc4:	d111      	bne.n	8018fea <tcp_input+0x366>
 8018fc6:	4b58      	ldr	r3, [pc, #352]	@ (8019128 <tcp_input+0x4a4>)
 8018fc8:	f240 1215 	movw	r2, #277	@ 0x115
 8018fcc:	495a      	ldr	r1, [pc, #360]	@ (8019138 <tcp_input+0x4b4>)
 8018fce:	4858      	ldr	r0, [pc, #352]	@ (8019130 <tcp_input+0x4ac>)
 8018fd0:	f006 ff44 	bl	801fe5c <iprintf>
      break;
 8018fd4:	e009      	b.n	8018fea <tcp_input+0x366>
    }
    prev = pcb;
 8018fd6:	69fb      	ldr	r3, [r7, #28]
 8018fd8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018fda:	69fb      	ldr	r3, [r7, #28]
 8018fdc:	68db      	ldr	r3, [r3, #12]
 8018fde:	61fb      	str	r3, [r7, #28]
 8018fe0:	69fb      	ldr	r3, [r7, #28]
 8018fe2:	2b00      	cmp	r3, #0
 8018fe4:	f47f af5e 	bne.w	8018ea4 <tcp_input+0x220>
 8018fe8:	e000      	b.n	8018fec <tcp_input+0x368>
      break;
 8018fea:	bf00      	nop
  }

  if (pcb == NULL) {
 8018fec:	69fb      	ldr	r3, [r7, #28]
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	f040 80aa 	bne.w	8019148 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018ff4:	4b51      	ldr	r3, [pc, #324]	@ (801913c <tcp_input+0x4b8>)
 8018ff6:	681b      	ldr	r3, [r3, #0]
 8018ff8:	61fb      	str	r3, [r7, #28]
 8018ffa:	e03f      	b.n	801907c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8018ffc:	69fb      	ldr	r3, [r7, #28]
 8018ffe:	7d1b      	ldrb	r3, [r3, #20]
 8019000:	2b0a      	cmp	r3, #10
 8019002:	d006      	beq.n	8019012 <tcp_input+0x38e>
 8019004:	4b48      	ldr	r3, [pc, #288]	@ (8019128 <tcp_input+0x4a4>)
 8019006:	f240 121f 	movw	r2, #287	@ 0x11f
 801900a:	494d      	ldr	r1, [pc, #308]	@ (8019140 <tcp_input+0x4bc>)
 801900c:	4848      	ldr	r0, [pc, #288]	@ (8019130 <tcp_input+0x4ac>)
 801900e:	f006 ff25 	bl	801fe5c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019012:	69fb      	ldr	r3, [r7, #28]
 8019014:	7a1b      	ldrb	r3, [r3, #8]
 8019016:	2b00      	cmp	r3, #0
 8019018:	d009      	beq.n	801902e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801901a:	69fb      	ldr	r3, [r7, #28]
 801901c:	7a1a      	ldrb	r2, [r3, #8]
 801901e:	4b41      	ldr	r3, [pc, #260]	@ (8019124 <tcp_input+0x4a0>)
 8019020:	685b      	ldr	r3, [r3, #4]
 8019022:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019026:	3301      	adds	r3, #1
 8019028:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801902a:	429a      	cmp	r2, r3
 801902c:	d122      	bne.n	8019074 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801902e:	69fb      	ldr	r3, [r7, #28]
 8019030:	8b1a      	ldrh	r2, [r3, #24]
 8019032:	4b3b      	ldr	r3, [pc, #236]	@ (8019120 <tcp_input+0x49c>)
 8019034:	681b      	ldr	r3, [r3, #0]
 8019036:	881b      	ldrh	r3, [r3, #0]
 8019038:	b29b      	uxth	r3, r3
 801903a:	429a      	cmp	r2, r3
 801903c:	d11b      	bne.n	8019076 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801903e:	69fb      	ldr	r3, [r7, #28]
 8019040:	8ada      	ldrh	r2, [r3, #22]
 8019042:	4b37      	ldr	r3, [pc, #220]	@ (8019120 <tcp_input+0x49c>)
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	885b      	ldrh	r3, [r3, #2]
 8019048:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801904a:	429a      	cmp	r2, r3
 801904c:	d113      	bne.n	8019076 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801904e:	69fb      	ldr	r3, [r7, #28]
 8019050:	685a      	ldr	r2, [r3, #4]
 8019052:	4b34      	ldr	r3, [pc, #208]	@ (8019124 <tcp_input+0x4a0>)
 8019054:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8019056:	429a      	cmp	r2, r3
 8019058:	d10d      	bne.n	8019076 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801905a:	69fb      	ldr	r3, [r7, #28]
 801905c:	681a      	ldr	r2, [r3, #0]
 801905e:	4b31      	ldr	r3, [pc, #196]	@ (8019124 <tcp_input+0x4a0>)
 8019060:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019062:	429a      	cmp	r2, r3
 8019064:	d107      	bne.n	8019076 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8019066:	69f8      	ldr	r0, [r7, #28]
 8019068:	f000 fb56 	bl	8019718 <tcp_timewait_input>
        }
        pbuf_free(p);
 801906c:	6878      	ldr	r0, [r7, #4]
 801906e:	f7fd ffc3 	bl	8016ff8 <pbuf_free>
        return;
 8019072:	e1fd      	b.n	8019470 <tcp_input+0x7ec>
        continue;
 8019074:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019076:	69fb      	ldr	r3, [r7, #28]
 8019078:	68db      	ldr	r3, [r3, #12]
 801907a:	61fb      	str	r3, [r7, #28]
 801907c:	69fb      	ldr	r3, [r7, #28]
 801907e:	2b00      	cmp	r3, #0
 8019080:	d1bc      	bne.n	8018ffc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8019082:	2300      	movs	r3, #0
 8019084:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019086:	4b2f      	ldr	r3, [pc, #188]	@ (8019144 <tcp_input+0x4c0>)
 8019088:	681b      	ldr	r3, [r3, #0]
 801908a:	617b      	str	r3, [r7, #20]
 801908c:	e02a      	b.n	80190e4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801908e:	697b      	ldr	r3, [r7, #20]
 8019090:	7a1b      	ldrb	r3, [r3, #8]
 8019092:	2b00      	cmp	r3, #0
 8019094:	d00c      	beq.n	80190b0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019096:	697b      	ldr	r3, [r7, #20]
 8019098:	7a1a      	ldrb	r2, [r3, #8]
 801909a:	4b22      	ldr	r3, [pc, #136]	@ (8019124 <tcp_input+0x4a0>)
 801909c:	685b      	ldr	r3, [r3, #4]
 801909e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80190a2:	3301      	adds	r3, #1
 80190a4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80190a6:	429a      	cmp	r2, r3
 80190a8:	d002      	beq.n	80190b0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80190aa:	697b      	ldr	r3, [r7, #20]
 80190ac:	61bb      	str	r3, [r7, #24]
        continue;
 80190ae:	e016      	b.n	80190de <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80190b0:	697b      	ldr	r3, [r7, #20]
 80190b2:	8ada      	ldrh	r2, [r3, #22]
 80190b4:	4b1a      	ldr	r3, [pc, #104]	@ (8019120 <tcp_input+0x49c>)
 80190b6:	681b      	ldr	r3, [r3, #0]
 80190b8:	885b      	ldrh	r3, [r3, #2]
 80190ba:	b29b      	uxth	r3, r3
 80190bc:	429a      	cmp	r2, r3
 80190be:	d10c      	bne.n	80190da <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80190c0:	697b      	ldr	r3, [r7, #20]
 80190c2:	681a      	ldr	r2, [r3, #0]
 80190c4:	4b17      	ldr	r3, [pc, #92]	@ (8019124 <tcp_input+0x4a0>)
 80190c6:	695b      	ldr	r3, [r3, #20]
 80190c8:	429a      	cmp	r2, r3
 80190ca:	d00f      	beq.n	80190ec <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80190cc:	697b      	ldr	r3, [r7, #20]
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d00d      	beq.n	80190ee <tcp_input+0x46a>
 80190d2:	697b      	ldr	r3, [r7, #20]
 80190d4:	681b      	ldr	r3, [r3, #0]
 80190d6:	2b00      	cmp	r3, #0
 80190d8:	d009      	beq.n	80190ee <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80190da:	697b      	ldr	r3, [r7, #20]
 80190dc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80190de:	697b      	ldr	r3, [r7, #20]
 80190e0:	68db      	ldr	r3, [r3, #12]
 80190e2:	617b      	str	r3, [r7, #20]
 80190e4:	697b      	ldr	r3, [r7, #20]
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d1d1      	bne.n	801908e <tcp_input+0x40a>
 80190ea:	e000      	b.n	80190ee <tcp_input+0x46a>
            break;
 80190ec:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80190ee:	697b      	ldr	r3, [r7, #20]
 80190f0:	2b00      	cmp	r3, #0
 80190f2:	d029      	beq.n	8019148 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80190f4:	69bb      	ldr	r3, [r7, #24]
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d00a      	beq.n	8019110 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80190fa:	697b      	ldr	r3, [r7, #20]
 80190fc:	68da      	ldr	r2, [r3, #12]
 80190fe:	69bb      	ldr	r3, [r7, #24]
 8019100:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8019102:	4b10      	ldr	r3, [pc, #64]	@ (8019144 <tcp_input+0x4c0>)
 8019104:	681a      	ldr	r2, [r3, #0]
 8019106:	697b      	ldr	r3, [r7, #20]
 8019108:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801910a:	4a0e      	ldr	r2, [pc, #56]	@ (8019144 <tcp_input+0x4c0>)
 801910c:	697b      	ldr	r3, [r7, #20]
 801910e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8019110:	6978      	ldr	r0, [r7, #20]
 8019112:	f000 fa03 	bl	801951c <tcp_listen_input>
      }
      pbuf_free(p);
 8019116:	6878      	ldr	r0, [r7, #4]
 8019118:	f7fd ff6e 	bl	8016ff8 <pbuf_free>
      return;
 801911c:	e1a8      	b.n	8019470 <tcp_input+0x7ec>
 801911e:	bf00      	nop
 8019120:	24014514 	.word	0x24014514
 8019124:	240113ec 	.word	0x240113ec
 8019128:	080224bc 	.word	0x080224bc
 801912c:	080225e8 	.word	0x080225e8
 8019130:	08022508 	.word	0x08022508
 8019134:	240144f8 	.word	0x240144f8
 8019138:	08022614 	.word	0x08022614
 801913c:	240144fc 	.word	0x240144fc
 8019140:	08022640 	.word	0x08022640
 8019144:	240144f4 	.word	0x240144f4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8019148:	69fb      	ldr	r3, [r7, #28]
 801914a:	2b00      	cmp	r3, #0
 801914c:	f000 8158 	beq.w	8019400 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8019150:	4b95      	ldr	r3, [pc, #596]	@ (80193a8 <tcp_input+0x724>)
 8019152:	2200      	movs	r2, #0
 8019154:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8019156:	687b      	ldr	r3, [r7, #4]
 8019158:	891a      	ldrh	r2, [r3, #8]
 801915a:	4b93      	ldr	r3, [pc, #588]	@ (80193a8 <tcp_input+0x724>)
 801915c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801915e:	4a92      	ldr	r2, [pc, #584]	@ (80193a8 <tcp_input+0x724>)
 8019160:	687b      	ldr	r3, [r7, #4]
 8019162:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8019164:	4b91      	ldr	r3, [pc, #580]	@ (80193ac <tcp_input+0x728>)
 8019166:	681b      	ldr	r3, [r3, #0]
 8019168:	4a8f      	ldr	r2, [pc, #572]	@ (80193a8 <tcp_input+0x724>)
 801916a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801916c:	4b90      	ldr	r3, [pc, #576]	@ (80193b0 <tcp_input+0x72c>)
 801916e:	2200      	movs	r2, #0
 8019170:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8019172:	4b90      	ldr	r3, [pc, #576]	@ (80193b4 <tcp_input+0x730>)
 8019174:	2200      	movs	r2, #0
 8019176:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8019178:	4b8f      	ldr	r3, [pc, #572]	@ (80193b8 <tcp_input+0x734>)
 801917a:	2200      	movs	r2, #0
 801917c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801917e:	4b8f      	ldr	r3, [pc, #572]	@ (80193bc <tcp_input+0x738>)
 8019180:	781b      	ldrb	r3, [r3, #0]
 8019182:	f003 0308 	and.w	r3, r3, #8
 8019186:	2b00      	cmp	r3, #0
 8019188:	d006      	beq.n	8019198 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801918a:	687b      	ldr	r3, [r7, #4]
 801918c:	7b5b      	ldrb	r3, [r3, #13]
 801918e:	f043 0301 	orr.w	r3, r3, #1
 8019192:	b2da      	uxtb	r2, r3
 8019194:	687b      	ldr	r3, [r7, #4]
 8019196:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8019198:	69fb      	ldr	r3, [r7, #28]
 801919a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801919c:	2b00      	cmp	r3, #0
 801919e:	d017      	beq.n	80191d0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80191a0:	69f8      	ldr	r0, [r7, #28]
 80191a2:	f7ff f929 	bl	80183f8 <tcp_process_refused_data>
 80191a6:	4603      	mov	r3, r0
 80191a8:	f113 0f0d 	cmn.w	r3, #13
 80191ac:	d007      	beq.n	80191be <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80191ae:	69fb      	ldr	r3, [r7, #28]
 80191b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d00c      	beq.n	80191d0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80191b6:	4b82      	ldr	r3, [pc, #520]	@ (80193c0 <tcp_input+0x73c>)
 80191b8:	881b      	ldrh	r3, [r3, #0]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d008      	beq.n	80191d0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80191be:	69fb      	ldr	r3, [r7, #28]
 80191c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	f040 80e3 	bne.w	801938e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80191c8:	69f8      	ldr	r0, [r7, #28]
 80191ca:	f003 f9a7 	bl	801c51c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80191ce:	e0de      	b.n	801938e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80191d0:	4a7c      	ldr	r2, [pc, #496]	@ (80193c4 <tcp_input+0x740>)
 80191d2:	69fb      	ldr	r3, [r7, #28]
 80191d4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80191d6:	69f8      	ldr	r0, [r7, #28]
 80191d8:	f000 fb18 	bl	801980c <tcp_process>
 80191dc:	4603      	mov	r3, r0
 80191de:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80191e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80191e4:	f113 0f0d 	cmn.w	r3, #13
 80191e8:	f000 80d3 	beq.w	8019392 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80191ec:	4b71      	ldr	r3, [pc, #452]	@ (80193b4 <tcp_input+0x730>)
 80191ee:	781b      	ldrb	r3, [r3, #0]
 80191f0:	f003 0308 	and.w	r3, r3, #8
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	d015      	beq.n	8019224 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80191f8:	69fb      	ldr	r3, [r7, #28]
 80191fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80191fe:	2b00      	cmp	r3, #0
 8019200:	d008      	beq.n	8019214 <tcp_input+0x590>
 8019202:	69fb      	ldr	r3, [r7, #28]
 8019204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019208:	69fa      	ldr	r2, [r7, #28]
 801920a:	6912      	ldr	r2, [r2, #16]
 801920c:	f06f 010d 	mvn.w	r1, #13
 8019210:	4610      	mov	r0, r2
 8019212:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019214:	69f9      	ldr	r1, [r7, #28]
 8019216:	486c      	ldr	r0, [pc, #432]	@ (80193c8 <tcp_input+0x744>)
 8019218:	f7ff fbbc 	bl	8018994 <tcp_pcb_remove>
        tcp_free(pcb);
 801921c:	69f8      	ldr	r0, [r7, #28]
 801921e:	f7fe f9a7 	bl	8017570 <tcp_free>
 8019222:	e0da      	b.n	80193da <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8019224:	2300      	movs	r3, #0
 8019226:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8019228:	4b63      	ldr	r3, [pc, #396]	@ (80193b8 <tcp_input+0x734>)
 801922a:	881b      	ldrh	r3, [r3, #0]
 801922c:	2b00      	cmp	r3, #0
 801922e:	d01d      	beq.n	801926c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8019230:	4b61      	ldr	r3, [pc, #388]	@ (80193b8 <tcp_input+0x734>)
 8019232:	881b      	ldrh	r3, [r3, #0]
 8019234:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8019236:	69fb      	ldr	r3, [r7, #28]
 8019238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801923c:	2b00      	cmp	r3, #0
 801923e:	d00a      	beq.n	8019256 <tcp_input+0x5d2>
 8019240:	69fb      	ldr	r3, [r7, #28]
 8019242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019246:	69fa      	ldr	r2, [r7, #28]
 8019248:	6910      	ldr	r0, [r2, #16]
 801924a:	89fa      	ldrh	r2, [r7, #14]
 801924c:	69f9      	ldr	r1, [r7, #28]
 801924e:	4798      	blx	r3
 8019250:	4603      	mov	r3, r0
 8019252:	74fb      	strb	r3, [r7, #19]
 8019254:	e001      	b.n	801925a <tcp_input+0x5d6>
 8019256:	2300      	movs	r3, #0
 8019258:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801925a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801925e:	f113 0f0d 	cmn.w	r3, #13
 8019262:	f000 8098 	beq.w	8019396 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8019266:	4b54      	ldr	r3, [pc, #336]	@ (80193b8 <tcp_input+0x734>)
 8019268:	2200      	movs	r2, #0
 801926a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801926c:	69f8      	ldr	r0, [r7, #28]
 801926e:	f000 f915 	bl	801949c <tcp_input_delayed_close>
 8019272:	4603      	mov	r3, r0
 8019274:	2b00      	cmp	r3, #0
 8019276:	f040 8090 	bne.w	801939a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801927a:	4b4d      	ldr	r3, [pc, #308]	@ (80193b0 <tcp_input+0x72c>)
 801927c:	681b      	ldr	r3, [r3, #0]
 801927e:	2b00      	cmp	r3, #0
 8019280:	d041      	beq.n	8019306 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8019282:	69fb      	ldr	r3, [r7, #28]
 8019284:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019286:	2b00      	cmp	r3, #0
 8019288:	d006      	beq.n	8019298 <tcp_input+0x614>
 801928a:	4b50      	ldr	r3, [pc, #320]	@ (80193cc <tcp_input+0x748>)
 801928c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8019290:	494f      	ldr	r1, [pc, #316]	@ (80193d0 <tcp_input+0x74c>)
 8019292:	4850      	ldr	r0, [pc, #320]	@ (80193d4 <tcp_input+0x750>)
 8019294:	f006 fde2 	bl	801fe5c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8019298:	69fb      	ldr	r3, [r7, #28]
 801929a:	8b5b      	ldrh	r3, [r3, #26]
 801929c:	f003 0310 	and.w	r3, r3, #16
 80192a0:	2b00      	cmp	r3, #0
 80192a2:	d008      	beq.n	80192b6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80192a4:	4b42      	ldr	r3, [pc, #264]	@ (80193b0 <tcp_input+0x72c>)
 80192a6:	681b      	ldr	r3, [r3, #0]
 80192a8:	4618      	mov	r0, r3
 80192aa:	f7fd fea5 	bl	8016ff8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80192ae:	69f8      	ldr	r0, [r7, #28]
 80192b0:	f7fe fc46 	bl	8017b40 <tcp_abort>
            goto aborted;
 80192b4:	e091      	b.n	80193da <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80192b6:	69fb      	ldr	r3, [r7, #28]
 80192b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d00c      	beq.n	80192da <tcp_input+0x656>
 80192c0:	69fb      	ldr	r3, [r7, #28]
 80192c2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80192c6:	69fb      	ldr	r3, [r7, #28]
 80192c8:	6918      	ldr	r0, [r3, #16]
 80192ca:	4b39      	ldr	r3, [pc, #228]	@ (80193b0 <tcp_input+0x72c>)
 80192cc:	681a      	ldr	r2, [r3, #0]
 80192ce:	2300      	movs	r3, #0
 80192d0:	69f9      	ldr	r1, [r7, #28]
 80192d2:	47a0      	blx	r4
 80192d4:	4603      	mov	r3, r0
 80192d6:	74fb      	strb	r3, [r7, #19]
 80192d8:	e008      	b.n	80192ec <tcp_input+0x668>
 80192da:	4b35      	ldr	r3, [pc, #212]	@ (80193b0 <tcp_input+0x72c>)
 80192dc:	681a      	ldr	r2, [r3, #0]
 80192de:	2300      	movs	r3, #0
 80192e0:	69f9      	ldr	r1, [r7, #28]
 80192e2:	2000      	movs	r0, #0
 80192e4:	f7ff f95e 	bl	80185a4 <tcp_recv_null>
 80192e8:	4603      	mov	r3, r0
 80192ea:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80192ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80192f0:	f113 0f0d 	cmn.w	r3, #13
 80192f4:	d053      	beq.n	801939e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80192f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d003      	beq.n	8019306 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80192fe:	4b2c      	ldr	r3, [pc, #176]	@ (80193b0 <tcp_input+0x72c>)
 8019300:	681a      	ldr	r2, [r3, #0]
 8019302:	69fb      	ldr	r3, [r7, #28]
 8019304:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8019306:	4b2b      	ldr	r3, [pc, #172]	@ (80193b4 <tcp_input+0x730>)
 8019308:	781b      	ldrb	r3, [r3, #0]
 801930a:	f003 0320 	and.w	r3, r3, #32
 801930e:	2b00      	cmp	r3, #0
 8019310:	d030      	beq.n	8019374 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8019312:	69fb      	ldr	r3, [r7, #28]
 8019314:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019316:	2b00      	cmp	r3, #0
 8019318:	d009      	beq.n	801932e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801931a:	69fb      	ldr	r3, [r7, #28]
 801931c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801931e:	7b5a      	ldrb	r2, [r3, #13]
 8019320:	69fb      	ldr	r3, [r7, #28]
 8019322:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019324:	f042 0220 	orr.w	r2, r2, #32
 8019328:	b2d2      	uxtb	r2, r2
 801932a:	735a      	strb	r2, [r3, #13]
 801932c:	e022      	b.n	8019374 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801932e:	69fb      	ldr	r3, [r7, #28]
 8019330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019332:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8019336:	d005      	beq.n	8019344 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8019338:	69fb      	ldr	r3, [r7, #28]
 801933a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801933c:	3301      	adds	r3, #1
 801933e:	b29a      	uxth	r2, r3
 8019340:	69fb      	ldr	r3, [r7, #28]
 8019342:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8019344:	69fb      	ldr	r3, [r7, #28]
 8019346:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801934a:	2b00      	cmp	r3, #0
 801934c:	d00b      	beq.n	8019366 <tcp_input+0x6e2>
 801934e:	69fb      	ldr	r3, [r7, #28]
 8019350:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8019354:	69fb      	ldr	r3, [r7, #28]
 8019356:	6918      	ldr	r0, [r3, #16]
 8019358:	2300      	movs	r3, #0
 801935a:	2200      	movs	r2, #0
 801935c:	69f9      	ldr	r1, [r7, #28]
 801935e:	47a0      	blx	r4
 8019360:	4603      	mov	r3, r0
 8019362:	74fb      	strb	r3, [r7, #19]
 8019364:	e001      	b.n	801936a <tcp_input+0x6e6>
 8019366:	2300      	movs	r3, #0
 8019368:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801936a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801936e:	f113 0f0d 	cmn.w	r3, #13
 8019372:	d016      	beq.n	80193a2 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8019374:	4b13      	ldr	r3, [pc, #76]	@ (80193c4 <tcp_input+0x740>)
 8019376:	2200      	movs	r2, #0
 8019378:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801937a:	69f8      	ldr	r0, [r7, #28]
 801937c:	f000 f88e 	bl	801949c <tcp_input_delayed_close>
 8019380:	4603      	mov	r3, r0
 8019382:	2b00      	cmp	r3, #0
 8019384:	d128      	bne.n	80193d8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8019386:	69f8      	ldr	r0, [r7, #28]
 8019388:	f002 fac2 	bl	801b910 <tcp_output>
 801938c:	e025      	b.n	80193da <tcp_input+0x756>
        goto aborted;
 801938e:	bf00      	nop
 8019390:	e023      	b.n	80193da <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8019392:	bf00      	nop
 8019394:	e021      	b.n	80193da <tcp_input+0x756>
              goto aborted;
 8019396:	bf00      	nop
 8019398:	e01f      	b.n	80193da <tcp_input+0x756>
          goto aborted;
 801939a:	bf00      	nop
 801939c:	e01d      	b.n	80193da <tcp_input+0x756>
            goto aborted;
 801939e:	bf00      	nop
 80193a0:	e01b      	b.n	80193da <tcp_input+0x756>
              goto aborted;
 80193a2:	bf00      	nop
 80193a4:	e019      	b.n	80193da <tcp_input+0x756>
 80193a6:	bf00      	nop
 80193a8:	24014504 	.word	0x24014504
 80193ac:	24014514 	.word	0x24014514
 80193b0:	24014534 	.word	0x24014534
 80193b4:	24014531 	.word	0x24014531
 80193b8:	2401452c 	.word	0x2401452c
 80193bc:	24014530 	.word	0x24014530
 80193c0:	2401452e 	.word	0x2401452e
 80193c4:	24014538 	.word	0x24014538
 80193c8:	240144f8 	.word	0x240144f8
 80193cc:	080224bc 	.word	0x080224bc
 80193d0:	08022670 	.word	0x08022670
 80193d4:	08022508 	.word	0x08022508
          goto aborted;
 80193d8:	bf00      	nop
    tcp_input_pcb = NULL;
 80193da:	4b27      	ldr	r3, [pc, #156]	@ (8019478 <tcp_input+0x7f4>)
 80193dc:	2200      	movs	r2, #0
 80193de:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80193e0:	4b26      	ldr	r3, [pc, #152]	@ (801947c <tcp_input+0x7f8>)
 80193e2:	2200      	movs	r2, #0
 80193e4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80193e6:	4b26      	ldr	r3, [pc, #152]	@ (8019480 <tcp_input+0x7fc>)
 80193e8:	685b      	ldr	r3, [r3, #4]
 80193ea:	2b00      	cmp	r3, #0
 80193ec:	d03f      	beq.n	801946e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80193ee:	4b24      	ldr	r3, [pc, #144]	@ (8019480 <tcp_input+0x7fc>)
 80193f0:	685b      	ldr	r3, [r3, #4]
 80193f2:	4618      	mov	r0, r3
 80193f4:	f7fd fe00 	bl	8016ff8 <pbuf_free>
      inseg.p = NULL;
 80193f8:	4b21      	ldr	r3, [pc, #132]	@ (8019480 <tcp_input+0x7fc>)
 80193fa:	2200      	movs	r2, #0
 80193fc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80193fe:	e036      	b.n	801946e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8019400:	4b20      	ldr	r3, [pc, #128]	@ (8019484 <tcp_input+0x800>)
 8019402:	681b      	ldr	r3, [r3, #0]
 8019404:	899b      	ldrh	r3, [r3, #12]
 8019406:	b29b      	uxth	r3, r3
 8019408:	4618      	mov	r0, r3
 801940a:	f7fc fa07 	bl	801581c <lwip_htons>
 801940e:	4603      	mov	r3, r0
 8019410:	b2db      	uxtb	r3, r3
 8019412:	f003 0304 	and.w	r3, r3, #4
 8019416:	2b00      	cmp	r3, #0
 8019418:	d118      	bne.n	801944c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801941a:	4b1b      	ldr	r3, [pc, #108]	@ (8019488 <tcp_input+0x804>)
 801941c:	6819      	ldr	r1, [r3, #0]
 801941e:	4b1b      	ldr	r3, [pc, #108]	@ (801948c <tcp_input+0x808>)
 8019420:	881b      	ldrh	r3, [r3, #0]
 8019422:	461a      	mov	r2, r3
 8019424:	4b1a      	ldr	r3, [pc, #104]	@ (8019490 <tcp_input+0x80c>)
 8019426:	681b      	ldr	r3, [r3, #0]
 8019428:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801942a:	4b16      	ldr	r3, [pc, #88]	@ (8019484 <tcp_input+0x800>)
 801942c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801942e:	885b      	ldrh	r3, [r3, #2]
 8019430:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019432:	4a14      	ldr	r2, [pc, #80]	@ (8019484 <tcp_input+0x800>)
 8019434:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019436:	8812      	ldrh	r2, [r2, #0]
 8019438:	b292      	uxth	r2, r2
 801943a:	9202      	str	r2, [sp, #8]
 801943c:	9301      	str	r3, [sp, #4]
 801943e:	4b15      	ldr	r3, [pc, #84]	@ (8019494 <tcp_input+0x810>)
 8019440:	9300      	str	r3, [sp, #0]
 8019442:	4b15      	ldr	r3, [pc, #84]	@ (8019498 <tcp_input+0x814>)
 8019444:	4602      	mov	r2, r0
 8019446:	2000      	movs	r0, #0
 8019448:	f003 f816 	bl	801c478 <tcp_rst>
    pbuf_free(p);
 801944c:	6878      	ldr	r0, [r7, #4]
 801944e:	f7fd fdd3 	bl	8016ff8 <pbuf_free>
  return;
 8019452:	e00c      	b.n	801946e <tcp_input+0x7ea>
    goto dropped;
 8019454:	bf00      	nop
 8019456:	e006      	b.n	8019466 <tcp_input+0x7e2>
    goto dropped;
 8019458:	bf00      	nop
 801945a:	e004      	b.n	8019466 <tcp_input+0x7e2>
    goto dropped;
 801945c:	bf00      	nop
 801945e:	e002      	b.n	8019466 <tcp_input+0x7e2>
      goto dropped;
 8019460:	bf00      	nop
 8019462:	e000      	b.n	8019466 <tcp_input+0x7e2>
      goto dropped;
 8019464:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8019466:	6878      	ldr	r0, [r7, #4]
 8019468:	f7fd fdc6 	bl	8016ff8 <pbuf_free>
 801946c:	e000      	b.n	8019470 <tcp_input+0x7ec>
  return;
 801946e:	bf00      	nop
}
 8019470:	3724      	adds	r7, #36	@ 0x24
 8019472:	46bd      	mov	sp, r7
 8019474:	bd90      	pop	{r4, r7, pc}
 8019476:	bf00      	nop
 8019478:	24014538 	.word	0x24014538
 801947c:	24014534 	.word	0x24014534
 8019480:	24014504 	.word	0x24014504
 8019484:	24014514 	.word	0x24014514
 8019488:	24014528 	.word	0x24014528
 801948c:	2401452e 	.word	0x2401452e
 8019490:	24014524 	.word	0x24014524
 8019494:	240113fc 	.word	0x240113fc
 8019498:	24011400 	.word	0x24011400

0801949c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801949c:	b580      	push	{r7, lr}
 801949e:	b082      	sub	sp, #8
 80194a0:	af00      	add	r7, sp, #0
 80194a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	2b00      	cmp	r3, #0
 80194a8:	d106      	bne.n	80194b8 <tcp_input_delayed_close+0x1c>
 80194aa:	4b17      	ldr	r3, [pc, #92]	@ (8019508 <tcp_input_delayed_close+0x6c>)
 80194ac:	f240 225a 	movw	r2, #602	@ 0x25a
 80194b0:	4916      	ldr	r1, [pc, #88]	@ (801950c <tcp_input_delayed_close+0x70>)
 80194b2:	4817      	ldr	r0, [pc, #92]	@ (8019510 <tcp_input_delayed_close+0x74>)
 80194b4:	f006 fcd2 	bl	801fe5c <iprintf>

  if (recv_flags & TF_CLOSED) {
 80194b8:	4b16      	ldr	r3, [pc, #88]	@ (8019514 <tcp_input_delayed_close+0x78>)
 80194ba:	781b      	ldrb	r3, [r3, #0]
 80194bc:	f003 0310 	and.w	r3, r3, #16
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d01c      	beq.n	80194fe <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	8b5b      	ldrh	r3, [r3, #26]
 80194c8:	f003 0310 	and.w	r3, r3, #16
 80194cc:	2b00      	cmp	r3, #0
 80194ce:	d10d      	bne.n	80194ec <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80194d6:	2b00      	cmp	r3, #0
 80194d8:	d008      	beq.n	80194ec <tcp_input_delayed_close+0x50>
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80194e0:	687a      	ldr	r2, [r7, #4]
 80194e2:	6912      	ldr	r2, [r2, #16]
 80194e4:	f06f 010e 	mvn.w	r1, #14
 80194e8:	4610      	mov	r0, r2
 80194ea:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80194ec:	6879      	ldr	r1, [r7, #4]
 80194ee:	480a      	ldr	r0, [pc, #40]	@ (8019518 <tcp_input_delayed_close+0x7c>)
 80194f0:	f7ff fa50 	bl	8018994 <tcp_pcb_remove>
    tcp_free(pcb);
 80194f4:	6878      	ldr	r0, [r7, #4]
 80194f6:	f7fe f83b 	bl	8017570 <tcp_free>
    return 1;
 80194fa:	2301      	movs	r3, #1
 80194fc:	e000      	b.n	8019500 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80194fe:	2300      	movs	r3, #0
}
 8019500:	4618      	mov	r0, r3
 8019502:	3708      	adds	r7, #8
 8019504:	46bd      	mov	sp, r7
 8019506:	bd80      	pop	{r7, pc}
 8019508:	080224bc 	.word	0x080224bc
 801950c:	0802268c 	.word	0x0802268c
 8019510:	08022508 	.word	0x08022508
 8019514:	24014531 	.word	0x24014531
 8019518:	240144f8 	.word	0x240144f8

0801951c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801951c:	b590      	push	{r4, r7, lr}
 801951e:	b08b      	sub	sp, #44	@ 0x2c
 8019520:	af04      	add	r7, sp, #16
 8019522:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8019524:	4b6f      	ldr	r3, [pc, #444]	@ (80196e4 <tcp_listen_input+0x1c8>)
 8019526:	781b      	ldrb	r3, [r3, #0]
 8019528:	f003 0304 	and.w	r3, r3, #4
 801952c:	2b00      	cmp	r3, #0
 801952e:	f040 80d2 	bne.w	80196d6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	2b00      	cmp	r3, #0
 8019536:	d106      	bne.n	8019546 <tcp_listen_input+0x2a>
 8019538:	4b6b      	ldr	r3, [pc, #428]	@ (80196e8 <tcp_listen_input+0x1cc>)
 801953a:	f240 2281 	movw	r2, #641	@ 0x281
 801953e:	496b      	ldr	r1, [pc, #428]	@ (80196ec <tcp_listen_input+0x1d0>)
 8019540:	486b      	ldr	r0, [pc, #428]	@ (80196f0 <tcp_listen_input+0x1d4>)
 8019542:	f006 fc8b 	bl	801fe5c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8019546:	4b67      	ldr	r3, [pc, #412]	@ (80196e4 <tcp_listen_input+0x1c8>)
 8019548:	781b      	ldrb	r3, [r3, #0]
 801954a:	f003 0310 	and.w	r3, r3, #16
 801954e:	2b00      	cmp	r3, #0
 8019550:	d019      	beq.n	8019586 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019552:	4b68      	ldr	r3, [pc, #416]	@ (80196f4 <tcp_listen_input+0x1d8>)
 8019554:	6819      	ldr	r1, [r3, #0]
 8019556:	4b68      	ldr	r3, [pc, #416]	@ (80196f8 <tcp_listen_input+0x1dc>)
 8019558:	881b      	ldrh	r3, [r3, #0]
 801955a:	461a      	mov	r2, r3
 801955c:	4b67      	ldr	r3, [pc, #412]	@ (80196fc <tcp_listen_input+0x1e0>)
 801955e:	681b      	ldr	r3, [r3, #0]
 8019560:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019562:	4b67      	ldr	r3, [pc, #412]	@ (8019700 <tcp_listen_input+0x1e4>)
 8019564:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019566:	885b      	ldrh	r3, [r3, #2]
 8019568:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801956a:	4a65      	ldr	r2, [pc, #404]	@ (8019700 <tcp_listen_input+0x1e4>)
 801956c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801956e:	8812      	ldrh	r2, [r2, #0]
 8019570:	b292      	uxth	r2, r2
 8019572:	9202      	str	r2, [sp, #8]
 8019574:	9301      	str	r3, [sp, #4]
 8019576:	4b63      	ldr	r3, [pc, #396]	@ (8019704 <tcp_listen_input+0x1e8>)
 8019578:	9300      	str	r3, [sp, #0]
 801957a:	4b63      	ldr	r3, [pc, #396]	@ (8019708 <tcp_listen_input+0x1ec>)
 801957c:	4602      	mov	r2, r0
 801957e:	6878      	ldr	r0, [r7, #4]
 8019580:	f002 ff7a 	bl	801c478 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8019584:	e0a9      	b.n	80196da <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8019586:	4b57      	ldr	r3, [pc, #348]	@ (80196e4 <tcp_listen_input+0x1c8>)
 8019588:	781b      	ldrb	r3, [r3, #0]
 801958a:	f003 0302 	and.w	r3, r3, #2
 801958e:	2b00      	cmp	r3, #0
 8019590:	f000 80a3 	beq.w	80196da <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8019594:	687b      	ldr	r3, [r7, #4]
 8019596:	7d5b      	ldrb	r3, [r3, #21]
 8019598:	4618      	mov	r0, r3
 801959a:	f7ff f927 	bl	80187ec <tcp_alloc>
 801959e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80195a0:	697b      	ldr	r3, [r7, #20]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d111      	bne.n	80195ca <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	699b      	ldr	r3, [r3, #24]
 80195aa:	2b00      	cmp	r3, #0
 80195ac:	d00a      	beq.n	80195c4 <tcp_listen_input+0xa8>
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	699b      	ldr	r3, [r3, #24]
 80195b2:	687a      	ldr	r2, [r7, #4]
 80195b4:	6910      	ldr	r0, [r2, #16]
 80195b6:	f04f 32ff 	mov.w	r2, #4294967295
 80195ba:	2100      	movs	r1, #0
 80195bc:	4798      	blx	r3
 80195be:	4603      	mov	r3, r0
 80195c0:	73bb      	strb	r3, [r7, #14]
      return;
 80195c2:	e08b      	b.n	80196dc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80195c4:	23f0      	movs	r3, #240	@ 0xf0
 80195c6:	73bb      	strb	r3, [r7, #14]
      return;
 80195c8:	e088      	b.n	80196dc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80195ca:	4b50      	ldr	r3, [pc, #320]	@ (801970c <tcp_listen_input+0x1f0>)
 80195cc:	695a      	ldr	r2, [r3, #20]
 80195ce:	697b      	ldr	r3, [r7, #20]
 80195d0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80195d2:	4b4e      	ldr	r3, [pc, #312]	@ (801970c <tcp_listen_input+0x1f0>)
 80195d4:	691a      	ldr	r2, [r3, #16]
 80195d6:	697b      	ldr	r3, [r7, #20]
 80195d8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80195da:	687b      	ldr	r3, [r7, #4]
 80195dc:	8ada      	ldrh	r2, [r3, #22]
 80195de:	697b      	ldr	r3, [r7, #20]
 80195e0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80195e2:	4b47      	ldr	r3, [pc, #284]	@ (8019700 <tcp_listen_input+0x1e4>)
 80195e4:	681b      	ldr	r3, [r3, #0]
 80195e6:	881b      	ldrh	r3, [r3, #0]
 80195e8:	b29a      	uxth	r2, r3
 80195ea:	697b      	ldr	r3, [r7, #20]
 80195ec:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80195ee:	697b      	ldr	r3, [r7, #20]
 80195f0:	2203      	movs	r2, #3
 80195f2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80195f4:	4b41      	ldr	r3, [pc, #260]	@ (80196fc <tcp_listen_input+0x1e0>)
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	1c5a      	adds	r2, r3, #1
 80195fa:	697b      	ldr	r3, [r7, #20]
 80195fc:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80195fe:	697b      	ldr	r3, [r7, #20]
 8019600:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019602:	697b      	ldr	r3, [r7, #20]
 8019604:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8019606:	6978      	ldr	r0, [r7, #20]
 8019608:	f7ff fa58 	bl	8018abc <tcp_next_iss>
 801960c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801960e:	697b      	ldr	r3, [r7, #20]
 8019610:	693a      	ldr	r2, [r7, #16]
 8019612:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8019614:	697b      	ldr	r3, [r7, #20]
 8019616:	693a      	ldr	r2, [r7, #16]
 8019618:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 801961a:	697b      	ldr	r3, [r7, #20]
 801961c:	693a      	ldr	r2, [r7, #16]
 801961e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8019620:	697b      	ldr	r3, [r7, #20]
 8019622:	693a      	ldr	r2, [r7, #16]
 8019624:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019626:	4b35      	ldr	r3, [pc, #212]	@ (80196fc <tcp_listen_input+0x1e0>)
 8019628:	681b      	ldr	r3, [r3, #0]
 801962a:	1e5a      	subs	r2, r3, #1
 801962c:	697b      	ldr	r3, [r7, #20]
 801962e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8019630:	687b      	ldr	r3, [r7, #4]
 8019632:	691a      	ldr	r2, [r3, #16]
 8019634:	697b      	ldr	r3, [r7, #20]
 8019636:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8019638:	697b      	ldr	r3, [r7, #20]
 801963a:	687a      	ldr	r2, [r7, #4]
 801963c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801963e:	687b      	ldr	r3, [r7, #4]
 8019640:	7a5b      	ldrb	r3, [r3, #9]
 8019642:	f003 030c 	and.w	r3, r3, #12
 8019646:	b2da      	uxtb	r2, r3
 8019648:	697b      	ldr	r3, [r7, #20]
 801964a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801964c:	687b      	ldr	r3, [r7, #4]
 801964e:	7a1a      	ldrb	r2, [r3, #8]
 8019650:	697b      	ldr	r3, [r7, #20]
 8019652:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8019654:	4b2e      	ldr	r3, [pc, #184]	@ (8019710 <tcp_listen_input+0x1f4>)
 8019656:	681a      	ldr	r2, [r3, #0]
 8019658:	697b      	ldr	r3, [r7, #20]
 801965a:	60da      	str	r2, [r3, #12]
 801965c:	4a2c      	ldr	r2, [pc, #176]	@ (8019710 <tcp_listen_input+0x1f4>)
 801965e:	697b      	ldr	r3, [r7, #20]
 8019660:	6013      	str	r3, [r2, #0]
 8019662:	f003 f8cb 	bl	801c7fc <tcp_timer_needed>
 8019666:	4b2b      	ldr	r3, [pc, #172]	@ (8019714 <tcp_listen_input+0x1f8>)
 8019668:	2201      	movs	r2, #1
 801966a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801966c:	6978      	ldr	r0, [r7, #20]
 801966e:	f001 fd8b 	bl	801b188 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8019672:	4b23      	ldr	r3, [pc, #140]	@ (8019700 <tcp_listen_input+0x1e4>)
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	89db      	ldrh	r3, [r3, #14]
 8019678:	b29a      	uxth	r2, r3
 801967a:	697b      	ldr	r3, [r7, #20]
 801967c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8019680:	697b      	ldr	r3, [r7, #20]
 8019682:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019686:	697b      	ldr	r3, [r7, #20]
 8019688:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801968c:	697b      	ldr	r3, [r7, #20]
 801968e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8019690:	697b      	ldr	r3, [r7, #20]
 8019692:	3304      	adds	r3, #4
 8019694:	4618      	mov	r0, r3
 8019696:	f004 ff4d 	bl	801e534 <ip4_route>
 801969a:	4601      	mov	r1, r0
 801969c:	697b      	ldr	r3, [r7, #20]
 801969e:	3304      	adds	r3, #4
 80196a0:	461a      	mov	r2, r3
 80196a2:	4620      	mov	r0, r4
 80196a4:	f7ff fa30 	bl	8018b08 <tcp_eff_send_mss_netif>
 80196a8:	4603      	mov	r3, r0
 80196aa:	461a      	mov	r2, r3
 80196ac:	697b      	ldr	r3, [r7, #20]
 80196ae:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80196b0:	2112      	movs	r1, #18
 80196b2:	6978      	ldr	r0, [r7, #20]
 80196b4:	f002 f83e 	bl	801b734 <tcp_enqueue_flags>
 80196b8:	4603      	mov	r3, r0
 80196ba:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80196bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80196c0:	2b00      	cmp	r3, #0
 80196c2:	d004      	beq.n	80196ce <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80196c4:	2100      	movs	r1, #0
 80196c6:	6978      	ldr	r0, [r7, #20]
 80196c8:	f7fe f97c 	bl	80179c4 <tcp_abandon>
      return;
 80196cc:	e006      	b.n	80196dc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80196ce:	6978      	ldr	r0, [r7, #20]
 80196d0:	f002 f91e 	bl	801b910 <tcp_output>
  return;
 80196d4:	e001      	b.n	80196da <tcp_listen_input+0x1be>
    return;
 80196d6:	bf00      	nop
 80196d8:	e000      	b.n	80196dc <tcp_listen_input+0x1c0>
  return;
 80196da:	bf00      	nop
}
 80196dc:	371c      	adds	r7, #28
 80196de:	46bd      	mov	sp, r7
 80196e0:	bd90      	pop	{r4, r7, pc}
 80196e2:	bf00      	nop
 80196e4:	24014530 	.word	0x24014530
 80196e8:	080224bc 	.word	0x080224bc
 80196ec:	080226b4 	.word	0x080226b4
 80196f0:	08022508 	.word	0x08022508
 80196f4:	24014528 	.word	0x24014528
 80196f8:	2401452e 	.word	0x2401452e
 80196fc:	24014524 	.word	0x24014524
 8019700:	24014514 	.word	0x24014514
 8019704:	240113fc 	.word	0x240113fc
 8019708:	24011400 	.word	0x24011400
 801970c:	240113ec 	.word	0x240113ec
 8019710:	240144f8 	.word	0x240144f8
 8019714:	24014500 	.word	0x24014500

08019718 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8019718:	b580      	push	{r7, lr}
 801971a:	b086      	sub	sp, #24
 801971c:	af04      	add	r7, sp, #16
 801971e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8019720:	4b2f      	ldr	r3, [pc, #188]	@ (80197e0 <tcp_timewait_input+0xc8>)
 8019722:	781b      	ldrb	r3, [r3, #0]
 8019724:	f003 0304 	and.w	r3, r3, #4
 8019728:	2b00      	cmp	r3, #0
 801972a:	d153      	bne.n	80197d4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d106      	bne.n	8019740 <tcp_timewait_input+0x28>
 8019732:	4b2c      	ldr	r3, [pc, #176]	@ (80197e4 <tcp_timewait_input+0xcc>)
 8019734:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8019738:	492b      	ldr	r1, [pc, #172]	@ (80197e8 <tcp_timewait_input+0xd0>)
 801973a:	482c      	ldr	r0, [pc, #176]	@ (80197ec <tcp_timewait_input+0xd4>)
 801973c:	f006 fb8e 	bl	801fe5c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8019740:	4b27      	ldr	r3, [pc, #156]	@ (80197e0 <tcp_timewait_input+0xc8>)
 8019742:	781b      	ldrb	r3, [r3, #0]
 8019744:	f003 0302 	and.w	r3, r3, #2
 8019748:	2b00      	cmp	r3, #0
 801974a:	d02a      	beq.n	80197a2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801974c:	4b28      	ldr	r3, [pc, #160]	@ (80197f0 <tcp_timewait_input+0xd8>)
 801974e:	681a      	ldr	r2, [r3, #0]
 8019750:	687b      	ldr	r3, [r7, #4]
 8019752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019754:	1ad3      	subs	r3, r2, r3
 8019756:	2b00      	cmp	r3, #0
 8019758:	db2d      	blt.n	80197b6 <tcp_timewait_input+0x9e>
 801975a:	4b25      	ldr	r3, [pc, #148]	@ (80197f0 <tcp_timewait_input+0xd8>)
 801975c:	681a      	ldr	r2, [r3, #0]
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019762:	6879      	ldr	r1, [r7, #4]
 8019764:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019766:	440b      	add	r3, r1
 8019768:	1ad3      	subs	r3, r2, r3
 801976a:	2b00      	cmp	r3, #0
 801976c:	dc23      	bgt.n	80197b6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801976e:	4b21      	ldr	r3, [pc, #132]	@ (80197f4 <tcp_timewait_input+0xdc>)
 8019770:	6819      	ldr	r1, [r3, #0]
 8019772:	4b21      	ldr	r3, [pc, #132]	@ (80197f8 <tcp_timewait_input+0xe0>)
 8019774:	881b      	ldrh	r3, [r3, #0]
 8019776:	461a      	mov	r2, r3
 8019778:	4b1d      	ldr	r3, [pc, #116]	@ (80197f0 <tcp_timewait_input+0xd8>)
 801977a:	681b      	ldr	r3, [r3, #0]
 801977c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801977e:	4b1f      	ldr	r3, [pc, #124]	@ (80197fc <tcp_timewait_input+0xe4>)
 8019780:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019782:	885b      	ldrh	r3, [r3, #2]
 8019784:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019786:	4a1d      	ldr	r2, [pc, #116]	@ (80197fc <tcp_timewait_input+0xe4>)
 8019788:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801978a:	8812      	ldrh	r2, [r2, #0]
 801978c:	b292      	uxth	r2, r2
 801978e:	9202      	str	r2, [sp, #8]
 8019790:	9301      	str	r3, [sp, #4]
 8019792:	4b1b      	ldr	r3, [pc, #108]	@ (8019800 <tcp_timewait_input+0xe8>)
 8019794:	9300      	str	r3, [sp, #0]
 8019796:	4b1b      	ldr	r3, [pc, #108]	@ (8019804 <tcp_timewait_input+0xec>)
 8019798:	4602      	mov	r2, r0
 801979a:	6878      	ldr	r0, [r7, #4]
 801979c:	f002 fe6c 	bl	801c478 <tcp_rst>
      return;
 80197a0:	e01b      	b.n	80197da <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80197a2:	4b0f      	ldr	r3, [pc, #60]	@ (80197e0 <tcp_timewait_input+0xc8>)
 80197a4:	781b      	ldrb	r3, [r3, #0]
 80197a6:	f003 0301 	and.w	r3, r3, #1
 80197aa:	2b00      	cmp	r3, #0
 80197ac:	d003      	beq.n	80197b6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80197ae:	4b16      	ldr	r3, [pc, #88]	@ (8019808 <tcp_timewait_input+0xf0>)
 80197b0:	681a      	ldr	r2, [r3, #0]
 80197b2:	687b      	ldr	r3, [r7, #4]
 80197b4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80197b6:	4b10      	ldr	r3, [pc, #64]	@ (80197f8 <tcp_timewait_input+0xe0>)
 80197b8:	881b      	ldrh	r3, [r3, #0]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d00c      	beq.n	80197d8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	8b5b      	ldrh	r3, [r3, #26]
 80197c2:	f043 0302 	orr.w	r3, r3, #2
 80197c6:	b29a      	uxth	r2, r3
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80197cc:	6878      	ldr	r0, [r7, #4]
 80197ce:	f002 f89f 	bl	801b910 <tcp_output>
  }
  return;
 80197d2:	e001      	b.n	80197d8 <tcp_timewait_input+0xc0>
    return;
 80197d4:	bf00      	nop
 80197d6:	e000      	b.n	80197da <tcp_timewait_input+0xc2>
  return;
 80197d8:	bf00      	nop
}
 80197da:	3708      	adds	r7, #8
 80197dc:	46bd      	mov	sp, r7
 80197de:	bd80      	pop	{r7, pc}
 80197e0:	24014530 	.word	0x24014530
 80197e4:	080224bc 	.word	0x080224bc
 80197e8:	080226d4 	.word	0x080226d4
 80197ec:	08022508 	.word	0x08022508
 80197f0:	24014524 	.word	0x24014524
 80197f4:	24014528 	.word	0x24014528
 80197f8:	2401452e 	.word	0x2401452e
 80197fc:	24014514 	.word	0x24014514
 8019800:	240113fc 	.word	0x240113fc
 8019804:	24011400 	.word	0x24011400
 8019808:	240144ec 	.word	0x240144ec

0801980c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801980c:	b590      	push	{r4, r7, lr}
 801980e:	b08d      	sub	sp, #52	@ 0x34
 8019810:	af04      	add	r7, sp, #16
 8019812:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8019814:	2300      	movs	r3, #0
 8019816:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8019818:	2300      	movs	r3, #0
 801981a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	2b00      	cmp	r3, #0
 8019820:	d106      	bne.n	8019830 <tcp_process+0x24>
 8019822:	4b9d      	ldr	r3, [pc, #628]	@ (8019a98 <tcp_process+0x28c>)
 8019824:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8019828:	499c      	ldr	r1, [pc, #624]	@ (8019a9c <tcp_process+0x290>)
 801982a:	489d      	ldr	r0, [pc, #628]	@ (8019aa0 <tcp_process+0x294>)
 801982c:	f006 fb16 	bl	801fe5c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8019830:	4b9c      	ldr	r3, [pc, #624]	@ (8019aa4 <tcp_process+0x298>)
 8019832:	781b      	ldrb	r3, [r3, #0]
 8019834:	f003 0304 	and.w	r3, r3, #4
 8019838:	2b00      	cmp	r3, #0
 801983a:	d04e      	beq.n	80198da <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801983c:	687b      	ldr	r3, [r7, #4]
 801983e:	7d1b      	ldrb	r3, [r3, #20]
 8019840:	2b02      	cmp	r3, #2
 8019842:	d108      	bne.n	8019856 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8019844:	687b      	ldr	r3, [r7, #4]
 8019846:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019848:	4b97      	ldr	r3, [pc, #604]	@ (8019aa8 <tcp_process+0x29c>)
 801984a:	681b      	ldr	r3, [r3, #0]
 801984c:	429a      	cmp	r2, r3
 801984e:	d123      	bne.n	8019898 <tcp_process+0x8c>
        acceptable = 1;
 8019850:	2301      	movs	r3, #1
 8019852:	76fb      	strb	r3, [r7, #27]
 8019854:	e020      	b.n	8019898 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801985a:	4b94      	ldr	r3, [pc, #592]	@ (8019aac <tcp_process+0x2a0>)
 801985c:	681b      	ldr	r3, [r3, #0]
 801985e:	429a      	cmp	r2, r3
 8019860:	d102      	bne.n	8019868 <tcp_process+0x5c>
        acceptable = 1;
 8019862:	2301      	movs	r3, #1
 8019864:	76fb      	strb	r3, [r7, #27]
 8019866:	e017      	b.n	8019898 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019868:	4b90      	ldr	r3, [pc, #576]	@ (8019aac <tcp_process+0x2a0>)
 801986a:	681a      	ldr	r2, [r3, #0]
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019870:	1ad3      	subs	r3, r2, r3
 8019872:	2b00      	cmp	r3, #0
 8019874:	db10      	blt.n	8019898 <tcp_process+0x8c>
 8019876:	4b8d      	ldr	r3, [pc, #564]	@ (8019aac <tcp_process+0x2a0>)
 8019878:	681a      	ldr	r2, [r3, #0]
 801987a:	687b      	ldr	r3, [r7, #4]
 801987c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801987e:	6879      	ldr	r1, [r7, #4]
 8019880:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019882:	440b      	add	r3, r1
 8019884:	1ad3      	subs	r3, r2, r3
 8019886:	2b00      	cmp	r3, #0
 8019888:	dc06      	bgt.n	8019898 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801988a:	687b      	ldr	r3, [r7, #4]
 801988c:	8b5b      	ldrh	r3, [r3, #26]
 801988e:	f043 0302 	orr.w	r3, r3, #2
 8019892:	b29a      	uxth	r2, r3
 8019894:	687b      	ldr	r3, [r7, #4]
 8019896:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8019898:	7efb      	ldrb	r3, [r7, #27]
 801989a:	2b00      	cmp	r3, #0
 801989c:	d01b      	beq.n	80198d6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801989e:	687b      	ldr	r3, [r7, #4]
 80198a0:	7d1b      	ldrb	r3, [r3, #20]
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	d106      	bne.n	80198b4 <tcp_process+0xa8>
 80198a6:	4b7c      	ldr	r3, [pc, #496]	@ (8019a98 <tcp_process+0x28c>)
 80198a8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 80198ac:	4980      	ldr	r1, [pc, #512]	@ (8019ab0 <tcp_process+0x2a4>)
 80198ae:	487c      	ldr	r0, [pc, #496]	@ (8019aa0 <tcp_process+0x294>)
 80198b0:	f006 fad4 	bl	801fe5c <iprintf>
      recv_flags |= TF_RESET;
 80198b4:	4b7f      	ldr	r3, [pc, #508]	@ (8019ab4 <tcp_process+0x2a8>)
 80198b6:	781b      	ldrb	r3, [r3, #0]
 80198b8:	f043 0308 	orr.w	r3, r3, #8
 80198bc:	b2da      	uxtb	r2, r3
 80198be:	4b7d      	ldr	r3, [pc, #500]	@ (8019ab4 <tcp_process+0x2a8>)
 80198c0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80198c2:	687b      	ldr	r3, [r7, #4]
 80198c4:	8b5b      	ldrh	r3, [r3, #26]
 80198c6:	f023 0301 	bic.w	r3, r3, #1
 80198ca:	b29a      	uxth	r2, r3
 80198cc:	687b      	ldr	r3, [r7, #4]
 80198ce:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80198d0:	f06f 030d 	mvn.w	r3, #13
 80198d4:	e37a      	b.n	8019fcc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80198d6:	2300      	movs	r3, #0
 80198d8:	e378      	b.n	8019fcc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80198da:	4b72      	ldr	r3, [pc, #456]	@ (8019aa4 <tcp_process+0x298>)
 80198dc:	781b      	ldrb	r3, [r3, #0]
 80198de:	f003 0302 	and.w	r3, r3, #2
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d010      	beq.n	8019908 <tcp_process+0xfc>
 80198e6:	687b      	ldr	r3, [r7, #4]
 80198e8:	7d1b      	ldrb	r3, [r3, #20]
 80198ea:	2b02      	cmp	r3, #2
 80198ec:	d00c      	beq.n	8019908 <tcp_process+0xfc>
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	7d1b      	ldrb	r3, [r3, #20]
 80198f2:	2b03      	cmp	r3, #3
 80198f4:	d008      	beq.n	8019908 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80198f6:	687b      	ldr	r3, [r7, #4]
 80198f8:	8b5b      	ldrh	r3, [r3, #26]
 80198fa:	f043 0302 	orr.w	r3, r3, #2
 80198fe:	b29a      	uxth	r2, r3
 8019900:	687b      	ldr	r3, [r7, #4]
 8019902:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8019904:	2300      	movs	r3, #0
 8019906:	e361      	b.n	8019fcc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	8b5b      	ldrh	r3, [r3, #26]
 801990c:	f003 0310 	and.w	r3, r3, #16
 8019910:	2b00      	cmp	r3, #0
 8019912:	d103      	bne.n	801991c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8019914:	4b68      	ldr	r3, [pc, #416]	@ (8019ab8 <tcp_process+0x2ac>)
 8019916:	681a      	ldr	r2, [r3, #0]
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	2200      	movs	r2, #0
 8019920:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8019924:	687b      	ldr	r3, [r7, #4]
 8019926:	2200      	movs	r2, #0
 8019928:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 801992c:	6878      	ldr	r0, [r7, #4]
 801992e:	f001 fc2b 	bl	801b188 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	7d1b      	ldrb	r3, [r3, #20]
 8019936:	3b02      	subs	r3, #2
 8019938:	2b07      	cmp	r3, #7
 801993a:	f200 8337 	bhi.w	8019fac <tcp_process+0x7a0>
 801993e:	a201      	add	r2, pc, #4	@ (adr r2, 8019944 <tcp_process+0x138>)
 8019940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019944:	08019965 	.word	0x08019965
 8019948:	08019b95 	.word	0x08019b95
 801994c:	08019d0d 	.word	0x08019d0d
 8019950:	08019d37 	.word	0x08019d37
 8019954:	08019e5b 	.word	0x08019e5b
 8019958:	08019d0d 	.word	0x08019d0d
 801995c:	08019ee7 	.word	0x08019ee7
 8019960:	08019f77 	.word	0x08019f77
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8019964:	4b4f      	ldr	r3, [pc, #316]	@ (8019aa4 <tcp_process+0x298>)
 8019966:	781b      	ldrb	r3, [r3, #0]
 8019968:	f003 0310 	and.w	r3, r3, #16
 801996c:	2b00      	cmp	r3, #0
 801996e:	f000 80e4 	beq.w	8019b3a <tcp_process+0x32e>
 8019972:	4b4c      	ldr	r3, [pc, #304]	@ (8019aa4 <tcp_process+0x298>)
 8019974:	781b      	ldrb	r3, [r3, #0]
 8019976:	f003 0302 	and.w	r3, r3, #2
 801997a:	2b00      	cmp	r3, #0
 801997c:	f000 80dd 	beq.w	8019b3a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8019980:	687b      	ldr	r3, [r7, #4]
 8019982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019984:	1c5a      	adds	r2, r3, #1
 8019986:	4b48      	ldr	r3, [pc, #288]	@ (8019aa8 <tcp_process+0x29c>)
 8019988:	681b      	ldr	r3, [r3, #0]
 801998a:	429a      	cmp	r2, r3
 801998c:	f040 80d5 	bne.w	8019b3a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8019990:	4b46      	ldr	r3, [pc, #280]	@ (8019aac <tcp_process+0x2a0>)
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	1c5a      	adds	r2, r3, #1
 8019996:	687b      	ldr	r3, [r7, #4]
 8019998:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801999e:	687b      	ldr	r3, [r7, #4]
 80199a0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 80199a2:	4b41      	ldr	r3, [pc, #260]	@ (8019aa8 <tcp_process+0x29c>)
 80199a4:	681a      	ldr	r2, [r3, #0]
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80199aa:	4b44      	ldr	r3, [pc, #272]	@ (8019abc <tcp_process+0x2b0>)
 80199ac:	681b      	ldr	r3, [r3, #0]
 80199ae:	89db      	ldrh	r3, [r3, #14]
 80199b0:	b29a      	uxth	r2, r3
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80199b8:	687b      	ldr	r3, [r7, #4]
 80199ba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80199be:	687b      	ldr	r3, [r7, #4]
 80199c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80199c4:	4b39      	ldr	r3, [pc, #228]	@ (8019aac <tcp_process+0x2a0>)
 80199c6:	681b      	ldr	r3, [r3, #0]
 80199c8:	1e5a      	subs	r2, r3, #1
 80199ca:	687b      	ldr	r3, [r7, #4]
 80199cc:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 80199ce:	687b      	ldr	r3, [r7, #4]
 80199d0:	2204      	movs	r2, #4
 80199d2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80199d4:	687b      	ldr	r3, [r7, #4]
 80199d6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	3304      	adds	r3, #4
 80199dc:	4618      	mov	r0, r3
 80199de:	f004 fda9 	bl	801e534 <ip4_route>
 80199e2:	4601      	mov	r1, r0
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	3304      	adds	r3, #4
 80199e8:	461a      	mov	r2, r3
 80199ea:	4620      	mov	r0, r4
 80199ec:	f7ff f88c 	bl	8018b08 <tcp_eff_send_mss_netif>
 80199f0:	4603      	mov	r3, r0
 80199f2:	461a      	mov	r2, r3
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80199f8:	687b      	ldr	r3, [r7, #4]
 80199fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80199fc:	009a      	lsls	r2, r3, #2
 80199fe:	687b      	ldr	r3, [r7, #4]
 8019a00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019a02:	005b      	lsls	r3, r3, #1
 8019a04:	f241 111c 	movw	r1, #4380	@ 0x111c
 8019a08:	428b      	cmp	r3, r1
 8019a0a:	bf38      	it	cc
 8019a0c:	460b      	movcc	r3, r1
 8019a0e:	429a      	cmp	r2, r3
 8019a10:	d204      	bcs.n	8019a1c <tcp_process+0x210>
 8019a12:	687b      	ldr	r3, [r7, #4]
 8019a14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019a16:	009b      	lsls	r3, r3, #2
 8019a18:	b29b      	uxth	r3, r3
 8019a1a:	e00d      	b.n	8019a38 <tcp_process+0x22c>
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019a20:	005b      	lsls	r3, r3, #1
 8019a22:	f241 121c 	movw	r2, #4380	@ 0x111c
 8019a26:	4293      	cmp	r3, r2
 8019a28:	d904      	bls.n	8019a34 <tcp_process+0x228>
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019a2e:	005b      	lsls	r3, r3, #1
 8019a30:	b29b      	uxth	r3, r3
 8019a32:	e001      	b.n	8019a38 <tcp_process+0x22c>
 8019a34:	f241 131c 	movw	r3, #4380	@ 0x111c
 8019a38:	687a      	ldr	r2, [r7, #4]
 8019a3a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019a3e:	687b      	ldr	r3, [r7, #4]
 8019a40:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d106      	bne.n	8019a56 <tcp_process+0x24a>
 8019a48:	4b13      	ldr	r3, [pc, #76]	@ (8019a98 <tcp_process+0x28c>)
 8019a4a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8019a4e:	491c      	ldr	r1, [pc, #112]	@ (8019ac0 <tcp_process+0x2b4>)
 8019a50:	4813      	ldr	r0, [pc, #76]	@ (8019aa0 <tcp_process+0x294>)
 8019a52:	f006 fa03 	bl	801fe5c <iprintf>
        --pcb->snd_queuelen;
 8019a56:	687b      	ldr	r3, [r7, #4]
 8019a58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019a5c:	3b01      	subs	r3, #1
 8019a5e:	b29a      	uxth	r2, r3
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019a6a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8019a6c:	69fb      	ldr	r3, [r7, #28]
 8019a6e:	2b00      	cmp	r3, #0
 8019a70:	d12a      	bne.n	8019ac8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a76:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8019a78:	69fb      	ldr	r3, [r7, #28]
 8019a7a:	2b00      	cmp	r3, #0
 8019a7c:	d106      	bne.n	8019a8c <tcp_process+0x280>
 8019a7e:	4b06      	ldr	r3, [pc, #24]	@ (8019a98 <tcp_process+0x28c>)
 8019a80:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8019a84:	490f      	ldr	r1, [pc, #60]	@ (8019ac4 <tcp_process+0x2b8>)
 8019a86:	4806      	ldr	r0, [pc, #24]	@ (8019aa0 <tcp_process+0x294>)
 8019a88:	f006 f9e8 	bl	801fe5c <iprintf>
          pcb->unsent = rseg->next;
 8019a8c:	69fb      	ldr	r3, [r7, #28]
 8019a8e:	681a      	ldr	r2, [r3, #0]
 8019a90:	687b      	ldr	r3, [r7, #4]
 8019a92:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019a94:	e01c      	b.n	8019ad0 <tcp_process+0x2c4>
 8019a96:	bf00      	nop
 8019a98:	080224bc 	.word	0x080224bc
 8019a9c:	080226f4 	.word	0x080226f4
 8019aa0:	08022508 	.word	0x08022508
 8019aa4:	24014530 	.word	0x24014530
 8019aa8:	24014528 	.word	0x24014528
 8019aac:	24014524 	.word	0x24014524
 8019ab0:	08022710 	.word	0x08022710
 8019ab4:	24014531 	.word	0x24014531
 8019ab8:	240144ec 	.word	0x240144ec
 8019abc:	24014514 	.word	0x24014514
 8019ac0:	08022730 	.word	0x08022730
 8019ac4:	08022748 	.word	0x08022748
        } else {
          pcb->unacked = rseg->next;
 8019ac8:	69fb      	ldr	r3, [r7, #28]
 8019aca:	681a      	ldr	r2, [r3, #0]
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8019ad0:	69f8      	ldr	r0, [r7, #28]
 8019ad2:	f7fe fd22 	bl	801851a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8019ad6:	687b      	ldr	r3, [r7, #4]
 8019ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019ada:	2b00      	cmp	r3, #0
 8019adc:	d104      	bne.n	8019ae8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019ae4:	861a      	strh	r2, [r3, #48]	@ 0x30
 8019ae6:	e006      	b.n	8019af6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	2200      	movs	r2, #0
 8019aec:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	2200      	movs	r2, #0
 8019af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019af6:	687b      	ldr	r3, [r7, #4]
 8019af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019afc:	2b00      	cmp	r3, #0
 8019afe:	d00a      	beq.n	8019b16 <tcp_process+0x30a>
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019b06:	687a      	ldr	r2, [r7, #4]
 8019b08:	6910      	ldr	r0, [r2, #16]
 8019b0a:	2200      	movs	r2, #0
 8019b0c:	6879      	ldr	r1, [r7, #4]
 8019b0e:	4798      	blx	r3
 8019b10:	4603      	mov	r3, r0
 8019b12:	76bb      	strb	r3, [r7, #26]
 8019b14:	e001      	b.n	8019b1a <tcp_process+0x30e>
 8019b16:	2300      	movs	r3, #0
 8019b18:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8019b1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019b1e:	f113 0f0d 	cmn.w	r3, #13
 8019b22:	d102      	bne.n	8019b2a <tcp_process+0x31e>
          return ERR_ABRT;
 8019b24:	f06f 030c 	mvn.w	r3, #12
 8019b28:	e250      	b.n	8019fcc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8019b2a:	687b      	ldr	r3, [r7, #4]
 8019b2c:	8b5b      	ldrh	r3, [r3, #26]
 8019b2e:	f043 0302 	orr.w	r3, r3, #2
 8019b32:	b29a      	uxth	r2, r3
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8019b38:	e23a      	b.n	8019fb0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8019b3a:	4b98      	ldr	r3, [pc, #608]	@ (8019d9c <tcp_process+0x590>)
 8019b3c:	781b      	ldrb	r3, [r3, #0]
 8019b3e:	f003 0310 	and.w	r3, r3, #16
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	f000 8234 	beq.w	8019fb0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b48:	4b95      	ldr	r3, [pc, #596]	@ (8019da0 <tcp_process+0x594>)
 8019b4a:	6819      	ldr	r1, [r3, #0]
 8019b4c:	4b95      	ldr	r3, [pc, #596]	@ (8019da4 <tcp_process+0x598>)
 8019b4e:	881b      	ldrh	r3, [r3, #0]
 8019b50:	461a      	mov	r2, r3
 8019b52:	4b95      	ldr	r3, [pc, #596]	@ (8019da8 <tcp_process+0x59c>)
 8019b54:	681b      	ldr	r3, [r3, #0]
 8019b56:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019b58:	4b94      	ldr	r3, [pc, #592]	@ (8019dac <tcp_process+0x5a0>)
 8019b5a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b5c:	885b      	ldrh	r3, [r3, #2]
 8019b5e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019b60:	4a92      	ldr	r2, [pc, #584]	@ (8019dac <tcp_process+0x5a0>)
 8019b62:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b64:	8812      	ldrh	r2, [r2, #0]
 8019b66:	b292      	uxth	r2, r2
 8019b68:	9202      	str	r2, [sp, #8]
 8019b6a:	9301      	str	r3, [sp, #4]
 8019b6c:	4b90      	ldr	r3, [pc, #576]	@ (8019db0 <tcp_process+0x5a4>)
 8019b6e:	9300      	str	r3, [sp, #0]
 8019b70:	4b90      	ldr	r3, [pc, #576]	@ (8019db4 <tcp_process+0x5a8>)
 8019b72:	4602      	mov	r2, r0
 8019b74:	6878      	ldr	r0, [r7, #4]
 8019b76:	f002 fc7f 	bl	801c478 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019b80:	2b05      	cmp	r3, #5
 8019b82:	f200 8215 	bhi.w	8019fb0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8019b86:	687b      	ldr	r3, [r7, #4]
 8019b88:	2200      	movs	r2, #0
 8019b8a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8019b8c:	6878      	ldr	r0, [r7, #4]
 8019b8e:	f002 fa4b 	bl	801c028 <tcp_rexmit_rto>
      break;
 8019b92:	e20d      	b.n	8019fb0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8019b94:	4b81      	ldr	r3, [pc, #516]	@ (8019d9c <tcp_process+0x590>)
 8019b96:	781b      	ldrb	r3, [r3, #0]
 8019b98:	f003 0310 	and.w	r3, r3, #16
 8019b9c:	2b00      	cmp	r3, #0
 8019b9e:	f000 80a1 	beq.w	8019ce4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019ba2:	4b7f      	ldr	r3, [pc, #508]	@ (8019da0 <tcp_process+0x594>)
 8019ba4:	681a      	ldr	r2, [r3, #0]
 8019ba6:	687b      	ldr	r3, [r7, #4]
 8019ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019baa:	1ad3      	subs	r3, r2, r3
 8019bac:	3b01      	subs	r3, #1
 8019bae:	2b00      	cmp	r3, #0
 8019bb0:	db7e      	blt.n	8019cb0 <tcp_process+0x4a4>
 8019bb2:	4b7b      	ldr	r3, [pc, #492]	@ (8019da0 <tcp_process+0x594>)
 8019bb4:	681a      	ldr	r2, [r3, #0]
 8019bb6:	687b      	ldr	r3, [r7, #4]
 8019bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019bba:	1ad3      	subs	r3, r2, r3
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	dc77      	bgt.n	8019cb0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	2204      	movs	r2, #4
 8019bc4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d102      	bne.n	8019bd4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8019bce:	23fa      	movs	r3, #250	@ 0xfa
 8019bd0:	76bb      	strb	r3, [r7, #26]
 8019bd2:	e01d      	b.n	8019c10 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019bd8:	699b      	ldr	r3, [r3, #24]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d106      	bne.n	8019bec <tcp_process+0x3e0>
 8019bde:	4b76      	ldr	r3, [pc, #472]	@ (8019db8 <tcp_process+0x5ac>)
 8019be0:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8019be4:	4975      	ldr	r1, [pc, #468]	@ (8019dbc <tcp_process+0x5b0>)
 8019be6:	4876      	ldr	r0, [pc, #472]	@ (8019dc0 <tcp_process+0x5b4>)
 8019be8:	f006 f938 	bl	801fe5c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019bec:	687b      	ldr	r3, [r7, #4]
 8019bee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019bf0:	699b      	ldr	r3, [r3, #24]
 8019bf2:	2b00      	cmp	r3, #0
 8019bf4:	d00a      	beq.n	8019c0c <tcp_process+0x400>
 8019bf6:	687b      	ldr	r3, [r7, #4]
 8019bf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019bfa:	699b      	ldr	r3, [r3, #24]
 8019bfc:	687a      	ldr	r2, [r7, #4]
 8019bfe:	6910      	ldr	r0, [r2, #16]
 8019c00:	2200      	movs	r2, #0
 8019c02:	6879      	ldr	r1, [r7, #4]
 8019c04:	4798      	blx	r3
 8019c06:	4603      	mov	r3, r0
 8019c08:	76bb      	strb	r3, [r7, #26]
 8019c0a:	e001      	b.n	8019c10 <tcp_process+0x404>
 8019c0c:	23f0      	movs	r3, #240	@ 0xf0
 8019c0e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8019c10:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d00a      	beq.n	8019c2e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8019c18:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019c1c:	f113 0f0d 	cmn.w	r3, #13
 8019c20:	d002      	beq.n	8019c28 <tcp_process+0x41c>
              tcp_abort(pcb);
 8019c22:	6878      	ldr	r0, [r7, #4]
 8019c24:	f7fd ff8c 	bl	8017b40 <tcp_abort>
            }
            return ERR_ABRT;
 8019c28:	f06f 030c 	mvn.w	r3, #12
 8019c2c:	e1ce      	b.n	8019fcc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8019c2e:	6878      	ldr	r0, [r7, #4]
 8019c30:	f000 fae0 	bl	801a1f4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8019c34:	4b63      	ldr	r3, [pc, #396]	@ (8019dc4 <tcp_process+0x5b8>)
 8019c36:	881b      	ldrh	r3, [r3, #0]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d005      	beq.n	8019c48 <tcp_process+0x43c>
            recv_acked--;
 8019c3c:	4b61      	ldr	r3, [pc, #388]	@ (8019dc4 <tcp_process+0x5b8>)
 8019c3e:	881b      	ldrh	r3, [r3, #0]
 8019c40:	3b01      	subs	r3, #1
 8019c42:	b29a      	uxth	r2, r3
 8019c44:	4b5f      	ldr	r3, [pc, #380]	@ (8019dc4 <tcp_process+0x5b8>)
 8019c46:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019c4c:	009a      	lsls	r2, r3, #2
 8019c4e:	687b      	ldr	r3, [r7, #4]
 8019c50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019c52:	005b      	lsls	r3, r3, #1
 8019c54:	f241 111c 	movw	r1, #4380	@ 0x111c
 8019c58:	428b      	cmp	r3, r1
 8019c5a:	bf38      	it	cc
 8019c5c:	460b      	movcc	r3, r1
 8019c5e:	429a      	cmp	r2, r3
 8019c60:	d204      	bcs.n	8019c6c <tcp_process+0x460>
 8019c62:	687b      	ldr	r3, [r7, #4]
 8019c64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019c66:	009b      	lsls	r3, r3, #2
 8019c68:	b29b      	uxth	r3, r3
 8019c6a:	e00d      	b.n	8019c88 <tcp_process+0x47c>
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019c70:	005b      	lsls	r3, r3, #1
 8019c72:	f241 121c 	movw	r2, #4380	@ 0x111c
 8019c76:	4293      	cmp	r3, r2
 8019c78:	d904      	bls.n	8019c84 <tcp_process+0x478>
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019c7e:	005b      	lsls	r3, r3, #1
 8019c80:	b29b      	uxth	r3, r3
 8019c82:	e001      	b.n	8019c88 <tcp_process+0x47c>
 8019c84:	f241 131c 	movw	r3, #4380	@ 0x111c
 8019c88:	687a      	ldr	r2, [r7, #4]
 8019c8a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8019c8e:	4b4e      	ldr	r3, [pc, #312]	@ (8019dc8 <tcp_process+0x5bc>)
 8019c90:	781b      	ldrb	r3, [r3, #0]
 8019c92:	f003 0320 	and.w	r3, r3, #32
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d037      	beq.n	8019d0a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8019c9a:	687b      	ldr	r3, [r7, #4]
 8019c9c:	8b5b      	ldrh	r3, [r3, #26]
 8019c9e:	f043 0302 	orr.w	r3, r3, #2
 8019ca2:	b29a      	uxth	r2, r3
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	2207      	movs	r2, #7
 8019cac:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8019cae:	e02c      	b.n	8019d0a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8019da0 <tcp_process+0x594>)
 8019cb2:	6819      	ldr	r1, [r3, #0]
 8019cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8019da4 <tcp_process+0x598>)
 8019cb6:	881b      	ldrh	r3, [r3, #0]
 8019cb8:	461a      	mov	r2, r3
 8019cba:	4b3b      	ldr	r3, [pc, #236]	@ (8019da8 <tcp_process+0x59c>)
 8019cbc:	681b      	ldr	r3, [r3, #0]
 8019cbe:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019cc0:	4b3a      	ldr	r3, [pc, #232]	@ (8019dac <tcp_process+0x5a0>)
 8019cc2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019cc4:	885b      	ldrh	r3, [r3, #2]
 8019cc6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019cc8:	4a38      	ldr	r2, [pc, #224]	@ (8019dac <tcp_process+0x5a0>)
 8019cca:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019ccc:	8812      	ldrh	r2, [r2, #0]
 8019cce:	b292      	uxth	r2, r2
 8019cd0:	9202      	str	r2, [sp, #8]
 8019cd2:	9301      	str	r3, [sp, #4]
 8019cd4:	4b36      	ldr	r3, [pc, #216]	@ (8019db0 <tcp_process+0x5a4>)
 8019cd6:	9300      	str	r3, [sp, #0]
 8019cd8:	4b36      	ldr	r3, [pc, #216]	@ (8019db4 <tcp_process+0x5a8>)
 8019cda:	4602      	mov	r2, r0
 8019cdc:	6878      	ldr	r0, [r7, #4]
 8019cde:	f002 fbcb 	bl	801c478 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8019ce2:	e167      	b.n	8019fb4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8019d9c <tcp_process+0x590>)
 8019ce6:	781b      	ldrb	r3, [r3, #0]
 8019ce8:	f003 0302 	and.w	r3, r3, #2
 8019cec:	2b00      	cmp	r3, #0
 8019cee:	f000 8161 	beq.w	8019fb4 <tcp_process+0x7a8>
 8019cf2:	687b      	ldr	r3, [r7, #4]
 8019cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019cf6:	1e5a      	subs	r2, r3, #1
 8019cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8019da8 <tcp_process+0x59c>)
 8019cfa:	681b      	ldr	r3, [r3, #0]
 8019cfc:	429a      	cmp	r2, r3
 8019cfe:	f040 8159 	bne.w	8019fb4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8019d02:	6878      	ldr	r0, [r7, #4]
 8019d04:	f002 f9b2 	bl	801c06c <tcp_rexmit>
      break;
 8019d08:	e154      	b.n	8019fb4 <tcp_process+0x7a8>
 8019d0a:	e153      	b.n	8019fb4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8019d0c:	6878      	ldr	r0, [r7, #4]
 8019d0e:	f000 fa71 	bl	801a1f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8019d12:	4b2d      	ldr	r3, [pc, #180]	@ (8019dc8 <tcp_process+0x5bc>)
 8019d14:	781b      	ldrb	r3, [r3, #0]
 8019d16:	f003 0320 	and.w	r3, r3, #32
 8019d1a:	2b00      	cmp	r3, #0
 8019d1c:	f000 814c 	beq.w	8019fb8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8019d20:	687b      	ldr	r3, [r7, #4]
 8019d22:	8b5b      	ldrh	r3, [r3, #26]
 8019d24:	f043 0302 	orr.w	r3, r3, #2
 8019d28:	b29a      	uxth	r2, r3
 8019d2a:	687b      	ldr	r3, [r7, #4]
 8019d2c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8019d2e:	687b      	ldr	r3, [r7, #4]
 8019d30:	2207      	movs	r2, #7
 8019d32:	751a      	strb	r2, [r3, #20]
      }
      break;
 8019d34:	e140      	b.n	8019fb8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8019d36:	6878      	ldr	r0, [r7, #4]
 8019d38:	f000 fa5c 	bl	801a1f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019d3c:	4b22      	ldr	r3, [pc, #136]	@ (8019dc8 <tcp_process+0x5bc>)
 8019d3e:	781b      	ldrb	r3, [r3, #0]
 8019d40:	f003 0320 	and.w	r3, r3, #32
 8019d44:	2b00      	cmp	r3, #0
 8019d46:	d071      	beq.n	8019e2c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019d48:	4b14      	ldr	r3, [pc, #80]	@ (8019d9c <tcp_process+0x590>)
 8019d4a:	781b      	ldrb	r3, [r3, #0]
 8019d4c:	f003 0310 	and.w	r3, r3, #16
 8019d50:	2b00      	cmp	r3, #0
 8019d52:	d060      	beq.n	8019e16 <tcp_process+0x60a>
 8019d54:	687b      	ldr	r3, [r7, #4]
 8019d56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019d58:	4b11      	ldr	r3, [pc, #68]	@ (8019da0 <tcp_process+0x594>)
 8019d5a:	681b      	ldr	r3, [r3, #0]
 8019d5c:	429a      	cmp	r2, r3
 8019d5e:	d15a      	bne.n	8019e16 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8019d60:	687b      	ldr	r3, [r7, #4]
 8019d62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d156      	bne.n	8019e16 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	8b5b      	ldrh	r3, [r3, #26]
 8019d6c:	f043 0302 	orr.w	r3, r3, #2
 8019d70:	b29a      	uxth	r2, r3
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8019d76:	6878      	ldr	r0, [r7, #4]
 8019d78:	f7fe fdbc 	bl	80188f4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8019d7c:	4b13      	ldr	r3, [pc, #76]	@ (8019dcc <tcp_process+0x5c0>)
 8019d7e:	681b      	ldr	r3, [r3, #0]
 8019d80:	687a      	ldr	r2, [r7, #4]
 8019d82:	429a      	cmp	r2, r3
 8019d84:	d105      	bne.n	8019d92 <tcp_process+0x586>
 8019d86:	4b11      	ldr	r3, [pc, #68]	@ (8019dcc <tcp_process+0x5c0>)
 8019d88:	681b      	ldr	r3, [r3, #0]
 8019d8a:	68db      	ldr	r3, [r3, #12]
 8019d8c:	4a0f      	ldr	r2, [pc, #60]	@ (8019dcc <tcp_process+0x5c0>)
 8019d8e:	6013      	str	r3, [r2, #0]
 8019d90:	e02e      	b.n	8019df0 <tcp_process+0x5e4>
 8019d92:	4b0e      	ldr	r3, [pc, #56]	@ (8019dcc <tcp_process+0x5c0>)
 8019d94:	681b      	ldr	r3, [r3, #0]
 8019d96:	617b      	str	r3, [r7, #20]
 8019d98:	e027      	b.n	8019dea <tcp_process+0x5de>
 8019d9a:	bf00      	nop
 8019d9c:	24014530 	.word	0x24014530
 8019da0:	24014528 	.word	0x24014528
 8019da4:	2401452e 	.word	0x2401452e
 8019da8:	24014524 	.word	0x24014524
 8019dac:	24014514 	.word	0x24014514
 8019db0:	240113fc 	.word	0x240113fc
 8019db4:	24011400 	.word	0x24011400
 8019db8:	080224bc 	.word	0x080224bc
 8019dbc:	0802275c 	.word	0x0802275c
 8019dc0:	08022508 	.word	0x08022508
 8019dc4:	2401452c 	.word	0x2401452c
 8019dc8:	24014531 	.word	0x24014531
 8019dcc:	240144f8 	.word	0x240144f8
 8019dd0:	697b      	ldr	r3, [r7, #20]
 8019dd2:	68db      	ldr	r3, [r3, #12]
 8019dd4:	687a      	ldr	r2, [r7, #4]
 8019dd6:	429a      	cmp	r2, r3
 8019dd8:	d104      	bne.n	8019de4 <tcp_process+0x5d8>
 8019dda:	687b      	ldr	r3, [r7, #4]
 8019ddc:	68da      	ldr	r2, [r3, #12]
 8019dde:	697b      	ldr	r3, [r7, #20]
 8019de0:	60da      	str	r2, [r3, #12]
 8019de2:	e005      	b.n	8019df0 <tcp_process+0x5e4>
 8019de4:	697b      	ldr	r3, [r7, #20]
 8019de6:	68db      	ldr	r3, [r3, #12]
 8019de8:	617b      	str	r3, [r7, #20]
 8019dea:	697b      	ldr	r3, [r7, #20]
 8019dec:	2b00      	cmp	r3, #0
 8019dee:	d1ef      	bne.n	8019dd0 <tcp_process+0x5c4>
 8019df0:	687b      	ldr	r3, [r7, #4]
 8019df2:	2200      	movs	r2, #0
 8019df4:	60da      	str	r2, [r3, #12]
 8019df6:	4b77      	ldr	r3, [pc, #476]	@ (8019fd4 <tcp_process+0x7c8>)
 8019df8:	2201      	movs	r2, #1
 8019dfa:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8019dfc:	687b      	ldr	r3, [r7, #4]
 8019dfe:	220a      	movs	r2, #10
 8019e00:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8019e02:	4b75      	ldr	r3, [pc, #468]	@ (8019fd8 <tcp_process+0x7cc>)
 8019e04:	681a      	ldr	r2, [r3, #0]
 8019e06:	687b      	ldr	r3, [r7, #4]
 8019e08:	60da      	str	r2, [r3, #12]
 8019e0a:	4a73      	ldr	r2, [pc, #460]	@ (8019fd8 <tcp_process+0x7cc>)
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	6013      	str	r3, [r2, #0]
 8019e10:	f002 fcf4 	bl	801c7fc <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8019e14:	e0d2      	b.n	8019fbc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8019e16:	687b      	ldr	r3, [r7, #4]
 8019e18:	8b5b      	ldrh	r3, [r3, #26]
 8019e1a:	f043 0302 	orr.w	r3, r3, #2
 8019e1e:	b29a      	uxth	r2, r3
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	2208      	movs	r2, #8
 8019e28:	751a      	strb	r2, [r3, #20]
      break;
 8019e2a:	e0c7      	b.n	8019fbc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019e2c:	4b6b      	ldr	r3, [pc, #428]	@ (8019fdc <tcp_process+0x7d0>)
 8019e2e:	781b      	ldrb	r3, [r3, #0]
 8019e30:	f003 0310 	and.w	r3, r3, #16
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	f000 80c1 	beq.w	8019fbc <tcp_process+0x7b0>
 8019e3a:	687b      	ldr	r3, [r7, #4]
 8019e3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019e3e:	4b68      	ldr	r3, [pc, #416]	@ (8019fe0 <tcp_process+0x7d4>)
 8019e40:	681b      	ldr	r3, [r3, #0]
 8019e42:	429a      	cmp	r2, r3
 8019e44:	f040 80ba 	bne.w	8019fbc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019e4c:	2b00      	cmp	r3, #0
 8019e4e:	f040 80b5 	bne.w	8019fbc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	2206      	movs	r2, #6
 8019e56:	751a      	strb	r2, [r3, #20]
      break;
 8019e58:	e0b0      	b.n	8019fbc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8019e5a:	6878      	ldr	r0, [r7, #4]
 8019e5c:	f000 f9ca 	bl	801a1f4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019e60:	4b60      	ldr	r3, [pc, #384]	@ (8019fe4 <tcp_process+0x7d8>)
 8019e62:	781b      	ldrb	r3, [r3, #0]
 8019e64:	f003 0320 	and.w	r3, r3, #32
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	f000 80a9 	beq.w	8019fc0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	8b5b      	ldrh	r3, [r3, #26]
 8019e72:	f043 0302 	orr.w	r3, r3, #2
 8019e76:	b29a      	uxth	r2, r3
 8019e78:	687b      	ldr	r3, [r7, #4]
 8019e7a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8019e7c:	6878      	ldr	r0, [r7, #4]
 8019e7e:	f7fe fd39 	bl	80188f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019e82:	4b59      	ldr	r3, [pc, #356]	@ (8019fe8 <tcp_process+0x7dc>)
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	687a      	ldr	r2, [r7, #4]
 8019e88:	429a      	cmp	r2, r3
 8019e8a:	d105      	bne.n	8019e98 <tcp_process+0x68c>
 8019e8c:	4b56      	ldr	r3, [pc, #344]	@ (8019fe8 <tcp_process+0x7dc>)
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	68db      	ldr	r3, [r3, #12]
 8019e92:	4a55      	ldr	r2, [pc, #340]	@ (8019fe8 <tcp_process+0x7dc>)
 8019e94:	6013      	str	r3, [r2, #0]
 8019e96:	e013      	b.n	8019ec0 <tcp_process+0x6b4>
 8019e98:	4b53      	ldr	r3, [pc, #332]	@ (8019fe8 <tcp_process+0x7dc>)
 8019e9a:	681b      	ldr	r3, [r3, #0]
 8019e9c:	613b      	str	r3, [r7, #16]
 8019e9e:	e00c      	b.n	8019eba <tcp_process+0x6ae>
 8019ea0:	693b      	ldr	r3, [r7, #16]
 8019ea2:	68db      	ldr	r3, [r3, #12]
 8019ea4:	687a      	ldr	r2, [r7, #4]
 8019ea6:	429a      	cmp	r2, r3
 8019ea8:	d104      	bne.n	8019eb4 <tcp_process+0x6a8>
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	68da      	ldr	r2, [r3, #12]
 8019eae:	693b      	ldr	r3, [r7, #16]
 8019eb0:	60da      	str	r2, [r3, #12]
 8019eb2:	e005      	b.n	8019ec0 <tcp_process+0x6b4>
 8019eb4:	693b      	ldr	r3, [r7, #16]
 8019eb6:	68db      	ldr	r3, [r3, #12]
 8019eb8:	613b      	str	r3, [r7, #16]
 8019eba:	693b      	ldr	r3, [r7, #16]
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d1ef      	bne.n	8019ea0 <tcp_process+0x694>
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	2200      	movs	r2, #0
 8019ec4:	60da      	str	r2, [r3, #12]
 8019ec6:	4b43      	ldr	r3, [pc, #268]	@ (8019fd4 <tcp_process+0x7c8>)
 8019ec8:	2201      	movs	r2, #1
 8019eca:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019ecc:	687b      	ldr	r3, [r7, #4]
 8019ece:	220a      	movs	r2, #10
 8019ed0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019ed2:	4b41      	ldr	r3, [pc, #260]	@ (8019fd8 <tcp_process+0x7cc>)
 8019ed4:	681a      	ldr	r2, [r3, #0]
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	60da      	str	r2, [r3, #12]
 8019eda:	4a3f      	ldr	r2, [pc, #252]	@ (8019fd8 <tcp_process+0x7cc>)
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	6013      	str	r3, [r2, #0]
 8019ee0:	f002 fc8c 	bl	801c7fc <tcp_timer_needed>
      }
      break;
 8019ee4:	e06c      	b.n	8019fc0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8019ee6:	6878      	ldr	r0, [r7, #4]
 8019ee8:	f000 f984 	bl	801a1f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019eec:	4b3b      	ldr	r3, [pc, #236]	@ (8019fdc <tcp_process+0x7d0>)
 8019eee:	781b      	ldrb	r3, [r3, #0]
 8019ef0:	f003 0310 	and.w	r3, r3, #16
 8019ef4:	2b00      	cmp	r3, #0
 8019ef6:	d065      	beq.n	8019fc4 <tcp_process+0x7b8>
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019efc:	4b38      	ldr	r3, [pc, #224]	@ (8019fe0 <tcp_process+0x7d4>)
 8019efe:	681b      	ldr	r3, [r3, #0]
 8019f00:	429a      	cmp	r2, r3
 8019f02:	d15f      	bne.n	8019fc4 <tcp_process+0x7b8>
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	d15b      	bne.n	8019fc4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8019f0c:	6878      	ldr	r0, [r7, #4]
 8019f0e:	f7fe fcf1 	bl	80188f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019f12:	4b35      	ldr	r3, [pc, #212]	@ (8019fe8 <tcp_process+0x7dc>)
 8019f14:	681b      	ldr	r3, [r3, #0]
 8019f16:	687a      	ldr	r2, [r7, #4]
 8019f18:	429a      	cmp	r2, r3
 8019f1a:	d105      	bne.n	8019f28 <tcp_process+0x71c>
 8019f1c:	4b32      	ldr	r3, [pc, #200]	@ (8019fe8 <tcp_process+0x7dc>)
 8019f1e:	681b      	ldr	r3, [r3, #0]
 8019f20:	68db      	ldr	r3, [r3, #12]
 8019f22:	4a31      	ldr	r2, [pc, #196]	@ (8019fe8 <tcp_process+0x7dc>)
 8019f24:	6013      	str	r3, [r2, #0]
 8019f26:	e013      	b.n	8019f50 <tcp_process+0x744>
 8019f28:	4b2f      	ldr	r3, [pc, #188]	@ (8019fe8 <tcp_process+0x7dc>)
 8019f2a:	681b      	ldr	r3, [r3, #0]
 8019f2c:	60fb      	str	r3, [r7, #12]
 8019f2e:	e00c      	b.n	8019f4a <tcp_process+0x73e>
 8019f30:	68fb      	ldr	r3, [r7, #12]
 8019f32:	68db      	ldr	r3, [r3, #12]
 8019f34:	687a      	ldr	r2, [r7, #4]
 8019f36:	429a      	cmp	r2, r3
 8019f38:	d104      	bne.n	8019f44 <tcp_process+0x738>
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	68da      	ldr	r2, [r3, #12]
 8019f3e:	68fb      	ldr	r3, [r7, #12]
 8019f40:	60da      	str	r2, [r3, #12]
 8019f42:	e005      	b.n	8019f50 <tcp_process+0x744>
 8019f44:	68fb      	ldr	r3, [r7, #12]
 8019f46:	68db      	ldr	r3, [r3, #12]
 8019f48:	60fb      	str	r3, [r7, #12]
 8019f4a:	68fb      	ldr	r3, [r7, #12]
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d1ef      	bne.n	8019f30 <tcp_process+0x724>
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	2200      	movs	r2, #0
 8019f54:	60da      	str	r2, [r3, #12]
 8019f56:	4b1f      	ldr	r3, [pc, #124]	@ (8019fd4 <tcp_process+0x7c8>)
 8019f58:	2201      	movs	r2, #1
 8019f5a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	220a      	movs	r2, #10
 8019f60:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019f62:	4b1d      	ldr	r3, [pc, #116]	@ (8019fd8 <tcp_process+0x7cc>)
 8019f64:	681a      	ldr	r2, [r3, #0]
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	60da      	str	r2, [r3, #12]
 8019f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8019fd8 <tcp_process+0x7cc>)
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	6013      	str	r3, [r2, #0]
 8019f70:	f002 fc44 	bl	801c7fc <tcp_timer_needed>
      }
      break;
 8019f74:	e026      	b.n	8019fc4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8019f76:	6878      	ldr	r0, [r7, #4]
 8019f78:	f000 f93c 	bl	801a1f4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019f7c:	4b17      	ldr	r3, [pc, #92]	@ (8019fdc <tcp_process+0x7d0>)
 8019f7e:	781b      	ldrb	r3, [r3, #0]
 8019f80:	f003 0310 	and.w	r3, r3, #16
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	d01f      	beq.n	8019fc8 <tcp_process+0x7bc>
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019f8c:	4b14      	ldr	r3, [pc, #80]	@ (8019fe0 <tcp_process+0x7d4>)
 8019f8e:	681b      	ldr	r3, [r3, #0]
 8019f90:	429a      	cmp	r2, r3
 8019f92:	d119      	bne.n	8019fc8 <tcp_process+0x7bc>
 8019f94:	687b      	ldr	r3, [r7, #4]
 8019f96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	d115      	bne.n	8019fc8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8019f9c:	4b11      	ldr	r3, [pc, #68]	@ (8019fe4 <tcp_process+0x7d8>)
 8019f9e:	781b      	ldrb	r3, [r3, #0]
 8019fa0:	f043 0310 	orr.w	r3, r3, #16
 8019fa4:	b2da      	uxtb	r2, r3
 8019fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8019fe4 <tcp_process+0x7d8>)
 8019fa8:	701a      	strb	r2, [r3, #0]
      }
      break;
 8019faa:	e00d      	b.n	8019fc8 <tcp_process+0x7bc>
    default:
      break;
 8019fac:	bf00      	nop
 8019fae:	e00c      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fb0:	bf00      	nop
 8019fb2:	e00a      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fb4:	bf00      	nop
 8019fb6:	e008      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fb8:	bf00      	nop
 8019fba:	e006      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fbc:	bf00      	nop
 8019fbe:	e004      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fc0:	bf00      	nop
 8019fc2:	e002      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fc4:	bf00      	nop
 8019fc6:	e000      	b.n	8019fca <tcp_process+0x7be>
      break;
 8019fc8:	bf00      	nop
  }
  return ERR_OK;
 8019fca:	2300      	movs	r3, #0
}
 8019fcc:	4618      	mov	r0, r3
 8019fce:	3724      	adds	r7, #36	@ 0x24
 8019fd0:	46bd      	mov	sp, r7
 8019fd2:	bd90      	pop	{r4, r7, pc}
 8019fd4:	24014500 	.word	0x24014500
 8019fd8:	240144fc 	.word	0x240144fc
 8019fdc:	24014530 	.word	0x24014530
 8019fe0:	24014528 	.word	0x24014528
 8019fe4:	24014531 	.word	0x24014531
 8019fe8:	240144f8 	.word	0x240144f8

08019fec <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8019fec:	b590      	push	{r4, r7, lr}
 8019fee:	b085      	sub	sp, #20
 8019ff0:	af00      	add	r7, sp, #0
 8019ff2:	6078      	str	r0, [r7, #4]
 8019ff4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8019ff6:	687b      	ldr	r3, [r7, #4]
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d106      	bne.n	801a00a <tcp_oos_insert_segment+0x1e>
 8019ffc:	4b3b      	ldr	r3, [pc, #236]	@ (801a0ec <tcp_oos_insert_segment+0x100>)
 8019ffe:	f240 421f 	movw	r2, #1055	@ 0x41f
 801a002:	493b      	ldr	r1, [pc, #236]	@ (801a0f0 <tcp_oos_insert_segment+0x104>)
 801a004:	483b      	ldr	r0, [pc, #236]	@ (801a0f4 <tcp_oos_insert_segment+0x108>)
 801a006:	f005 ff29 	bl	801fe5c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	68db      	ldr	r3, [r3, #12]
 801a00e:	899b      	ldrh	r3, [r3, #12]
 801a010:	b29b      	uxth	r3, r3
 801a012:	4618      	mov	r0, r3
 801a014:	f7fb fc02 	bl	801581c <lwip_htons>
 801a018:	4603      	mov	r3, r0
 801a01a:	b2db      	uxtb	r3, r3
 801a01c:	f003 0301 	and.w	r3, r3, #1
 801a020:	2b00      	cmp	r3, #0
 801a022:	d028      	beq.n	801a076 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801a024:	6838      	ldr	r0, [r7, #0]
 801a026:	f7fe fa63 	bl	80184f0 <tcp_segs_free>
    next = NULL;
 801a02a:	2300      	movs	r3, #0
 801a02c:	603b      	str	r3, [r7, #0]
 801a02e:	e056      	b.n	801a0de <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801a030:	683b      	ldr	r3, [r7, #0]
 801a032:	68db      	ldr	r3, [r3, #12]
 801a034:	899b      	ldrh	r3, [r3, #12]
 801a036:	b29b      	uxth	r3, r3
 801a038:	4618      	mov	r0, r3
 801a03a:	f7fb fbef 	bl	801581c <lwip_htons>
 801a03e:	4603      	mov	r3, r0
 801a040:	b2db      	uxtb	r3, r3
 801a042:	f003 0301 	and.w	r3, r3, #1
 801a046:	2b00      	cmp	r3, #0
 801a048:	d00d      	beq.n	801a066 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	68db      	ldr	r3, [r3, #12]
 801a04e:	899b      	ldrh	r3, [r3, #12]
 801a050:	b29c      	uxth	r4, r3
 801a052:	2001      	movs	r0, #1
 801a054:	f7fb fbe2 	bl	801581c <lwip_htons>
 801a058:	4603      	mov	r3, r0
 801a05a:	461a      	mov	r2, r3
 801a05c:	687b      	ldr	r3, [r7, #4]
 801a05e:	68db      	ldr	r3, [r3, #12]
 801a060:	4322      	orrs	r2, r4
 801a062:	b292      	uxth	r2, r2
 801a064:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801a066:	683b      	ldr	r3, [r7, #0]
 801a068:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801a06a:	683b      	ldr	r3, [r7, #0]
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801a070:	68f8      	ldr	r0, [r7, #12]
 801a072:	f7fe fa52 	bl	801851a <tcp_seg_free>
    while (next &&
 801a076:	683b      	ldr	r3, [r7, #0]
 801a078:	2b00      	cmp	r3, #0
 801a07a:	d00e      	beq.n	801a09a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	891b      	ldrh	r3, [r3, #8]
 801a080:	461a      	mov	r2, r3
 801a082:	4b1d      	ldr	r3, [pc, #116]	@ (801a0f8 <tcp_oos_insert_segment+0x10c>)
 801a084:	681b      	ldr	r3, [r3, #0]
 801a086:	441a      	add	r2, r3
 801a088:	683b      	ldr	r3, [r7, #0]
 801a08a:	68db      	ldr	r3, [r3, #12]
 801a08c:	685b      	ldr	r3, [r3, #4]
 801a08e:	6839      	ldr	r1, [r7, #0]
 801a090:	8909      	ldrh	r1, [r1, #8]
 801a092:	440b      	add	r3, r1
 801a094:	1ad3      	subs	r3, r2, r3
    while (next &&
 801a096:	2b00      	cmp	r3, #0
 801a098:	daca      	bge.n	801a030 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801a09a:	683b      	ldr	r3, [r7, #0]
 801a09c:	2b00      	cmp	r3, #0
 801a09e:	d01e      	beq.n	801a0de <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801a0a0:	687b      	ldr	r3, [r7, #4]
 801a0a2:	891b      	ldrh	r3, [r3, #8]
 801a0a4:	461a      	mov	r2, r3
 801a0a6:	4b14      	ldr	r3, [pc, #80]	@ (801a0f8 <tcp_oos_insert_segment+0x10c>)
 801a0a8:	681b      	ldr	r3, [r3, #0]
 801a0aa:	441a      	add	r2, r3
 801a0ac:	683b      	ldr	r3, [r7, #0]
 801a0ae:	68db      	ldr	r3, [r3, #12]
 801a0b0:	685b      	ldr	r3, [r3, #4]
 801a0b2:	1ad3      	subs	r3, r2, r3
    if (next &&
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	dd12      	ble.n	801a0de <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801a0b8:	683b      	ldr	r3, [r7, #0]
 801a0ba:	68db      	ldr	r3, [r3, #12]
 801a0bc:	685b      	ldr	r3, [r3, #4]
 801a0be:	b29a      	uxth	r2, r3
 801a0c0:	4b0d      	ldr	r3, [pc, #52]	@ (801a0f8 <tcp_oos_insert_segment+0x10c>)
 801a0c2:	681b      	ldr	r3, [r3, #0]
 801a0c4:	b29b      	uxth	r3, r3
 801a0c6:	1ad3      	subs	r3, r2, r3
 801a0c8:	b29a      	uxth	r2, r3
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	685a      	ldr	r2, [r3, #4]
 801a0d2:	687b      	ldr	r3, [r7, #4]
 801a0d4:	891b      	ldrh	r3, [r3, #8]
 801a0d6:	4619      	mov	r1, r3
 801a0d8:	4610      	mov	r0, r2
 801a0da:	f7fc fe07 	bl	8016cec <pbuf_realloc>
    }
  }
  cseg->next = next;
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	683a      	ldr	r2, [r7, #0]
 801a0e2:	601a      	str	r2, [r3, #0]
}
 801a0e4:	bf00      	nop
 801a0e6:	3714      	adds	r7, #20
 801a0e8:	46bd      	mov	sp, r7
 801a0ea:	bd90      	pop	{r4, r7, pc}
 801a0ec:	080224bc 	.word	0x080224bc
 801a0f0:	0802277c 	.word	0x0802277c
 801a0f4:	08022508 	.word	0x08022508
 801a0f8:	24014524 	.word	0x24014524

0801a0fc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801a0fc:	b5b0      	push	{r4, r5, r7, lr}
 801a0fe:	b086      	sub	sp, #24
 801a100:	af00      	add	r7, sp, #0
 801a102:	60f8      	str	r0, [r7, #12]
 801a104:	60b9      	str	r1, [r7, #8]
 801a106:	607a      	str	r2, [r7, #4]
 801a108:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801a10a:	e03e      	b.n	801a18a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801a10c:	68bb      	ldr	r3, [r7, #8]
 801a10e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801a110:	68bb      	ldr	r3, [r7, #8]
 801a112:	681b      	ldr	r3, [r3, #0]
 801a114:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801a116:	697b      	ldr	r3, [r7, #20]
 801a118:	685b      	ldr	r3, [r3, #4]
 801a11a:	4618      	mov	r0, r3
 801a11c:	f7fc fffa 	bl	8017114 <pbuf_clen>
 801a120:	4603      	mov	r3, r0
 801a122:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a124:	68fb      	ldr	r3, [r7, #12]
 801a126:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a12a:	8a7a      	ldrh	r2, [r7, #18]
 801a12c:	429a      	cmp	r2, r3
 801a12e:	d906      	bls.n	801a13e <tcp_free_acked_segments+0x42>
 801a130:	4b2a      	ldr	r3, [pc, #168]	@ (801a1dc <tcp_free_acked_segments+0xe0>)
 801a132:	f240 4257 	movw	r2, #1111	@ 0x457
 801a136:	492a      	ldr	r1, [pc, #168]	@ (801a1e0 <tcp_free_acked_segments+0xe4>)
 801a138:	482a      	ldr	r0, [pc, #168]	@ (801a1e4 <tcp_free_acked_segments+0xe8>)
 801a13a:	f005 fe8f 	bl	801fe5c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801a13e:	68fb      	ldr	r3, [r7, #12]
 801a140:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801a144:	8a7b      	ldrh	r3, [r7, #18]
 801a146:	1ad3      	subs	r3, r2, r3
 801a148:	b29a      	uxth	r2, r3
 801a14a:	68fb      	ldr	r3, [r7, #12]
 801a14c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a150:	697b      	ldr	r3, [r7, #20]
 801a152:	891a      	ldrh	r2, [r3, #8]
 801a154:	4b24      	ldr	r3, [pc, #144]	@ (801a1e8 <tcp_free_acked_segments+0xec>)
 801a156:	881b      	ldrh	r3, [r3, #0]
 801a158:	4413      	add	r3, r2
 801a15a:	b29a      	uxth	r2, r3
 801a15c:	4b22      	ldr	r3, [pc, #136]	@ (801a1e8 <tcp_free_acked_segments+0xec>)
 801a15e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801a160:	6978      	ldr	r0, [r7, #20]
 801a162:	f7fe f9da 	bl	801851a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801a166:	68fb      	ldr	r3, [r7, #12]
 801a168:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a16c:	2b00      	cmp	r3, #0
 801a16e:	d00c      	beq.n	801a18a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801a170:	68bb      	ldr	r3, [r7, #8]
 801a172:	2b00      	cmp	r3, #0
 801a174:	d109      	bne.n	801a18a <tcp_free_acked_segments+0x8e>
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	2b00      	cmp	r3, #0
 801a17a:	d106      	bne.n	801a18a <tcp_free_acked_segments+0x8e>
 801a17c:	4b17      	ldr	r3, [pc, #92]	@ (801a1dc <tcp_free_acked_segments+0xe0>)
 801a17e:	f240 4261 	movw	r2, #1121	@ 0x461
 801a182:	491a      	ldr	r1, [pc, #104]	@ (801a1ec <tcp_free_acked_segments+0xf0>)
 801a184:	4817      	ldr	r0, [pc, #92]	@ (801a1e4 <tcp_free_acked_segments+0xe8>)
 801a186:	f005 fe69 	bl	801fe5c <iprintf>
  while (seg_list != NULL &&
 801a18a:	68bb      	ldr	r3, [r7, #8]
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d020      	beq.n	801a1d2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801a190:	68bb      	ldr	r3, [r7, #8]
 801a192:	68db      	ldr	r3, [r3, #12]
 801a194:	685b      	ldr	r3, [r3, #4]
 801a196:	4618      	mov	r0, r3
 801a198:	f7fb fb56 	bl	8015848 <lwip_htonl>
 801a19c:	4604      	mov	r4, r0
 801a19e:	68bb      	ldr	r3, [r7, #8]
 801a1a0:	891b      	ldrh	r3, [r3, #8]
 801a1a2:	461d      	mov	r5, r3
 801a1a4:	68bb      	ldr	r3, [r7, #8]
 801a1a6:	68db      	ldr	r3, [r3, #12]
 801a1a8:	899b      	ldrh	r3, [r3, #12]
 801a1aa:	b29b      	uxth	r3, r3
 801a1ac:	4618      	mov	r0, r3
 801a1ae:	f7fb fb35 	bl	801581c <lwip_htons>
 801a1b2:	4603      	mov	r3, r0
 801a1b4:	b2db      	uxtb	r3, r3
 801a1b6:	f003 0303 	and.w	r3, r3, #3
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d001      	beq.n	801a1c2 <tcp_free_acked_segments+0xc6>
 801a1be:	2301      	movs	r3, #1
 801a1c0:	e000      	b.n	801a1c4 <tcp_free_acked_segments+0xc8>
 801a1c2:	2300      	movs	r3, #0
 801a1c4:	442b      	add	r3, r5
 801a1c6:	18e2      	adds	r2, r4, r3
 801a1c8:	4b09      	ldr	r3, [pc, #36]	@ (801a1f0 <tcp_free_acked_segments+0xf4>)
 801a1ca:	681b      	ldr	r3, [r3, #0]
 801a1cc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801a1ce:	2b00      	cmp	r3, #0
 801a1d0:	dd9c      	ble.n	801a10c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801a1d2:	68bb      	ldr	r3, [r7, #8]
}
 801a1d4:	4618      	mov	r0, r3
 801a1d6:	3718      	adds	r7, #24
 801a1d8:	46bd      	mov	sp, r7
 801a1da:	bdb0      	pop	{r4, r5, r7, pc}
 801a1dc:	080224bc 	.word	0x080224bc
 801a1e0:	080227a4 	.word	0x080227a4
 801a1e4:	08022508 	.word	0x08022508
 801a1e8:	2401452c 	.word	0x2401452c
 801a1ec:	080227cc 	.word	0x080227cc
 801a1f0:	24014528 	.word	0x24014528

0801a1f4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801a1f4:	b5b0      	push	{r4, r5, r7, lr}
 801a1f6:	b094      	sub	sp, #80	@ 0x50
 801a1f8:	af00      	add	r7, sp, #0
 801a1fa:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801a1fc:	2300      	movs	r3, #0
 801a1fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801a200:	687b      	ldr	r3, [r7, #4]
 801a202:	2b00      	cmp	r3, #0
 801a204:	d106      	bne.n	801a214 <tcp_receive+0x20>
 801a206:	4b91      	ldr	r3, [pc, #580]	@ (801a44c <tcp_receive+0x258>)
 801a208:	f240 427b 	movw	r2, #1147	@ 0x47b
 801a20c:	4990      	ldr	r1, [pc, #576]	@ (801a450 <tcp_receive+0x25c>)
 801a20e:	4891      	ldr	r0, [pc, #580]	@ (801a454 <tcp_receive+0x260>)
 801a210:	f005 fe24 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801a214:	687b      	ldr	r3, [r7, #4]
 801a216:	7d1b      	ldrb	r3, [r3, #20]
 801a218:	2b03      	cmp	r3, #3
 801a21a:	d806      	bhi.n	801a22a <tcp_receive+0x36>
 801a21c:	4b8b      	ldr	r3, [pc, #556]	@ (801a44c <tcp_receive+0x258>)
 801a21e:	f240 427c 	movw	r2, #1148	@ 0x47c
 801a222:	498d      	ldr	r1, [pc, #564]	@ (801a458 <tcp_receive+0x264>)
 801a224:	488b      	ldr	r0, [pc, #556]	@ (801a454 <tcp_receive+0x260>)
 801a226:	f005 fe19 	bl	801fe5c <iprintf>

  if (flags & TCP_ACK) {
 801a22a:	4b8c      	ldr	r3, [pc, #560]	@ (801a45c <tcp_receive+0x268>)
 801a22c:	781b      	ldrb	r3, [r3, #0]
 801a22e:	f003 0310 	and.w	r3, r3, #16
 801a232:	2b00      	cmp	r3, #0
 801a234:	f000 8264 	beq.w	801a700 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a238:	687b      	ldr	r3, [r7, #4]
 801a23a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a23e:	461a      	mov	r2, r3
 801a240:	687b      	ldr	r3, [r7, #4]
 801a242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a244:	4413      	add	r3, r2
 801a246:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a248:	687b      	ldr	r3, [r7, #4]
 801a24a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801a24c:	4b84      	ldr	r3, [pc, #528]	@ (801a460 <tcp_receive+0x26c>)
 801a24e:	681b      	ldr	r3, [r3, #0]
 801a250:	1ad3      	subs	r3, r2, r3
 801a252:	2b00      	cmp	r3, #0
 801a254:	db1b      	blt.n	801a28e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a256:	687b      	ldr	r3, [r7, #4]
 801a258:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801a25a:	4b81      	ldr	r3, [pc, #516]	@ (801a460 <tcp_receive+0x26c>)
 801a25c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a25e:	429a      	cmp	r2, r3
 801a260:	d106      	bne.n	801a270 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a262:	687b      	ldr	r3, [r7, #4]
 801a264:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801a266:	4b7f      	ldr	r3, [pc, #508]	@ (801a464 <tcp_receive+0x270>)
 801a268:	681b      	ldr	r3, [r3, #0]
 801a26a:	1ad3      	subs	r3, r2, r3
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	db0e      	blt.n	801a28e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801a274:	4b7b      	ldr	r3, [pc, #492]	@ (801a464 <tcp_receive+0x270>)
 801a276:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a278:	429a      	cmp	r2, r3
 801a27a:	d125      	bne.n	801a2c8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a27c:	4b7a      	ldr	r3, [pc, #488]	@ (801a468 <tcp_receive+0x274>)
 801a27e:	681b      	ldr	r3, [r3, #0]
 801a280:	89db      	ldrh	r3, [r3, #14]
 801a282:	b29a      	uxth	r2, r3
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a28a:	429a      	cmp	r2, r3
 801a28c:	d91c      	bls.n	801a2c8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801a28e:	4b76      	ldr	r3, [pc, #472]	@ (801a468 <tcp_receive+0x274>)
 801a290:	681b      	ldr	r3, [r3, #0]
 801a292:	89db      	ldrh	r3, [r3, #14]
 801a294:	b29a      	uxth	r2, r3
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801a29c:	687b      	ldr	r3, [r7, #4]
 801a29e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a2a8:	429a      	cmp	r2, r3
 801a2aa:	d205      	bcs.n	801a2b8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801a2ac:	687b      	ldr	r3, [r7, #4]
 801a2ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801a2b2:	687b      	ldr	r3, [r7, #4]
 801a2b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 801a2b8:	4b69      	ldr	r3, [pc, #420]	@ (801a460 <tcp_receive+0x26c>)
 801a2ba:	681a      	ldr	r2, [r3, #0]
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 801a2c0:	4b68      	ldr	r3, [pc, #416]	@ (801a464 <tcp_receive+0x270>)
 801a2c2:	681a      	ldr	r2, [r3, #0]
 801a2c4:	687b      	ldr	r3, [r7, #4]
 801a2c6:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801a2c8:	4b66      	ldr	r3, [pc, #408]	@ (801a464 <tcp_receive+0x270>)
 801a2ca:	681a      	ldr	r2, [r3, #0]
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a2d0:	1ad3      	subs	r3, r2, r3
 801a2d2:	2b00      	cmp	r3, #0
 801a2d4:	dc58      	bgt.n	801a388 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801a2d6:	4b65      	ldr	r3, [pc, #404]	@ (801a46c <tcp_receive+0x278>)
 801a2d8:	881b      	ldrh	r3, [r3, #0]
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	d14b      	bne.n	801a376 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a2e2:	687a      	ldr	r2, [r7, #4]
 801a2e4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 801a2e8:	4413      	add	r3, r2
 801a2ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a2ec:	429a      	cmp	r2, r3
 801a2ee:	d142      	bne.n	801a376 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801a2f0:	687b      	ldr	r3, [r7, #4]
 801a2f2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801a2f6:	2b00      	cmp	r3, #0
 801a2f8:	db3d      	blt.n	801a376 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801a2fa:	687b      	ldr	r3, [r7, #4]
 801a2fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a2fe:	4b59      	ldr	r3, [pc, #356]	@ (801a464 <tcp_receive+0x270>)
 801a300:	681b      	ldr	r3, [r3, #0]
 801a302:	429a      	cmp	r2, r3
 801a304:	d137      	bne.n	801a376 <tcp_receive+0x182>
              found_dupack = 1;
 801a306:	2301      	movs	r3, #1
 801a308:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801a30a:	687b      	ldr	r3, [r7, #4]
 801a30c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801a310:	2bff      	cmp	r3, #255	@ 0xff
 801a312:	d007      	beq.n	801a324 <tcp_receive+0x130>
                ++pcb->dupacks;
 801a314:	687b      	ldr	r3, [r7, #4]
 801a316:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801a31a:	3301      	adds	r3, #1
 801a31c:	b2da      	uxtb	r2, r3
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 801a324:	687b      	ldr	r3, [r7, #4]
 801a326:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801a32a:	2b03      	cmp	r3, #3
 801a32c:	d91b      	bls.n	801a366 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a32e:	687b      	ldr	r3, [r7, #4]
 801a330:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a334:	687b      	ldr	r3, [r7, #4]
 801a336:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a338:	4413      	add	r3, r2
 801a33a:	b29a      	uxth	r2, r3
 801a33c:	687b      	ldr	r3, [r7, #4]
 801a33e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a342:	429a      	cmp	r2, r3
 801a344:	d30a      	bcc.n	801a35c <tcp_receive+0x168>
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a34c:	687b      	ldr	r3, [r7, #4]
 801a34e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a350:	4413      	add	r3, r2
 801a352:	b29a      	uxth	r2, r3
 801a354:	687b      	ldr	r3, [r7, #4]
 801a356:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a35a:	e004      	b.n	801a366 <tcp_receive+0x172>
 801a35c:	687b      	ldr	r3, [r7, #4]
 801a35e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a362:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801a366:	687b      	ldr	r3, [r7, #4]
 801a368:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801a36c:	2b02      	cmp	r3, #2
 801a36e:	d902      	bls.n	801a376 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801a370:	6878      	ldr	r0, [r7, #4]
 801a372:	f001 fee7 	bl	801c144 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801a376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a378:	2b00      	cmp	r3, #0
 801a37a:	f040 8161 	bne.w	801a640 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801a37e:	687b      	ldr	r3, [r7, #4]
 801a380:	2200      	movs	r2, #0
 801a382:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801a386:	e15b      	b.n	801a640 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a388:	4b36      	ldr	r3, [pc, #216]	@ (801a464 <tcp_receive+0x270>)
 801a38a:	681a      	ldr	r2, [r3, #0]
 801a38c:	687b      	ldr	r3, [r7, #4]
 801a38e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a390:	1ad3      	subs	r3, r2, r3
 801a392:	3b01      	subs	r3, #1
 801a394:	2b00      	cmp	r3, #0
 801a396:	f2c0 814e 	blt.w	801a636 <tcp_receive+0x442>
 801a39a:	4b32      	ldr	r3, [pc, #200]	@ (801a464 <tcp_receive+0x270>)
 801a39c:	681a      	ldr	r2, [r3, #0]
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a3a2:	1ad3      	subs	r3, r2, r3
 801a3a4:	2b00      	cmp	r3, #0
 801a3a6:	f300 8146 	bgt.w	801a636 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801a3aa:	687b      	ldr	r3, [r7, #4]
 801a3ac:	8b5b      	ldrh	r3, [r3, #26]
 801a3ae:	f003 0304 	and.w	r3, r3, #4
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	d010      	beq.n	801a3d8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801a3b6:	687b      	ldr	r3, [r7, #4]
 801a3b8:	8b5b      	ldrh	r3, [r3, #26]
 801a3ba:	f023 0304 	bic.w	r3, r3, #4
 801a3be:	b29a      	uxth	r2, r3
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801a3c4:	687b      	ldr	r3, [r7, #4]
 801a3c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801a3ca:	687b      	ldr	r3, [r7, #4]
 801a3cc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 801a3d0:	687b      	ldr	r3, [r7, #4]
 801a3d2:	2200      	movs	r2, #0
 801a3d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801a3d8:	687b      	ldr	r3, [r7, #4]
 801a3da:	2200      	movs	r2, #0
 801a3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a3e0:	687b      	ldr	r3, [r7, #4]
 801a3e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a3e6:	10db      	asrs	r3, r3, #3
 801a3e8:	b21b      	sxth	r3, r3
 801a3ea:	b29a      	uxth	r2, r3
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a3f2:	b29b      	uxth	r3, r3
 801a3f4:	4413      	add	r3, r2
 801a3f6:	b29b      	uxth	r3, r3
 801a3f8:	b21a      	sxth	r2, r3
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801a400:	4b18      	ldr	r3, [pc, #96]	@ (801a464 <tcp_receive+0x270>)
 801a402:	681b      	ldr	r3, [r3, #0]
 801a404:	b29a      	uxth	r2, r3
 801a406:	687b      	ldr	r3, [r7, #4]
 801a408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a40a:	b29b      	uxth	r3, r3
 801a40c:	1ad3      	subs	r3, r2, r3
 801a40e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	2200      	movs	r2, #0
 801a414:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 801a418:	4b12      	ldr	r3, [pc, #72]	@ (801a464 <tcp_receive+0x270>)
 801a41a:	681a      	ldr	r2, [r3, #0]
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801a420:	687b      	ldr	r3, [r7, #4]
 801a422:	7d1b      	ldrb	r3, [r3, #20]
 801a424:	2b03      	cmp	r3, #3
 801a426:	f240 8097 	bls.w	801a558 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a430:	687b      	ldr	r3, [r7, #4]
 801a432:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801a436:	429a      	cmp	r2, r3
 801a438:	d245      	bcs.n	801a4c6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801a43a:	687b      	ldr	r3, [r7, #4]
 801a43c:	8b5b      	ldrh	r3, [r3, #26]
 801a43e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a442:	2b00      	cmp	r3, #0
 801a444:	d014      	beq.n	801a470 <tcp_receive+0x27c>
 801a446:	2301      	movs	r3, #1
 801a448:	e013      	b.n	801a472 <tcp_receive+0x27e>
 801a44a:	bf00      	nop
 801a44c:	080224bc 	.word	0x080224bc
 801a450:	080227ec 	.word	0x080227ec
 801a454:	08022508 	.word	0x08022508
 801a458:	08022808 	.word	0x08022808
 801a45c:	24014530 	.word	0x24014530
 801a460:	24014524 	.word	0x24014524
 801a464:	24014528 	.word	0x24014528
 801a468:	24014514 	.word	0x24014514
 801a46c:	2401452e 	.word	0x2401452e
 801a470:	2302      	movs	r3, #2
 801a472:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801a476:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801a47a:	b29a      	uxth	r2, r3
 801a47c:	687b      	ldr	r3, [r7, #4]
 801a47e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a480:	fb12 f303 	smulbb	r3, r2, r3
 801a484:	b29b      	uxth	r3, r3
 801a486:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801a488:	4293      	cmp	r3, r2
 801a48a:	bf28      	it	cs
 801a48c:	4613      	movcs	r3, r2
 801a48e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801a490:	687b      	ldr	r3, [r7, #4]
 801a492:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a496:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a498:	4413      	add	r3, r2
 801a49a:	b29a      	uxth	r2, r3
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a4a2:	429a      	cmp	r2, r3
 801a4a4:	d309      	bcc.n	801a4ba <tcp_receive+0x2c6>
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a4ac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a4ae:	4413      	add	r3, r2
 801a4b0:	b29a      	uxth	r2, r3
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a4b8:	e04e      	b.n	801a558 <tcp_receive+0x364>
 801a4ba:	687b      	ldr	r3, [r7, #4]
 801a4bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a4c0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a4c4:	e048      	b.n	801a558 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801a4c6:	687b      	ldr	r3, [r7, #4]
 801a4c8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a4cc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a4ce:	4413      	add	r3, r2
 801a4d0:	b29a      	uxth	r2, r3
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801a4d8:	429a      	cmp	r2, r3
 801a4da:	d309      	bcc.n	801a4f0 <tcp_receive+0x2fc>
 801a4dc:	687b      	ldr	r3, [r7, #4]
 801a4de:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a4e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a4e4:	4413      	add	r3, r2
 801a4e6:	b29a      	uxth	r2, r3
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801a4ee:	e004      	b.n	801a4fa <tcp_receive+0x306>
 801a4f0:	687b      	ldr	r3, [r7, #4]
 801a4f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a4f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801a4fa:	687b      	ldr	r3, [r7, #4]
 801a4fc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a500:	687b      	ldr	r3, [r7, #4]
 801a502:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a506:	429a      	cmp	r2, r3
 801a508:	d326      	bcc.n	801a558 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801a50a:	687b      	ldr	r3, [r7, #4]
 801a50c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a510:	687b      	ldr	r3, [r7, #4]
 801a512:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a516:	1ad3      	subs	r3, r2, r3
 801a518:	b29a      	uxth	r2, r3
 801a51a:	687b      	ldr	r3, [r7, #4]
 801a51c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a520:	687b      	ldr	r3, [r7, #4]
 801a522:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a526:	687b      	ldr	r3, [r7, #4]
 801a528:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a52a:	4413      	add	r3, r2
 801a52c:	b29a      	uxth	r2, r3
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a534:	429a      	cmp	r2, r3
 801a536:	d30a      	bcc.n	801a54e <tcp_receive+0x35a>
 801a538:	687b      	ldr	r3, [r7, #4]
 801a53a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a53e:	687b      	ldr	r3, [r7, #4]
 801a540:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a542:	4413      	add	r3, r2
 801a544:	b29a      	uxth	r2, r3
 801a546:	687b      	ldr	r3, [r7, #4]
 801a548:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a54c:	e004      	b.n	801a558 <tcp_receive+0x364>
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a554:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801a558:	687b      	ldr	r3, [r7, #4]
 801a55a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801a55c:	687b      	ldr	r3, [r7, #4]
 801a55e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a560:	4a98      	ldr	r2, [pc, #608]	@ (801a7c4 <tcp_receive+0x5d0>)
 801a562:	6878      	ldr	r0, [r7, #4]
 801a564:	f7ff fdca 	bl	801a0fc <tcp_free_acked_segments>
 801a568:	4602      	mov	r2, r0
 801a56a:	687b      	ldr	r3, [r7, #4]
 801a56c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801a572:	687b      	ldr	r3, [r7, #4]
 801a574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a576:	4a94      	ldr	r2, [pc, #592]	@ (801a7c8 <tcp_receive+0x5d4>)
 801a578:	6878      	ldr	r0, [r7, #4]
 801a57a:	f7ff fdbf 	bl	801a0fc <tcp_free_acked_segments>
 801a57e:	4602      	mov	r2, r0
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801a584:	687b      	ldr	r3, [r7, #4]
 801a586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a588:	2b00      	cmp	r3, #0
 801a58a:	d104      	bne.n	801a596 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801a58c:	687b      	ldr	r3, [r7, #4]
 801a58e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a592:	861a      	strh	r2, [r3, #48]	@ 0x30
 801a594:	e002      	b.n	801a59c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801a596:	687b      	ldr	r3, [r7, #4]
 801a598:	2200      	movs	r2, #0
 801a59a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	2200      	movs	r2, #0
 801a5a0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801a5a2:	687b      	ldr	r3, [r7, #4]
 801a5a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a5a6:	2b00      	cmp	r3, #0
 801a5a8:	d103      	bne.n	801a5b2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801a5aa:	687b      	ldr	r3, [r7, #4]
 801a5ac:	2200      	movs	r2, #0
 801a5ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801a5b2:	687b      	ldr	r3, [r7, #4]
 801a5b4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801a5b8:	4b84      	ldr	r3, [pc, #528]	@ (801a7cc <tcp_receive+0x5d8>)
 801a5ba:	881b      	ldrh	r3, [r3, #0]
 801a5bc:	4413      	add	r3, r2
 801a5be:	b29a      	uxth	r2, r3
 801a5c0:	687b      	ldr	r3, [r7, #4]
 801a5c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801a5c6:	687b      	ldr	r3, [r7, #4]
 801a5c8:	8b5b      	ldrh	r3, [r3, #26]
 801a5ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a5ce:	2b00      	cmp	r3, #0
 801a5d0:	d035      	beq.n	801a63e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801a5d2:	687b      	ldr	r3, [r7, #4]
 801a5d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a5d6:	2b00      	cmp	r3, #0
 801a5d8:	d118      	bne.n	801a60c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a5de:	2b00      	cmp	r3, #0
 801a5e0:	d00c      	beq.n	801a5fc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801a5e2:	687b      	ldr	r3, [r7, #4]
 801a5e4:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801a5e6:	687b      	ldr	r3, [r7, #4]
 801a5e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a5ea:	68db      	ldr	r3, [r3, #12]
 801a5ec:	685b      	ldr	r3, [r3, #4]
 801a5ee:	4618      	mov	r0, r3
 801a5f0:	f7fb f92a 	bl	8015848 <lwip_htonl>
 801a5f4:	4603      	mov	r3, r0
 801a5f6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	dc20      	bgt.n	801a63e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801a5fc:	687b      	ldr	r3, [r7, #4]
 801a5fe:	8b5b      	ldrh	r3, [r3, #26]
 801a600:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801a604:	b29a      	uxth	r2, r3
 801a606:	687b      	ldr	r3, [r7, #4]
 801a608:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a60a:	e018      	b.n	801a63e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801a610:	687b      	ldr	r3, [r7, #4]
 801a612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a614:	68db      	ldr	r3, [r3, #12]
 801a616:	685b      	ldr	r3, [r3, #4]
 801a618:	4618      	mov	r0, r3
 801a61a:	f7fb f915 	bl	8015848 <lwip_htonl>
 801a61e:	4603      	mov	r3, r0
 801a620:	1ae3      	subs	r3, r4, r3
 801a622:	2b00      	cmp	r3, #0
 801a624:	dc0b      	bgt.n	801a63e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801a626:	687b      	ldr	r3, [r7, #4]
 801a628:	8b5b      	ldrh	r3, [r3, #26]
 801a62a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801a62e:	b29a      	uxth	r2, r3
 801a630:	687b      	ldr	r3, [r7, #4]
 801a632:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a634:	e003      	b.n	801a63e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801a636:	6878      	ldr	r0, [r7, #4]
 801a638:	f001 ff70 	bl	801c51c <tcp_send_empty_ack>
 801a63c:	e000      	b.n	801a640 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a63e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801a640:	687b      	ldr	r3, [r7, #4]
 801a642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a644:	2b00      	cmp	r3, #0
 801a646:	d05b      	beq.n	801a700 <tcp_receive+0x50c>
 801a648:	687b      	ldr	r3, [r7, #4]
 801a64a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a64c:	4b60      	ldr	r3, [pc, #384]	@ (801a7d0 <tcp_receive+0x5dc>)
 801a64e:	681b      	ldr	r3, [r3, #0]
 801a650:	1ad3      	subs	r3, r2, r3
 801a652:	2b00      	cmp	r3, #0
 801a654:	da54      	bge.n	801a700 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801a656:	4b5f      	ldr	r3, [pc, #380]	@ (801a7d4 <tcp_receive+0x5e0>)
 801a658:	681b      	ldr	r3, [r3, #0]
 801a65a:	b29a      	uxth	r2, r3
 801a65c:	687b      	ldr	r3, [r7, #4]
 801a65e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a660:	b29b      	uxth	r3, r3
 801a662:	1ad3      	subs	r3, r2, r3
 801a664:	b29b      	uxth	r3, r3
 801a666:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801a66a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801a66e:	687b      	ldr	r3, [r7, #4]
 801a670:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a674:	10db      	asrs	r3, r3, #3
 801a676:	b21b      	sxth	r3, r3
 801a678:	b29b      	uxth	r3, r3
 801a67a:	1ad3      	subs	r3, r2, r3
 801a67c:	b29b      	uxth	r3, r3
 801a67e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a688:	b29a      	uxth	r2, r3
 801a68a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a68e:	4413      	add	r3, r2
 801a690:	b29b      	uxth	r3, r3
 801a692:	b21a      	sxth	r2, r3
 801a694:	687b      	ldr	r3, [r7, #4]
 801a696:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 801a698:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	da05      	bge.n	801a6ac <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801a6a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a6a4:	425b      	negs	r3, r3
 801a6a6:	b29b      	uxth	r3, r3
 801a6a8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801a6ac:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801a6b0:	687b      	ldr	r3, [r7, #4]
 801a6b2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a6b6:	109b      	asrs	r3, r3, #2
 801a6b8:	b21b      	sxth	r3, r3
 801a6ba:	b29b      	uxth	r3, r3
 801a6bc:	1ad3      	subs	r3, r2, r3
 801a6be:	b29b      	uxth	r3, r3
 801a6c0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a6ca:	b29a      	uxth	r2, r3
 801a6cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a6d0:	4413      	add	r3, r2
 801a6d2:	b29b      	uxth	r3, r3
 801a6d4:	b21a      	sxth	r2, r3
 801a6d6:	687b      	ldr	r3, [r7, #4]
 801a6d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a6da:	687b      	ldr	r3, [r7, #4]
 801a6dc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a6e0:	10db      	asrs	r3, r3, #3
 801a6e2:	b21b      	sxth	r3, r3
 801a6e4:	b29a      	uxth	r2, r3
 801a6e6:	687b      	ldr	r3, [r7, #4]
 801a6e8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a6ec:	b29b      	uxth	r3, r3
 801a6ee:	4413      	add	r3, r2
 801a6f0:	b29b      	uxth	r3, r3
 801a6f2:	b21a      	sxth	r2, r3
 801a6f4:	687b      	ldr	r3, [r7, #4]
 801a6f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801a6fa:	687b      	ldr	r3, [r7, #4]
 801a6fc:	2200      	movs	r2, #0
 801a6fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801a700:	4b35      	ldr	r3, [pc, #212]	@ (801a7d8 <tcp_receive+0x5e4>)
 801a702:	881b      	ldrh	r3, [r3, #0]
 801a704:	2b00      	cmp	r3, #0
 801a706:	f000 84df 	beq.w	801b0c8 <tcp_receive+0xed4>
 801a70a:	687b      	ldr	r3, [r7, #4]
 801a70c:	7d1b      	ldrb	r3, [r3, #20]
 801a70e:	2b06      	cmp	r3, #6
 801a710:	f200 84da 	bhi.w	801b0c8 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a718:	4b30      	ldr	r3, [pc, #192]	@ (801a7dc <tcp_receive+0x5e8>)
 801a71a:	681b      	ldr	r3, [r3, #0]
 801a71c:	1ad3      	subs	r3, r2, r3
 801a71e:	3b01      	subs	r3, #1
 801a720:	2b00      	cmp	r3, #0
 801a722:	f2c0 808f 	blt.w	801a844 <tcp_receive+0x650>
 801a726:	687b      	ldr	r3, [r7, #4]
 801a728:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a72a:	4b2b      	ldr	r3, [pc, #172]	@ (801a7d8 <tcp_receive+0x5e4>)
 801a72c:	881b      	ldrh	r3, [r3, #0]
 801a72e:	4619      	mov	r1, r3
 801a730:	4b2a      	ldr	r3, [pc, #168]	@ (801a7dc <tcp_receive+0x5e8>)
 801a732:	681b      	ldr	r3, [r3, #0]
 801a734:	440b      	add	r3, r1
 801a736:	1ad3      	subs	r3, r2, r3
 801a738:	3301      	adds	r3, #1
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	f300 8082 	bgt.w	801a844 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801a740:	4b27      	ldr	r3, [pc, #156]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a742:	685b      	ldr	r3, [r3, #4]
 801a744:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801a746:	687b      	ldr	r3, [r7, #4]
 801a748:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a74a:	4b24      	ldr	r3, [pc, #144]	@ (801a7dc <tcp_receive+0x5e8>)
 801a74c:	681b      	ldr	r3, [r3, #0]
 801a74e:	1ad3      	subs	r3, r2, r3
 801a750:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801a752:	4b23      	ldr	r3, [pc, #140]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a754:	685b      	ldr	r3, [r3, #4]
 801a756:	2b00      	cmp	r3, #0
 801a758:	d106      	bne.n	801a768 <tcp_receive+0x574>
 801a75a:	4b22      	ldr	r3, [pc, #136]	@ (801a7e4 <tcp_receive+0x5f0>)
 801a75c:	f240 5294 	movw	r2, #1428	@ 0x594
 801a760:	4921      	ldr	r1, [pc, #132]	@ (801a7e8 <tcp_receive+0x5f4>)
 801a762:	4822      	ldr	r0, [pc, #136]	@ (801a7ec <tcp_receive+0x5f8>)
 801a764:	f005 fb7a 	bl	801fe5c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a76a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801a76e:	4293      	cmp	r3, r2
 801a770:	d906      	bls.n	801a780 <tcp_receive+0x58c>
 801a772:	4b1c      	ldr	r3, [pc, #112]	@ (801a7e4 <tcp_receive+0x5f0>)
 801a774:	f240 5295 	movw	r2, #1429	@ 0x595
 801a778:	491d      	ldr	r1, [pc, #116]	@ (801a7f0 <tcp_receive+0x5fc>)
 801a77a:	481c      	ldr	r0, [pc, #112]	@ (801a7ec <tcp_receive+0x5f8>)
 801a77c:	f005 fb6e 	bl	801fe5c <iprintf>
      off = (u16_t)off32;
 801a780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a782:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a786:	4b16      	ldr	r3, [pc, #88]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a788:	685b      	ldr	r3, [r3, #4]
 801a78a:	891b      	ldrh	r3, [r3, #8]
 801a78c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a790:	429a      	cmp	r2, r3
 801a792:	d906      	bls.n	801a7a2 <tcp_receive+0x5ae>
 801a794:	4b13      	ldr	r3, [pc, #76]	@ (801a7e4 <tcp_receive+0x5f0>)
 801a796:	f240 5297 	movw	r2, #1431	@ 0x597
 801a79a:	4916      	ldr	r1, [pc, #88]	@ (801a7f4 <tcp_receive+0x600>)
 801a79c:	4813      	ldr	r0, [pc, #76]	@ (801a7ec <tcp_receive+0x5f8>)
 801a79e:	f005 fb5d 	bl	801fe5c <iprintf>
      inseg.len -= off;
 801a7a2:	4b0f      	ldr	r3, [pc, #60]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a7a4:	891a      	ldrh	r2, [r3, #8]
 801a7a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a7aa:	1ad3      	subs	r3, r2, r3
 801a7ac:	b29a      	uxth	r2, r3
 801a7ae:	4b0c      	ldr	r3, [pc, #48]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a7b0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a7b2:	4b0b      	ldr	r3, [pc, #44]	@ (801a7e0 <tcp_receive+0x5ec>)
 801a7b4:	685b      	ldr	r3, [r3, #4]
 801a7b6:	891a      	ldrh	r2, [r3, #8]
 801a7b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a7bc:	1ad3      	subs	r3, r2, r3
 801a7be:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801a7c0:	e02a      	b.n	801a818 <tcp_receive+0x624>
 801a7c2:	bf00      	nop
 801a7c4:	08022824 	.word	0x08022824
 801a7c8:	0802282c 	.word	0x0802282c
 801a7cc:	2401452c 	.word	0x2401452c
 801a7d0:	24014528 	.word	0x24014528
 801a7d4:	240144ec 	.word	0x240144ec
 801a7d8:	2401452e 	.word	0x2401452e
 801a7dc:	24014524 	.word	0x24014524
 801a7e0:	24014504 	.word	0x24014504
 801a7e4:	080224bc 	.word	0x080224bc
 801a7e8:	08022834 	.word	0x08022834
 801a7ec:	08022508 	.word	0x08022508
 801a7f0:	08022844 	.word	0x08022844
 801a7f4:	08022854 	.word	0x08022854
        off -= p->len;
 801a7f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a7fa:	895b      	ldrh	r3, [r3, #10]
 801a7fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a800:	1ad3      	subs	r3, r2, r3
 801a802:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801a806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a808:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801a80a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801a80c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a80e:	2200      	movs	r2, #0
 801a810:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801a812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a814:	681b      	ldr	r3, [r3, #0]
 801a816:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801a818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a81a:	895b      	ldrh	r3, [r3, #10]
 801a81c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a820:	429a      	cmp	r2, r3
 801a822:	d8e9      	bhi.n	801a7f8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801a824:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a828:	4619      	mov	r1, r3
 801a82a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801a82c:	f7fc fb5e 	bl	8016eec <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a830:	687b      	ldr	r3, [r7, #4]
 801a832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a834:	4a90      	ldr	r2, [pc, #576]	@ (801aa78 <tcp_receive+0x884>)
 801a836:	6013      	str	r3, [r2, #0]
 801a838:	4b90      	ldr	r3, [pc, #576]	@ (801aa7c <tcp_receive+0x888>)
 801a83a:	68db      	ldr	r3, [r3, #12]
 801a83c:	4a8e      	ldr	r2, [pc, #568]	@ (801aa78 <tcp_receive+0x884>)
 801a83e:	6812      	ldr	r2, [r2, #0]
 801a840:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a842:	e00d      	b.n	801a860 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801a844:	4b8c      	ldr	r3, [pc, #560]	@ (801aa78 <tcp_receive+0x884>)
 801a846:	681a      	ldr	r2, [r3, #0]
 801a848:	687b      	ldr	r3, [r7, #4]
 801a84a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a84c:	1ad3      	subs	r3, r2, r3
 801a84e:	2b00      	cmp	r3, #0
 801a850:	da06      	bge.n	801a860 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801a852:	687b      	ldr	r3, [r7, #4]
 801a854:	8b5b      	ldrh	r3, [r3, #26]
 801a856:	f043 0302 	orr.w	r3, r3, #2
 801a85a:	b29a      	uxth	r2, r3
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a860:	4b85      	ldr	r3, [pc, #532]	@ (801aa78 <tcp_receive+0x884>)
 801a862:	681a      	ldr	r2, [r3, #0]
 801a864:	687b      	ldr	r3, [r7, #4]
 801a866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a868:	1ad3      	subs	r3, r2, r3
 801a86a:	2b00      	cmp	r3, #0
 801a86c:	f2c0 8427 	blt.w	801b0be <tcp_receive+0xeca>
 801a870:	4b81      	ldr	r3, [pc, #516]	@ (801aa78 <tcp_receive+0x884>)
 801a872:	681a      	ldr	r2, [r3, #0]
 801a874:	687b      	ldr	r3, [r7, #4]
 801a876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a878:	6879      	ldr	r1, [r7, #4]
 801a87a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a87c:	440b      	add	r3, r1
 801a87e:	1ad3      	subs	r3, r2, r3
 801a880:	3301      	adds	r3, #1
 801a882:	2b00      	cmp	r3, #0
 801a884:	f300 841b 	bgt.w	801b0be <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801a888:	687b      	ldr	r3, [r7, #4]
 801a88a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a88c:	4b7a      	ldr	r3, [pc, #488]	@ (801aa78 <tcp_receive+0x884>)
 801a88e:	681b      	ldr	r3, [r3, #0]
 801a890:	429a      	cmp	r2, r3
 801a892:	f040 8298 	bne.w	801adc6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801a896:	4b79      	ldr	r3, [pc, #484]	@ (801aa7c <tcp_receive+0x888>)
 801a898:	891c      	ldrh	r4, [r3, #8]
 801a89a:	4b78      	ldr	r3, [pc, #480]	@ (801aa7c <tcp_receive+0x888>)
 801a89c:	68db      	ldr	r3, [r3, #12]
 801a89e:	899b      	ldrh	r3, [r3, #12]
 801a8a0:	b29b      	uxth	r3, r3
 801a8a2:	4618      	mov	r0, r3
 801a8a4:	f7fa ffba 	bl	801581c <lwip_htons>
 801a8a8:	4603      	mov	r3, r0
 801a8aa:	b2db      	uxtb	r3, r3
 801a8ac:	f003 0303 	and.w	r3, r3, #3
 801a8b0:	2b00      	cmp	r3, #0
 801a8b2:	d001      	beq.n	801a8b8 <tcp_receive+0x6c4>
 801a8b4:	2301      	movs	r3, #1
 801a8b6:	e000      	b.n	801a8ba <tcp_receive+0x6c6>
 801a8b8:	2300      	movs	r3, #0
 801a8ba:	4423      	add	r3, r4
 801a8bc:	b29a      	uxth	r2, r3
 801a8be:	4b70      	ldr	r3, [pc, #448]	@ (801aa80 <tcp_receive+0x88c>)
 801a8c0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801a8c2:	687b      	ldr	r3, [r7, #4]
 801a8c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a8c6:	4b6e      	ldr	r3, [pc, #440]	@ (801aa80 <tcp_receive+0x88c>)
 801a8c8:	881b      	ldrh	r3, [r3, #0]
 801a8ca:	429a      	cmp	r2, r3
 801a8cc:	d274      	bcs.n	801a9b8 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a8ce:	4b6b      	ldr	r3, [pc, #428]	@ (801aa7c <tcp_receive+0x888>)
 801a8d0:	68db      	ldr	r3, [r3, #12]
 801a8d2:	899b      	ldrh	r3, [r3, #12]
 801a8d4:	b29b      	uxth	r3, r3
 801a8d6:	4618      	mov	r0, r3
 801a8d8:	f7fa ffa0 	bl	801581c <lwip_htons>
 801a8dc:	4603      	mov	r3, r0
 801a8de:	b2db      	uxtb	r3, r3
 801a8e0:	f003 0301 	and.w	r3, r3, #1
 801a8e4:	2b00      	cmp	r3, #0
 801a8e6:	d01e      	beq.n	801a926 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801a8e8:	4b64      	ldr	r3, [pc, #400]	@ (801aa7c <tcp_receive+0x888>)
 801a8ea:	68db      	ldr	r3, [r3, #12]
 801a8ec:	899b      	ldrh	r3, [r3, #12]
 801a8ee:	b29b      	uxth	r3, r3
 801a8f0:	b21b      	sxth	r3, r3
 801a8f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a8f6:	b21c      	sxth	r4, r3
 801a8f8:	4b60      	ldr	r3, [pc, #384]	@ (801aa7c <tcp_receive+0x888>)
 801a8fa:	68db      	ldr	r3, [r3, #12]
 801a8fc:	899b      	ldrh	r3, [r3, #12]
 801a8fe:	b29b      	uxth	r3, r3
 801a900:	4618      	mov	r0, r3
 801a902:	f7fa ff8b 	bl	801581c <lwip_htons>
 801a906:	4603      	mov	r3, r0
 801a908:	b2db      	uxtb	r3, r3
 801a90a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801a90e:	b29b      	uxth	r3, r3
 801a910:	4618      	mov	r0, r3
 801a912:	f7fa ff83 	bl	801581c <lwip_htons>
 801a916:	4603      	mov	r3, r0
 801a918:	b21b      	sxth	r3, r3
 801a91a:	4323      	orrs	r3, r4
 801a91c:	b21a      	sxth	r2, r3
 801a91e:	4b57      	ldr	r3, [pc, #348]	@ (801aa7c <tcp_receive+0x888>)
 801a920:	68db      	ldr	r3, [r3, #12]
 801a922:	b292      	uxth	r2, r2
 801a924:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801a926:	687b      	ldr	r3, [r7, #4]
 801a928:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a92a:	4b54      	ldr	r3, [pc, #336]	@ (801aa7c <tcp_receive+0x888>)
 801a92c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801a92e:	4b53      	ldr	r3, [pc, #332]	@ (801aa7c <tcp_receive+0x888>)
 801a930:	68db      	ldr	r3, [r3, #12]
 801a932:	899b      	ldrh	r3, [r3, #12]
 801a934:	b29b      	uxth	r3, r3
 801a936:	4618      	mov	r0, r3
 801a938:	f7fa ff70 	bl	801581c <lwip_htons>
 801a93c:	4603      	mov	r3, r0
 801a93e:	b2db      	uxtb	r3, r3
 801a940:	f003 0302 	and.w	r3, r3, #2
 801a944:	2b00      	cmp	r3, #0
 801a946:	d005      	beq.n	801a954 <tcp_receive+0x760>
            inseg.len -= 1;
 801a948:	4b4c      	ldr	r3, [pc, #304]	@ (801aa7c <tcp_receive+0x888>)
 801a94a:	891b      	ldrh	r3, [r3, #8]
 801a94c:	3b01      	subs	r3, #1
 801a94e:	b29a      	uxth	r2, r3
 801a950:	4b4a      	ldr	r3, [pc, #296]	@ (801aa7c <tcp_receive+0x888>)
 801a952:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801a954:	4b49      	ldr	r3, [pc, #292]	@ (801aa7c <tcp_receive+0x888>)
 801a956:	685b      	ldr	r3, [r3, #4]
 801a958:	4a48      	ldr	r2, [pc, #288]	@ (801aa7c <tcp_receive+0x888>)
 801a95a:	8912      	ldrh	r2, [r2, #8]
 801a95c:	4611      	mov	r1, r2
 801a95e:	4618      	mov	r0, r3
 801a960:	f7fc f9c4 	bl	8016cec <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801a964:	4b45      	ldr	r3, [pc, #276]	@ (801aa7c <tcp_receive+0x888>)
 801a966:	891c      	ldrh	r4, [r3, #8]
 801a968:	4b44      	ldr	r3, [pc, #272]	@ (801aa7c <tcp_receive+0x888>)
 801a96a:	68db      	ldr	r3, [r3, #12]
 801a96c:	899b      	ldrh	r3, [r3, #12]
 801a96e:	b29b      	uxth	r3, r3
 801a970:	4618      	mov	r0, r3
 801a972:	f7fa ff53 	bl	801581c <lwip_htons>
 801a976:	4603      	mov	r3, r0
 801a978:	b2db      	uxtb	r3, r3
 801a97a:	f003 0303 	and.w	r3, r3, #3
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d001      	beq.n	801a986 <tcp_receive+0x792>
 801a982:	2301      	movs	r3, #1
 801a984:	e000      	b.n	801a988 <tcp_receive+0x794>
 801a986:	2300      	movs	r3, #0
 801a988:	4423      	add	r3, r4
 801a98a:	b29a      	uxth	r2, r3
 801a98c:	4b3c      	ldr	r3, [pc, #240]	@ (801aa80 <tcp_receive+0x88c>)
 801a98e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a990:	4b3b      	ldr	r3, [pc, #236]	@ (801aa80 <tcp_receive+0x88c>)
 801a992:	881b      	ldrh	r3, [r3, #0]
 801a994:	461a      	mov	r2, r3
 801a996:	4b38      	ldr	r3, [pc, #224]	@ (801aa78 <tcp_receive+0x884>)
 801a998:	681b      	ldr	r3, [r3, #0]
 801a99a:	441a      	add	r2, r3
 801a99c:	687b      	ldr	r3, [r7, #4]
 801a99e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a9a0:	6879      	ldr	r1, [r7, #4]
 801a9a2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a9a4:	440b      	add	r3, r1
 801a9a6:	429a      	cmp	r2, r3
 801a9a8:	d006      	beq.n	801a9b8 <tcp_receive+0x7c4>
 801a9aa:	4b36      	ldr	r3, [pc, #216]	@ (801aa84 <tcp_receive+0x890>)
 801a9ac:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 801a9b0:	4935      	ldr	r1, [pc, #212]	@ (801aa88 <tcp_receive+0x894>)
 801a9b2:	4836      	ldr	r0, [pc, #216]	@ (801aa8c <tcp_receive+0x898>)
 801a9b4:	f005 fa52 	bl	801fe5c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	f000 80e6 	beq.w	801ab8e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a9c2:	4b2e      	ldr	r3, [pc, #184]	@ (801aa7c <tcp_receive+0x888>)
 801a9c4:	68db      	ldr	r3, [r3, #12]
 801a9c6:	899b      	ldrh	r3, [r3, #12]
 801a9c8:	b29b      	uxth	r3, r3
 801a9ca:	4618      	mov	r0, r3
 801a9cc:	f7fa ff26 	bl	801581c <lwip_htons>
 801a9d0:	4603      	mov	r3, r0
 801a9d2:	b2db      	uxtb	r3, r3
 801a9d4:	f003 0301 	and.w	r3, r3, #1
 801a9d8:	2b00      	cmp	r3, #0
 801a9da:	d010      	beq.n	801a9fe <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801a9dc:	e00a      	b.n	801a9f4 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a9e2:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a9e8:	681a      	ldr	r2, [r3, #0]
 801a9ea:	687b      	ldr	r3, [r7, #4]
 801a9ec:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 801a9ee:	68f8      	ldr	r0, [r7, #12]
 801a9f0:	f7fd fd93 	bl	801851a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a9f8:	2b00      	cmp	r3, #0
 801a9fa:	d1f0      	bne.n	801a9de <tcp_receive+0x7ea>
 801a9fc:	e0c7      	b.n	801ab8e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801a9fe:	687b      	ldr	r3, [r7, #4]
 801aa00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801aa02:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801aa04:	e051      	b.n	801aaaa <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801aa06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aa08:	68db      	ldr	r3, [r3, #12]
 801aa0a:	899b      	ldrh	r3, [r3, #12]
 801aa0c:	b29b      	uxth	r3, r3
 801aa0e:	4618      	mov	r0, r3
 801aa10:	f7fa ff04 	bl	801581c <lwip_htons>
 801aa14:	4603      	mov	r3, r0
 801aa16:	b2db      	uxtb	r3, r3
 801aa18:	f003 0301 	and.w	r3, r3, #1
 801aa1c:	2b00      	cmp	r3, #0
 801aa1e:	d03c      	beq.n	801aa9a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801aa20:	4b16      	ldr	r3, [pc, #88]	@ (801aa7c <tcp_receive+0x888>)
 801aa22:	68db      	ldr	r3, [r3, #12]
 801aa24:	899b      	ldrh	r3, [r3, #12]
 801aa26:	b29b      	uxth	r3, r3
 801aa28:	4618      	mov	r0, r3
 801aa2a:	f7fa fef7 	bl	801581c <lwip_htons>
 801aa2e:	4603      	mov	r3, r0
 801aa30:	b2db      	uxtb	r3, r3
 801aa32:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801aa36:	2b00      	cmp	r3, #0
 801aa38:	d12f      	bne.n	801aa9a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801aa3a:	4b10      	ldr	r3, [pc, #64]	@ (801aa7c <tcp_receive+0x888>)
 801aa3c:	68db      	ldr	r3, [r3, #12]
 801aa3e:	899b      	ldrh	r3, [r3, #12]
 801aa40:	b29c      	uxth	r4, r3
 801aa42:	2001      	movs	r0, #1
 801aa44:	f7fa feea 	bl	801581c <lwip_htons>
 801aa48:	4603      	mov	r3, r0
 801aa4a:	461a      	mov	r2, r3
 801aa4c:	4b0b      	ldr	r3, [pc, #44]	@ (801aa7c <tcp_receive+0x888>)
 801aa4e:	68db      	ldr	r3, [r3, #12]
 801aa50:	4322      	orrs	r2, r4
 801aa52:	b292      	uxth	r2, r2
 801aa54:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801aa56:	4b09      	ldr	r3, [pc, #36]	@ (801aa7c <tcp_receive+0x888>)
 801aa58:	891c      	ldrh	r4, [r3, #8]
 801aa5a:	4b08      	ldr	r3, [pc, #32]	@ (801aa7c <tcp_receive+0x888>)
 801aa5c:	68db      	ldr	r3, [r3, #12]
 801aa5e:	899b      	ldrh	r3, [r3, #12]
 801aa60:	b29b      	uxth	r3, r3
 801aa62:	4618      	mov	r0, r3
 801aa64:	f7fa feda 	bl	801581c <lwip_htons>
 801aa68:	4603      	mov	r3, r0
 801aa6a:	b2db      	uxtb	r3, r3
 801aa6c:	f003 0303 	and.w	r3, r3, #3
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	d00d      	beq.n	801aa90 <tcp_receive+0x89c>
 801aa74:	2301      	movs	r3, #1
 801aa76:	e00c      	b.n	801aa92 <tcp_receive+0x89e>
 801aa78:	24014524 	.word	0x24014524
 801aa7c:	24014504 	.word	0x24014504
 801aa80:	2401452e 	.word	0x2401452e
 801aa84:	080224bc 	.word	0x080224bc
 801aa88:	08022864 	.word	0x08022864
 801aa8c:	08022508 	.word	0x08022508
 801aa90:	2300      	movs	r3, #0
 801aa92:	4423      	add	r3, r4
 801aa94:	b29a      	uxth	r2, r3
 801aa96:	4b98      	ldr	r3, [pc, #608]	@ (801acf8 <tcp_receive+0xb04>)
 801aa98:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801aa9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aa9c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801aa9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aaa0:	681b      	ldr	r3, [r3, #0]
 801aaa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801aaa4:	6938      	ldr	r0, [r7, #16]
 801aaa6:	f7fd fd38 	bl	801851a <tcp_seg_free>
            while (next &&
 801aaaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aaac:	2b00      	cmp	r3, #0
 801aaae:	d00e      	beq.n	801aace <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801aab0:	4b91      	ldr	r3, [pc, #580]	@ (801acf8 <tcp_receive+0xb04>)
 801aab2:	881b      	ldrh	r3, [r3, #0]
 801aab4:	461a      	mov	r2, r3
 801aab6:	4b91      	ldr	r3, [pc, #580]	@ (801acfc <tcp_receive+0xb08>)
 801aab8:	681b      	ldr	r3, [r3, #0]
 801aaba:	441a      	add	r2, r3
 801aabc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aabe:	68db      	ldr	r3, [r3, #12]
 801aac0:	685b      	ldr	r3, [r3, #4]
 801aac2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801aac4:	8909      	ldrh	r1, [r1, #8]
 801aac6:	440b      	add	r3, r1
 801aac8:	1ad3      	subs	r3, r2, r3
            while (next &&
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	da9b      	bge.n	801aa06 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801aace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	d059      	beq.n	801ab88 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801aad4:	4b88      	ldr	r3, [pc, #544]	@ (801acf8 <tcp_receive+0xb04>)
 801aad6:	881b      	ldrh	r3, [r3, #0]
 801aad8:	461a      	mov	r2, r3
 801aada:	4b88      	ldr	r3, [pc, #544]	@ (801acfc <tcp_receive+0xb08>)
 801aadc:	681b      	ldr	r3, [r3, #0]
 801aade:	441a      	add	r2, r3
 801aae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aae2:	68db      	ldr	r3, [r3, #12]
 801aae4:	685b      	ldr	r3, [r3, #4]
 801aae6:	1ad3      	subs	r3, r2, r3
            if (next &&
 801aae8:	2b00      	cmp	r3, #0
 801aaea:	dd4d      	ble.n	801ab88 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801aaec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aaee:	68db      	ldr	r3, [r3, #12]
 801aaf0:	685b      	ldr	r3, [r3, #4]
 801aaf2:	b29a      	uxth	r2, r3
 801aaf4:	4b81      	ldr	r3, [pc, #516]	@ (801acfc <tcp_receive+0xb08>)
 801aaf6:	681b      	ldr	r3, [r3, #0]
 801aaf8:	b29b      	uxth	r3, r3
 801aafa:	1ad3      	subs	r3, r2, r3
 801aafc:	b29a      	uxth	r2, r3
 801aafe:	4b80      	ldr	r3, [pc, #512]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab00:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ab02:	4b7f      	ldr	r3, [pc, #508]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab04:	68db      	ldr	r3, [r3, #12]
 801ab06:	899b      	ldrh	r3, [r3, #12]
 801ab08:	b29b      	uxth	r3, r3
 801ab0a:	4618      	mov	r0, r3
 801ab0c:	f7fa fe86 	bl	801581c <lwip_htons>
 801ab10:	4603      	mov	r3, r0
 801ab12:	b2db      	uxtb	r3, r3
 801ab14:	f003 0302 	and.w	r3, r3, #2
 801ab18:	2b00      	cmp	r3, #0
 801ab1a:	d005      	beq.n	801ab28 <tcp_receive+0x934>
                inseg.len -= 1;
 801ab1c:	4b78      	ldr	r3, [pc, #480]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab1e:	891b      	ldrh	r3, [r3, #8]
 801ab20:	3b01      	subs	r3, #1
 801ab22:	b29a      	uxth	r2, r3
 801ab24:	4b76      	ldr	r3, [pc, #472]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab26:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801ab28:	4b75      	ldr	r3, [pc, #468]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab2a:	685b      	ldr	r3, [r3, #4]
 801ab2c:	4a74      	ldr	r2, [pc, #464]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab2e:	8912      	ldrh	r2, [r2, #8]
 801ab30:	4611      	mov	r1, r2
 801ab32:	4618      	mov	r0, r3
 801ab34:	f7fc f8da 	bl	8016cec <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801ab38:	4b71      	ldr	r3, [pc, #452]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab3a:	891c      	ldrh	r4, [r3, #8]
 801ab3c:	4b70      	ldr	r3, [pc, #448]	@ (801ad00 <tcp_receive+0xb0c>)
 801ab3e:	68db      	ldr	r3, [r3, #12]
 801ab40:	899b      	ldrh	r3, [r3, #12]
 801ab42:	b29b      	uxth	r3, r3
 801ab44:	4618      	mov	r0, r3
 801ab46:	f7fa fe69 	bl	801581c <lwip_htons>
 801ab4a:	4603      	mov	r3, r0
 801ab4c:	b2db      	uxtb	r3, r3
 801ab4e:	f003 0303 	and.w	r3, r3, #3
 801ab52:	2b00      	cmp	r3, #0
 801ab54:	d001      	beq.n	801ab5a <tcp_receive+0x966>
 801ab56:	2301      	movs	r3, #1
 801ab58:	e000      	b.n	801ab5c <tcp_receive+0x968>
 801ab5a:	2300      	movs	r3, #0
 801ab5c:	4423      	add	r3, r4
 801ab5e:	b29a      	uxth	r2, r3
 801ab60:	4b65      	ldr	r3, [pc, #404]	@ (801acf8 <tcp_receive+0xb04>)
 801ab62:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801ab64:	4b64      	ldr	r3, [pc, #400]	@ (801acf8 <tcp_receive+0xb04>)
 801ab66:	881b      	ldrh	r3, [r3, #0]
 801ab68:	461a      	mov	r2, r3
 801ab6a:	4b64      	ldr	r3, [pc, #400]	@ (801acfc <tcp_receive+0xb08>)
 801ab6c:	681b      	ldr	r3, [r3, #0]
 801ab6e:	441a      	add	r2, r3
 801ab70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ab72:	68db      	ldr	r3, [r3, #12]
 801ab74:	685b      	ldr	r3, [r3, #4]
 801ab76:	429a      	cmp	r2, r3
 801ab78:	d006      	beq.n	801ab88 <tcp_receive+0x994>
 801ab7a:	4b62      	ldr	r3, [pc, #392]	@ (801ad04 <tcp_receive+0xb10>)
 801ab7c:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 801ab80:	4961      	ldr	r1, [pc, #388]	@ (801ad08 <tcp_receive+0xb14>)
 801ab82:	4862      	ldr	r0, [pc, #392]	@ (801ad0c <tcp_receive+0xb18>)
 801ab84:	f005 f96a 	bl	801fe5c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801ab88:	687b      	ldr	r3, [r7, #4]
 801ab8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ab8c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801ab8e:	4b5a      	ldr	r3, [pc, #360]	@ (801acf8 <tcp_receive+0xb04>)
 801ab90:	881b      	ldrh	r3, [r3, #0]
 801ab92:	461a      	mov	r2, r3
 801ab94:	4b59      	ldr	r3, [pc, #356]	@ (801acfc <tcp_receive+0xb08>)
 801ab96:	681b      	ldr	r3, [r3, #0]
 801ab98:	441a      	add	r2, r3
 801ab9a:	687b      	ldr	r3, [r7, #4]
 801ab9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801ab9e:	687b      	ldr	r3, [r7, #4]
 801aba0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801aba2:	4b55      	ldr	r3, [pc, #340]	@ (801acf8 <tcp_receive+0xb04>)
 801aba4:	881b      	ldrh	r3, [r3, #0]
 801aba6:	429a      	cmp	r2, r3
 801aba8:	d206      	bcs.n	801abb8 <tcp_receive+0x9c4>
 801abaa:	4b56      	ldr	r3, [pc, #344]	@ (801ad04 <tcp_receive+0xb10>)
 801abac:	f240 6207 	movw	r2, #1543	@ 0x607
 801abb0:	4957      	ldr	r1, [pc, #348]	@ (801ad10 <tcp_receive+0xb1c>)
 801abb2:	4856      	ldr	r0, [pc, #344]	@ (801ad0c <tcp_receive+0xb18>)
 801abb4:	f005 f952 	bl	801fe5c <iprintf>
        pcb->rcv_wnd -= tcplen;
 801abb8:	687b      	ldr	r3, [r7, #4]
 801abba:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801abbc:	4b4e      	ldr	r3, [pc, #312]	@ (801acf8 <tcp_receive+0xb04>)
 801abbe:	881b      	ldrh	r3, [r3, #0]
 801abc0:	1ad3      	subs	r3, r2, r3
 801abc2:	b29a      	uxth	r2, r3
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801abc8:	6878      	ldr	r0, [r7, #4]
 801abca:	f7fc ffc5 	bl	8017b58 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801abce:	4b4c      	ldr	r3, [pc, #304]	@ (801ad00 <tcp_receive+0xb0c>)
 801abd0:	685b      	ldr	r3, [r3, #4]
 801abd2:	891b      	ldrh	r3, [r3, #8]
 801abd4:	2b00      	cmp	r3, #0
 801abd6:	d006      	beq.n	801abe6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801abd8:	4b49      	ldr	r3, [pc, #292]	@ (801ad00 <tcp_receive+0xb0c>)
 801abda:	685b      	ldr	r3, [r3, #4]
 801abdc:	4a4d      	ldr	r2, [pc, #308]	@ (801ad14 <tcp_receive+0xb20>)
 801abde:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801abe0:	4b47      	ldr	r3, [pc, #284]	@ (801ad00 <tcp_receive+0xb0c>)
 801abe2:	2200      	movs	r2, #0
 801abe4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801abe6:	4b46      	ldr	r3, [pc, #280]	@ (801ad00 <tcp_receive+0xb0c>)
 801abe8:	68db      	ldr	r3, [r3, #12]
 801abea:	899b      	ldrh	r3, [r3, #12]
 801abec:	b29b      	uxth	r3, r3
 801abee:	4618      	mov	r0, r3
 801abf0:	f7fa fe14 	bl	801581c <lwip_htons>
 801abf4:	4603      	mov	r3, r0
 801abf6:	b2db      	uxtb	r3, r3
 801abf8:	f003 0301 	and.w	r3, r3, #1
 801abfc:	2b00      	cmp	r3, #0
 801abfe:	f000 80b8 	beq.w	801ad72 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801ac02:	4b45      	ldr	r3, [pc, #276]	@ (801ad18 <tcp_receive+0xb24>)
 801ac04:	781b      	ldrb	r3, [r3, #0]
 801ac06:	f043 0320 	orr.w	r3, r3, #32
 801ac0a:	b2da      	uxtb	r2, r3
 801ac0c:	4b42      	ldr	r3, [pc, #264]	@ (801ad18 <tcp_receive+0xb24>)
 801ac0e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801ac10:	e0af      	b.n	801ad72 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801ac12:	687b      	ldr	r3, [r7, #4]
 801ac14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ac16:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ac1c:	68db      	ldr	r3, [r3, #12]
 801ac1e:	685b      	ldr	r3, [r3, #4]
 801ac20:	4a36      	ldr	r2, [pc, #216]	@ (801acfc <tcp_receive+0xb08>)
 801ac22:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801ac24:	68bb      	ldr	r3, [r7, #8]
 801ac26:	891b      	ldrh	r3, [r3, #8]
 801ac28:	461c      	mov	r4, r3
 801ac2a:	68bb      	ldr	r3, [r7, #8]
 801ac2c:	68db      	ldr	r3, [r3, #12]
 801ac2e:	899b      	ldrh	r3, [r3, #12]
 801ac30:	b29b      	uxth	r3, r3
 801ac32:	4618      	mov	r0, r3
 801ac34:	f7fa fdf2 	bl	801581c <lwip_htons>
 801ac38:	4603      	mov	r3, r0
 801ac3a:	b2db      	uxtb	r3, r3
 801ac3c:	f003 0303 	and.w	r3, r3, #3
 801ac40:	2b00      	cmp	r3, #0
 801ac42:	d001      	beq.n	801ac48 <tcp_receive+0xa54>
 801ac44:	2301      	movs	r3, #1
 801ac46:	e000      	b.n	801ac4a <tcp_receive+0xa56>
 801ac48:	2300      	movs	r3, #0
 801ac4a:	191a      	adds	r2, r3, r4
 801ac4c:	687b      	ldr	r3, [r7, #4]
 801ac4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac50:	441a      	add	r2, r3
 801ac52:	687b      	ldr	r3, [r7, #4]
 801ac54:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801ac56:	687b      	ldr	r3, [r7, #4]
 801ac58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801ac5a:	461c      	mov	r4, r3
 801ac5c:	68bb      	ldr	r3, [r7, #8]
 801ac5e:	891b      	ldrh	r3, [r3, #8]
 801ac60:	461d      	mov	r5, r3
 801ac62:	68bb      	ldr	r3, [r7, #8]
 801ac64:	68db      	ldr	r3, [r3, #12]
 801ac66:	899b      	ldrh	r3, [r3, #12]
 801ac68:	b29b      	uxth	r3, r3
 801ac6a:	4618      	mov	r0, r3
 801ac6c:	f7fa fdd6 	bl	801581c <lwip_htons>
 801ac70:	4603      	mov	r3, r0
 801ac72:	b2db      	uxtb	r3, r3
 801ac74:	f003 0303 	and.w	r3, r3, #3
 801ac78:	2b00      	cmp	r3, #0
 801ac7a:	d001      	beq.n	801ac80 <tcp_receive+0xa8c>
 801ac7c:	2301      	movs	r3, #1
 801ac7e:	e000      	b.n	801ac82 <tcp_receive+0xa8e>
 801ac80:	2300      	movs	r3, #0
 801ac82:	442b      	add	r3, r5
 801ac84:	429c      	cmp	r4, r3
 801ac86:	d206      	bcs.n	801ac96 <tcp_receive+0xaa2>
 801ac88:	4b1e      	ldr	r3, [pc, #120]	@ (801ad04 <tcp_receive+0xb10>)
 801ac8a:	f240 622b 	movw	r2, #1579	@ 0x62b
 801ac8e:	4923      	ldr	r1, [pc, #140]	@ (801ad1c <tcp_receive+0xb28>)
 801ac90:	481e      	ldr	r0, [pc, #120]	@ (801ad0c <tcp_receive+0xb18>)
 801ac92:	f005 f8e3 	bl	801fe5c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801ac96:	68bb      	ldr	r3, [r7, #8]
 801ac98:	891b      	ldrh	r3, [r3, #8]
 801ac9a:	461c      	mov	r4, r3
 801ac9c:	68bb      	ldr	r3, [r7, #8]
 801ac9e:	68db      	ldr	r3, [r3, #12]
 801aca0:	899b      	ldrh	r3, [r3, #12]
 801aca2:	b29b      	uxth	r3, r3
 801aca4:	4618      	mov	r0, r3
 801aca6:	f7fa fdb9 	bl	801581c <lwip_htons>
 801acaa:	4603      	mov	r3, r0
 801acac:	b2db      	uxtb	r3, r3
 801acae:	f003 0303 	and.w	r3, r3, #3
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	d001      	beq.n	801acba <tcp_receive+0xac6>
 801acb6:	2301      	movs	r3, #1
 801acb8:	e000      	b.n	801acbc <tcp_receive+0xac8>
 801acba:	2300      	movs	r3, #0
 801acbc:	1919      	adds	r1, r3, r4
 801acbe:	687b      	ldr	r3, [r7, #4]
 801acc0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801acc2:	b28b      	uxth	r3, r1
 801acc4:	1ad3      	subs	r3, r2, r3
 801acc6:	b29a      	uxth	r2, r3
 801acc8:	687b      	ldr	r3, [r7, #4]
 801acca:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801accc:	6878      	ldr	r0, [r7, #4]
 801acce:	f7fc ff43 	bl	8017b58 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801acd2:	68bb      	ldr	r3, [r7, #8]
 801acd4:	685b      	ldr	r3, [r3, #4]
 801acd6:	891b      	ldrh	r3, [r3, #8]
 801acd8:	2b00      	cmp	r3, #0
 801acda:	d028      	beq.n	801ad2e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801acdc:	4b0d      	ldr	r3, [pc, #52]	@ (801ad14 <tcp_receive+0xb20>)
 801acde:	681b      	ldr	r3, [r3, #0]
 801ace0:	2b00      	cmp	r3, #0
 801ace2:	d01d      	beq.n	801ad20 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801ace4:	4b0b      	ldr	r3, [pc, #44]	@ (801ad14 <tcp_receive+0xb20>)
 801ace6:	681a      	ldr	r2, [r3, #0]
 801ace8:	68bb      	ldr	r3, [r7, #8]
 801acea:	685b      	ldr	r3, [r3, #4]
 801acec:	4619      	mov	r1, r3
 801acee:	4610      	mov	r0, r2
 801acf0:	f7fc fa50 	bl	8017194 <pbuf_cat>
 801acf4:	e018      	b.n	801ad28 <tcp_receive+0xb34>
 801acf6:	bf00      	nop
 801acf8:	2401452e 	.word	0x2401452e
 801acfc:	24014524 	.word	0x24014524
 801ad00:	24014504 	.word	0x24014504
 801ad04:	080224bc 	.word	0x080224bc
 801ad08:	0802289c 	.word	0x0802289c
 801ad0c:	08022508 	.word	0x08022508
 801ad10:	080228d8 	.word	0x080228d8
 801ad14:	24014534 	.word	0x24014534
 801ad18:	24014531 	.word	0x24014531
 801ad1c:	080228f8 	.word	0x080228f8
            } else {
              recv_data = cseg->p;
 801ad20:	68bb      	ldr	r3, [r7, #8]
 801ad22:	685b      	ldr	r3, [r3, #4]
 801ad24:	4a70      	ldr	r2, [pc, #448]	@ (801aee8 <tcp_receive+0xcf4>)
 801ad26:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801ad28:	68bb      	ldr	r3, [r7, #8]
 801ad2a:	2200      	movs	r2, #0
 801ad2c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801ad2e:	68bb      	ldr	r3, [r7, #8]
 801ad30:	68db      	ldr	r3, [r3, #12]
 801ad32:	899b      	ldrh	r3, [r3, #12]
 801ad34:	b29b      	uxth	r3, r3
 801ad36:	4618      	mov	r0, r3
 801ad38:	f7fa fd70 	bl	801581c <lwip_htons>
 801ad3c:	4603      	mov	r3, r0
 801ad3e:	b2db      	uxtb	r3, r3
 801ad40:	f003 0301 	and.w	r3, r3, #1
 801ad44:	2b00      	cmp	r3, #0
 801ad46:	d00d      	beq.n	801ad64 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801ad48:	4b68      	ldr	r3, [pc, #416]	@ (801aeec <tcp_receive+0xcf8>)
 801ad4a:	781b      	ldrb	r3, [r3, #0]
 801ad4c:	f043 0320 	orr.w	r3, r3, #32
 801ad50:	b2da      	uxtb	r2, r3
 801ad52:	4b66      	ldr	r3, [pc, #408]	@ (801aeec <tcp_receive+0xcf8>)
 801ad54:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801ad56:	687b      	ldr	r3, [r7, #4]
 801ad58:	7d1b      	ldrb	r3, [r3, #20]
 801ad5a:	2b04      	cmp	r3, #4
 801ad5c:	d102      	bne.n	801ad64 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	2207      	movs	r2, #7
 801ad62:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801ad64:	68bb      	ldr	r3, [r7, #8]
 801ad66:	681a      	ldr	r2, [r3, #0]
 801ad68:	687b      	ldr	r3, [r7, #4]
 801ad6a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801ad6c:	68b8      	ldr	r0, [r7, #8]
 801ad6e:	f7fd fbd4 	bl	801851a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801ad72:	687b      	ldr	r3, [r7, #4]
 801ad74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ad76:	2b00      	cmp	r3, #0
 801ad78:	d008      	beq.n	801ad8c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801ad7a:	687b      	ldr	r3, [r7, #4]
 801ad7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ad7e:	68db      	ldr	r3, [r3, #12]
 801ad80:	685a      	ldr	r2, [r3, #4]
 801ad82:	687b      	ldr	r3, [r7, #4]
 801ad84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801ad86:	429a      	cmp	r2, r3
 801ad88:	f43f af43 	beq.w	801ac12 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801ad8c:	687b      	ldr	r3, [r7, #4]
 801ad8e:	8b5b      	ldrh	r3, [r3, #26]
 801ad90:	f003 0301 	and.w	r3, r3, #1
 801ad94:	2b00      	cmp	r3, #0
 801ad96:	d00e      	beq.n	801adb6 <tcp_receive+0xbc2>
 801ad98:	687b      	ldr	r3, [r7, #4]
 801ad9a:	8b5b      	ldrh	r3, [r3, #26]
 801ad9c:	f023 0301 	bic.w	r3, r3, #1
 801ada0:	b29a      	uxth	r2, r3
 801ada2:	687b      	ldr	r3, [r7, #4]
 801ada4:	835a      	strh	r2, [r3, #26]
 801ada6:	687b      	ldr	r3, [r7, #4]
 801ada8:	8b5b      	ldrh	r3, [r3, #26]
 801adaa:	f043 0302 	orr.w	r3, r3, #2
 801adae:	b29a      	uxth	r2, r3
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801adb4:	e187      	b.n	801b0c6 <tcp_receive+0xed2>
        tcp_ack(pcb);
 801adb6:	687b      	ldr	r3, [r7, #4]
 801adb8:	8b5b      	ldrh	r3, [r3, #26]
 801adba:	f043 0301 	orr.w	r3, r3, #1
 801adbe:	b29a      	uxth	r2, r3
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801adc4:	e17f      	b.n	801b0c6 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801adc6:	687b      	ldr	r3, [r7, #4]
 801adc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801adca:	2b00      	cmp	r3, #0
 801adcc:	d106      	bne.n	801addc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801adce:	4848      	ldr	r0, [pc, #288]	@ (801aef0 <tcp_receive+0xcfc>)
 801add0:	f7fd fbbc 	bl	801854c <tcp_seg_copy>
 801add4:	4602      	mov	r2, r0
 801add6:	687b      	ldr	r3, [r7, #4]
 801add8:	675a      	str	r2, [r3, #116]	@ 0x74
 801adda:	e16c      	b.n	801b0b6 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801addc:	2300      	movs	r3, #0
 801adde:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801ade0:	687b      	ldr	r3, [r7, #4]
 801ade2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801ade4:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ade6:	e156      	b.n	801b096 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801ade8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801adea:	68db      	ldr	r3, [r3, #12]
 801adec:	685a      	ldr	r2, [r3, #4]
 801adee:	4b41      	ldr	r3, [pc, #260]	@ (801aef4 <tcp_receive+0xd00>)
 801adf0:	681b      	ldr	r3, [r3, #0]
 801adf2:	429a      	cmp	r2, r3
 801adf4:	d11d      	bne.n	801ae32 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801adf6:	4b3e      	ldr	r3, [pc, #248]	@ (801aef0 <tcp_receive+0xcfc>)
 801adf8:	891a      	ldrh	r2, [r3, #8]
 801adfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801adfc:	891b      	ldrh	r3, [r3, #8]
 801adfe:	429a      	cmp	r2, r3
 801ae00:	f240 814e 	bls.w	801b0a0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801ae04:	483a      	ldr	r0, [pc, #232]	@ (801aef0 <tcp_receive+0xcfc>)
 801ae06:	f7fd fba1 	bl	801854c <tcp_seg_copy>
 801ae0a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801ae0c:	697b      	ldr	r3, [r7, #20]
 801ae0e:	2b00      	cmp	r3, #0
 801ae10:	f000 8148 	beq.w	801b0a4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801ae14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae16:	2b00      	cmp	r3, #0
 801ae18:	d003      	beq.n	801ae22 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801ae1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae1c:	697a      	ldr	r2, [r7, #20]
 801ae1e:	601a      	str	r2, [r3, #0]
 801ae20:	e002      	b.n	801ae28 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801ae22:	687b      	ldr	r3, [r7, #4]
 801ae24:	697a      	ldr	r2, [r7, #20]
 801ae26:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801ae28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801ae2a:	6978      	ldr	r0, [r7, #20]
 801ae2c:	f7ff f8de 	bl	8019fec <tcp_oos_insert_segment>
                }
                break;
 801ae30:	e138      	b.n	801b0a4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801ae32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae34:	2b00      	cmp	r3, #0
 801ae36:	d117      	bne.n	801ae68 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801ae38:	4b2e      	ldr	r3, [pc, #184]	@ (801aef4 <tcp_receive+0xd00>)
 801ae3a:	681a      	ldr	r2, [r3, #0]
 801ae3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ae3e:	68db      	ldr	r3, [r3, #12]
 801ae40:	685b      	ldr	r3, [r3, #4]
 801ae42:	1ad3      	subs	r3, r2, r3
 801ae44:	2b00      	cmp	r3, #0
 801ae46:	da57      	bge.n	801aef8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801ae48:	4829      	ldr	r0, [pc, #164]	@ (801aef0 <tcp_receive+0xcfc>)
 801ae4a:	f7fd fb7f 	bl	801854c <tcp_seg_copy>
 801ae4e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801ae50:	69bb      	ldr	r3, [r7, #24]
 801ae52:	2b00      	cmp	r3, #0
 801ae54:	f000 8128 	beq.w	801b0a8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801ae58:	687b      	ldr	r3, [r7, #4]
 801ae5a:	69ba      	ldr	r2, [r7, #24]
 801ae5c:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801ae5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801ae60:	69b8      	ldr	r0, [r7, #24]
 801ae62:	f7ff f8c3 	bl	8019fec <tcp_oos_insert_segment>
                  }
                  break;
 801ae66:	e11f      	b.n	801b0a8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801ae68:	4b22      	ldr	r3, [pc, #136]	@ (801aef4 <tcp_receive+0xd00>)
 801ae6a:	681a      	ldr	r2, [r3, #0]
 801ae6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae6e:	68db      	ldr	r3, [r3, #12]
 801ae70:	685b      	ldr	r3, [r3, #4]
 801ae72:	1ad3      	subs	r3, r2, r3
 801ae74:	3b01      	subs	r3, #1
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	db3e      	blt.n	801aef8 <tcp_receive+0xd04>
 801ae7a:	4b1e      	ldr	r3, [pc, #120]	@ (801aef4 <tcp_receive+0xd00>)
 801ae7c:	681a      	ldr	r2, [r3, #0]
 801ae7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ae80:	68db      	ldr	r3, [r3, #12]
 801ae82:	685b      	ldr	r3, [r3, #4]
 801ae84:	1ad3      	subs	r3, r2, r3
 801ae86:	3301      	adds	r3, #1
 801ae88:	2b00      	cmp	r3, #0
 801ae8a:	dc35      	bgt.n	801aef8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801ae8c:	4818      	ldr	r0, [pc, #96]	@ (801aef0 <tcp_receive+0xcfc>)
 801ae8e:	f7fd fb5d 	bl	801854c <tcp_seg_copy>
 801ae92:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801ae94:	69fb      	ldr	r3, [r7, #28]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	f000 8108 	beq.w	801b0ac <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801ae9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae9e:	68db      	ldr	r3, [r3, #12]
 801aea0:	685b      	ldr	r3, [r3, #4]
 801aea2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801aea4:	8912      	ldrh	r2, [r2, #8]
 801aea6:	441a      	add	r2, r3
 801aea8:	4b12      	ldr	r3, [pc, #72]	@ (801aef4 <tcp_receive+0xd00>)
 801aeaa:	681b      	ldr	r3, [r3, #0]
 801aeac:	1ad3      	subs	r3, r2, r3
 801aeae:	2b00      	cmp	r3, #0
 801aeb0:	dd12      	ble.n	801aed8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801aeb2:	4b10      	ldr	r3, [pc, #64]	@ (801aef4 <tcp_receive+0xd00>)
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	b29a      	uxth	r2, r3
 801aeb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aeba:	68db      	ldr	r3, [r3, #12]
 801aebc:	685b      	ldr	r3, [r3, #4]
 801aebe:	b29b      	uxth	r3, r3
 801aec0:	1ad3      	subs	r3, r2, r3
 801aec2:	b29a      	uxth	r2, r3
 801aec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aec6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801aec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aeca:	685a      	ldr	r2, [r3, #4]
 801aecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aece:	891b      	ldrh	r3, [r3, #8]
 801aed0:	4619      	mov	r1, r3
 801aed2:	4610      	mov	r0, r2
 801aed4:	f7fb ff0a 	bl	8016cec <pbuf_realloc>
                    }
                    prev->next = cseg;
 801aed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aeda:	69fa      	ldr	r2, [r7, #28]
 801aedc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801aede:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801aee0:	69f8      	ldr	r0, [r7, #28]
 801aee2:	f7ff f883 	bl	8019fec <tcp_oos_insert_segment>
                  }
                  break;
 801aee6:	e0e1      	b.n	801b0ac <tcp_receive+0xeb8>
 801aee8:	24014534 	.word	0x24014534
 801aeec:	24014531 	.word	0x24014531
 801aef0:	24014504 	.word	0x24014504
 801aef4:	24014524 	.word	0x24014524
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801aef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aefa:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801aefc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aefe:	681b      	ldr	r3, [r3, #0]
 801af00:	2b00      	cmp	r3, #0
 801af02:	f040 80c5 	bne.w	801b090 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801af06:	4b7f      	ldr	r3, [pc, #508]	@ (801b104 <tcp_receive+0xf10>)
 801af08:	681a      	ldr	r2, [r3, #0]
 801af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af0c:	68db      	ldr	r3, [r3, #12]
 801af0e:	685b      	ldr	r3, [r3, #4]
 801af10:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801af12:	2b00      	cmp	r3, #0
 801af14:	f340 80bc 	ble.w	801b090 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801af18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af1a:	68db      	ldr	r3, [r3, #12]
 801af1c:	899b      	ldrh	r3, [r3, #12]
 801af1e:	b29b      	uxth	r3, r3
 801af20:	4618      	mov	r0, r3
 801af22:	f7fa fc7b 	bl	801581c <lwip_htons>
 801af26:	4603      	mov	r3, r0
 801af28:	b2db      	uxtb	r3, r3
 801af2a:	f003 0301 	and.w	r3, r3, #1
 801af2e:	2b00      	cmp	r3, #0
 801af30:	f040 80be 	bne.w	801b0b0 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801af34:	4874      	ldr	r0, [pc, #464]	@ (801b108 <tcp_receive+0xf14>)
 801af36:	f7fd fb09 	bl	801854c <tcp_seg_copy>
 801af3a:	4602      	mov	r2, r0
 801af3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af3e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801af40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af42:	681b      	ldr	r3, [r3, #0]
 801af44:	2b00      	cmp	r3, #0
 801af46:	f000 80b5 	beq.w	801b0b4 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801af4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af4c:	68db      	ldr	r3, [r3, #12]
 801af4e:	685b      	ldr	r3, [r3, #4]
 801af50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801af52:	8912      	ldrh	r2, [r2, #8]
 801af54:	441a      	add	r2, r3
 801af56:	4b6b      	ldr	r3, [pc, #428]	@ (801b104 <tcp_receive+0xf10>)
 801af58:	681b      	ldr	r3, [r3, #0]
 801af5a:	1ad3      	subs	r3, r2, r3
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	dd12      	ble.n	801af86 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801af60:	4b68      	ldr	r3, [pc, #416]	@ (801b104 <tcp_receive+0xf10>)
 801af62:	681b      	ldr	r3, [r3, #0]
 801af64:	b29a      	uxth	r2, r3
 801af66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af68:	68db      	ldr	r3, [r3, #12]
 801af6a:	685b      	ldr	r3, [r3, #4]
 801af6c:	b29b      	uxth	r3, r3
 801af6e:	1ad3      	subs	r3, r2, r3
 801af70:	b29a      	uxth	r2, r3
 801af72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af74:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801af76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af78:	685a      	ldr	r2, [r3, #4]
 801af7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af7c:	891b      	ldrh	r3, [r3, #8]
 801af7e:	4619      	mov	r1, r3
 801af80:	4610      	mov	r0, r2
 801af82:	f7fb feb3 	bl	8016cec <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801af86:	4b61      	ldr	r3, [pc, #388]	@ (801b10c <tcp_receive+0xf18>)
 801af88:	881b      	ldrh	r3, [r3, #0]
 801af8a:	461a      	mov	r2, r3
 801af8c:	4b5d      	ldr	r3, [pc, #372]	@ (801b104 <tcp_receive+0xf10>)
 801af8e:	681b      	ldr	r3, [r3, #0]
 801af90:	441a      	add	r2, r3
 801af92:	687b      	ldr	r3, [r7, #4]
 801af94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801af96:	6879      	ldr	r1, [r7, #4]
 801af98:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801af9a:	440b      	add	r3, r1
 801af9c:	1ad3      	subs	r3, r2, r3
 801af9e:	2b00      	cmp	r3, #0
 801afa0:	f340 8088 	ble.w	801b0b4 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801afa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801afa6:	681b      	ldr	r3, [r3, #0]
 801afa8:	68db      	ldr	r3, [r3, #12]
 801afaa:	899b      	ldrh	r3, [r3, #12]
 801afac:	b29b      	uxth	r3, r3
 801afae:	4618      	mov	r0, r3
 801afb0:	f7fa fc34 	bl	801581c <lwip_htons>
 801afb4:	4603      	mov	r3, r0
 801afb6:	b2db      	uxtb	r3, r3
 801afb8:	f003 0301 	and.w	r3, r3, #1
 801afbc:	2b00      	cmp	r3, #0
 801afbe:	d021      	beq.n	801b004 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801afc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801afc2:	681b      	ldr	r3, [r3, #0]
 801afc4:	68db      	ldr	r3, [r3, #12]
 801afc6:	899b      	ldrh	r3, [r3, #12]
 801afc8:	b29b      	uxth	r3, r3
 801afca:	b21b      	sxth	r3, r3
 801afcc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801afd0:	b21c      	sxth	r4, r3
 801afd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801afd4:	681b      	ldr	r3, [r3, #0]
 801afd6:	68db      	ldr	r3, [r3, #12]
 801afd8:	899b      	ldrh	r3, [r3, #12]
 801afda:	b29b      	uxth	r3, r3
 801afdc:	4618      	mov	r0, r3
 801afde:	f7fa fc1d 	bl	801581c <lwip_htons>
 801afe2:	4603      	mov	r3, r0
 801afe4:	b2db      	uxtb	r3, r3
 801afe6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801afea:	b29b      	uxth	r3, r3
 801afec:	4618      	mov	r0, r3
 801afee:	f7fa fc15 	bl	801581c <lwip_htons>
 801aff2:	4603      	mov	r3, r0
 801aff4:	b21b      	sxth	r3, r3
 801aff6:	4323      	orrs	r3, r4
 801aff8:	b21a      	sxth	r2, r3
 801affa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	68db      	ldr	r3, [r3, #12]
 801b000:	b292      	uxth	r2, r2
 801b002:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801b004:	687b      	ldr	r3, [r7, #4]
 801b006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b008:	b29a      	uxth	r2, r3
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801b00e:	4413      	add	r3, r2
 801b010:	b299      	uxth	r1, r3
 801b012:	4b3c      	ldr	r3, [pc, #240]	@ (801b104 <tcp_receive+0xf10>)
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	b29a      	uxth	r2, r3
 801b018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b01a:	681b      	ldr	r3, [r3, #0]
 801b01c:	1a8a      	subs	r2, r1, r2
 801b01e:	b292      	uxth	r2, r2
 801b020:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801b022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	685a      	ldr	r2, [r3, #4]
 801b028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b02a:	681b      	ldr	r3, [r3, #0]
 801b02c:	891b      	ldrh	r3, [r3, #8]
 801b02e:	4619      	mov	r1, r3
 801b030:	4610      	mov	r0, r2
 801b032:	f7fb fe5b 	bl	8016cec <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801b036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b038:	681b      	ldr	r3, [r3, #0]
 801b03a:	891c      	ldrh	r4, [r3, #8]
 801b03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b03e:	681b      	ldr	r3, [r3, #0]
 801b040:	68db      	ldr	r3, [r3, #12]
 801b042:	899b      	ldrh	r3, [r3, #12]
 801b044:	b29b      	uxth	r3, r3
 801b046:	4618      	mov	r0, r3
 801b048:	f7fa fbe8 	bl	801581c <lwip_htons>
 801b04c:	4603      	mov	r3, r0
 801b04e:	b2db      	uxtb	r3, r3
 801b050:	f003 0303 	and.w	r3, r3, #3
 801b054:	2b00      	cmp	r3, #0
 801b056:	d001      	beq.n	801b05c <tcp_receive+0xe68>
 801b058:	2301      	movs	r3, #1
 801b05a:	e000      	b.n	801b05e <tcp_receive+0xe6a>
 801b05c:	2300      	movs	r3, #0
 801b05e:	4423      	add	r3, r4
 801b060:	b29a      	uxth	r2, r3
 801b062:	4b2a      	ldr	r3, [pc, #168]	@ (801b10c <tcp_receive+0xf18>)
 801b064:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b066:	4b29      	ldr	r3, [pc, #164]	@ (801b10c <tcp_receive+0xf18>)
 801b068:	881b      	ldrh	r3, [r3, #0]
 801b06a:	461a      	mov	r2, r3
 801b06c:	4b25      	ldr	r3, [pc, #148]	@ (801b104 <tcp_receive+0xf10>)
 801b06e:	681b      	ldr	r3, [r3, #0]
 801b070:	441a      	add	r2, r3
 801b072:	687b      	ldr	r3, [r7, #4]
 801b074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b076:	6879      	ldr	r1, [r7, #4]
 801b078:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801b07a:	440b      	add	r3, r1
 801b07c:	429a      	cmp	r2, r3
 801b07e:	d019      	beq.n	801b0b4 <tcp_receive+0xec0>
 801b080:	4b23      	ldr	r3, [pc, #140]	@ (801b110 <tcp_receive+0xf1c>)
 801b082:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801b086:	4923      	ldr	r1, [pc, #140]	@ (801b114 <tcp_receive+0xf20>)
 801b088:	4823      	ldr	r0, [pc, #140]	@ (801b118 <tcp_receive+0xf24>)
 801b08a:	f004 fee7 	bl	801fe5c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801b08e:	e011      	b.n	801b0b4 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801b090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	63bb      	str	r3, [r7, #56]	@ 0x38
 801b096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b098:	2b00      	cmp	r3, #0
 801b09a:	f47f aea5 	bne.w	801ade8 <tcp_receive+0xbf4>
 801b09e:	e00a      	b.n	801b0b6 <tcp_receive+0xec2>
                break;
 801b0a0:	bf00      	nop
 801b0a2:	e008      	b.n	801b0b6 <tcp_receive+0xec2>
                break;
 801b0a4:	bf00      	nop
 801b0a6:	e006      	b.n	801b0b6 <tcp_receive+0xec2>
                  break;
 801b0a8:	bf00      	nop
 801b0aa:	e004      	b.n	801b0b6 <tcp_receive+0xec2>
                  break;
 801b0ac:	bf00      	nop
 801b0ae:	e002      	b.n	801b0b6 <tcp_receive+0xec2>
                  break;
 801b0b0:	bf00      	nop
 801b0b2:	e000      	b.n	801b0b6 <tcp_receive+0xec2>
                break;
 801b0b4:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801b0b6:	6878      	ldr	r0, [r7, #4]
 801b0b8:	f001 fa30 	bl	801c51c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801b0bc:	e003      	b.n	801b0c6 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801b0be:	6878      	ldr	r0, [r7, #4]
 801b0c0:	f001 fa2c 	bl	801c51c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b0c4:	e01a      	b.n	801b0fc <tcp_receive+0xf08>
 801b0c6:	e019      	b.n	801b0fc <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801b0c8:	4b0e      	ldr	r3, [pc, #56]	@ (801b104 <tcp_receive+0xf10>)
 801b0ca:	681a      	ldr	r2, [r3, #0]
 801b0cc:	687b      	ldr	r3, [r7, #4]
 801b0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b0d0:	1ad3      	subs	r3, r2, r3
 801b0d2:	2b00      	cmp	r3, #0
 801b0d4:	db0a      	blt.n	801b0ec <tcp_receive+0xef8>
 801b0d6:	4b0b      	ldr	r3, [pc, #44]	@ (801b104 <tcp_receive+0xf10>)
 801b0d8:	681a      	ldr	r2, [r3, #0]
 801b0da:	687b      	ldr	r3, [r7, #4]
 801b0dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b0de:	6879      	ldr	r1, [r7, #4]
 801b0e0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801b0e2:	440b      	add	r3, r1
 801b0e4:	1ad3      	subs	r3, r2, r3
 801b0e6:	3301      	adds	r3, #1
 801b0e8:	2b00      	cmp	r3, #0
 801b0ea:	dd07      	ble.n	801b0fc <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801b0ec:	687b      	ldr	r3, [r7, #4]
 801b0ee:	8b5b      	ldrh	r3, [r3, #26]
 801b0f0:	f043 0302 	orr.w	r3, r3, #2
 801b0f4:	b29a      	uxth	r2, r3
 801b0f6:	687b      	ldr	r3, [r7, #4]
 801b0f8:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801b0fa:	e7ff      	b.n	801b0fc <tcp_receive+0xf08>
 801b0fc:	bf00      	nop
 801b0fe:	3750      	adds	r7, #80	@ 0x50
 801b100:	46bd      	mov	sp, r7
 801b102:	bdb0      	pop	{r4, r5, r7, pc}
 801b104:	24014524 	.word	0x24014524
 801b108:	24014504 	.word	0x24014504
 801b10c:	2401452e 	.word	0x2401452e
 801b110:	080224bc 	.word	0x080224bc
 801b114:	08022864 	.word	0x08022864
 801b118:	08022508 	.word	0x08022508

0801b11c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801b11c:	b480      	push	{r7}
 801b11e:	b083      	sub	sp, #12
 801b120:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801b122:	4b15      	ldr	r3, [pc, #84]	@ (801b178 <tcp_get_next_optbyte+0x5c>)
 801b124:	881b      	ldrh	r3, [r3, #0]
 801b126:	1c5a      	adds	r2, r3, #1
 801b128:	b291      	uxth	r1, r2
 801b12a:	4a13      	ldr	r2, [pc, #76]	@ (801b178 <tcp_get_next_optbyte+0x5c>)
 801b12c:	8011      	strh	r1, [r2, #0]
 801b12e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b130:	4b12      	ldr	r3, [pc, #72]	@ (801b17c <tcp_get_next_optbyte+0x60>)
 801b132:	681b      	ldr	r3, [r3, #0]
 801b134:	2b00      	cmp	r3, #0
 801b136:	d004      	beq.n	801b142 <tcp_get_next_optbyte+0x26>
 801b138:	4b11      	ldr	r3, [pc, #68]	@ (801b180 <tcp_get_next_optbyte+0x64>)
 801b13a:	881b      	ldrh	r3, [r3, #0]
 801b13c:	88fa      	ldrh	r2, [r7, #6]
 801b13e:	429a      	cmp	r2, r3
 801b140:	d208      	bcs.n	801b154 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801b142:	4b10      	ldr	r3, [pc, #64]	@ (801b184 <tcp_get_next_optbyte+0x68>)
 801b144:	681b      	ldr	r3, [r3, #0]
 801b146:	3314      	adds	r3, #20
 801b148:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801b14a:	88fb      	ldrh	r3, [r7, #6]
 801b14c:	683a      	ldr	r2, [r7, #0]
 801b14e:	4413      	add	r3, r2
 801b150:	781b      	ldrb	r3, [r3, #0]
 801b152:	e00b      	b.n	801b16c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b154:	88fb      	ldrh	r3, [r7, #6]
 801b156:	b2da      	uxtb	r2, r3
 801b158:	4b09      	ldr	r3, [pc, #36]	@ (801b180 <tcp_get_next_optbyte+0x64>)
 801b15a:	881b      	ldrh	r3, [r3, #0]
 801b15c:	b2db      	uxtb	r3, r3
 801b15e:	1ad3      	subs	r3, r2, r3
 801b160:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801b162:	4b06      	ldr	r3, [pc, #24]	@ (801b17c <tcp_get_next_optbyte+0x60>)
 801b164:	681a      	ldr	r2, [r3, #0]
 801b166:	797b      	ldrb	r3, [r7, #5]
 801b168:	4413      	add	r3, r2
 801b16a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801b16c:	4618      	mov	r0, r3
 801b16e:	370c      	adds	r7, #12
 801b170:	46bd      	mov	sp, r7
 801b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b176:	4770      	bx	lr
 801b178:	24014520 	.word	0x24014520
 801b17c:	2401451c 	.word	0x2401451c
 801b180:	2401451a 	.word	0x2401451a
 801b184:	24014514 	.word	0x24014514

0801b188 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801b188:	b580      	push	{r7, lr}
 801b18a:	b084      	sub	sp, #16
 801b18c:	af00      	add	r7, sp, #0
 801b18e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801b190:	687b      	ldr	r3, [r7, #4]
 801b192:	2b00      	cmp	r3, #0
 801b194:	d106      	bne.n	801b1a4 <tcp_parseopt+0x1c>
 801b196:	4b32      	ldr	r3, [pc, #200]	@ (801b260 <tcp_parseopt+0xd8>)
 801b198:	f240 727d 	movw	r2, #1917	@ 0x77d
 801b19c:	4931      	ldr	r1, [pc, #196]	@ (801b264 <tcp_parseopt+0xdc>)
 801b19e:	4832      	ldr	r0, [pc, #200]	@ (801b268 <tcp_parseopt+0xe0>)
 801b1a0:	f004 fe5c 	bl	801fe5c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801b1a4:	4b31      	ldr	r3, [pc, #196]	@ (801b26c <tcp_parseopt+0xe4>)
 801b1a6:	881b      	ldrh	r3, [r3, #0]
 801b1a8:	2b00      	cmp	r3, #0
 801b1aa:	d056      	beq.n	801b25a <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801b1ac:	4b30      	ldr	r3, [pc, #192]	@ (801b270 <tcp_parseopt+0xe8>)
 801b1ae:	2200      	movs	r2, #0
 801b1b0:	801a      	strh	r2, [r3, #0]
 801b1b2:	e046      	b.n	801b242 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 801b1b4:	f7ff ffb2 	bl	801b11c <tcp_get_next_optbyte>
 801b1b8:	4603      	mov	r3, r0
 801b1ba:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801b1bc:	7bfb      	ldrb	r3, [r7, #15]
 801b1be:	2b02      	cmp	r3, #2
 801b1c0:	d006      	beq.n	801b1d0 <tcp_parseopt+0x48>
 801b1c2:	2b02      	cmp	r3, #2
 801b1c4:	dc2a      	bgt.n	801b21c <tcp_parseopt+0x94>
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	d042      	beq.n	801b250 <tcp_parseopt+0xc8>
 801b1ca:	2b01      	cmp	r3, #1
 801b1cc:	d038      	beq.n	801b240 <tcp_parseopt+0xb8>
 801b1ce:	e025      	b.n	801b21c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801b1d0:	f7ff ffa4 	bl	801b11c <tcp_get_next_optbyte>
 801b1d4:	4603      	mov	r3, r0
 801b1d6:	2b04      	cmp	r3, #4
 801b1d8:	d13c      	bne.n	801b254 <tcp_parseopt+0xcc>
 801b1da:	4b25      	ldr	r3, [pc, #148]	@ (801b270 <tcp_parseopt+0xe8>)
 801b1dc:	881b      	ldrh	r3, [r3, #0]
 801b1de:	3301      	adds	r3, #1
 801b1e0:	4a22      	ldr	r2, [pc, #136]	@ (801b26c <tcp_parseopt+0xe4>)
 801b1e2:	8812      	ldrh	r2, [r2, #0]
 801b1e4:	4293      	cmp	r3, r2
 801b1e6:	da35      	bge.n	801b254 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b1e8:	f7ff ff98 	bl	801b11c <tcp_get_next_optbyte>
 801b1ec:	4603      	mov	r3, r0
 801b1ee:	021b      	lsls	r3, r3, #8
 801b1f0:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801b1f2:	f7ff ff93 	bl	801b11c <tcp_get_next_optbyte>
 801b1f6:	4603      	mov	r3, r0
 801b1f8:	461a      	mov	r2, r3
 801b1fa:	89bb      	ldrh	r3, [r7, #12]
 801b1fc:	4313      	orrs	r3, r2
 801b1fe:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801b200:	89bb      	ldrh	r3, [r7, #12]
 801b202:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801b206:	d804      	bhi.n	801b212 <tcp_parseopt+0x8a>
 801b208:	89bb      	ldrh	r3, [r7, #12]
 801b20a:	2b00      	cmp	r3, #0
 801b20c:	d001      	beq.n	801b212 <tcp_parseopt+0x8a>
 801b20e:	89ba      	ldrh	r2, [r7, #12]
 801b210:	e001      	b.n	801b216 <tcp_parseopt+0x8e>
 801b212:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801b216:	687b      	ldr	r3, [r7, #4]
 801b218:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801b21a:	e012      	b.n	801b242 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801b21c:	f7ff ff7e 	bl	801b11c <tcp_get_next_optbyte>
 801b220:	4603      	mov	r3, r0
 801b222:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801b224:	7afb      	ldrb	r3, [r7, #11]
 801b226:	2b01      	cmp	r3, #1
 801b228:	d916      	bls.n	801b258 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801b22a:	7afb      	ldrb	r3, [r7, #11]
 801b22c:	b29a      	uxth	r2, r3
 801b22e:	4b10      	ldr	r3, [pc, #64]	@ (801b270 <tcp_parseopt+0xe8>)
 801b230:	881b      	ldrh	r3, [r3, #0]
 801b232:	4413      	add	r3, r2
 801b234:	b29b      	uxth	r3, r3
 801b236:	3b02      	subs	r3, #2
 801b238:	b29a      	uxth	r2, r3
 801b23a:	4b0d      	ldr	r3, [pc, #52]	@ (801b270 <tcp_parseopt+0xe8>)
 801b23c:	801a      	strh	r2, [r3, #0]
 801b23e:	e000      	b.n	801b242 <tcp_parseopt+0xba>
          break;
 801b240:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801b242:	4b0b      	ldr	r3, [pc, #44]	@ (801b270 <tcp_parseopt+0xe8>)
 801b244:	881a      	ldrh	r2, [r3, #0]
 801b246:	4b09      	ldr	r3, [pc, #36]	@ (801b26c <tcp_parseopt+0xe4>)
 801b248:	881b      	ldrh	r3, [r3, #0]
 801b24a:	429a      	cmp	r2, r3
 801b24c:	d3b2      	bcc.n	801b1b4 <tcp_parseopt+0x2c>
 801b24e:	e004      	b.n	801b25a <tcp_parseopt+0xd2>
          return;
 801b250:	bf00      	nop
 801b252:	e002      	b.n	801b25a <tcp_parseopt+0xd2>
            return;
 801b254:	bf00      	nop
 801b256:	e000      	b.n	801b25a <tcp_parseopt+0xd2>
            return;
 801b258:	bf00      	nop
      }
    }
  }
}
 801b25a:	3710      	adds	r7, #16
 801b25c:	46bd      	mov	sp, r7
 801b25e:	bd80      	pop	{r7, pc}
 801b260:	080224bc 	.word	0x080224bc
 801b264:	08022920 	.word	0x08022920
 801b268:	08022508 	.word	0x08022508
 801b26c:	24014518 	.word	0x24014518
 801b270:	24014520 	.word	0x24014520

0801b274 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801b274:	b480      	push	{r7}
 801b276:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801b278:	4b05      	ldr	r3, [pc, #20]	@ (801b290 <tcp_trigger_input_pcb_close+0x1c>)
 801b27a:	781b      	ldrb	r3, [r3, #0]
 801b27c:	f043 0310 	orr.w	r3, r3, #16
 801b280:	b2da      	uxtb	r2, r3
 801b282:	4b03      	ldr	r3, [pc, #12]	@ (801b290 <tcp_trigger_input_pcb_close+0x1c>)
 801b284:	701a      	strb	r2, [r3, #0]
}
 801b286:	bf00      	nop
 801b288:	46bd      	mov	sp, r7
 801b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b28e:	4770      	bx	lr
 801b290:	24014531 	.word	0x24014531

0801b294 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801b294:	b580      	push	{r7, lr}
 801b296:	b084      	sub	sp, #16
 801b298:	af00      	add	r7, sp, #0
 801b29a:	60f8      	str	r0, [r7, #12]
 801b29c:	60b9      	str	r1, [r7, #8]
 801b29e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801b2a0:	68fb      	ldr	r3, [r7, #12]
 801b2a2:	2b00      	cmp	r3, #0
 801b2a4:	d00a      	beq.n	801b2bc <tcp_route+0x28>
 801b2a6:	68fb      	ldr	r3, [r7, #12]
 801b2a8:	7a1b      	ldrb	r3, [r3, #8]
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	d006      	beq.n	801b2bc <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801b2ae:	68fb      	ldr	r3, [r7, #12]
 801b2b0:	7a1b      	ldrb	r3, [r3, #8]
 801b2b2:	4618      	mov	r0, r3
 801b2b4:	f7fb fb12 	bl	80168dc <netif_get_by_index>
 801b2b8:	4603      	mov	r3, r0
 801b2ba:	e003      	b.n	801b2c4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801b2bc:	6878      	ldr	r0, [r7, #4]
 801b2be:	f003 f939 	bl	801e534 <ip4_route>
 801b2c2:	4603      	mov	r3, r0
  }
}
 801b2c4:	4618      	mov	r0, r3
 801b2c6:	3710      	adds	r7, #16
 801b2c8:	46bd      	mov	sp, r7
 801b2ca:	bd80      	pop	{r7, pc}

0801b2cc <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801b2cc:	b590      	push	{r4, r7, lr}
 801b2ce:	b087      	sub	sp, #28
 801b2d0:	af00      	add	r7, sp, #0
 801b2d2:	60f8      	str	r0, [r7, #12]
 801b2d4:	60b9      	str	r1, [r7, #8]
 801b2d6:	603b      	str	r3, [r7, #0]
 801b2d8:	4613      	mov	r3, r2
 801b2da:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801b2dc:	68fb      	ldr	r3, [r7, #12]
 801b2de:	2b00      	cmp	r3, #0
 801b2e0:	d105      	bne.n	801b2ee <tcp_create_segment+0x22>
 801b2e2:	4b43      	ldr	r3, [pc, #268]	@ (801b3f0 <tcp_create_segment+0x124>)
 801b2e4:	22a3      	movs	r2, #163	@ 0xa3
 801b2e6:	4943      	ldr	r1, [pc, #268]	@ (801b3f4 <tcp_create_segment+0x128>)
 801b2e8:	4843      	ldr	r0, [pc, #268]	@ (801b3f8 <tcp_create_segment+0x12c>)
 801b2ea:	f004 fdb7 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801b2ee:	68bb      	ldr	r3, [r7, #8]
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d105      	bne.n	801b300 <tcp_create_segment+0x34>
 801b2f4:	4b3e      	ldr	r3, [pc, #248]	@ (801b3f0 <tcp_create_segment+0x124>)
 801b2f6:	22a4      	movs	r2, #164	@ 0xa4
 801b2f8:	4940      	ldr	r1, [pc, #256]	@ (801b3fc <tcp_create_segment+0x130>)
 801b2fa:	483f      	ldr	r0, [pc, #252]	@ (801b3f8 <tcp_create_segment+0x12c>)
 801b2fc:	f004 fdae 	bl	801fe5c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b300:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b304:	009b      	lsls	r3, r3, #2
 801b306:	b2db      	uxtb	r3, r3
 801b308:	f003 0304 	and.w	r3, r3, #4
 801b30c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801b30e:	2003      	movs	r0, #3
 801b310:	f7fa ff58 	bl	80161c4 <memp_malloc>
 801b314:	6138      	str	r0, [r7, #16]
 801b316:	693b      	ldr	r3, [r7, #16]
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d104      	bne.n	801b326 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801b31c:	68b8      	ldr	r0, [r7, #8]
 801b31e:	f7fb fe6b 	bl	8016ff8 <pbuf_free>
    return NULL;
 801b322:	2300      	movs	r3, #0
 801b324:	e060      	b.n	801b3e8 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801b326:	693b      	ldr	r3, [r7, #16]
 801b328:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801b32c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801b32e:	693b      	ldr	r3, [r7, #16]
 801b330:	2200      	movs	r2, #0
 801b332:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801b334:	693b      	ldr	r3, [r7, #16]
 801b336:	68ba      	ldr	r2, [r7, #8]
 801b338:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801b33a:	68bb      	ldr	r3, [r7, #8]
 801b33c:	891a      	ldrh	r2, [r3, #8]
 801b33e:	7dfb      	ldrb	r3, [r7, #23]
 801b340:	b29b      	uxth	r3, r3
 801b342:	429a      	cmp	r2, r3
 801b344:	d205      	bcs.n	801b352 <tcp_create_segment+0x86>
 801b346:	4b2a      	ldr	r3, [pc, #168]	@ (801b3f0 <tcp_create_segment+0x124>)
 801b348:	22b0      	movs	r2, #176	@ 0xb0
 801b34a:	492d      	ldr	r1, [pc, #180]	@ (801b400 <tcp_create_segment+0x134>)
 801b34c:	482a      	ldr	r0, [pc, #168]	@ (801b3f8 <tcp_create_segment+0x12c>)
 801b34e:	f004 fd85 	bl	801fe5c <iprintf>
  seg->len = p->tot_len - optlen;
 801b352:	68bb      	ldr	r3, [r7, #8]
 801b354:	891a      	ldrh	r2, [r3, #8]
 801b356:	7dfb      	ldrb	r3, [r7, #23]
 801b358:	b29b      	uxth	r3, r3
 801b35a:	1ad3      	subs	r3, r2, r3
 801b35c:	b29a      	uxth	r2, r3
 801b35e:	693b      	ldr	r3, [r7, #16]
 801b360:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801b362:	2114      	movs	r1, #20
 801b364:	68b8      	ldr	r0, [r7, #8]
 801b366:	f7fb fdb1 	bl	8016ecc <pbuf_add_header>
 801b36a:	4603      	mov	r3, r0
 801b36c:	2b00      	cmp	r3, #0
 801b36e:	d004      	beq.n	801b37a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801b370:	6938      	ldr	r0, [r7, #16]
 801b372:	f7fd f8d2 	bl	801851a <tcp_seg_free>
    return NULL;
 801b376:	2300      	movs	r3, #0
 801b378:	e036      	b.n	801b3e8 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801b37a:	693b      	ldr	r3, [r7, #16]
 801b37c:	685b      	ldr	r3, [r3, #4]
 801b37e:	685a      	ldr	r2, [r3, #4]
 801b380:	693b      	ldr	r3, [r7, #16]
 801b382:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801b384:	68fb      	ldr	r3, [r7, #12]
 801b386:	8ada      	ldrh	r2, [r3, #22]
 801b388:	693b      	ldr	r3, [r7, #16]
 801b38a:	68dc      	ldr	r4, [r3, #12]
 801b38c:	4610      	mov	r0, r2
 801b38e:	f7fa fa45 	bl	801581c <lwip_htons>
 801b392:	4603      	mov	r3, r0
 801b394:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801b396:	68fb      	ldr	r3, [r7, #12]
 801b398:	8b1a      	ldrh	r2, [r3, #24]
 801b39a:	693b      	ldr	r3, [r7, #16]
 801b39c:	68dc      	ldr	r4, [r3, #12]
 801b39e:	4610      	mov	r0, r2
 801b3a0:	f7fa fa3c 	bl	801581c <lwip_htons>
 801b3a4:	4603      	mov	r3, r0
 801b3a6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801b3a8:	693b      	ldr	r3, [r7, #16]
 801b3aa:	68dc      	ldr	r4, [r3, #12]
 801b3ac:	6838      	ldr	r0, [r7, #0]
 801b3ae:	f7fa fa4b 	bl	8015848 <lwip_htonl>
 801b3b2:	4603      	mov	r3, r0
 801b3b4:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801b3b6:	7dfb      	ldrb	r3, [r7, #23]
 801b3b8:	089b      	lsrs	r3, r3, #2
 801b3ba:	b2db      	uxtb	r3, r3
 801b3bc:	3305      	adds	r3, #5
 801b3be:	b29b      	uxth	r3, r3
 801b3c0:	031b      	lsls	r3, r3, #12
 801b3c2:	b29a      	uxth	r2, r3
 801b3c4:	79fb      	ldrb	r3, [r7, #7]
 801b3c6:	b29b      	uxth	r3, r3
 801b3c8:	4313      	orrs	r3, r2
 801b3ca:	b29a      	uxth	r2, r3
 801b3cc:	693b      	ldr	r3, [r7, #16]
 801b3ce:	68dc      	ldr	r4, [r3, #12]
 801b3d0:	4610      	mov	r0, r2
 801b3d2:	f7fa fa23 	bl	801581c <lwip_htons>
 801b3d6:	4603      	mov	r3, r0
 801b3d8:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801b3da:	693b      	ldr	r3, [r7, #16]
 801b3dc:	68db      	ldr	r3, [r3, #12]
 801b3de:	2200      	movs	r2, #0
 801b3e0:	749a      	strb	r2, [r3, #18]
 801b3e2:	2200      	movs	r2, #0
 801b3e4:	74da      	strb	r2, [r3, #19]
  return seg;
 801b3e6:	693b      	ldr	r3, [r7, #16]
}
 801b3e8:	4618      	mov	r0, r3
 801b3ea:	371c      	adds	r7, #28
 801b3ec:	46bd      	mov	sp, r7
 801b3ee:	bd90      	pop	{r4, r7, pc}
 801b3f0:	0802293c 	.word	0x0802293c
 801b3f4:	08022970 	.word	0x08022970
 801b3f8:	08022990 	.word	0x08022990
 801b3fc:	080229b8 	.word	0x080229b8
 801b400:	080229dc 	.word	0x080229dc

0801b404 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801b404:	b590      	push	{r4, r7, lr}
 801b406:	b08b      	sub	sp, #44	@ 0x2c
 801b408:	af02      	add	r7, sp, #8
 801b40a:	6078      	str	r0, [r7, #4]
 801b40c:	460b      	mov	r3, r1
 801b40e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801b410:	2300      	movs	r3, #0
 801b412:	61fb      	str	r3, [r7, #28]
 801b414:	2300      	movs	r3, #0
 801b416:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801b418:	2300      	movs	r3, #0
 801b41a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	2b00      	cmp	r3, #0
 801b420:	d106      	bne.n	801b430 <tcp_split_unsent_seg+0x2c>
 801b422:	4b95      	ldr	r3, [pc, #596]	@ (801b678 <tcp_split_unsent_seg+0x274>)
 801b424:	f240 324b 	movw	r2, #843	@ 0x34b
 801b428:	4994      	ldr	r1, [pc, #592]	@ (801b67c <tcp_split_unsent_seg+0x278>)
 801b42a:	4895      	ldr	r0, [pc, #596]	@ (801b680 <tcp_split_unsent_seg+0x27c>)
 801b42c:	f004 fd16 	bl	801fe5c <iprintf>

  useg = pcb->unsent;
 801b430:	687b      	ldr	r3, [r7, #4]
 801b432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b434:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801b436:	697b      	ldr	r3, [r7, #20]
 801b438:	2b00      	cmp	r3, #0
 801b43a:	d102      	bne.n	801b442 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801b43c:	f04f 33ff 	mov.w	r3, #4294967295
 801b440:	e116      	b.n	801b670 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801b442:	887b      	ldrh	r3, [r7, #2]
 801b444:	2b00      	cmp	r3, #0
 801b446:	d109      	bne.n	801b45c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801b448:	4b8b      	ldr	r3, [pc, #556]	@ (801b678 <tcp_split_unsent_seg+0x274>)
 801b44a:	f240 3253 	movw	r2, #851	@ 0x353
 801b44e:	498d      	ldr	r1, [pc, #564]	@ (801b684 <tcp_split_unsent_seg+0x280>)
 801b450:	488b      	ldr	r0, [pc, #556]	@ (801b680 <tcp_split_unsent_seg+0x27c>)
 801b452:	f004 fd03 	bl	801fe5c <iprintf>
    return ERR_VAL;
 801b456:	f06f 0305 	mvn.w	r3, #5
 801b45a:	e109      	b.n	801b670 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801b45c:	697b      	ldr	r3, [r7, #20]
 801b45e:	891b      	ldrh	r3, [r3, #8]
 801b460:	887a      	ldrh	r2, [r7, #2]
 801b462:	429a      	cmp	r2, r3
 801b464:	d301      	bcc.n	801b46a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801b466:	2300      	movs	r3, #0
 801b468:	e102      	b.n	801b670 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801b46a:	687b      	ldr	r3, [r7, #4]
 801b46c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b46e:	887a      	ldrh	r2, [r7, #2]
 801b470:	429a      	cmp	r2, r3
 801b472:	d906      	bls.n	801b482 <tcp_split_unsent_seg+0x7e>
 801b474:	4b80      	ldr	r3, [pc, #512]	@ (801b678 <tcp_split_unsent_seg+0x274>)
 801b476:	f240 325b 	movw	r2, #859	@ 0x35b
 801b47a:	4983      	ldr	r1, [pc, #524]	@ (801b688 <tcp_split_unsent_seg+0x284>)
 801b47c:	4880      	ldr	r0, [pc, #512]	@ (801b680 <tcp_split_unsent_seg+0x27c>)
 801b47e:	f004 fced 	bl	801fe5c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801b482:	697b      	ldr	r3, [r7, #20]
 801b484:	891b      	ldrh	r3, [r3, #8]
 801b486:	2b00      	cmp	r3, #0
 801b488:	d106      	bne.n	801b498 <tcp_split_unsent_seg+0x94>
 801b48a:	4b7b      	ldr	r3, [pc, #492]	@ (801b678 <tcp_split_unsent_seg+0x274>)
 801b48c:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801b490:	497e      	ldr	r1, [pc, #504]	@ (801b68c <tcp_split_unsent_seg+0x288>)
 801b492:	487b      	ldr	r0, [pc, #492]	@ (801b680 <tcp_split_unsent_seg+0x27c>)
 801b494:	f004 fce2 	bl	801fe5c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801b498:	697b      	ldr	r3, [r7, #20]
 801b49a:	7a9b      	ldrb	r3, [r3, #10]
 801b49c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801b49e:	7bfb      	ldrb	r3, [r7, #15]
 801b4a0:	009b      	lsls	r3, r3, #2
 801b4a2:	b2db      	uxtb	r3, r3
 801b4a4:	f003 0304 	and.w	r3, r3, #4
 801b4a8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801b4aa:	697b      	ldr	r3, [r7, #20]
 801b4ac:	891a      	ldrh	r2, [r3, #8]
 801b4ae:	887b      	ldrh	r3, [r7, #2]
 801b4b0:	1ad3      	subs	r3, r2, r3
 801b4b2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801b4b4:	7bbb      	ldrb	r3, [r7, #14]
 801b4b6:	b29a      	uxth	r2, r3
 801b4b8:	89bb      	ldrh	r3, [r7, #12]
 801b4ba:	4413      	add	r3, r2
 801b4bc:	b29b      	uxth	r3, r3
 801b4be:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b4c2:	4619      	mov	r1, r3
 801b4c4:	2036      	movs	r0, #54	@ 0x36
 801b4c6:	f7fb fab3 	bl	8016a30 <pbuf_alloc>
 801b4ca:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b4cc:	693b      	ldr	r3, [r7, #16]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	f000 80b7 	beq.w	801b642 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801b4d4:	697b      	ldr	r3, [r7, #20]
 801b4d6:	685b      	ldr	r3, [r3, #4]
 801b4d8:	891a      	ldrh	r2, [r3, #8]
 801b4da:	697b      	ldr	r3, [r7, #20]
 801b4dc:	891b      	ldrh	r3, [r3, #8]
 801b4de:	1ad3      	subs	r3, r2, r3
 801b4e0:	b29a      	uxth	r2, r3
 801b4e2:	887b      	ldrh	r3, [r7, #2]
 801b4e4:	4413      	add	r3, r2
 801b4e6:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801b4e8:	697b      	ldr	r3, [r7, #20]
 801b4ea:	6858      	ldr	r0, [r3, #4]
 801b4ec:	693b      	ldr	r3, [r7, #16]
 801b4ee:	685a      	ldr	r2, [r3, #4]
 801b4f0:	7bbb      	ldrb	r3, [r7, #14]
 801b4f2:	18d1      	adds	r1, r2, r3
 801b4f4:	897b      	ldrh	r3, [r7, #10]
 801b4f6:	89ba      	ldrh	r2, [r7, #12]
 801b4f8:	f7fb ff84 	bl	8017404 <pbuf_copy_partial>
 801b4fc:	4603      	mov	r3, r0
 801b4fe:	461a      	mov	r2, r3
 801b500:	89bb      	ldrh	r3, [r7, #12]
 801b502:	4293      	cmp	r3, r2
 801b504:	f040 809f 	bne.w	801b646 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801b508:	697b      	ldr	r3, [r7, #20]
 801b50a:	68db      	ldr	r3, [r3, #12]
 801b50c:	899b      	ldrh	r3, [r3, #12]
 801b50e:	b29b      	uxth	r3, r3
 801b510:	4618      	mov	r0, r3
 801b512:	f7fa f983 	bl	801581c <lwip_htons>
 801b516:	4603      	mov	r3, r0
 801b518:	b2db      	uxtb	r3, r3
 801b51a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801b51e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801b520:	2300      	movs	r3, #0
 801b522:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801b524:	7efb      	ldrb	r3, [r7, #27]
 801b526:	f003 0308 	and.w	r3, r3, #8
 801b52a:	2b00      	cmp	r3, #0
 801b52c:	d007      	beq.n	801b53e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801b52e:	7efb      	ldrb	r3, [r7, #27]
 801b530:	f023 0308 	bic.w	r3, r3, #8
 801b534:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801b536:	7ebb      	ldrb	r3, [r7, #26]
 801b538:	f043 0308 	orr.w	r3, r3, #8
 801b53c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801b53e:	7efb      	ldrb	r3, [r7, #27]
 801b540:	f003 0301 	and.w	r3, r3, #1
 801b544:	2b00      	cmp	r3, #0
 801b546:	d007      	beq.n	801b558 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801b548:	7efb      	ldrb	r3, [r7, #27]
 801b54a:	f023 0301 	bic.w	r3, r3, #1
 801b54e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801b550:	7ebb      	ldrb	r3, [r7, #26]
 801b552:	f043 0301 	orr.w	r3, r3, #1
 801b556:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801b558:	697b      	ldr	r3, [r7, #20]
 801b55a:	68db      	ldr	r3, [r3, #12]
 801b55c:	685b      	ldr	r3, [r3, #4]
 801b55e:	4618      	mov	r0, r3
 801b560:	f7fa f972 	bl	8015848 <lwip_htonl>
 801b564:	4602      	mov	r2, r0
 801b566:	887b      	ldrh	r3, [r7, #2]
 801b568:	18d1      	adds	r1, r2, r3
 801b56a:	7eba      	ldrb	r2, [r7, #26]
 801b56c:	7bfb      	ldrb	r3, [r7, #15]
 801b56e:	9300      	str	r3, [sp, #0]
 801b570:	460b      	mov	r3, r1
 801b572:	6939      	ldr	r1, [r7, #16]
 801b574:	6878      	ldr	r0, [r7, #4]
 801b576:	f7ff fea9 	bl	801b2cc <tcp_create_segment>
 801b57a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801b57c:	69fb      	ldr	r3, [r7, #28]
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d063      	beq.n	801b64a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801b582:	697b      	ldr	r3, [r7, #20]
 801b584:	685b      	ldr	r3, [r3, #4]
 801b586:	4618      	mov	r0, r3
 801b588:	f7fb fdc4 	bl	8017114 <pbuf_clen>
 801b58c:	4603      	mov	r3, r0
 801b58e:	461a      	mov	r2, r3
 801b590:	687b      	ldr	r3, [r7, #4]
 801b592:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b596:	1a9b      	subs	r3, r3, r2
 801b598:	b29a      	uxth	r2, r3
 801b59a:	687b      	ldr	r3, [r7, #4]
 801b59c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801b5a0:	697b      	ldr	r3, [r7, #20]
 801b5a2:	6858      	ldr	r0, [r3, #4]
 801b5a4:	697b      	ldr	r3, [r7, #20]
 801b5a6:	685b      	ldr	r3, [r3, #4]
 801b5a8:	891a      	ldrh	r2, [r3, #8]
 801b5aa:	89bb      	ldrh	r3, [r7, #12]
 801b5ac:	1ad3      	subs	r3, r2, r3
 801b5ae:	b29b      	uxth	r3, r3
 801b5b0:	4619      	mov	r1, r3
 801b5b2:	f7fb fb9b 	bl	8016cec <pbuf_realloc>
  useg->len -= remainder;
 801b5b6:	697b      	ldr	r3, [r7, #20]
 801b5b8:	891a      	ldrh	r2, [r3, #8]
 801b5ba:	89bb      	ldrh	r3, [r7, #12]
 801b5bc:	1ad3      	subs	r3, r2, r3
 801b5be:	b29a      	uxth	r2, r3
 801b5c0:	697b      	ldr	r3, [r7, #20]
 801b5c2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801b5c4:	697b      	ldr	r3, [r7, #20]
 801b5c6:	68db      	ldr	r3, [r3, #12]
 801b5c8:	899b      	ldrh	r3, [r3, #12]
 801b5ca:	b29c      	uxth	r4, r3
 801b5cc:	7efb      	ldrb	r3, [r7, #27]
 801b5ce:	b29b      	uxth	r3, r3
 801b5d0:	4618      	mov	r0, r3
 801b5d2:	f7fa f923 	bl	801581c <lwip_htons>
 801b5d6:	4603      	mov	r3, r0
 801b5d8:	461a      	mov	r2, r3
 801b5da:	697b      	ldr	r3, [r7, #20]
 801b5dc:	68db      	ldr	r3, [r3, #12]
 801b5de:	4322      	orrs	r2, r4
 801b5e0:	b292      	uxth	r2, r2
 801b5e2:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801b5e4:	697b      	ldr	r3, [r7, #20]
 801b5e6:	685b      	ldr	r3, [r3, #4]
 801b5e8:	4618      	mov	r0, r3
 801b5ea:	f7fb fd93 	bl	8017114 <pbuf_clen>
 801b5ee:	4603      	mov	r3, r0
 801b5f0:	461a      	mov	r2, r3
 801b5f2:	687b      	ldr	r3, [r7, #4]
 801b5f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b5f8:	4413      	add	r3, r2
 801b5fa:	b29a      	uxth	r2, r3
 801b5fc:	687b      	ldr	r3, [r7, #4]
 801b5fe:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b602:	69fb      	ldr	r3, [r7, #28]
 801b604:	685b      	ldr	r3, [r3, #4]
 801b606:	4618      	mov	r0, r3
 801b608:	f7fb fd84 	bl	8017114 <pbuf_clen>
 801b60c:	4603      	mov	r3, r0
 801b60e:	461a      	mov	r2, r3
 801b610:	687b      	ldr	r3, [r7, #4]
 801b612:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b616:	4413      	add	r3, r2
 801b618:	b29a      	uxth	r2, r3
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801b620:	697b      	ldr	r3, [r7, #20]
 801b622:	681a      	ldr	r2, [r3, #0]
 801b624:	69fb      	ldr	r3, [r7, #28]
 801b626:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801b628:	697b      	ldr	r3, [r7, #20]
 801b62a:	69fa      	ldr	r2, [r7, #28]
 801b62c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801b62e:	69fb      	ldr	r3, [r7, #28]
 801b630:	681b      	ldr	r3, [r3, #0]
 801b632:	2b00      	cmp	r3, #0
 801b634:	d103      	bne.n	801b63e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801b636:	687b      	ldr	r3, [r7, #4]
 801b638:	2200      	movs	r2, #0
 801b63a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801b63e:	2300      	movs	r3, #0
 801b640:	e016      	b.n	801b670 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801b642:	bf00      	nop
 801b644:	e002      	b.n	801b64c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b646:	bf00      	nop
 801b648:	e000      	b.n	801b64c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b64a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801b64c:	69fb      	ldr	r3, [r7, #28]
 801b64e:	2b00      	cmp	r3, #0
 801b650:	d006      	beq.n	801b660 <tcp_split_unsent_seg+0x25c>
 801b652:	4b09      	ldr	r3, [pc, #36]	@ (801b678 <tcp_split_unsent_seg+0x274>)
 801b654:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801b658:	490d      	ldr	r1, [pc, #52]	@ (801b690 <tcp_split_unsent_seg+0x28c>)
 801b65a:	4809      	ldr	r0, [pc, #36]	@ (801b680 <tcp_split_unsent_seg+0x27c>)
 801b65c:	f004 fbfe 	bl	801fe5c <iprintf>
  if (p != NULL) {
 801b660:	693b      	ldr	r3, [r7, #16]
 801b662:	2b00      	cmp	r3, #0
 801b664:	d002      	beq.n	801b66c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801b666:	6938      	ldr	r0, [r7, #16]
 801b668:	f7fb fcc6 	bl	8016ff8 <pbuf_free>
  }

  return ERR_MEM;
 801b66c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b670:	4618      	mov	r0, r3
 801b672:	3724      	adds	r7, #36	@ 0x24
 801b674:	46bd      	mov	sp, r7
 801b676:	bd90      	pop	{r4, r7, pc}
 801b678:	0802293c 	.word	0x0802293c
 801b67c:	08022cd0 	.word	0x08022cd0
 801b680:	08022990 	.word	0x08022990
 801b684:	08022cf4 	.word	0x08022cf4
 801b688:	08022d18 	.word	0x08022d18
 801b68c:	08022d28 	.word	0x08022d28
 801b690:	08022d38 	.word	0x08022d38

0801b694 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801b694:	b590      	push	{r4, r7, lr}
 801b696:	b085      	sub	sp, #20
 801b698:	af00      	add	r7, sp, #0
 801b69a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801b69c:	687b      	ldr	r3, [r7, #4]
 801b69e:	2b00      	cmp	r3, #0
 801b6a0:	d106      	bne.n	801b6b0 <tcp_send_fin+0x1c>
 801b6a2:	4b21      	ldr	r3, [pc, #132]	@ (801b728 <tcp_send_fin+0x94>)
 801b6a4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801b6a8:	4920      	ldr	r1, [pc, #128]	@ (801b72c <tcp_send_fin+0x98>)
 801b6aa:	4821      	ldr	r0, [pc, #132]	@ (801b730 <tcp_send_fin+0x9c>)
 801b6ac:	f004 fbd6 	bl	801fe5c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801b6b0:	687b      	ldr	r3, [r7, #4]
 801b6b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b6b4:	2b00      	cmp	r3, #0
 801b6b6:	d02e      	beq.n	801b716 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b6b8:	687b      	ldr	r3, [r7, #4]
 801b6ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b6bc:	60fb      	str	r3, [r7, #12]
 801b6be:	e002      	b.n	801b6c6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801b6c0:	68fb      	ldr	r3, [r7, #12]
 801b6c2:	681b      	ldr	r3, [r3, #0]
 801b6c4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b6c6:	68fb      	ldr	r3, [r7, #12]
 801b6c8:	681b      	ldr	r3, [r3, #0]
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	d1f8      	bne.n	801b6c0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801b6ce:	68fb      	ldr	r3, [r7, #12]
 801b6d0:	68db      	ldr	r3, [r3, #12]
 801b6d2:	899b      	ldrh	r3, [r3, #12]
 801b6d4:	b29b      	uxth	r3, r3
 801b6d6:	4618      	mov	r0, r3
 801b6d8:	f7fa f8a0 	bl	801581c <lwip_htons>
 801b6dc:	4603      	mov	r3, r0
 801b6de:	b2db      	uxtb	r3, r3
 801b6e0:	f003 0307 	and.w	r3, r3, #7
 801b6e4:	2b00      	cmp	r3, #0
 801b6e6:	d116      	bne.n	801b716 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801b6e8:	68fb      	ldr	r3, [r7, #12]
 801b6ea:	68db      	ldr	r3, [r3, #12]
 801b6ec:	899b      	ldrh	r3, [r3, #12]
 801b6ee:	b29c      	uxth	r4, r3
 801b6f0:	2001      	movs	r0, #1
 801b6f2:	f7fa f893 	bl	801581c <lwip_htons>
 801b6f6:	4603      	mov	r3, r0
 801b6f8:	461a      	mov	r2, r3
 801b6fa:	68fb      	ldr	r3, [r7, #12]
 801b6fc:	68db      	ldr	r3, [r3, #12]
 801b6fe:	4322      	orrs	r2, r4
 801b700:	b292      	uxth	r2, r2
 801b702:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801b704:	687b      	ldr	r3, [r7, #4]
 801b706:	8b5b      	ldrh	r3, [r3, #26]
 801b708:	f043 0320 	orr.w	r3, r3, #32
 801b70c:	b29a      	uxth	r2, r3
 801b70e:	687b      	ldr	r3, [r7, #4]
 801b710:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801b712:	2300      	movs	r3, #0
 801b714:	e004      	b.n	801b720 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801b716:	2101      	movs	r1, #1
 801b718:	6878      	ldr	r0, [r7, #4]
 801b71a:	f000 f80b 	bl	801b734 <tcp_enqueue_flags>
 801b71e:	4603      	mov	r3, r0
}
 801b720:	4618      	mov	r0, r3
 801b722:	3714      	adds	r7, #20
 801b724:	46bd      	mov	sp, r7
 801b726:	bd90      	pop	{r4, r7, pc}
 801b728:	0802293c 	.word	0x0802293c
 801b72c:	08022d44 	.word	0x08022d44
 801b730:	08022990 	.word	0x08022990

0801b734 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801b734:	b580      	push	{r7, lr}
 801b736:	b08a      	sub	sp, #40	@ 0x28
 801b738:	af02      	add	r7, sp, #8
 801b73a:	6078      	str	r0, [r7, #4]
 801b73c:	460b      	mov	r3, r1
 801b73e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801b740:	2300      	movs	r3, #0
 801b742:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801b744:	2300      	movs	r3, #0
 801b746:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801b748:	78fb      	ldrb	r3, [r7, #3]
 801b74a:	f003 0303 	and.w	r3, r3, #3
 801b74e:	2b00      	cmp	r3, #0
 801b750:	d106      	bne.n	801b760 <tcp_enqueue_flags+0x2c>
 801b752:	4b67      	ldr	r3, [pc, #412]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b754:	f240 4211 	movw	r2, #1041	@ 0x411
 801b758:	4966      	ldr	r1, [pc, #408]	@ (801b8f4 <tcp_enqueue_flags+0x1c0>)
 801b75a:	4867      	ldr	r0, [pc, #412]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b75c:	f004 fb7e 	bl	801fe5c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801b760:	687b      	ldr	r3, [r7, #4]
 801b762:	2b00      	cmp	r3, #0
 801b764:	d106      	bne.n	801b774 <tcp_enqueue_flags+0x40>
 801b766:	4b62      	ldr	r3, [pc, #392]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b768:	f240 4213 	movw	r2, #1043	@ 0x413
 801b76c:	4963      	ldr	r1, [pc, #396]	@ (801b8fc <tcp_enqueue_flags+0x1c8>)
 801b76e:	4862      	ldr	r0, [pc, #392]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b770:	f004 fb74 	bl	801fe5c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801b774:	78fb      	ldrb	r3, [r7, #3]
 801b776:	f003 0302 	and.w	r3, r3, #2
 801b77a:	2b00      	cmp	r3, #0
 801b77c:	d001      	beq.n	801b782 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801b77e:	2301      	movs	r3, #1
 801b780:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b782:	7ffb      	ldrb	r3, [r7, #31]
 801b784:	009b      	lsls	r3, r3, #2
 801b786:	b2db      	uxtb	r3, r3
 801b788:	f003 0304 	and.w	r3, r3, #4
 801b78c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801b78e:	7dfb      	ldrb	r3, [r7, #23]
 801b790:	b29b      	uxth	r3, r3
 801b792:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b796:	4619      	mov	r1, r3
 801b798:	2036      	movs	r0, #54	@ 0x36
 801b79a:	f7fb f949 	bl	8016a30 <pbuf_alloc>
 801b79e:	6138      	str	r0, [r7, #16]
 801b7a0:	693b      	ldr	r3, [r7, #16]
 801b7a2:	2b00      	cmp	r3, #0
 801b7a4:	d109      	bne.n	801b7ba <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b7a6:	687b      	ldr	r3, [r7, #4]
 801b7a8:	8b5b      	ldrh	r3, [r3, #26]
 801b7aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b7ae:	b29a      	uxth	r2, r3
 801b7b0:	687b      	ldr	r3, [r7, #4]
 801b7b2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b7b4:	f04f 33ff 	mov.w	r3, #4294967295
 801b7b8:	e095      	b.n	801b8e6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801b7ba:	693b      	ldr	r3, [r7, #16]
 801b7bc:	895a      	ldrh	r2, [r3, #10]
 801b7be:	7dfb      	ldrb	r3, [r7, #23]
 801b7c0:	b29b      	uxth	r3, r3
 801b7c2:	429a      	cmp	r2, r3
 801b7c4:	d206      	bcs.n	801b7d4 <tcp_enqueue_flags+0xa0>
 801b7c6:	4b4a      	ldr	r3, [pc, #296]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b7c8:	f240 4239 	movw	r2, #1081	@ 0x439
 801b7cc:	494c      	ldr	r1, [pc, #304]	@ (801b900 <tcp_enqueue_flags+0x1cc>)
 801b7ce:	484a      	ldr	r0, [pc, #296]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b7d0:	f004 fb44 	bl	801fe5c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801b7d4:	687b      	ldr	r3, [r7, #4]
 801b7d6:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801b7d8:	78fa      	ldrb	r2, [r7, #3]
 801b7da:	7ffb      	ldrb	r3, [r7, #31]
 801b7dc:	9300      	str	r3, [sp, #0]
 801b7de:	460b      	mov	r3, r1
 801b7e0:	6939      	ldr	r1, [r7, #16]
 801b7e2:	6878      	ldr	r0, [r7, #4]
 801b7e4:	f7ff fd72 	bl	801b2cc <tcp_create_segment>
 801b7e8:	60f8      	str	r0, [r7, #12]
 801b7ea:	68fb      	ldr	r3, [r7, #12]
 801b7ec:	2b00      	cmp	r3, #0
 801b7ee:	d109      	bne.n	801b804 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b7f0:	687b      	ldr	r3, [r7, #4]
 801b7f2:	8b5b      	ldrh	r3, [r3, #26]
 801b7f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b7f8:	b29a      	uxth	r2, r3
 801b7fa:	687b      	ldr	r3, [r7, #4]
 801b7fc:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b7fe:	f04f 33ff 	mov.w	r3, #4294967295
 801b802:	e070      	b.n	801b8e6 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801b804:	68fb      	ldr	r3, [r7, #12]
 801b806:	68db      	ldr	r3, [r3, #12]
 801b808:	f003 0303 	and.w	r3, r3, #3
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	d006      	beq.n	801b81e <tcp_enqueue_flags+0xea>
 801b810:	4b37      	ldr	r3, [pc, #220]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b812:	f240 4242 	movw	r2, #1090	@ 0x442
 801b816:	493b      	ldr	r1, [pc, #236]	@ (801b904 <tcp_enqueue_flags+0x1d0>)
 801b818:	4837      	ldr	r0, [pc, #220]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b81a:	f004 fb1f 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801b81e:	68fb      	ldr	r3, [r7, #12]
 801b820:	891b      	ldrh	r3, [r3, #8]
 801b822:	2b00      	cmp	r3, #0
 801b824:	d006      	beq.n	801b834 <tcp_enqueue_flags+0x100>
 801b826:	4b32      	ldr	r3, [pc, #200]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b828:	f240 4243 	movw	r2, #1091	@ 0x443
 801b82c:	4936      	ldr	r1, [pc, #216]	@ (801b908 <tcp_enqueue_flags+0x1d4>)
 801b82e:	4832      	ldr	r0, [pc, #200]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b830:	f004 fb14 	bl	801fe5c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801b834:	687b      	ldr	r3, [r7, #4]
 801b836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b838:	2b00      	cmp	r3, #0
 801b83a:	d103      	bne.n	801b844 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801b83c:	687b      	ldr	r3, [r7, #4]
 801b83e:	68fa      	ldr	r2, [r7, #12]
 801b840:	66da      	str	r2, [r3, #108]	@ 0x6c
 801b842:	e00d      	b.n	801b860 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b848:	61bb      	str	r3, [r7, #24]
 801b84a:	e002      	b.n	801b852 <tcp_enqueue_flags+0x11e>
 801b84c:	69bb      	ldr	r3, [r7, #24]
 801b84e:	681b      	ldr	r3, [r3, #0]
 801b850:	61bb      	str	r3, [r7, #24]
 801b852:	69bb      	ldr	r3, [r7, #24]
 801b854:	681b      	ldr	r3, [r3, #0]
 801b856:	2b00      	cmp	r3, #0
 801b858:	d1f8      	bne.n	801b84c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801b85a:	69bb      	ldr	r3, [r7, #24]
 801b85c:	68fa      	ldr	r2, [r7, #12]
 801b85e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	2200      	movs	r2, #0
 801b864:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801b868:	78fb      	ldrb	r3, [r7, #3]
 801b86a:	f003 0302 	and.w	r3, r3, #2
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d104      	bne.n	801b87c <tcp_enqueue_flags+0x148>
 801b872:	78fb      	ldrb	r3, [r7, #3]
 801b874:	f003 0301 	and.w	r3, r3, #1
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d004      	beq.n	801b886 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801b880:	1c5a      	adds	r2, r3, #1
 801b882:	687b      	ldr	r3, [r7, #4]
 801b884:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801b886:	78fb      	ldrb	r3, [r7, #3]
 801b888:	f003 0301 	and.w	r3, r3, #1
 801b88c:	2b00      	cmp	r3, #0
 801b88e:	d006      	beq.n	801b89e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801b890:	687b      	ldr	r3, [r7, #4]
 801b892:	8b5b      	ldrh	r3, [r3, #26]
 801b894:	f043 0320 	orr.w	r3, r3, #32
 801b898:	b29a      	uxth	r2, r3
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b89e:	68fb      	ldr	r3, [r7, #12]
 801b8a0:	685b      	ldr	r3, [r3, #4]
 801b8a2:	4618      	mov	r0, r3
 801b8a4:	f7fb fc36 	bl	8017114 <pbuf_clen>
 801b8a8:	4603      	mov	r3, r0
 801b8aa:	461a      	mov	r2, r3
 801b8ac:	687b      	ldr	r3, [r7, #4]
 801b8ae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b8b2:	4413      	add	r3, r2
 801b8b4:	b29a      	uxth	r2, r3
 801b8b6:	687b      	ldr	r3, [r7, #4]
 801b8b8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801b8bc:	687b      	ldr	r3, [r7, #4]
 801b8be:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b8c2:	2b00      	cmp	r3, #0
 801b8c4:	d00e      	beq.n	801b8e4 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801b8c6:	687b      	ldr	r3, [r7, #4]
 801b8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b8ca:	2b00      	cmp	r3, #0
 801b8cc:	d10a      	bne.n	801b8e4 <tcp_enqueue_flags+0x1b0>
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d106      	bne.n	801b8e4 <tcp_enqueue_flags+0x1b0>
 801b8d6:	4b06      	ldr	r3, [pc, #24]	@ (801b8f0 <tcp_enqueue_flags+0x1bc>)
 801b8d8:	f240 4265 	movw	r2, #1125	@ 0x465
 801b8dc:	490b      	ldr	r1, [pc, #44]	@ (801b90c <tcp_enqueue_flags+0x1d8>)
 801b8de:	4806      	ldr	r0, [pc, #24]	@ (801b8f8 <tcp_enqueue_flags+0x1c4>)
 801b8e0:	f004 fabc 	bl	801fe5c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801b8e4:	2300      	movs	r3, #0
}
 801b8e6:	4618      	mov	r0, r3
 801b8e8:	3720      	adds	r7, #32
 801b8ea:	46bd      	mov	sp, r7
 801b8ec:	bd80      	pop	{r7, pc}
 801b8ee:	bf00      	nop
 801b8f0:	0802293c 	.word	0x0802293c
 801b8f4:	08022d60 	.word	0x08022d60
 801b8f8:	08022990 	.word	0x08022990
 801b8fc:	08022db8 	.word	0x08022db8
 801b900:	08022dd8 	.word	0x08022dd8
 801b904:	08022e14 	.word	0x08022e14
 801b908:	08022e2c 	.word	0x08022e2c
 801b90c:	08022e58 	.word	0x08022e58

0801b910 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801b910:	b5b0      	push	{r4, r5, r7, lr}
 801b912:	b08a      	sub	sp, #40	@ 0x28
 801b914:	af00      	add	r7, sp, #0
 801b916:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801b918:	687b      	ldr	r3, [r7, #4]
 801b91a:	2b00      	cmp	r3, #0
 801b91c:	d106      	bne.n	801b92c <tcp_output+0x1c>
 801b91e:	4b8a      	ldr	r3, [pc, #552]	@ (801bb48 <tcp_output+0x238>)
 801b920:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801b924:	4989      	ldr	r1, [pc, #548]	@ (801bb4c <tcp_output+0x23c>)
 801b926:	488a      	ldr	r0, [pc, #552]	@ (801bb50 <tcp_output+0x240>)
 801b928:	f004 fa98 	bl	801fe5c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801b92c:	687b      	ldr	r3, [r7, #4]
 801b92e:	7d1b      	ldrb	r3, [r3, #20]
 801b930:	2b01      	cmp	r3, #1
 801b932:	d106      	bne.n	801b942 <tcp_output+0x32>
 801b934:	4b84      	ldr	r3, [pc, #528]	@ (801bb48 <tcp_output+0x238>)
 801b936:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801b93a:	4986      	ldr	r1, [pc, #536]	@ (801bb54 <tcp_output+0x244>)
 801b93c:	4884      	ldr	r0, [pc, #528]	@ (801bb50 <tcp_output+0x240>)
 801b93e:	f004 fa8d 	bl	801fe5c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801b942:	4b85      	ldr	r3, [pc, #532]	@ (801bb58 <tcp_output+0x248>)
 801b944:	681b      	ldr	r3, [r3, #0]
 801b946:	687a      	ldr	r2, [r7, #4]
 801b948:	429a      	cmp	r2, r3
 801b94a:	d101      	bne.n	801b950 <tcp_output+0x40>
    return ERR_OK;
 801b94c:	2300      	movs	r3, #0
 801b94e:	e1ce      	b.n	801bcee <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801b950:	687b      	ldr	r3, [r7, #4]
 801b952:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801b956:	687b      	ldr	r3, [r7, #4]
 801b958:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b95c:	4293      	cmp	r3, r2
 801b95e:	bf28      	it	cs
 801b960:	4613      	movcs	r3, r2
 801b962:	b29b      	uxth	r3, r3
 801b964:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801b966:	687b      	ldr	r3, [r7, #4]
 801b968:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b96a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801b96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b96e:	2b00      	cmp	r3, #0
 801b970:	d10b      	bne.n	801b98a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801b972:	687b      	ldr	r3, [r7, #4]
 801b974:	8b5b      	ldrh	r3, [r3, #26]
 801b976:	f003 0302 	and.w	r3, r3, #2
 801b97a:	2b00      	cmp	r3, #0
 801b97c:	f000 81aa 	beq.w	801bcd4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801b980:	6878      	ldr	r0, [r7, #4]
 801b982:	f000 fdcb 	bl	801c51c <tcp_send_empty_ack>
 801b986:	4603      	mov	r3, r0
 801b988:	e1b1      	b.n	801bcee <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801b98a:	6879      	ldr	r1, [r7, #4]
 801b98c:	687b      	ldr	r3, [r7, #4]
 801b98e:	3304      	adds	r3, #4
 801b990:	461a      	mov	r2, r3
 801b992:	6878      	ldr	r0, [r7, #4]
 801b994:	f7ff fc7e 	bl	801b294 <tcp_route>
 801b998:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801b99a:	697b      	ldr	r3, [r7, #20]
 801b99c:	2b00      	cmp	r3, #0
 801b99e:	d102      	bne.n	801b9a6 <tcp_output+0x96>
    return ERR_RTE;
 801b9a0:	f06f 0303 	mvn.w	r3, #3
 801b9a4:	e1a3      	b.n	801bcee <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801b9a6:	687b      	ldr	r3, [r7, #4]
 801b9a8:	2b00      	cmp	r3, #0
 801b9aa:	d003      	beq.n	801b9b4 <tcp_output+0xa4>
 801b9ac:	687b      	ldr	r3, [r7, #4]
 801b9ae:	681b      	ldr	r3, [r3, #0]
 801b9b0:	2b00      	cmp	r3, #0
 801b9b2:	d111      	bne.n	801b9d8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801b9b4:	697b      	ldr	r3, [r7, #20]
 801b9b6:	2b00      	cmp	r3, #0
 801b9b8:	d002      	beq.n	801b9c0 <tcp_output+0xb0>
 801b9ba:	697b      	ldr	r3, [r7, #20]
 801b9bc:	3304      	adds	r3, #4
 801b9be:	e000      	b.n	801b9c2 <tcp_output+0xb2>
 801b9c0:	2300      	movs	r3, #0
 801b9c2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801b9c4:	693b      	ldr	r3, [r7, #16]
 801b9c6:	2b00      	cmp	r3, #0
 801b9c8:	d102      	bne.n	801b9d0 <tcp_output+0xc0>
      return ERR_RTE;
 801b9ca:	f06f 0303 	mvn.w	r3, #3
 801b9ce:	e18e      	b.n	801bcee <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801b9d0:	693b      	ldr	r3, [r7, #16]
 801b9d2:	681a      	ldr	r2, [r3, #0]
 801b9d4:	687b      	ldr	r3, [r7, #4]
 801b9d6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801b9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b9da:	68db      	ldr	r3, [r3, #12]
 801b9dc:	685b      	ldr	r3, [r3, #4]
 801b9de:	4618      	mov	r0, r3
 801b9e0:	f7f9 ff32 	bl	8015848 <lwip_htonl>
 801b9e4:	4602      	mov	r2, r0
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b9ea:	1ad3      	subs	r3, r2, r3
 801b9ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b9ee:	8912      	ldrh	r2, [r2, #8]
 801b9f0:	4413      	add	r3, r2
 801b9f2:	69ba      	ldr	r2, [r7, #24]
 801b9f4:	429a      	cmp	r2, r3
 801b9f6:	d227      	bcs.n	801ba48 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801b9f8:	687b      	ldr	r3, [r7, #4]
 801b9fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b9fe:	461a      	mov	r2, r3
 801ba00:	69bb      	ldr	r3, [r7, #24]
 801ba02:	4293      	cmp	r3, r2
 801ba04:	d114      	bne.n	801ba30 <tcp_output+0x120>
 801ba06:	687b      	ldr	r3, [r7, #4]
 801ba08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ba0a:	2b00      	cmp	r3, #0
 801ba0c:	d110      	bne.n	801ba30 <tcp_output+0x120>
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	d10b      	bne.n	801ba30 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801ba18:	687b      	ldr	r3, [r7, #4]
 801ba1a:	2200      	movs	r2, #0
 801ba1c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801ba20:	687b      	ldr	r3, [r7, #4]
 801ba22:	2201      	movs	r2, #1
 801ba24:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	2200      	movs	r2, #0
 801ba2c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801ba30:	687b      	ldr	r3, [r7, #4]
 801ba32:	8b5b      	ldrh	r3, [r3, #26]
 801ba34:	f003 0302 	and.w	r3, r3, #2
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	f000 814d 	beq.w	801bcd8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801ba3e:	6878      	ldr	r0, [r7, #4]
 801ba40:	f000 fd6c 	bl	801c51c <tcp_send_empty_ack>
 801ba44:	4603      	mov	r3, r0
 801ba46:	e152      	b.n	801bcee <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801ba48:	687b      	ldr	r3, [r7, #4]
 801ba4a:	2200      	movs	r2, #0
 801ba4c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801ba50:	687b      	ldr	r3, [r7, #4]
 801ba52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ba54:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801ba56:	6a3b      	ldr	r3, [r7, #32]
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	f000 811c 	beq.w	801bc96 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801ba5e:	e002      	b.n	801ba66 <tcp_output+0x156>
 801ba60:	6a3b      	ldr	r3, [r7, #32]
 801ba62:	681b      	ldr	r3, [r3, #0]
 801ba64:	623b      	str	r3, [r7, #32]
 801ba66:	6a3b      	ldr	r3, [r7, #32]
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	2b00      	cmp	r3, #0
 801ba6c:	d1f8      	bne.n	801ba60 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801ba6e:	e112      	b.n	801bc96 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801ba70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba72:	68db      	ldr	r3, [r3, #12]
 801ba74:	899b      	ldrh	r3, [r3, #12]
 801ba76:	b29b      	uxth	r3, r3
 801ba78:	4618      	mov	r0, r3
 801ba7a:	f7f9 fecf 	bl	801581c <lwip_htons>
 801ba7e:	4603      	mov	r3, r0
 801ba80:	b2db      	uxtb	r3, r3
 801ba82:	f003 0304 	and.w	r3, r3, #4
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d006      	beq.n	801ba98 <tcp_output+0x188>
 801ba8a:	4b2f      	ldr	r3, [pc, #188]	@ (801bb48 <tcp_output+0x238>)
 801ba8c:	f240 5236 	movw	r2, #1334	@ 0x536
 801ba90:	4932      	ldr	r1, [pc, #200]	@ (801bb5c <tcp_output+0x24c>)
 801ba92:	482f      	ldr	r0, [pc, #188]	@ (801bb50 <tcp_output+0x240>)
 801ba94:	f004 f9e2 	bl	801fe5c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ba9c:	2b00      	cmp	r3, #0
 801ba9e:	d01f      	beq.n	801bae0 <tcp_output+0x1d0>
 801baa0:	687b      	ldr	r3, [r7, #4]
 801baa2:	8b5b      	ldrh	r3, [r3, #26]
 801baa4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801baa8:	2b00      	cmp	r3, #0
 801baaa:	d119      	bne.n	801bae0 <tcp_output+0x1d0>
 801baac:	687b      	ldr	r3, [r7, #4]
 801baae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bab0:	2b00      	cmp	r3, #0
 801bab2:	d00b      	beq.n	801bacc <tcp_output+0x1bc>
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bab8:	681b      	ldr	r3, [r3, #0]
 801baba:	2b00      	cmp	r3, #0
 801babc:	d110      	bne.n	801bae0 <tcp_output+0x1d0>
 801babe:	687b      	ldr	r3, [r7, #4]
 801bac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bac2:	891a      	ldrh	r2, [r3, #8]
 801bac4:	687b      	ldr	r3, [r7, #4]
 801bac6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801bac8:	429a      	cmp	r2, r3
 801baca:	d209      	bcs.n	801bae0 <tcp_output+0x1d0>
 801bacc:	687b      	ldr	r3, [r7, #4]
 801bace:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801bad2:	2b00      	cmp	r3, #0
 801bad4:	d004      	beq.n	801bae0 <tcp_output+0x1d0>
 801bad6:	687b      	ldr	r3, [r7, #4]
 801bad8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801badc:	2b08      	cmp	r3, #8
 801bade:	d901      	bls.n	801bae4 <tcp_output+0x1d4>
 801bae0:	2301      	movs	r3, #1
 801bae2:	e000      	b.n	801bae6 <tcp_output+0x1d6>
 801bae4:	2300      	movs	r3, #0
 801bae6:	2b00      	cmp	r3, #0
 801bae8:	d106      	bne.n	801baf8 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801baea:	687b      	ldr	r3, [r7, #4]
 801baec:	8b5b      	ldrh	r3, [r3, #26]
 801baee:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801baf2:	2b00      	cmp	r3, #0
 801baf4:	f000 80e4 	beq.w	801bcc0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801baf8:	687b      	ldr	r3, [r7, #4]
 801bafa:	7d1b      	ldrb	r3, [r3, #20]
 801bafc:	2b02      	cmp	r3, #2
 801bafe:	d00d      	beq.n	801bb1c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801bb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb02:	68db      	ldr	r3, [r3, #12]
 801bb04:	899b      	ldrh	r3, [r3, #12]
 801bb06:	b29c      	uxth	r4, r3
 801bb08:	2010      	movs	r0, #16
 801bb0a:	f7f9 fe87 	bl	801581c <lwip_htons>
 801bb0e:	4603      	mov	r3, r0
 801bb10:	461a      	mov	r2, r3
 801bb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb14:	68db      	ldr	r3, [r3, #12]
 801bb16:	4322      	orrs	r2, r4
 801bb18:	b292      	uxth	r2, r2
 801bb1a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801bb1c:	697a      	ldr	r2, [r7, #20]
 801bb1e:	6879      	ldr	r1, [r7, #4]
 801bb20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801bb22:	f000 f909 	bl	801bd38 <tcp_output_segment>
 801bb26:	4603      	mov	r3, r0
 801bb28:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801bb2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bb2e:	2b00      	cmp	r3, #0
 801bb30:	d016      	beq.n	801bb60 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801bb32:	687b      	ldr	r3, [r7, #4]
 801bb34:	8b5b      	ldrh	r3, [r3, #26]
 801bb36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bb3a:	b29a      	uxth	r2, r3
 801bb3c:	687b      	ldr	r3, [r7, #4]
 801bb3e:	835a      	strh	r2, [r3, #26]
      return err;
 801bb40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bb44:	e0d3      	b.n	801bcee <tcp_output+0x3de>
 801bb46:	bf00      	nop
 801bb48:	0802293c 	.word	0x0802293c
 801bb4c:	08022e80 	.word	0x08022e80
 801bb50:	08022990 	.word	0x08022990
 801bb54:	08022e98 	.word	0x08022e98
 801bb58:	24014538 	.word	0x24014538
 801bb5c:	08022ec0 	.word	0x08022ec0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801bb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb62:	681a      	ldr	r2, [r3, #0]
 801bb64:	687b      	ldr	r3, [r7, #4]
 801bb66:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801bb68:	687b      	ldr	r3, [r7, #4]
 801bb6a:	7d1b      	ldrb	r3, [r3, #20]
 801bb6c:	2b02      	cmp	r3, #2
 801bb6e:	d006      	beq.n	801bb7e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801bb70:	687b      	ldr	r3, [r7, #4]
 801bb72:	8b5b      	ldrh	r3, [r3, #26]
 801bb74:	f023 0303 	bic.w	r3, r3, #3
 801bb78:	b29a      	uxth	r2, r3
 801bb7a:	687b      	ldr	r3, [r7, #4]
 801bb7c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801bb7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb80:	68db      	ldr	r3, [r3, #12]
 801bb82:	685b      	ldr	r3, [r3, #4]
 801bb84:	4618      	mov	r0, r3
 801bb86:	f7f9 fe5f 	bl	8015848 <lwip_htonl>
 801bb8a:	4604      	mov	r4, r0
 801bb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb8e:	891b      	ldrh	r3, [r3, #8]
 801bb90:	461d      	mov	r5, r3
 801bb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb94:	68db      	ldr	r3, [r3, #12]
 801bb96:	899b      	ldrh	r3, [r3, #12]
 801bb98:	b29b      	uxth	r3, r3
 801bb9a:	4618      	mov	r0, r3
 801bb9c:	f7f9 fe3e 	bl	801581c <lwip_htons>
 801bba0:	4603      	mov	r3, r0
 801bba2:	b2db      	uxtb	r3, r3
 801bba4:	f003 0303 	and.w	r3, r3, #3
 801bba8:	2b00      	cmp	r3, #0
 801bbaa:	d001      	beq.n	801bbb0 <tcp_output+0x2a0>
 801bbac:	2301      	movs	r3, #1
 801bbae:	e000      	b.n	801bbb2 <tcp_output+0x2a2>
 801bbb0:	2300      	movs	r3, #0
 801bbb2:	442b      	add	r3, r5
 801bbb4:	4423      	add	r3, r4
 801bbb6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801bbb8:	687b      	ldr	r3, [r7, #4]
 801bbba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801bbbc:	68bb      	ldr	r3, [r7, #8]
 801bbbe:	1ad3      	subs	r3, r2, r3
 801bbc0:	2b00      	cmp	r3, #0
 801bbc2:	da02      	bge.n	801bbca <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801bbc4:	687b      	ldr	r3, [r7, #4]
 801bbc6:	68ba      	ldr	r2, [r7, #8]
 801bbc8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801bbca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bbcc:	891b      	ldrh	r3, [r3, #8]
 801bbce:	461c      	mov	r4, r3
 801bbd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bbd2:	68db      	ldr	r3, [r3, #12]
 801bbd4:	899b      	ldrh	r3, [r3, #12]
 801bbd6:	b29b      	uxth	r3, r3
 801bbd8:	4618      	mov	r0, r3
 801bbda:	f7f9 fe1f 	bl	801581c <lwip_htons>
 801bbde:	4603      	mov	r3, r0
 801bbe0:	b2db      	uxtb	r3, r3
 801bbe2:	f003 0303 	and.w	r3, r3, #3
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d001      	beq.n	801bbee <tcp_output+0x2de>
 801bbea:	2301      	movs	r3, #1
 801bbec:	e000      	b.n	801bbf0 <tcp_output+0x2e0>
 801bbee:	2300      	movs	r3, #0
 801bbf0:	4423      	add	r3, r4
 801bbf2:	2b00      	cmp	r3, #0
 801bbf4:	d049      	beq.n	801bc8a <tcp_output+0x37a>
      seg->next = NULL;
 801bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bbf8:	2200      	movs	r2, #0
 801bbfa:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bc00:	2b00      	cmp	r3, #0
 801bc02:	d105      	bne.n	801bc10 <tcp_output+0x300>
        pcb->unacked = seg;
 801bc04:	687b      	ldr	r3, [r7, #4]
 801bc06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bc08:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801bc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc0c:	623b      	str	r3, [r7, #32]
 801bc0e:	e03f      	b.n	801bc90 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801bc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc12:	68db      	ldr	r3, [r3, #12]
 801bc14:	685b      	ldr	r3, [r3, #4]
 801bc16:	4618      	mov	r0, r3
 801bc18:	f7f9 fe16 	bl	8015848 <lwip_htonl>
 801bc1c:	4604      	mov	r4, r0
 801bc1e:	6a3b      	ldr	r3, [r7, #32]
 801bc20:	68db      	ldr	r3, [r3, #12]
 801bc22:	685b      	ldr	r3, [r3, #4]
 801bc24:	4618      	mov	r0, r3
 801bc26:	f7f9 fe0f 	bl	8015848 <lwip_htonl>
 801bc2a:	4603      	mov	r3, r0
 801bc2c:	1ae3      	subs	r3, r4, r3
 801bc2e:	2b00      	cmp	r3, #0
 801bc30:	da24      	bge.n	801bc7c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	3370      	adds	r3, #112	@ 0x70
 801bc36:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801bc38:	e002      	b.n	801bc40 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801bc3a:	69fb      	ldr	r3, [r7, #28]
 801bc3c:	681b      	ldr	r3, [r3, #0]
 801bc3e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801bc40:	69fb      	ldr	r3, [r7, #28]
 801bc42:	681b      	ldr	r3, [r3, #0]
 801bc44:	2b00      	cmp	r3, #0
 801bc46:	d011      	beq.n	801bc6c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801bc48:	69fb      	ldr	r3, [r7, #28]
 801bc4a:	681b      	ldr	r3, [r3, #0]
 801bc4c:	68db      	ldr	r3, [r3, #12]
 801bc4e:	685b      	ldr	r3, [r3, #4]
 801bc50:	4618      	mov	r0, r3
 801bc52:	f7f9 fdf9 	bl	8015848 <lwip_htonl>
 801bc56:	4604      	mov	r4, r0
 801bc58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc5a:	68db      	ldr	r3, [r3, #12]
 801bc5c:	685b      	ldr	r3, [r3, #4]
 801bc5e:	4618      	mov	r0, r3
 801bc60:	f7f9 fdf2 	bl	8015848 <lwip_htonl>
 801bc64:	4603      	mov	r3, r0
 801bc66:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801bc68:	2b00      	cmp	r3, #0
 801bc6a:	dbe6      	blt.n	801bc3a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801bc6c:	69fb      	ldr	r3, [r7, #28]
 801bc6e:	681a      	ldr	r2, [r3, #0]
 801bc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc72:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801bc74:	69fb      	ldr	r3, [r7, #28]
 801bc76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bc78:	601a      	str	r2, [r3, #0]
 801bc7a:	e009      	b.n	801bc90 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801bc7c:	6a3b      	ldr	r3, [r7, #32]
 801bc7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bc80:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801bc82:	6a3b      	ldr	r3, [r7, #32]
 801bc84:	681b      	ldr	r3, [r3, #0]
 801bc86:	623b      	str	r3, [r7, #32]
 801bc88:	e002      	b.n	801bc90 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801bc8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801bc8c:	f7fc fc45 	bl	801851a <tcp_seg_free>
    }
    seg = pcb->unsent;
 801bc90:	687b      	ldr	r3, [r7, #4]
 801bc92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc94:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801bc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc98:	2b00      	cmp	r3, #0
 801bc9a:	d012      	beq.n	801bcc2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801bc9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc9e:	68db      	ldr	r3, [r3, #12]
 801bca0:	685b      	ldr	r3, [r3, #4]
 801bca2:	4618      	mov	r0, r3
 801bca4:	f7f9 fdd0 	bl	8015848 <lwip_htonl>
 801bca8:	4602      	mov	r2, r0
 801bcaa:	687b      	ldr	r3, [r7, #4]
 801bcac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bcae:	1ad3      	subs	r3, r2, r3
 801bcb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bcb2:	8912      	ldrh	r2, [r2, #8]
 801bcb4:	4413      	add	r3, r2
  while (seg != NULL &&
 801bcb6:	69ba      	ldr	r2, [r7, #24]
 801bcb8:	429a      	cmp	r2, r3
 801bcba:	f4bf aed9 	bcs.w	801ba70 <tcp_output+0x160>
 801bcbe:	e000      	b.n	801bcc2 <tcp_output+0x3b2>
      break;
 801bcc0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801bcc2:	687b      	ldr	r3, [r7, #4]
 801bcc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bcc6:	2b00      	cmp	r3, #0
 801bcc8:	d108      	bne.n	801bcdc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801bcca:	687b      	ldr	r3, [r7, #4]
 801bccc:	2200      	movs	r2, #0
 801bcce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801bcd2:	e004      	b.n	801bcde <tcp_output+0x3ce>
    goto output_done;
 801bcd4:	bf00      	nop
 801bcd6:	e002      	b.n	801bcde <tcp_output+0x3ce>
    goto output_done;
 801bcd8:	bf00      	nop
 801bcda:	e000      	b.n	801bcde <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801bcdc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801bcde:	687b      	ldr	r3, [r7, #4]
 801bce0:	8b5b      	ldrh	r3, [r3, #26]
 801bce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801bce6:	b29a      	uxth	r2, r3
 801bce8:	687b      	ldr	r3, [r7, #4]
 801bcea:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801bcec:	2300      	movs	r3, #0
}
 801bcee:	4618      	mov	r0, r3
 801bcf0:	3728      	adds	r7, #40	@ 0x28
 801bcf2:	46bd      	mov	sp, r7
 801bcf4:	bdb0      	pop	{r4, r5, r7, pc}
 801bcf6:	bf00      	nop

0801bcf8 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801bcf8:	b580      	push	{r7, lr}
 801bcfa:	b082      	sub	sp, #8
 801bcfc:	af00      	add	r7, sp, #0
 801bcfe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801bd00:	687b      	ldr	r3, [r7, #4]
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	d106      	bne.n	801bd14 <tcp_output_segment_busy+0x1c>
 801bd06:	4b09      	ldr	r3, [pc, #36]	@ (801bd2c <tcp_output_segment_busy+0x34>)
 801bd08:	f240 529a 	movw	r2, #1434	@ 0x59a
 801bd0c:	4908      	ldr	r1, [pc, #32]	@ (801bd30 <tcp_output_segment_busy+0x38>)
 801bd0e:	4809      	ldr	r0, [pc, #36]	@ (801bd34 <tcp_output_segment_busy+0x3c>)
 801bd10:	f004 f8a4 	bl	801fe5c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801bd14:	687b      	ldr	r3, [r7, #4]
 801bd16:	685b      	ldr	r3, [r3, #4]
 801bd18:	7b9b      	ldrb	r3, [r3, #14]
 801bd1a:	2b01      	cmp	r3, #1
 801bd1c:	d001      	beq.n	801bd22 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801bd1e:	2301      	movs	r3, #1
 801bd20:	e000      	b.n	801bd24 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801bd22:	2300      	movs	r3, #0
}
 801bd24:	4618      	mov	r0, r3
 801bd26:	3708      	adds	r7, #8
 801bd28:	46bd      	mov	sp, r7
 801bd2a:	bd80      	pop	{r7, pc}
 801bd2c:	0802293c 	.word	0x0802293c
 801bd30:	08022ed8 	.word	0x08022ed8
 801bd34:	08022990 	.word	0x08022990

0801bd38 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801bd38:	b5b0      	push	{r4, r5, r7, lr}
 801bd3a:	b08c      	sub	sp, #48	@ 0x30
 801bd3c:	af04      	add	r7, sp, #16
 801bd3e:	60f8      	str	r0, [r7, #12]
 801bd40:	60b9      	str	r1, [r7, #8]
 801bd42:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801bd44:	68fb      	ldr	r3, [r7, #12]
 801bd46:	2b00      	cmp	r3, #0
 801bd48:	d106      	bne.n	801bd58 <tcp_output_segment+0x20>
 801bd4a:	4b64      	ldr	r3, [pc, #400]	@ (801bedc <tcp_output_segment+0x1a4>)
 801bd4c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801bd50:	4963      	ldr	r1, [pc, #396]	@ (801bee0 <tcp_output_segment+0x1a8>)
 801bd52:	4864      	ldr	r0, [pc, #400]	@ (801bee4 <tcp_output_segment+0x1ac>)
 801bd54:	f004 f882 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801bd58:	68bb      	ldr	r3, [r7, #8]
 801bd5a:	2b00      	cmp	r3, #0
 801bd5c:	d106      	bne.n	801bd6c <tcp_output_segment+0x34>
 801bd5e:	4b5f      	ldr	r3, [pc, #380]	@ (801bedc <tcp_output_segment+0x1a4>)
 801bd60:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801bd64:	4960      	ldr	r1, [pc, #384]	@ (801bee8 <tcp_output_segment+0x1b0>)
 801bd66:	485f      	ldr	r0, [pc, #380]	@ (801bee4 <tcp_output_segment+0x1ac>)
 801bd68:	f004 f878 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801bd6c:	687b      	ldr	r3, [r7, #4]
 801bd6e:	2b00      	cmp	r3, #0
 801bd70:	d106      	bne.n	801bd80 <tcp_output_segment+0x48>
 801bd72:	4b5a      	ldr	r3, [pc, #360]	@ (801bedc <tcp_output_segment+0x1a4>)
 801bd74:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801bd78:	495c      	ldr	r1, [pc, #368]	@ (801beec <tcp_output_segment+0x1b4>)
 801bd7a:	485a      	ldr	r0, [pc, #360]	@ (801bee4 <tcp_output_segment+0x1ac>)
 801bd7c:	f004 f86e 	bl	801fe5c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801bd80:	68f8      	ldr	r0, [r7, #12]
 801bd82:	f7ff ffb9 	bl	801bcf8 <tcp_output_segment_busy>
 801bd86:	4603      	mov	r3, r0
 801bd88:	2b00      	cmp	r3, #0
 801bd8a:	d001      	beq.n	801bd90 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801bd8c:	2300      	movs	r3, #0
 801bd8e:	e0a1      	b.n	801bed4 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801bd90:	68bb      	ldr	r3, [r7, #8]
 801bd92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801bd94:	68fb      	ldr	r3, [r7, #12]
 801bd96:	68dc      	ldr	r4, [r3, #12]
 801bd98:	4610      	mov	r0, r2
 801bd9a:	f7f9 fd55 	bl	8015848 <lwip_htonl>
 801bd9e:	4603      	mov	r3, r0
 801bda0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801bda2:	68bb      	ldr	r3, [r7, #8]
 801bda4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801bda6:	68fb      	ldr	r3, [r7, #12]
 801bda8:	68dc      	ldr	r4, [r3, #12]
 801bdaa:	4610      	mov	r0, r2
 801bdac:	f7f9 fd36 	bl	801581c <lwip_htons>
 801bdb0:	4603      	mov	r3, r0
 801bdb2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801bdb4:	68bb      	ldr	r3, [r7, #8]
 801bdb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bdb8:	68ba      	ldr	r2, [r7, #8]
 801bdba:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801bdbc:	441a      	add	r2, r3
 801bdbe:	68bb      	ldr	r3, [r7, #8]
 801bdc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801bdc2:	68fb      	ldr	r3, [r7, #12]
 801bdc4:	68db      	ldr	r3, [r3, #12]
 801bdc6:	3314      	adds	r3, #20
 801bdc8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801bdca:	68fb      	ldr	r3, [r7, #12]
 801bdcc:	7a9b      	ldrb	r3, [r3, #10]
 801bdce:	f003 0301 	and.w	r3, r3, #1
 801bdd2:	2b00      	cmp	r3, #0
 801bdd4:	d015      	beq.n	801be02 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801bdd6:	68bb      	ldr	r3, [r7, #8]
 801bdd8:	3304      	adds	r3, #4
 801bdda:	461a      	mov	r2, r3
 801bddc:	6879      	ldr	r1, [r7, #4]
 801bdde:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801bde2:	f7fc fe91 	bl	8018b08 <tcp_eff_send_mss_netif>
 801bde6:	4603      	mov	r3, r0
 801bde8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801bdea:	8b7b      	ldrh	r3, [r7, #26]
 801bdec:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801bdf0:	4618      	mov	r0, r3
 801bdf2:	f7f9 fd29 	bl	8015848 <lwip_htonl>
 801bdf6:	4602      	mov	r2, r0
 801bdf8:	69fb      	ldr	r3, [r7, #28]
 801bdfa:	601a      	str	r2, [r3, #0]
    opts += 1;
 801bdfc:	69fb      	ldr	r3, [r7, #28]
 801bdfe:	3304      	adds	r3, #4
 801be00:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801be02:	68bb      	ldr	r3, [r7, #8]
 801be04:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801be08:	2b00      	cmp	r3, #0
 801be0a:	da02      	bge.n	801be12 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801be0c:	68bb      	ldr	r3, [r7, #8]
 801be0e:	2200      	movs	r2, #0
 801be10:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801be12:	68bb      	ldr	r3, [r7, #8]
 801be14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801be16:	2b00      	cmp	r3, #0
 801be18:	d10c      	bne.n	801be34 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801be1a:	4b35      	ldr	r3, [pc, #212]	@ (801bef0 <tcp_output_segment+0x1b8>)
 801be1c:	681a      	ldr	r2, [r3, #0]
 801be1e:	68bb      	ldr	r3, [r7, #8]
 801be20:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801be22:	68fb      	ldr	r3, [r7, #12]
 801be24:	68db      	ldr	r3, [r3, #12]
 801be26:	685b      	ldr	r3, [r3, #4]
 801be28:	4618      	mov	r0, r3
 801be2a:	f7f9 fd0d 	bl	8015848 <lwip_htonl>
 801be2e:	4602      	mov	r2, r0
 801be30:	68bb      	ldr	r3, [r7, #8]
 801be32:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801be34:	68fb      	ldr	r3, [r7, #12]
 801be36:	68da      	ldr	r2, [r3, #12]
 801be38:	68fb      	ldr	r3, [r7, #12]
 801be3a:	685b      	ldr	r3, [r3, #4]
 801be3c:	685b      	ldr	r3, [r3, #4]
 801be3e:	1ad3      	subs	r3, r2, r3
 801be40:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801be42:	68fb      	ldr	r3, [r7, #12]
 801be44:	685b      	ldr	r3, [r3, #4]
 801be46:	8959      	ldrh	r1, [r3, #10]
 801be48:	68fb      	ldr	r3, [r7, #12]
 801be4a:	685b      	ldr	r3, [r3, #4]
 801be4c:	8b3a      	ldrh	r2, [r7, #24]
 801be4e:	1a8a      	subs	r2, r1, r2
 801be50:	b292      	uxth	r2, r2
 801be52:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801be54:	68fb      	ldr	r3, [r7, #12]
 801be56:	685b      	ldr	r3, [r3, #4]
 801be58:	8919      	ldrh	r1, [r3, #8]
 801be5a:	68fb      	ldr	r3, [r7, #12]
 801be5c:	685b      	ldr	r3, [r3, #4]
 801be5e:	8b3a      	ldrh	r2, [r7, #24]
 801be60:	1a8a      	subs	r2, r1, r2
 801be62:	b292      	uxth	r2, r2
 801be64:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801be66:	68fb      	ldr	r3, [r7, #12]
 801be68:	685b      	ldr	r3, [r3, #4]
 801be6a:	68fa      	ldr	r2, [r7, #12]
 801be6c:	68d2      	ldr	r2, [r2, #12]
 801be6e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801be70:	68fb      	ldr	r3, [r7, #12]
 801be72:	68db      	ldr	r3, [r3, #12]
 801be74:	2200      	movs	r2, #0
 801be76:	741a      	strb	r2, [r3, #16]
 801be78:	2200      	movs	r2, #0
 801be7a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801be7c:	68fb      	ldr	r3, [r7, #12]
 801be7e:	68da      	ldr	r2, [r3, #12]
 801be80:	68fb      	ldr	r3, [r7, #12]
 801be82:	7a9b      	ldrb	r3, [r3, #10]
 801be84:	f003 0301 	and.w	r3, r3, #1
 801be88:	2b00      	cmp	r3, #0
 801be8a:	d001      	beq.n	801be90 <tcp_output_segment+0x158>
 801be8c:	2318      	movs	r3, #24
 801be8e:	e000      	b.n	801be92 <tcp_output_segment+0x15a>
 801be90:	2314      	movs	r3, #20
 801be92:	4413      	add	r3, r2
 801be94:	69fa      	ldr	r2, [r7, #28]
 801be96:	429a      	cmp	r2, r3
 801be98:	d006      	beq.n	801bea8 <tcp_output_segment+0x170>
 801be9a:	4b10      	ldr	r3, [pc, #64]	@ (801bedc <tcp_output_segment+0x1a4>)
 801be9c:	f240 621c 	movw	r2, #1564	@ 0x61c
 801bea0:	4914      	ldr	r1, [pc, #80]	@ (801bef4 <tcp_output_segment+0x1bc>)
 801bea2:	4810      	ldr	r0, [pc, #64]	@ (801bee4 <tcp_output_segment+0x1ac>)
 801bea4:	f003 ffda 	bl	801fe5c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801bea8:	68fb      	ldr	r3, [r7, #12]
 801beaa:	6858      	ldr	r0, [r3, #4]
 801beac:	68b9      	ldr	r1, [r7, #8]
 801beae:	68bb      	ldr	r3, [r7, #8]
 801beb0:	1d1c      	adds	r4, r3, #4
 801beb2:	68bb      	ldr	r3, [r7, #8]
 801beb4:	7add      	ldrb	r5, [r3, #11]
 801beb6:	68bb      	ldr	r3, [r7, #8]
 801beb8:	7a9b      	ldrb	r3, [r3, #10]
 801beba:	687a      	ldr	r2, [r7, #4]
 801bebc:	9202      	str	r2, [sp, #8]
 801bebe:	2206      	movs	r2, #6
 801bec0:	9201      	str	r2, [sp, #4]
 801bec2:	9300      	str	r3, [sp, #0]
 801bec4:	462b      	mov	r3, r5
 801bec6:	4622      	mov	r2, r4
 801bec8:	f002 fcf2 	bl	801e8b0 <ip4_output_if>
 801becc:	4603      	mov	r3, r0
 801bece:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801bed0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801bed4:	4618      	mov	r0, r3
 801bed6:	3720      	adds	r7, #32
 801bed8:	46bd      	mov	sp, r7
 801beda:	bdb0      	pop	{r4, r5, r7, pc}
 801bedc:	0802293c 	.word	0x0802293c
 801bee0:	08022f00 	.word	0x08022f00
 801bee4:	08022990 	.word	0x08022990
 801bee8:	08022f20 	.word	0x08022f20
 801beec:	08022f40 	.word	0x08022f40
 801bef0:	240144ec 	.word	0x240144ec
 801bef4:	08022f64 	.word	0x08022f64

0801bef8 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801bef8:	b5b0      	push	{r4, r5, r7, lr}
 801befa:	b084      	sub	sp, #16
 801befc:	af00      	add	r7, sp, #0
 801befe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801bf00:	687b      	ldr	r3, [r7, #4]
 801bf02:	2b00      	cmp	r3, #0
 801bf04:	d106      	bne.n	801bf14 <tcp_rexmit_rto_prepare+0x1c>
 801bf06:	4b31      	ldr	r3, [pc, #196]	@ (801bfcc <tcp_rexmit_rto_prepare+0xd4>)
 801bf08:	f240 6263 	movw	r2, #1635	@ 0x663
 801bf0c:	4930      	ldr	r1, [pc, #192]	@ (801bfd0 <tcp_rexmit_rto_prepare+0xd8>)
 801bf0e:	4831      	ldr	r0, [pc, #196]	@ (801bfd4 <tcp_rexmit_rto_prepare+0xdc>)
 801bf10:	f003 ffa4 	bl	801fe5c <iprintf>

  if (pcb->unacked == NULL) {
 801bf14:	687b      	ldr	r3, [r7, #4]
 801bf16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bf18:	2b00      	cmp	r3, #0
 801bf1a:	d102      	bne.n	801bf22 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801bf1c:	f06f 0305 	mvn.w	r3, #5
 801bf20:	e050      	b.n	801bfc4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801bf22:	687b      	ldr	r3, [r7, #4]
 801bf24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bf26:	60fb      	str	r3, [r7, #12]
 801bf28:	e00b      	b.n	801bf42 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801bf2a:	68f8      	ldr	r0, [r7, #12]
 801bf2c:	f7ff fee4 	bl	801bcf8 <tcp_output_segment_busy>
 801bf30:	4603      	mov	r3, r0
 801bf32:	2b00      	cmp	r3, #0
 801bf34:	d002      	beq.n	801bf3c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801bf36:	f06f 0305 	mvn.w	r3, #5
 801bf3a:	e043      	b.n	801bfc4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801bf3c:	68fb      	ldr	r3, [r7, #12]
 801bf3e:	681b      	ldr	r3, [r3, #0]
 801bf40:	60fb      	str	r3, [r7, #12]
 801bf42:	68fb      	ldr	r3, [r7, #12]
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	2b00      	cmp	r3, #0
 801bf48:	d1ef      	bne.n	801bf2a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801bf4a:	68f8      	ldr	r0, [r7, #12]
 801bf4c:	f7ff fed4 	bl	801bcf8 <tcp_output_segment_busy>
 801bf50:	4603      	mov	r3, r0
 801bf52:	2b00      	cmp	r3, #0
 801bf54:	d002      	beq.n	801bf5c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801bf56:	f06f 0305 	mvn.w	r3, #5
 801bf5a:	e033      	b.n	801bfc4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801bf5c:	687b      	ldr	r3, [r7, #4]
 801bf5e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801bf60:	68fb      	ldr	r3, [r7, #12]
 801bf62:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801bf64:	687b      	ldr	r3, [r7, #4]
 801bf66:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801bf6c:	687b      	ldr	r3, [r7, #4]
 801bf6e:	2200      	movs	r2, #0
 801bf70:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801bf72:	687b      	ldr	r3, [r7, #4]
 801bf74:	8b5b      	ldrh	r3, [r3, #26]
 801bf76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801bf7a:	b29a      	uxth	r2, r3
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801bf80:	68fb      	ldr	r3, [r7, #12]
 801bf82:	68db      	ldr	r3, [r3, #12]
 801bf84:	685b      	ldr	r3, [r3, #4]
 801bf86:	4618      	mov	r0, r3
 801bf88:	f7f9 fc5e 	bl	8015848 <lwip_htonl>
 801bf8c:	4604      	mov	r4, r0
 801bf8e:	68fb      	ldr	r3, [r7, #12]
 801bf90:	891b      	ldrh	r3, [r3, #8]
 801bf92:	461d      	mov	r5, r3
 801bf94:	68fb      	ldr	r3, [r7, #12]
 801bf96:	68db      	ldr	r3, [r3, #12]
 801bf98:	899b      	ldrh	r3, [r3, #12]
 801bf9a:	b29b      	uxth	r3, r3
 801bf9c:	4618      	mov	r0, r3
 801bf9e:	f7f9 fc3d 	bl	801581c <lwip_htons>
 801bfa2:	4603      	mov	r3, r0
 801bfa4:	b2db      	uxtb	r3, r3
 801bfa6:	f003 0303 	and.w	r3, r3, #3
 801bfaa:	2b00      	cmp	r3, #0
 801bfac:	d001      	beq.n	801bfb2 <tcp_rexmit_rto_prepare+0xba>
 801bfae:	2301      	movs	r3, #1
 801bfb0:	e000      	b.n	801bfb4 <tcp_rexmit_rto_prepare+0xbc>
 801bfb2:	2300      	movs	r3, #0
 801bfb4:	442b      	add	r3, r5
 801bfb6:	18e2      	adds	r2, r4, r3
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801bfbc:	687b      	ldr	r3, [r7, #4]
 801bfbe:	2200      	movs	r2, #0
 801bfc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801bfc2:	2300      	movs	r3, #0
}
 801bfc4:	4618      	mov	r0, r3
 801bfc6:	3710      	adds	r7, #16
 801bfc8:	46bd      	mov	sp, r7
 801bfca:	bdb0      	pop	{r4, r5, r7, pc}
 801bfcc:	0802293c 	.word	0x0802293c
 801bfd0:	08022f78 	.word	0x08022f78
 801bfd4:	08022990 	.word	0x08022990

0801bfd8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801bfd8:	b580      	push	{r7, lr}
 801bfda:	b082      	sub	sp, #8
 801bfdc:	af00      	add	r7, sp, #0
 801bfde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801bfe0:	687b      	ldr	r3, [r7, #4]
 801bfe2:	2b00      	cmp	r3, #0
 801bfe4:	d106      	bne.n	801bff4 <tcp_rexmit_rto_commit+0x1c>
 801bfe6:	4b0d      	ldr	r3, [pc, #52]	@ (801c01c <tcp_rexmit_rto_commit+0x44>)
 801bfe8:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801bfec:	490c      	ldr	r1, [pc, #48]	@ (801c020 <tcp_rexmit_rto_commit+0x48>)
 801bfee:	480d      	ldr	r0, [pc, #52]	@ (801c024 <tcp_rexmit_rto_commit+0x4c>)
 801bff0:	f003 ff34 	bl	801fe5c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801bff4:	687b      	ldr	r3, [r7, #4]
 801bff6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801bffa:	2bff      	cmp	r3, #255	@ 0xff
 801bffc:	d007      	beq.n	801c00e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801bffe:	687b      	ldr	r3, [r7, #4]
 801c000:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801c004:	3301      	adds	r3, #1
 801c006:	b2da      	uxtb	r2, r3
 801c008:	687b      	ldr	r3, [r7, #4]
 801c00a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801c00e:	6878      	ldr	r0, [r7, #4]
 801c010:	f7ff fc7e 	bl	801b910 <tcp_output>
}
 801c014:	bf00      	nop
 801c016:	3708      	adds	r7, #8
 801c018:	46bd      	mov	sp, r7
 801c01a:	bd80      	pop	{r7, pc}
 801c01c:	0802293c 	.word	0x0802293c
 801c020:	08022f9c 	.word	0x08022f9c
 801c024:	08022990 	.word	0x08022990

0801c028 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801c028:	b580      	push	{r7, lr}
 801c02a:	b082      	sub	sp, #8
 801c02c:	af00      	add	r7, sp, #0
 801c02e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	2b00      	cmp	r3, #0
 801c034:	d106      	bne.n	801c044 <tcp_rexmit_rto+0x1c>
 801c036:	4b0a      	ldr	r3, [pc, #40]	@ (801c060 <tcp_rexmit_rto+0x38>)
 801c038:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801c03c:	4909      	ldr	r1, [pc, #36]	@ (801c064 <tcp_rexmit_rto+0x3c>)
 801c03e:	480a      	ldr	r0, [pc, #40]	@ (801c068 <tcp_rexmit_rto+0x40>)
 801c040:	f003 ff0c 	bl	801fe5c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801c044:	6878      	ldr	r0, [r7, #4]
 801c046:	f7ff ff57 	bl	801bef8 <tcp_rexmit_rto_prepare>
 801c04a:	4603      	mov	r3, r0
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d102      	bne.n	801c056 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801c050:	6878      	ldr	r0, [r7, #4]
 801c052:	f7ff ffc1 	bl	801bfd8 <tcp_rexmit_rto_commit>
  }
}
 801c056:	bf00      	nop
 801c058:	3708      	adds	r7, #8
 801c05a:	46bd      	mov	sp, r7
 801c05c:	bd80      	pop	{r7, pc}
 801c05e:	bf00      	nop
 801c060:	0802293c 	.word	0x0802293c
 801c064:	08022fc0 	.word	0x08022fc0
 801c068:	08022990 	.word	0x08022990

0801c06c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801c06c:	b590      	push	{r4, r7, lr}
 801c06e:	b085      	sub	sp, #20
 801c070:	af00      	add	r7, sp, #0
 801c072:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801c074:	687b      	ldr	r3, [r7, #4]
 801c076:	2b00      	cmp	r3, #0
 801c078:	d106      	bne.n	801c088 <tcp_rexmit+0x1c>
 801c07a:	4b2f      	ldr	r3, [pc, #188]	@ (801c138 <tcp_rexmit+0xcc>)
 801c07c:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801c080:	492e      	ldr	r1, [pc, #184]	@ (801c13c <tcp_rexmit+0xd0>)
 801c082:	482f      	ldr	r0, [pc, #188]	@ (801c140 <tcp_rexmit+0xd4>)
 801c084:	f003 feea 	bl	801fe5c <iprintf>

  if (pcb->unacked == NULL) {
 801c088:	687b      	ldr	r3, [r7, #4]
 801c08a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c08c:	2b00      	cmp	r3, #0
 801c08e:	d102      	bne.n	801c096 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801c090:	f06f 0305 	mvn.w	r3, #5
 801c094:	e04c      	b.n	801c130 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801c096:	687b      	ldr	r3, [r7, #4]
 801c098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c09a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801c09c:	68b8      	ldr	r0, [r7, #8]
 801c09e:	f7ff fe2b 	bl	801bcf8 <tcp_output_segment_busy>
 801c0a2:	4603      	mov	r3, r0
 801c0a4:	2b00      	cmp	r3, #0
 801c0a6:	d002      	beq.n	801c0ae <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801c0a8:	f06f 0305 	mvn.w	r3, #5
 801c0ac:	e040      	b.n	801c130 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801c0ae:	68bb      	ldr	r3, [r7, #8]
 801c0b0:	681a      	ldr	r2, [r3, #0]
 801c0b2:	687b      	ldr	r3, [r7, #4]
 801c0b4:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801c0b6:	687b      	ldr	r3, [r7, #4]
 801c0b8:	336c      	adds	r3, #108	@ 0x6c
 801c0ba:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801c0bc:	e002      	b.n	801c0c4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801c0be:	68fb      	ldr	r3, [r7, #12]
 801c0c0:	681b      	ldr	r3, [r3, #0]
 801c0c2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801c0c4:	68fb      	ldr	r3, [r7, #12]
 801c0c6:	681b      	ldr	r3, [r3, #0]
 801c0c8:	2b00      	cmp	r3, #0
 801c0ca:	d011      	beq.n	801c0f0 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801c0cc:	68fb      	ldr	r3, [r7, #12]
 801c0ce:	681b      	ldr	r3, [r3, #0]
 801c0d0:	68db      	ldr	r3, [r3, #12]
 801c0d2:	685b      	ldr	r3, [r3, #4]
 801c0d4:	4618      	mov	r0, r3
 801c0d6:	f7f9 fbb7 	bl	8015848 <lwip_htonl>
 801c0da:	4604      	mov	r4, r0
 801c0dc:	68bb      	ldr	r3, [r7, #8]
 801c0de:	68db      	ldr	r3, [r3, #12]
 801c0e0:	685b      	ldr	r3, [r3, #4]
 801c0e2:	4618      	mov	r0, r3
 801c0e4:	f7f9 fbb0 	bl	8015848 <lwip_htonl>
 801c0e8:	4603      	mov	r3, r0
 801c0ea:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801c0ec:	2b00      	cmp	r3, #0
 801c0ee:	dbe6      	blt.n	801c0be <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801c0f0:	68fb      	ldr	r3, [r7, #12]
 801c0f2:	681a      	ldr	r2, [r3, #0]
 801c0f4:	68bb      	ldr	r3, [r7, #8]
 801c0f6:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801c0f8:	68fb      	ldr	r3, [r7, #12]
 801c0fa:	68ba      	ldr	r2, [r7, #8]
 801c0fc:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801c0fe:	68bb      	ldr	r3, [r7, #8]
 801c100:	681b      	ldr	r3, [r3, #0]
 801c102:	2b00      	cmp	r3, #0
 801c104:	d103      	bne.n	801c10e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801c106:	687b      	ldr	r3, [r7, #4]
 801c108:	2200      	movs	r2, #0
 801c10a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801c114:	2bff      	cmp	r3, #255	@ 0xff
 801c116:	d007      	beq.n	801c128 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801c118:	687b      	ldr	r3, [r7, #4]
 801c11a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801c11e:	3301      	adds	r3, #1
 801c120:	b2da      	uxtb	r2, r3
 801c122:	687b      	ldr	r3, [r7, #4]
 801c124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801c128:	687b      	ldr	r3, [r7, #4]
 801c12a:	2200      	movs	r2, #0
 801c12c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801c12e:	2300      	movs	r3, #0
}
 801c130:	4618      	mov	r0, r3
 801c132:	3714      	adds	r7, #20
 801c134:	46bd      	mov	sp, r7
 801c136:	bd90      	pop	{r4, r7, pc}
 801c138:	0802293c 	.word	0x0802293c
 801c13c:	08022fdc 	.word	0x08022fdc
 801c140:	08022990 	.word	0x08022990

0801c144 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801c144:	b580      	push	{r7, lr}
 801c146:	b082      	sub	sp, #8
 801c148:	af00      	add	r7, sp, #0
 801c14a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801c14c:	687b      	ldr	r3, [r7, #4]
 801c14e:	2b00      	cmp	r3, #0
 801c150:	d106      	bne.n	801c160 <tcp_rexmit_fast+0x1c>
 801c152:	4b2a      	ldr	r3, [pc, #168]	@ (801c1fc <tcp_rexmit_fast+0xb8>)
 801c154:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801c158:	4929      	ldr	r1, [pc, #164]	@ (801c200 <tcp_rexmit_fast+0xbc>)
 801c15a:	482a      	ldr	r0, [pc, #168]	@ (801c204 <tcp_rexmit_fast+0xc0>)
 801c15c:	f003 fe7e 	bl	801fe5c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801c160:	687b      	ldr	r3, [r7, #4]
 801c162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c164:	2b00      	cmp	r3, #0
 801c166:	d045      	beq.n	801c1f4 <tcp_rexmit_fast+0xb0>
 801c168:	687b      	ldr	r3, [r7, #4]
 801c16a:	8b5b      	ldrh	r3, [r3, #26]
 801c16c:	f003 0304 	and.w	r3, r3, #4
 801c170:	2b00      	cmp	r3, #0
 801c172:	d13f      	bne.n	801c1f4 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801c174:	6878      	ldr	r0, [r7, #4]
 801c176:	f7ff ff79 	bl	801c06c <tcp_rexmit>
 801c17a:	4603      	mov	r3, r0
 801c17c:	2b00      	cmp	r3, #0
 801c17e:	d139      	bne.n	801c1f4 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c180:	687b      	ldr	r3, [r7, #4]
 801c182:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801c18c:	4293      	cmp	r3, r2
 801c18e:	bf28      	it	cs
 801c190:	4613      	movcs	r3, r2
 801c192:	b29b      	uxth	r3, r3
 801c194:	2b00      	cmp	r3, #0
 801c196:	da00      	bge.n	801c19a <tcp_rexmit_fast+0x56>
 801c198:	3301      	adds	r3, #1
 801c19a:	105b      	asrs	r3, r3, #1
 801c19c:	b29a      	uxth	r2, r3
 801c19e:	687b      	ldr	r3, [r7, #4]
 801c1a0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c1a4:	687b      	ldr	r3, [r7, #4]
 801c1a6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801c1aa:	461a      	mov	r2, r3
 801c1ac:	687b      	ldr	r3, [r7, #4]
 801c1ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801c1b0:	005b      	lsls	r3, r3, #1
 801c1b2:	429a      	cmp	r2, r3
 801c1b4:	d206      	bcs.n	801c1c4 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801c1b6:	687b      	ldr	r3, [r7, #4]
 801c1b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801c1ba:	005b      	lsls	r3, r3, #1
 801c1bc:	b29a      	uxth	r2, r3
 801c1be:	687b      	ldr	r3, [r7, #4]
 801c1c0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801c1c4:	687b      	ldr	r3, [r7, #4]
 801c1c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801c1ca:	687b      	ldr	r3, [r7, #4]
 801c1cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801c1ce:	4619      	mov	r1, r3
 801c1d0:	0049      	lsls	r1, r1, #1
 801c1d2:	440b      	add	r3, r1
 801c1d4:	b29b      	uxth	r3, r3
 801c1d6:	4413      	add	r3, r2
 801c1d8:	b29a      	uxth	r2, r3
 801c1da:	687b      	ldr	r3, [r7, #4]
 801c1dc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801c1e0:	687b      	ldr	r3, [r7, #4]
 801c1e2:	8b5b      	ldrh	r3, [r3, #26]
 801c1e4:	f043 0304 	orr.w	r3, r3, #4
 801c1e8:	b29a      	uxth	r2, r3
 801c1ea:	687b      	ldr	r3, [r7, #4]
 801c1ec:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801c1ee:	687b      	ldr	r3, [r7, #4]
 801c1f0:	2200      	movs	r2, #0
 801c1f2:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801c1f4:	bf00      	nop
 801c1f6:	3708      	adds	r7, #8
 801c1f8:	46bd      	mov	sp, r7
 801c1fa:	bd80      	pop	{r7, pc}
 801c1fc:	0802293c 	.word	0x0802293c
 801c200:	08022ff4 	.word	0x08022ff4
 801c204:	08022990 	.word	0x08022990

0801c208 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801c208:	b580      	push	{r7, lr}
 801c20a:	b086      	sub	sp, #24
 801c20c:	af00      	add	r7, sp, #0
 801c20e:	60f8      	str	r0, [r7, #12]
 801c210:	607b      	str	r3, [r7, #4]
 801c212:	460b      	mov	r3, r1
 801c214:	817b      	strh	r3, [r7, #10]
 801c216:	4613      	mov	r3, r2
 801c218:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801c21a:	897a      	ldrh	r2, [r7, #10]
 801c21c:	893b      	ldrh	r3, [r7, #8]
 801c21e:	4413      	add	r3, r2
 801c220:	b29b      	uxth	r3, r3
 801c222:	3314      	adds	r3, #20
 801c224:	b29b      	uxth	r3, r3
 801c226:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c22a:	4619      	mov	r1, r3
 801c22c:	2022      	movs	r0, #34	@ 0x22
 801c22e:	f7fa fbff 	bl	8016a30 <pbuf_alloc>
 801c232:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801c234:	697b      	ldr	r3, [r7, #20]
 801c236:	2b00      	cmp	r3, #0
 801c238:	d04d      	beq.n	801c2d6 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801c23a:	897b      	ldrh	r3, [r7, #10]
 801c23c:	3313      	adds	r3, #19
 801c23e:	697a      	ldr	r2, [r7, #20]
 801c240:	8952      	ldrh	r2, [r2, #10]
 801c242:	4293      	cmp	r3, r2
 801c244:	db06      	blt.n	801c254 <tcp_output_alloc_header_common+0x4c>
 801c246:	4b26      	ldr	r3, [pc, #152]	@ (801c2e0 <tcp_output_alloc_header_common+0xd8>)
 801c248:	f240 7223 	movw	r2, #1827	@ 0x723
 801c24c:	4925      	ldr	r1, [pc, #148]	@ (801c2e4 <tcp_output_alloc_header_common+0xdc>)
 801c24e:	4826      	ldr	r0, [pc, #152]	@ (801c2e8 <tcp_output_alloc_header_common+0xe0>)
 801c250:	f003 fe04 	bl	801fe5c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801c254:	697b      	ldr	r3, [r7, #20]
 801c256:	685b      	ldr	r3, [r3, #4]
 801c258:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801c25a:	8c3b      	ldrh	r3, [r7, #32]
 801c25c:	4618      	mov	r0, r3
 801c25e:	f7f9 fadd 	bl	801581c <lwip_htons>
 801c262:	4603      	mov	r3, r0
 801c264:	461a      	mov	r2, r3
 801c266:	693b      	ldr	r3, [r7, #16]
 801c268:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801c26a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c26c:	4618      	mov	r0, r3
 801c26e:	f7f9 fad5 	bl	801581c <lwip_htons>
 801c272:	4603      	mov	r3, r0
 801c274:	461a      	mov	r2, r3
 801c276:	693b      	ldr	r3, [r7, #16]
 801c278:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801c27a:	693b      	ldr	r3, [r7, #16]
 801c27c:	687a      	ldr	r2, [r7, #4]
 801c27e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801c280:	68f8      	ldr	r0, [r7, #12]
 801c282:	f7f9 fae1 	bl	8015848 <lwip_htonl>
 801c286:	4602      	mov	r2, r0
 801c288:	693b      	ldr	r3, [r7, #16]
 801c28a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801c28c:	897b      	ldrh	r3, [r7, #10]
 801c28e:	089b      	lsrs	r3, r3, #2
 801c290:	b29b      	uxth	r3, r3
 801c292:	3305      	adds	r3, #5
 801c294:	b29b      	uxth	r3, r3
 801c296:	031b      	lsls	r3, r3, #12
 801c298:	b29a      	uxth	r2, r3
 801c29a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801c29e:	b29b      	uxth	r3, r3
 801c2a0:	4313      	orrs	r3, r2
 801c2a2:	b29b      	uxth	r3, r3
 801c2a4:	4618      	mov	r0, r3
 801c2a6:	f7f9 fab9 	bl	801581c <lwip_htons>
 801c2aa:	4603      	mov	r3, r0
 801c2ac:	461a      	mov	r2, r3
 801c2ae:	693b      	ldr	r3, [r7, #16]
 801c2b0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801c2b2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801c2b4:	4618      	mov	r0, r3
 801c2b6:	f7f9 fab1 	bl	801581c <lwip_htons>
 801c2ba:	4603      	mov	r3, r0
 801c2bc:	461a      	mov	r2, r3
 801c2be:	693b      	ldr	r3, [r7, #16]
 801c2c0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801c2c2:	693b      	ldr	r3, [r7, #16]
 801c2c4:	2200      	movs	r2, #0
 801c2c6:	741a      	strb	r2, [r3, #16]
 801c2c8:	2200      	movs	r2, #0
 801c2ca:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801c2cc:	693b      	ldr	r3, [r7, #16]
 801c2ce:	2200      	movs	r2, #0
 801c2d0:	749a      	strb	r2, [r3, #18]
 801c2d2:	2200      	movs	r2, #0
 801c2d4:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801c2d6:	697b      	ldr	r3, [r7, #20]
}
 801c2d8:	4618      	mov	r0, r3
 801c2da:	3718      	adds	r7, #24
 801c2dc:	46bd      	mov	sp, r7
 801c2de:	bd80      	pop	{r7, pc}
 801c2e0:	0802293c 	.word	0x0802293c
 801c2e4:	08023014 	.word	0x08023014
 801c2e8:	08022990 	.word	0x08022990

0801c2ec <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801c2ec:	b5b0      	push	{r4, r5, r7, lr}
 801c2ee:	b08a      	sub	sp, #40	@ 0x28
 801c2f0:	af04      	add	r7, sp, #16
 801c2f2:	60f8      	str	r0, [r7, #12]
 801c2f4:	607b      	str	r3, [r7, #4]
 801c2f6:	460b      	mov	r3, r1
 801c2f8:	817b      	strh	r3, [r7, #10]
 801c2fa:	4613      	mov	r3, r2
 801c2fc:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801c2fe:	68fb      	ldr	r3, [r7, #12]
 801c300:	2b00      	cmp	r3, #0
 801c302:	d106      	bne.n	801c312 <tcp_output_alloc_header+0x26>
 801c304:	4b15      	ldr	r3, [pc, #84]	@ (801c35c <tcp_output_alloc_header+0x70>)
 801c306:	f240 7242 	movw	r2, #1858	@ 0x742
 801c30a:	4915      	ldr	r1, [pc, #84]	@ (801c360 <tcp_output_alloc_header+0x74>)
 801c30c:	4815      	ldr	r0, [pc, #84]	@ (801c364 <tcp_output_alloc_header+0x78>)
 801c30e:	f003 fda5 	bl	801fe5c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801c312:	68fb      	ldr	r3, [r7, #12]
 801c314:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801c316:	68fb      	ldr	r3, [r7, #12]
 801c318:	8adb      	ldrh	r3, [r3, #22]
 801c31a:	68fa      	ldr	r2, [r7, #12]
 801c31c:	8b12      	ldrh	r2, [r2, #24]
 801c31e:	68f9      	ldr	r1, [r7, #12]
 801c320:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801c322:	893d      	ldrh	r5, [r7, #8]
 801c324:	897c      	ldrh	r4, [r7, #10]
 801c326:	9103      	str	r1, [sp, #12]
 801c328:	2110      	movs	r1, #16
 801c32a:	9102      	str	r1, [sp, #8]
 801c32c:	9201      	str	r2, [sp, #4]
 801c32e:	9300      	str	r3, [sp, #0]
 801c330:	687b      	ldr	r3, [r7, #4]
 801c332:	462a      	mov	r2, r5
 801c334:	4621      	mov	r1, r4
 801c336:	f7ff ff67 	bl	801c208 <tcp_output_alloc_header_common>
 801c33a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801c33c:	697b      	ldr	r3, [r7, #20]
 801c33e:	2b00      	cmp	r3, #0
 801c340:	d006      	beq.n	801c350 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801c342:	68fb      	ldr	r3, [r7, #12]
 801c344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c346:	68fa      	ldr	r2, [r7, #12]
 801c348:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801c34a:	441a      	add	r2, r3
 801c34c:	68fb      	ldr	r3, [r7, #12]
 801c34e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801c350:	697b      	ldr	r3, [r7, #20]
}
 801c352:	4618      	mov	r0, r3
 801c354:	3718      	adds	r7, #24
 801c356:	46bd      	mov	sp, r7
 801c358:	bdb0      	pop	{r4, r5, r7, pc}
 801c35a:	bf00      	nop
 801c35c:	0802293c 	.word	0x0802293c
 801c360:	08023044 	.word	0x08023044
 801c364:	08022990 	.word	0x08022990

0801c368 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801c368:	b580      	push	{r7, lr}
 801c36a:	b088      	sub	sp, #32
 801c36c:	af00      	add	r7, sp, #0
 801c36e:	60f8      	str	r0, [r7, #12]
 801c370:	60b9      	str	r1, [r7, #8]
 801c372:	4611      	mov	r1, r2
 801c374:	461a      	mov	r2, r3
 801c376:	460b      	mov	r3, r1
 801c378:	71fb      	strb	r3, [r7, #7]
 801c37a:	4613      	mov	r3, r2
 801c37c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801c37e:	2300      	movs	r3, #0
 801c380:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801c382:	68bb      	ldr	r3, [r7, #8]
 801c384:	2b00      	cmp	r3, #0
 801c386:	d106      	bne.n	801c396 <tcp_output_fill_options+0x2e>
 801c388:	4b12      	ldr	r3, [pc, #72]	@ (801c3d4 <tcp_output_fill_options+0x6c>)
 801c38a:	f240 7256 	movw	r2, #1878	@ 0x756
 801c38e:	4912      	ldr	r1, [pc, #72]	@ (801c3d8 <tcp_output_fill_options+0x70>)
 801c390:	4812      	ldr	r0, [pc, #72]	@ (801c3dc <tcp_output_fill_options+0x74>)
 801c392:	f003 fd63 	bl	801fe5c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801c396:	68bb      	ldr	r3, [r7, #8]
 801c398:	685b      	ldr	r3, [r3, #4]
 801c39a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801c39c:	69bb      	ldr	r3, [r7, #24]
 801c39e:	3314      	adds	r3, #20
 801c3a0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801c3a2:	8bfb      	ldrh	r3, [r7, #30]
 801c3a4:	009b      	lsls	r3, r3, #2
 801c3a6:	461a      	mov	r2, r3
 801c3a8:	79fb      	ldrb	r3, [r7, #7]
 801c3aa:	009b      	lsls	r3, r3, #2
 801c3ac:	f003 0304 	and.w	r3, r3, #4
 801c3b0:	4413      	add	r3, r2
 801c3b2:	3314      	adds	r3, #20
 801c3b4:	69ba      	ldr	r2, [r7, #24]
 801c3b6:	4413      	add	r3, r2
 801c3b8:	697a      	ldr	r2, [r7, #20]
 801c3ba:	429a      	cmp	r2, r3
 801c3bc:	d006      	beq.n	801c3cc <tcp_output_fill_options+0x64>
 801c3be:	4b05      	ldr	r3, [pc, #20]	@ (801c3d4 <tcp_output_fill_options+0x6c>)
 801c3c0:	f240 7275 	movw	r2, #1909	@ 0x775
 801c3c4:	4906      	ldr	r1, [pc, #24]	@ (801c3e0 <tcp_output_fill_options+0x78>)
 801c3c6:	4805      	ldr	r0, [pc, #20]	@ (801c3dc <tcp_output_fill_options+0x74>)
 801c3c8:	f003 fd48 	bl	801fe5c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801c3cc:	bf00      	nop
 801c3ce:	3720      	adds	r7, #32
 801c3d0:	46bd      	mov	sp, r7
 801c3d2:	bd80      	pop	{r7, pc}
 801c3d4:	0802293c 	.word	0x0802293c
 801c3d8:	0802306c 	.word	0x0802306c
 801c3dc:	08022990 	.word	0x08022990
 801c3e0:	08022f64 	.word	0x08022f64

0801c3e4 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801c3e4:	b580      	push	{r7, lr}
 801c3e6:	b08a      	sub	sp, #40	@ 0x28
 801c3e8:	af04      	add	r7, sp, #16
 801c3ea:	60f8      	str	r0, [r7, #12]
 801c3ec:	60b9      	str	r1, [r7, #8]
 801c3ee:	607a      	str	r2, [r7, #4]
 801c3f0:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801c3f2:	68bb      	ldr	r3, [r7, #8]
 801c3f4:	2b00      	cmp	r3, #0
 801c3f6:	d106      	bne.n	801c406 <tcp_output_control_segment+0x22>
 801c3f8:	4b1c      	ldr	r3, [pc, #112]	@ (801c46c <tcp_output_control_segment+0x88>)
 801c3fa:	f240 7287 	movw	r2, #1927	@ 0x787
 801c3fe:	491c      	ldr	r1, [pc, #112]	@ (801c470 <tcp_output_control_segment+0x8c>)
 801c400:	481c      	ldr	r0, [pc, #112]	@ (801c474 <tcp_output_control_segment+0x90>)
 801c402:	f003 fd2b 	bl	801fe5c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801c406:	683a      	ldr	r2, [r7, #0]
 801c408:	6879      	ldr	r1, [r7, #4]
 801c40a:	68f8      	ldr	r0, [r7, #12]
 801c40c:	f7fe ff42 	bl	801b294 <tcp_route>
 801c410:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801c412:	693b      	ldr	r3, [r7, #16]
 801c414:	2b00      	cmp	r3, #0
 801c416:	d102      	bne.n	801c41e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801c418:	23fc      	movs	r3, #252	@ 0xfc
 801c41a:	75fb      	strb	r3, [r7, #23]
 801c41c:	e01c      	b.n	801c458 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801c41e:	68fb      	ldr	r3, [r7, #12]
 801c420:	2b00      	cmp	r3, #0
 801c422:	d006      	beq.n	801c432 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801c424:	68fb      	ldr	r3, [r7, #12]
 801c426:	7adb      	ldrb	r3, [r3, #11]
 801c428:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801c42a:	68fb      	ldr	r3, [r7, #12]
 801c42c:	7a9b      	ldrb	r3, [r3, #10]
 801c42e:	757b      	strb	r3, [r7, #21]
 801c430:	e003      	b.n	801c43a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801c432:	23ff      	movs	r3, #255	@ 0xff
 801c434:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801c436:	2300      	movs	r3, #0
 801c438:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801c43a:	7dba      	ldrb	r2, [r7, #22]
 801c43c:	693b      	ldr	r3, [r7, #16]
 801c43e:	9302      	str	r3, [sp, #8]
 801c440:	2306      	movs	r3, #6
 801c442:	9301      	str	r3, [sp, #4]
 801c444:	7d7b      	ldrb	r3, [r7, #21]
 801c446:	9300      	str	r3, [sp, #0]
 801c448:	4613      	mov	r3, r2
 801c44a:	683a      	ldr	r2, [r7, #0]
 801c44c:	6879      	ldr	r1, [r7, #4]
 801c44e:	68b8      	ldr	r0, [r7, #8]
 801c450:	f002 fa2e 	bl	801e8b0 <ip4_output_if>
 801c454:	4603      	mov	r3, r0
 801c456:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801c458:	68b8      	ldr	r0, [r7, #8]
 801c45a:	f7fa fdcd 	bl	8016ff8 <pbuf_free>
  return err;
 801c45e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c462:	4618      	mov	r0, r3
 801c464:	3718      	adds	r7, #24
 801c466:	46bd      	mov	sp, r7
 801c468:	bd80      	pop	{r7, pc}
 801c46a:	bf00      	nop
 801c46c:	0802293c 	.word	0x0802293c
 801c470:	08023094 	.word	0x08023094
 801c474:	08022990 	.word	0x08022990

0801c478 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801c478:	b590      	push	{r4, r7, lr}
 801c47a:	b08b      	sub	sp, #44	@ 0x2c
 801c47c:	af04      	add	r7, sp, #16
 801c47e:	60f8      	str	r0, [r7, #12]
 801c480:	60b9      	str	r1, [r7, #8]
 801c482:	607a      	str	r2, [r7, #4]
 801c484:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801c486:	683b      	ldr	r3, [r7, #0]
 801c488:	2b00      	cmp	r3, #0
 801c48a:	d106      	bne.n	801c49a <tcp_rst+0x22>
 801c48c:	4b1f      	ldr	r3, [pc, #124]	@ (801c50c <tcp_rst+0x94>)
 801c48e:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801c492:	491f      	ldr	r1, [pc, #124]	@ (801c510 <tcp_rst+0x98>)
 801c494:	481f      	ldr	r0, [pc, #124]	@ (801c514 <tcp_rst+0x9c>)
 801c496:	f003 fce1 	bl	801fe5c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801c49a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c49c:	2b00      	cmp	r3, #0
 801c49e:	d106      	bne.n	801c4ae <tcp_rst+0x36>
 801c4a0:	4b1a      	ldr	r3, [pc, #104]	@ (801c50c <tcp_rst+0x94>)
 801c4a2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801c4a6:	491c      	ldr	r1, [pc, #112]	@ (801c518 <tcp_rst+0xa0>)
 801c4a8:	481a      	ldr	r0, [pc, #104]	@ (801c514 <tcp_rst+0x9c>)
 801c4aa:	f003 fcd7 	bl	801fe5c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c4ae:	2300      	movs	r3, #0
 801c4b0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801c4b2:	f246 0308 	movw	r3, #24584	@ 0x6008
 801c4b6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801c4b8:	7dfb      	ldrb	r3, [r7, #23]
 801c4ba:	b29c      	uxth	r4, r3
 801c4bc:	68b8      	ldr	r0, [r7, #8]
 801c4be:	f7f9 f9c3 	bl	8015848 <lwip_htonl>
 801c4c2:	4602      	mov	r2, r0
 801c4c4:	8abb      	ldrh	r3, [r7, #20]
 801c4c6:	9303      	str	r3, [sp, #12]
 801c4c8:	2314      	movs	r3, #20
 801c4ca:	9302      	str	r3, [sp, #8]
 801c4cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801c4ce:	9301      	str	r3, [sp, #4]
 801c4d0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801c4d2:	9300      	str	r3, [sp, #0]
 801c4d4:	4613      	mov	r3, r2
 801c4d6:	2200      	movs	r2, #0
 801c4d8:	4621      	mov	r1, r4
 801c4da:	6878      	ldr	r0, [r7, #4]
 801c4dc:	f7ff fe94 	bl	801c208 <tcp_output_alloc_header_common>
 801c4e0:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801c4e2:	693b      	ldr	r3, [r7, #16]
 801c4e4:	2b00      	cmp	r3, #0
 801c4e6:	d00c      	beq.n	801c502 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c4e8:	7dfb      	ldrb	r3, [r7, #23]
 801c4ea:	2200      	movs	r2, #0
 801c4ec:	6939      	ldr	r1, [r7, #16]
 801c4ee:	68f8      	ldr	r0, [r7, #12]
 801c4f0:	f7ff ff3a 	bl	801c368 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801c4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c4f6:	683a      	ldr	r2, [r7, #0]
 801c4f8:	6939      	ldr	r1, [r7, #16]
 801c4fa:	68f8      	ldr	r0, [r7, #12]
 801c4fc:	f7ff ff72 	bl	801c3e4 <tcp_output_control_segment>
 801c500:	e000      	b.n	801c504 <tcp_rst+0x8c>
    return;
 801c502:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801c504:	371c      	adds	r7, #28
 801c506:	46bd      	mov	sp, r7
 801c508:	bd90      	pop	{r4, r7, pc}
 801c50a:	bf00      	nop
 801c50c:	0802293c 	.word	0x0802293c
 801c510:	080230c0 	.word	0x080230c0
 801c514:	08022990 	.word	0x08022990
 801c518:	080230dc 	.word	0x080230dc

0801c51c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801c51c:	b590      	push	{r4, r7, lr}
 801c51e:	b087      	sub	sp, #28
 801c520:	af00      	add	r7, sp, #0
 801c522:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801c524:	2300      	movs	r3, #0
 801c526:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801c528:	2300      	movs	r3, #0
 801c52a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801c52c:	687b      	ldr	r3, [r7, #4]
 801c52e:	2b00      	cmp	r3, #0
 801c530:	d106      	bne.n	801c540 <tcp_send_empty_ack+0x24>
 801c532:	4b28      	ldr	r3, [pc, #160]	@ (801c5d4 <tcp_send_empty_ack+0xb8>)
 801c534:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801c538:	4927      	ldr	r1, [pc, #156]	@ (801c5d8 <tcp_send_empty_ack+0xbc>)
 801c53a:	4828      	ldr	r0, [pc, #160]	@ (801c5dc <tcp_send_empty_ack+0xc0>)
 801c53c:	f003 fc8e 	bl	801fe5c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c540:	7dfb      	ldrb	r3, [r7, #23]
 801c542:	009b      	lsls	r3, r3, #2
 801c544:	b2db      	uxtb	r3, r3
 801c546:	f003 0304 	and.w	r3, r3, #4
 801c54a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801c54c:	7d7b      	ldrb	r3, [r7, #21]
 801c54e:	b29c      	uxth	r4, r3
 801c550:	687b      	ldr	r3, [r7, #4]
 801c552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c554:	4618      	mov	r0, r3
 801c556:	f7f9 f977 	bl	8015848 <lwip_htonl>
 801c55a:	4603      	mov	r3, r0
 801c55c:	2200      	movs	r2, #0
 801c55e:	4621      	mov	r1, r4
 801c560:	6878      	ldr	r0, [r7, #4]
 801c562:	f7ff fec3 	bl	801c2ec <tcp_output_alloc_header>
 801c566:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c568:	693b      	ldr	r3, [r7, #16]
 801c56a:	2b00      	cmp	r3, #0
 801c56c:	d109      	bne.n	801c582 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c56e:	687b      	ldr	r3, [r7, #4]
 801c570:	8b5b      	ldrh	r3, [r3, #26]
 801c572:	f043 0303 	orr.w	r3, r3, #3
 801c576:	b29a      	uxth	r2, r3
 801c578:	687b      	ldr	r3, [r7, #4]
 801c57a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801c57c:	f06f 0301 	mvn.w	r3, #1
 801c580:	e023      	b.n	801c5ca <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801c582:	7dbb      	ldrb	r3, [r7, #22]
 801c584:	7dfa      	ldrb	r2, [r7, #23]
 801c586:	6939      	ldr	r1, [r7, #16]
 801c588:	6878      	ldr	r0, [r7, #4]
 801c58a:	f7ff feed 	bl	801c368 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c58e:	687a      	ldr	r2, [r7, #4]
 801c590:	687b      	ldr	r3, [r7, #4]
 801c592:	3304      	adds	r3, #4
 801c594:	6939      	ldr	r1, [r7, #16]
 801c596:	6878      	ldr	r0, [r7, #4]
 801c598:	f7ff ff24 	bl	801c3e4 <tcp_output_control_segment>
 801c59c:	4603      	mov	r3, r0
 801c59e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801c5a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c5a4:	2b00      	cmp	r3, #0
 801c5a6:	d007      	beq.n	801c5b8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c5a8:	687b      	ldr	r3, [r7, #4]
 801c5aa:	8b5b      	ldrh	r3, [r3, #26]
 801c5ac:	f043 0303 	orr.w	r3, r3, #3
 801c5b0:	b29a      	uxth	r2, r3
 801c5b2:	687b      	ldr	r3, [r7, #4]
 801c5b4:	835a      	strh	r2, [r3, #26]
 801c5b6:	e006      	b.n	801c5c6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c5b8:	687b      	ldr	r3, [r7, #4]
 801c5ba:	8b5b      	ldrh	r3, [r3, #26]
 801c5bc:	f023 0303 	bic.w	r3, r3, #3
 801c5c0:	b29a      	uxth	r2, r3
 801c5c2:	687b      	ldr	r3, [r7, #4]
 801c5c4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801c5c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c5ca:	4618      	mov	r0, r3
 801c5cc:	371c      	adds	r7, #28
 801c5ce:	46bd      	mov	sp, r7
 801c5d0:	bd90      	pop	{r4, r7, pc}
 801c5d2:	bf00      	nop
 801c5d4:	0802293c 	.word	0x0802293c
 801c5d8:	080230f8 	.word	0x080230f8
 801c5dc:	08022990 	.word	0x08022990

0801c5e0 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801c5e0:	b590      	push	{r4, r7, lr}
 801c5e2:	b087      	sub	sp, #28
 801c5e4:	af00      	add	r7, sp, #0
 801c5e6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c5e8:	2300      	movs	r3, #0
 801c5ea:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801c5ec:	687b      	ldr	r3, [r7, #4]
 801c5ee:	2b00      	cmp	r3, #0
 801c5f0:	d106      	bne.n	801c600 <tcp_keepalive+0x20>
 801c5f2:	4b18      	ldr	r3, [pc, #96]	@ (801c654 <tcp_keepalive+0x74>)
 801c5f4:	f640 0224 	movw	r2, #2084	@ 0x824
 801c5f8:	4917      	ldr	r1, [pc, #92]	@ (801c658 <tcp_keepalive+0x78>)
 801c5fa:	4818      	ldr	r0, [pc, #96]	@ (801c65c <tcp_keepalive+0x7c>)
 801c5fc:	f003 fc2e 	bl	801fe5c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801c600:	7dfb      	ldrb	r3, [r7, #23]
 801c602:	b29c      	uxth	r4, r3
 801c604:	687b      	ldr	r3, [r7, #4]
 801c606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c608:	3b01      	subs	r3, #1
 801c60a:	4618      	mov	r0, r3
 801c60c:	f7f9 f91c 	bl	8015848 <lwip_htonl>
 801c610:	4603      	mov	r3, r0
 801c612:	2200      	movs	r2, #0
 801c614:	4621      	mov	r1, r4
 801c616:	6878      	ldr	r0, [r7, #4]
 801c618:	f7ff fe68 	bl	801c2ec <tcp_output_alloc_header>
 801c61c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c61e:	693b      	ldr	r3, [r7, #16]
 801c620:	2b00      	cmp	r3, #0
 801c622:	d102      	bne.n	801c62a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801c624:	f04f 33ff 	mov.w	r3, #4294967295
 801c628:	e010      	b.n	801c64c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c62a:	7dfb      	ldrb	r3, [r7, #23]
 801c62c:	2200      	movs	r2, #0
 801c62e:	6939      	ldr	r1, [r7, #16]
 801c630:	6878      	ldr	r0, [r7, #4]
 801c632:	f7ff fe99 	bl	801c368 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c636:	687a      	ldr	r2, [r7, #4]
 801c638:	687b      	ldr	r3, [r7, #4]
 801c63a:	3304      	adds	r3, #4
 801c63c:	6939      	ldr	r1, [r7, #16]
 801c63e:	6878      	ldr	r0, [r7, #4]
 801c640:	f7ff fed0 	bl	801c3e4 <tcp_output_control_segment>
 801c644:	4603      	mov	r3, r0
 801c646:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c648:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c64c:	4618      	mov	r0, r3
 801c64e:	371c      	adds	r7, #28
 801c650:	46bd      	mov	sp, r7
 801c652:	bd90      	pop	{r4, r7, pc}
 801c654:	0802293c 	.word	0x0802293c
 801c658:	08023118 	.word	0x08023118
 801c65c:	08022990 	.word	0x08022990

0801c660 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801c660:	b590      	push	{r4, r7, lr}
 801c662:	b08b      	sub	sp, #44	@ 0x2c
 801c664:	af00      	add	r7, sp, #0
 801c666:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c668:	2300      	movs	r3, #0
 801c66a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801c66e:	687b      	ldr	r3, [r7, #4]
 801c670:	2b00      	cmp	r3, #0
 801c672:	d106      	bne.n	801c682 <tcp_zero_window_probe+0x22>
 801c674:	4b4c      	ldr	r3, [pc, #304]	@ (801c7a8 <tcp_zero_window_probe+0x148>)
 801c676:	f640 024f 	movw	r2, #2127	@ 0x84f
 801c67a:	494c      	ldr	r1, [pc, #304]	@ (801c7ac <tcp_zero_window_probe+0x14c>)
 801c67c:	484c      	ldr	r0, [pc, #304]	@ (801c7b0 <tcp_zero_window_probe+0x150>)
 801c67e:	f003 fbed 	bl	801fe5c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801c682:	687b      	ldr	r3, [r7, #4]
 801c684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801c686:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801c688:	6a3b      	ldr	r3, [r7, #32]
 801c68a:	2b00      	cmp	r3, #0
 801c68c:	d101      	bne.n	801c692 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801c68e:	2300      	movs	r3, #0
 801c690:	e086      	b.n	801c7a0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801c692:	687b      	ldr	r3, [r7, #4]
 801c694:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801c698:	2bff      	cmp	r3, #255	@ 0xff
 801c69a:	d007      	beq.n	801c6ac <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801c69c:	687b      	ldr	r3, [r7, #4]
 801c69e:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801c6a2:	3301      	adds	r3, #1
 801c6a4:	b2da      	uxtb	r2, r3
 801c6a6:	687b      	ldr	r3, [r7, #4]
 801c6a8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801c6ac:	6a3b      	ldr	r3, [r7, #32]
 801c6ae:	68db      	ldr	r3, [r3, #12]
 801c6b0:	899b      	ldrh	r3, [r3, #12]
 801c6b2:	b29b      	uxth	r3, r3
 801c6b4:	4618      	mov	r0, r3
 801c6b6:	f7f9 f8b1 	bl	801581c <lwip_htons>
 801c6ba:	4603      	mov	r3, r0
 801c6bc:	b2db      	uxtb	r3, r3
 801c6be:	f003 0301 	and.w	r3, r3, #1
 801c6c2:	2b00      	cmp	r3, #0
 801c6c4:	d005      	beq.n	801c6d2 <tcp_zero_window_probe+0x72>
 801c6c6:	6a3b      	ldr	r3, [r7, #32]
 801c6c8:	891b      	ldrh	r3, [r3, #8]
 801c6ca:	2b00      	cmp	r3, #0
 801c6cc:	d101      	bne.n	801c6d2 <tcp_zero_window_probe+0x72>
 801c6ce:	2301      	movs	r3, #1
 801c6d0:	e000      	b.n	801c6d4 <tcp_zero_window_probe+0x74>
 801c6d2:	2300      	movs	r3, #0
 801c6d4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801c6d6:	7ffb      	ldrb	r3, [r7, #31]
 801c6d8:	2b00      	cmp	r3, #0
 801c6da:	bf0c      	ite	eq
 801c6dc:	2301      	moveq	r3, #1
 801c6de:	2300      	movne	r3, #0
 801c6e0:	b2db      	uxtb	r3, r3
 801c6e2:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801c6e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c6e8:	b299      	uxth	r1, r3
 801c6ea:	6a3b      	ldr	r3, [r7, #32]
 801c6ec:	68db      	ldr	r3, [r3, #12]
 801c6ee:	685b      	ldr	r3, [r3, #4]
 801c6f0:	8bba      	ldrh	r2, [r7, #28]
 801c6f2:	6878      	ldr	r0, [r7, #4]
 801c6f4:	f7ff fdfa 	bl	801c2ec <tcp_output_alloc_header>
 801c6f8:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801c6fa:	69bb      	ldr	r3, [r7, #24]
 801c6fc:	2b00      	cmp	r3, #0
 801c6fe:	d102      	bne.n	801c706 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801c700:	f04f 33ff 	mov.w	r3, #4294967295
 801c704:	e04c      	b.n	801c7a0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801c706:	69bb      	ldr	r3, [r7, #24]
 801c708:	685b      	ldr	r3, [r3, #4]
 801c70a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801c70c:	7ffb      	ldrb	r3, [r7, #31]
 801c70e:	2b00      	cmp	r3, #0
 801c710:	d011      	beq.n	801c736 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801c712:	697b      	ldr	r3, [r7, #20]
 801c714:	899b      	ldrh	r3, [r3, #12]
 801c716:	b29b      	uxth	r3, r3
 801c718:	b21b      	sxth	r3, r3
 801c71a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801c71e:	b21c      	sxth	r4, r3
 801c720:	2011      	movs	r0, #17
 801c722:	f7f9 f87b 	bl	801581c <lwip_htons>
 801c726:	4603      	mov	r3, r0
 801c728:	b21b      	sxth	r3, r3
 801c72a:	4323      	orrs	r3, r4
 801c72c:	b21b      	sxth	r3, r3
 801c72e:	b29a      	uxth	r2, r3
 801c730:	697b      	ldr	r3, [r7, #20]
 801c732:	819a      	strh	r2, [r3, #12]
 801c734:	e010      	b.n	801c758 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801c736:	69bb      	ldr	r3, [r7, #24]
 801c738:	685b      	ldr	r3, [r3, #4]
 801c73a:	3314      	adds	r3, #20
 801c73c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801c73e:	6a3b      	ldr	r3, [r7, #32]
 801c740:	6858      	ldr	r0, [r3, #4]
 801c742:	6a3b      	ldr	r3, [r7, #32]
 801c744:	685b      	ldr	r3, [r3, #4]
 801c746:	891a      	ldrh	r2, [r3, #8]
 801c748:	6a3b      	ldr	r3, [r7, #32]
 801c74a:	891b      	ldrh	r3, [r3, #8]
 801c74c:	1ad3      	subs	r3, r2, r3
 801c74e:	b29b      	uxth	r3, r3
 801c750:	2201      	movs	r2, #1
 801c752:	6939      	ldr	r1, [r7, #16]
 801c754:	f7fa fe56 	bl	8017404 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801c758:	6a3b      	ldr	r3, [r7, #32]
 801c75a:	68db      	ldr	r3, [r3, #12]
 801c75c:	685b      	ldr	r3, [r3, #4]
 801c75e:	4618      	mov	r0, r3
 801c760:	f7f9 f872 	bl	8015848 <lwip_htonl>
 801c764:	4603      	mov	r3, r0
 801c766:	3301      	adds	r3, #1
 801c768:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801c76a:	687b      	ldr	r3, [r7, #4]
 801c76c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801c76e:	68fb      	ldr	r3, [r7, #12]
 801c770:	1ad3      	subs	r3, r2, r3
 801c772:	2b00      	cmp	r3, #0
 801c774:	da02      	bge.n	801c77c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801c776:	687b      	ldr	r3, [r7, #4]
 801c778:	68fa      	ldr	r2, [r7, #12]
 801c77a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c77c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c780:	2200      	movs	r2, #0
 801c782:	69b9      	ldr	r1, [r7, #24]
 801c784:	6878      	ldr	r0, [r7, #4]
 801c786:	f7ff fdef 	bl	801c368 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c78a:	687a      	ldr	r2, [r7, #4]
 801c78c:	687b      	ldr	r3, [r7, #4]
 801c78e:	3304      	adds	r3, #4
 801c790:	69b9      	ldr	r1, [r7, #24]
 801c792:	6878      	ldr	r0, [r7, #4]
 801c794:	f7ff fe26 	bl	801c3e4 <tcp_output_control_segment>
 801c798:	4603      	mov	r3, r0
 801c79a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c79c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801c7a0:	4618      	mov	r0, r3
 801c7a2:	372c      	adds	r7, #44	@ 0x2c
 801c7a4:	46bd      	mov	sp, r7
 801c7a6:	bd90      	pop	{r4, r7, pc}
 801c7a8:	0802293c 	.word	0x0802293c
 801c7ac:	08023134 	.word	0x08023134
 801c7b0:	08022990 	.word	0x08022990

0801c7b4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801c7b4:	b580      	push	{r7, lr}
 801c7b6:	b082      	sub	sp, #8
 801c7b8:	af00      	add	r7, sp, #0
 801c7ba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801c7bc:	f7fa ff10 	bl	80175e0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801c7c0:	4b0a      	ldr	r3, [pc, #40]	@ (801c7ec <tcpip_tcp_timer+0x38>)
 801c7c2:	681b      	ldr	r3, [r3, #0]
 801c7c4:	2b00      	cmp	r3, #0
 801c7c6:	d103      	bne.n	801c7d0 <tcpip_tcp_timer+0x1c>
 801c7c8:	4b09      	ldr	r3, [pc, #36]	@ (801c7f0 <tcpip_tcp_timer+0x3c>)
 801c7ca:	681b      	ldr	r3, [r3, #0]
 801c7cc:	2b00      	cmp	r3, #0
 801c7ce:	d005      	beq.n	801c7dc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c7d0:	2200      	movs	r2, #0
 801c7d2:	4908      	ldr	r1, [pc, #32]	@ (801c7f4 <tcpip_tcp_timer+0x40>)
 801c7d4:	20fa      	movs	r0, #250	@ 0xfa
 801c7d6:	f000 f8f3 	bl	801c9c0 <sys_timeout>
 801c7da:	e003      	b.n	801c7e4 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801c7dc:	4b06      	ldr	r3, [pc, #24]	@ (801c7f8 <tcpip_tcp_timer+0x44>)
 801c7de:	2200      	movs	r2, #0
 801c7e0:	601a      	str	r2, [r3, #0]
  }
}
 801c7e2:	bf00      	nop
 801c7e4:	bf00      	nop
 801c7e6:	3708      	adds	r7, #8
 801c7e8:	46bd      	mov	sp, r7
 801c7ea:	bd80      	pop	{r7, pc}
 801c7ec:	240144f8 	.word	0x240144f8
 801c7f0:	240144fc 	.word	0x240144fc
 801c7f4:	0801c7b5 	.word	0x0801c7b5
 801c7f8:	24014544 	.word	0x24014544

0801c7fc <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801c7fc:	b580      	push	{r7, lr}
 801c7fe:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801c800:	4b0a      	ldr	r3, [pc, #40]	@ (801c82c <tcp_timer_needed+0x30>)
 801c802:	681b      	ldr	r3, [r3, #0]
 801c804:	2b00      	cmp	r3, #0
 801c806:	d10f      	bne.n	801c828 <tcp_timer_needed+0x2c>
 801c808:	4b09      	ldr	r3, [pc, #36]	@ (801c830 <tcp_timer_needed+0x34>)
 801c80a:	681b      	ldr	r3, [r3, #0]
 801c80c:	2b00      	cmp	r3, #0
 801c80e:	d103      	bne.n	801c818 <tcp_timer_needed+0x1c>
 801c810:	4b08      	ldr	r3, [pc, #32]	@ (801c834 <tcp_timer_needed+0x38>)
 801c812:	681b      	ldr	r3, [r3, #0]
 801c814:	2b00      	cmp	r3, #0
 801c816:	d007      	beq.n	801c828 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801c818:	4b04      	ldr	r3, [pc, #16]	@ (801c82c <tcp_timer_needed+0x30>)
 801c81a:	2201      	movs	r2, #1
 801c81c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c81e:	2200      	movs	r2, #0
 801c820:	4905      	ldr	r1, [pc, #20]	@ (801c838 <tcp_timer_needed+0x3c>)
 801c822:	20fa      	movs	r0, #250	@ 0xfa
 801c824:	f000 f8cc 	bl	801c9c0 <sys_timeout>
  }
}
 801c828:	bf00      	nop
 801c82a:	bd80      	pop	{r7, pc}
 801c82c:	24014544 	.word	0x24014544
 801c830:	240144f8 	.word	0x240144f8
 801c834:	240144fc 	.word	0x240144fc
 801c838:	0801c7b5 	.word	0x0801c7b5

0801c83c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801c83c:	b580      	push	{r7, lr}
 801c83e:	b086      	sub	sp, #24
 801c840:	af00      	add	r7, sp, #0
 801c842:	60f8      	str	r0, [r7, #12]
 801c844:	60b9      	str	r1, [r7, #8]
 801c846:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801c848:	200a      	movs	r0, #10
 801c84a:	f7f9 fcbb 	bl	80161c4 <memp_malloc>
 801c84e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801c850:	693b      	ldr	r3, [r7, #16]
 801c852:	2b00      	cmp	r3, #0
 801c854:	d109      	bne.n	801c86a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801c856:	693b      	ldr	r3, [r7, #16]
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d151      	bne.n	801c900 <sys_timeout_abs+0xc4>
 801c85c:	4b2a      	ldr	r3, [pc, #168]	@ (801c908 <sys_timeout_abs+0xcc>)
 801c85e:	22be      	movs	r2, #190	@ 0xbe
 801c860:	492a      	ldr	r1, [pc, #168]	@ (801c90c <sys_timeout_abs+0xd0>)
 801c862:	482b      	ldr	r0, [pc, #172]	@ (801c910 <sys_timeout_abs+0xd4>)
 801c864:	f003 fafa 	bl	801fe5c <iprintf>
    return;
 801c868:	e04a      	b.n	801c900 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801c86a:	693b      	ldr	r3, [r7, #16]
 801c86c:	2200      	movs	r2, #0
 801c86e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801c870:	693b      	ldr	r3, [r7, #16]
 801c872:	68ba      	ldr	r2, [r7, #8]
 801c874:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801c876:	693b      	ldr	r3, [r7, #16]
 801c878:	687a      	ldr	r2, [r7, #4]
 801c87a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801c87c:	693b      	ldr	r3, [r7, #16]
 801c87e:	68fa      	ldr	r2, [r7, #12]
 801c880:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801c882:	4b24      	ldr	r3, [pc, #144]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c884:	681b      	ldr	r3, [r3, #0]
 801c886:	2b00      	cmp	r3, #0
 801c888:	d103      	bne.n	801c892 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801c88a:	4a22      	ldr	r2, [pc, #136]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c88c:	693b      	ldr	r3, [r7, #16]
 801c88e:	6013      	str	r3, [r2, #0]
    return;
 801c890:	e037      	b.n	801c902 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801c892:	693b      	ldr	r3, [r7, #16]
 801c894:	685a      	ldr	r2, [r3, #4]
 801c896:	4b1f      	ldr	r3, [pc, #124]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c898:	681b      	ldr	r3, [r3, #0]
 801c89a:	685b      	ldr	r3, [r3, #4]
 801c89c:	1ad3      	subs	r3, r2, r3
 801c89e:	0fdb      	lsrs	r3, r3, #31
 801c8a0:	f003 0301 	and.w	r3, r3, #1
 801c8a4:	b2db      	uxtb	r3, r3
 801c8a6:	2b00      	cmp	r3, #0
 801c8a8:	d007      	beq.n	801c8ba <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801c8aa:	4b1a      	ldr	r3, [pc, #104]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c8ac:	681a      	ldr	r2, [r3, #0]
 801c8ae:	693b      	ldr	r3, [r7, #16]
 801c8b0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801c8b2:	4a18      	ldr	r2, [pc, #96]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c8b4:	693b      	ldr	r3, [r7, #16]
 801c8b6:	6013      	str	r3, [r2, #0]
 801c8b8:	e023      	b.n	801c902 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801c8ba:	4b16      	ldr	r3, [pc, #88]	@ (801c914 <sys_timeout_abs+0xd8>)
 801c8bc:	681b      	ldr	r3, [r3, #0]
 801c8be:	617b      	str	r3, [r7, #20]
 801c8c0:	e01a      	b.n	801c8f8 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801c8c2:	697b      	ldr	r3, [r7, #20]
 801c8c4:	681b      	ldr	r3, [r3, #0]
 801c8c6:	2b00      	cmp	r3, #0
 801c8c8:	d00b      	beq.n	801c8e2 <sys_timeout_abs+0xa6>
 801c8ca:	693b      	ldr	r3, [r7, #16]
 801c8cc:	685a      	ldr	r2, [r3, #4]
 801c8ce:	697b      	ldr	r3, [r7, #20]
 801c8d0:	681b      	ldr	r3, [r3, #0]
 801c8d2:	685b      	ldr	r3, [r3, #4]
 801c8d4:	1ad3      	subs	r3, r2, r3
 801c8d6:	0fdb      	lsrs	r3, r3, #31
 801c8d8:	f003 0301 	and.w	r3, r3, #1
 801c8dc:	b2db      	uxtb	r3, r3
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d007      	beq.n	801c8f2 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801c8e2:	697b      	ldr	r3, [r7, #20]
 801c8e4:	681a      	ldr	r2, [r3, #0]
 801c8e6:	693b      	ldr	r3, [r7, #16]
 801c8e8:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801c8ea:	697b      	ldr	r3, [r7, #20]
 801c8ec:	693a      	ldr	r2, [r7, #16]
 801c8ee:	601a      	str	r2, [r3, #0]
        break;
 801c8f0:	e007      	b.n	801c902 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801c8f2:	697b      	ldr	r3, [r7, #20]
 801c8f4:	681b      	ldr	r3, [r3, #0]
 801c8f6:	617b      	str	r3, [r7, #20]
 801c8f8:	697b      	ldr	r3, [r7, #20]
 801c8fa:	2b00      	cmp	r3, #0
 801c8fc:	d1e1      	bne.n	801c8c2 <sys_timeout_abs+0x86>
 801c8fe:	e000      	b.n	801c902 <sys_timeout_abs+0xc6>
    return;
 801c900:	bf00      	nop
      }
    }
  }
}
 801c902:	3718      	adds	r7, #24
 801c904:	46bd      	mov	sp, r7
 801c906:	bd80      	pop	{r7, pc}
 801c908:	08023158 	.word	0x08023158
 801c90c:	0802318c 	.word	0x0802318c
 801c910:	080231cc 	.word	0x080231cc
 801c914:	2401453c 	.word	0x2401453c

0801c918 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801c918:	b580      	push	{r7, lr}
 801c91a:	b086      	sub	sp, #24
 801c91c:	af00      	add	r7, sp, #0
 801c91e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801c920:	687b      	ldr	r3, [r7, #4]
 801c922:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801c924:	697b      	ldr	r3, [r7, #20]
 801c926:	685b      	ldr	r3, [r3, #4]
 801c928:	4798      	blx	r3

  now = sys_now();
 801c92a:	f7f4 fd29 	bl	8011380 <sys_now>
 801c92e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801c930:	697b      	ldr	r3, [r7, #20]
 801c932:	681a      	ldr	r2, [r3, #0]
 801c934:	4b0f      	ldr	r3, [pc, #60]	@ (801c974 <lwip_cyclic_timer+0x5c>)
 801c936:	681b      	ldr	r3, [r3, #0]
 801c938:	4413      	add	r3, r2
 801c93a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801c93c:	68fa      	ldr	r2, [r7, #12]
 801c93e:	693b      	ldr	r3, [r7, #16]
 801c940:	1ad3      	subs	r3, r2, r3
 801c942:	0fdb      	lsrs	r3, r3, #31
 801c944:	f003 0301 	and.w	r3, r3, #1
 801c948:	b2db      	uxtb	r3, r3
 801c94a:	2b00      	cmp	r3, #0
 801c94c:	d009      	beq.n	801c962 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801c94e:	697b      	ldr	r3, [r7, #20]
 801c950:	681a      	ldr	r2, [r3, #0]
 801c952:	693b      	ldr	r3, [r7, #16]
 801c954:	4413      	add	r3, r2
 801c956:	687a      	ldr	r2, [r7, #4]
 801c958:	4907      	ldr	r1, [pc, #28]	@ (801c978 <lwip_cyclic_timer+0x60>)
 801c95a:	4618      	mov	r0, r3
 801c95c:	f7ff ff6e 	bl	801c83c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801c960:	e004      	b.n	801c96c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801c962:	687a      	ldr	r2, [r7, #4]
 801c964:	4904      	ldr	r1, [pc, #16]	@ (801c978 <lwip_cyclic_timer+0x60>)
 801c966:	68f8      	ldr	r0, [r7, #12]
 801c968:	f7ff ff68 	bl	801c83c <sys_timeout_abs>
}
 801c96c:	bf00      	nop
 801c96e:	3718      	adds	r7, #24
 801c970:	46bd      	mov	sp, r7
 801c972:	bd80      	pop	{r7, pc}
 801c974:	24014540 	.word	0x24014540
 801c978:	0801c919 	.word	0x0801c919

0801c97c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801c97c:	b580      	push	{r7, lr}
 801c97e:	b082      	sub	sp, #8
 801c980:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c982:	2301      	movs	r3, #1
 801c984:	607b      	str	r3, [r7, #4]
 801c986:	e00e      	b.n	801c9a6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801c988:	4a0b      	ldr	r2, [pc, #44]	@ (801c9b8 <sys_timeouts_init+0x3c>)
 801c98a:	687b      	ldr	r3, [r7, #4]
 801c98c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	00db      	lsls	r3, r3, #3
 801c994:	4a08      	ldr	r2, [pc, #32]	@ (801c9b8 <sys_timeouts_init+0x3c>)
 801c996:	4413      	add	r3, r2
 801c998:	461a      	mov	r2, r3
 801c99a:	4908      	ldr	r1, [pc, #32]	@ (801c9bc <sys_timeouts_init+0x40>)
 801c99c:	f000 f810 	bl	801c9c0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c9a0:	687b      	ldr	r3, [r7, #4]
 801c9a2:	3301      	adds	r3, #1
 801c9a4:	607b      	str	r3, [r7, #4]
 801c9a6:	687b      	ldr	r3, [r7, #4]
 801c9a8:	2b02      	cmp	r3, #2
 801c9aa:	d9ed      	bls.n	801c988 <sys_timeouts_init+0xc>
  }
}
 801c9ac:	bf00      	nop
 801c9ae:	bf00      	nop
 801c9b0:	3708      	adds	r7, #8
 801c9b2:	46bd      	mov	sp, r7
 801c9b4:	bd80      	pop	{r7, pc}
 801c9b6:	bf00      	nop
 801c9b8:	0802450c 	.word	0x0802450c
 801c9bc:	0801c919 	.word	0x0801c919

0801c9c0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801c9c0:	b580      	push	{r7, lr}
 801c9c2:	b086      	sub	sp, #24
 801c9c4:	af00      	add	r7, sp, #0
 801c9c6:	60f8      	str	r0, [r7, #12]
 801c9c8:	60b9      	str	r1, [r7, #8]
 801c9ca:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801c9cc:	68fb      	ldr	r3, [r7, #12]
 801c9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c9d2:	d306      	bcc.n	801c9e2 <sys_timeout+0x22>
 801c9d4:	4b0a      	ldr	r3, [pc, #40]	@ (801ca00 <sys_timeout+0x40>)
 801c9d6:	f240 1229 	movw	r2, #297	@ 0x129
 801c9da:	490a      	ldr	r1, [pc, #40]	@ (801ca04 <sys_timeout+0x44>)
 801c9dc:	480a      	ldr	r0, [pc, #40]	@ (801ca08 <sys_timeout+0x48>)
 801c9de:	f003 fa3d 	bl	801fe5c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801c9e2:	f7f4 fccd 	bl	8011380 <sys_now>
 801c9e6:	4602      	mov	r2, r0
 801c9e8:	68fb      	ldr	r3, [r7, #12]
 801c9ea:	4413      	add	r3, r2
 801c9ec:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801c9ee:	687a      	ldr	r2, [r7, #4]
 801c9f0:	68b9      	ldr	r1, [r7, #8]
 801c9f2:	6978      	ldr	r0, [r7, #20]
 801c9f4:	f7ff ff22 	bl	801c83c <sys_timeout_abs>
#endif
}
 801c9f8:	bf00      	nop
 801c9fa:	3718      	adds	r7, #24
 801c9fc:	46bd      	mov	sp, r7
 801c9fe:	bd80      	pop	{r7, pc}
 801ca00:	08023158 	.word	0x08023158
 801ca04:	080231f4 	.word	0x080231f4
 801ca08:	080231cc 	.word	0x080231cc

0801ca0c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801ca0c:	b580      	push	{r7, lr}
 801ca0e:	b084      	sub	sp, #16
 801ca10:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801ca12:	f7f4 fcb5 	bl	8011380 <sys_now>
 801ca16:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801ca18:	4b17      	ldr	r3, [pc, #92]	@ (801ca78 <sys_check_timeouts+0x6c>)
 801ca1a:	681b      	ldr	r3, [r3, #0]
 801ca1c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801ca1e:	68bb      	ldr	r3, [r7, #8]
 801ca20:	2b00      	cmp	r3, #0
 801ca22:	d022      	beq.n	801ca6a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801ca24:	68bb      	ldr	r3, [r7, #8]
 801ca26:	685b      	ldr	r3, [r3, #4]
 801ca28:	68fa      	ldr	r2, [r7, #12]
 801ca2a:	1ad3      	subs	r3, r2, r3
 801ca2c:	0fdb      	lsrs	r3, r3, #31
 801ca2e:	f003 0301 	and.w	r3, r3, #1
 801ca32:	b2db      	uxtb	r3, r3
 801ca34:	2b00      	cmp	r3, #0
 801ca36:	d11a      	bne.n	801ca6e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801ca38:	68bb      	ldr	r3, [r7, #8]
 801ca3a:	681b      	ldr	r3, [r3, #0]
 801ca3c:	4a0e      	ldr	r2, [pc, #56]	@ (801ca78 <sys_check_timeouts+0x6c>)
 801ca3e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801ca40:	68bb      	ldr	r3, [r7, #8]
 801ca42:	689b      	ldr	r3, [r3, #8]
 801ca44:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801ca46:	68bb      	ldr	r3, [r7, #8]
 801ca48:	68db      	ldr	r3, [r3, #12]
 801ca4a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801ca4c:	68bb      	ldr	r3, [r7, #8]
 801ca4e:	685b      	ldr	r3, [r3, #4]
 801ca50:	4a0a      	ldr	r2, [pc, #40]	@ (801ca7c <sys_check_timeouts+0x70>)
 801ca52:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801ca54:	68b9      	ldr	r1, [r7, #8]
 801ca56:	200a      	movs	r0, #10
 801ca58:	f7f9 fc2a 	bl	80162b0 <memp_free>
    if (handler != NULL) {
 801ca5c:	687b      	ldr	r3, [r7, #4]
 801ca5e:	2b00      	cmp	r3, #0
 801ca60:	d0da      	beq.n	801ca18 <sys_check_timeouts+0xc>
      handler(arg);
 801ca62:	687b      	ldr	r3, [r7, #4]
 801ca64:	6838      	ldr	r0, [r7, #0]
 801ca66:	4798      	blx	r3
  do {
 801ca68:	e7d6      	b.n	801ca18 <sys_check_timeouts+0xc>
      return;
 801ca6a:	bf00      	nop
 801ca6c:	e000      	b.n	801ca70 <sys_check_timeouts+0x64>
      return;
 801ca6e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801ca70:	3710      	adds	r7, #16
 801ca72:	46bd      	mov	sp, r7
 801ca74:	bd80      	pop	{r7, pc}
 801ca76:	bf00      	nop
 801ca78:	2401453c 	.word	0x2401453c
 801ca7c:	24014540 	.word	0x24014540

0801ca80 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801ca80:	b580      	push	{r7, lr}
 801ca82:	b082      	sub	sp, #8
 801ca84:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801ca86:	4b16      	ldr	r3, [pc, #88]	@ (801cae0 <sys_timeouts_sleeptime+0x60>)
 801ca88:	681b      	ldr	r3, [r3, #0]
 801ca8a:	2b00      	cmp	r3, #0
 801ca8c:	d102      	bne.n	801ca94 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801ca8e:	f04f 33ff 	mov.w	r3, #4294967295
 801ca92:	e020      	b.n	801cad6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801ca94:	f7f4 fc74 	bl	8011380 <sys_now>
 801ca98:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801ca9a:	4b11      	ldr	r3, [pc, #68]	@ (801cae0 <sys_timeouts_sleeptime+0x60>)
 801ca9c:	681b      	ldr	r3, [r3, #0]
 801ca9e:	685a      	ldr	r2, [r3, #4]
 801caa0:	687b      	ldr	r3, [r7, #4]
 801caa2:	1ad3      	subs	r3, r2, r3
 801caa4:	0fdb      	lsrs	r3, r3, #31
 801caa6:	f003 0301 	and.w	r3, r3, #1
 801caaa:	b2db      	uxtb	r3, r3
 801caac:	2b00      	cmp	r3, #0
 801caae:	d001      	beq.n	801cab4 <sys_timeouts_sleeptime+0x34>
    return 0;
 801cab0:	2300      	movs	r3, #0
 801cab2:	e010      	b.n	801cad6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801cab4:	4b0a      	ldr	r3, [pc, #40]	@ (801cae0 <sys_timeouts_sleeptime+0x60>)
 801cab6:	681b      	ldr	r3, [r3, #0]
 801cab8:	685a      	ldr	r2, [r3, #4]
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	1ad3      	subs	r3, r2, r3
 801cabe:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801cac0:	683b      	ldr	r3, [r7, #0]
 801cac2:	2b00      	cmp	r3, #0
 801cac4:	da06      	bge.n	801cad4 <sys_timeouts_sleeptime+0x54>
 801cac6:	4b07      	ldr	r3, [pc, #28]	@ (801cae4 <sys_timeouts_sleeptime+0x64>)
 801cac8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801cacc:	4906      	ldr	r1, [pc, #24]	@ (801cae8 <sys_timeouts_sleeptime+0x68>)
 801cace:	4807      	ldr	r0, [pc, #28]	@ (801caec <sys_timeouts_sleeptime+0x6c>)
 801cad0:	f003 f9c4 	bl	801fe5c <iprintf>
    return ret;
 801cad4:	683b      	ldr	r3, [r7, #0]
  }
}
 801cad6:	4618      	mov	r0, r3
 801cad8:	3708      	adds	r7, #8
 801cada:	46bd      	mov	sp, r7
 801cadc:	bd80      	pop	{r7, pc}
 801cade:	bf00      	nop
 801cae0:	2401453c 	.word	0x2401453c
 801cae4:	08023158 	.word	0x08023158
 801cae8:	0802322c 	.word	0x0802322c
 801caec:	080231cc 	.word	0x080231cc

0801caf0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801caf0:	b580      	push	{r7, lr}
 801caf2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801caf4:	f003 f8b2 	bl	801fc5c <rand>
 801caf8:	4603      	mov	r3, r0
 801cafa:	b29b      	uxth	r3, r3
 801cafc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801cb00:	b29b      	uxth	r3, r3
 801cb02:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801cb06:	b29a      	uxth	r2, r3
 801cb08:	4b01      	ldr	r3, [pc, #4]	@ (801cb10 <udp_init+0x20>)
 801cb0a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801cb0c:	bf00      	nop
 801cb0e:	bd80      	pop	{r7, pc}
 801cb10:	24000034 	.word	0x24000034

0801cb14 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801cb14:	b480      	push	{r7}
 801cb16:	b083      	sub	sp, #12
 801cb18:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801cb1a:	2300      	movs	r3, #0
 801cb1c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801cb1e:	4b17      	ldr	r3, [pc, #92]	@ (801cb7c <udp_new_port+0x68>)
 801cb20:	881b      	ldrh	r3, [r3, #0]
 801cb22:	1c5a      	adds	r2, r3, #1
 801cb24:	b291      	uxth	r1, r2
 801cb26:	4a15      	ldr	r2, [pc, #84]	@ (801cb7c <udp_new_port+0x68>)
 801cb28:	8011      	strh	r1, [r2, #0]
 801cb2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801cb2e:	4293      	cmp	r3, r2
 801cb30:	d103      	bne.n	801cb3a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801cb32:	4b12      	ldr	r3, [pc, #72]	@ (801cb7c <udp_new_port+0x68>)
 801cb34:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801cb38:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cb3a:	4b11      	ldr	r3, [pc, #68]	@ (801cb80 <udp_new_port+0x6c>)
 801cb3c:	681b      	ldr	r3, [r3, #0]
 801cb3e:	603b      	str	r3, [r7, #0]
 801cb40:	e011      	b.n	801cb66 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801cb42:	683b      	ldr	r3, [r7, #0]
 801cb44:	8a5a      	ldrh	r2, [r3, #18]
 801cb46:	4b0d      	ldr	r3, [pc, #52]	@ (801cb7c <udp_new_port+0x68>)
 801cb48:	881b      	ldrh	r3, [r3, #0]
 801cb4a:	429a      	cmp	r2, r3
 801cb4c:	d108      	bne.n	801cb60 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801cb4e:	88fb      	ldrh	r3, [r7, #6]
 801cb50:	3301      	adds	r3, #1
 801cb52:	80fb      	strh	r3, [r7, #6]
 801cb54:	88fb      	ldrh	r3, [r7, #6]
 801cb56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801cb5a:	d3e0      	bcc.n	801cb1e <udp_new_port+0xa>
        return 0;
 801cb5c:	2300      	movs	r3, #0
 801cb5e:	e007      	b.n	801cb70 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cb60:	683b      	ldr	r3, [r7, #0]
 801cb62:	68db      	ldr	r3, [r3, #12]
 801cb64:	603b      	str	r3, [r7, #0]
 801cb66:	683b      	ldr	r3, [r7, #0]
 801cb68:	2b00      	cmp	r3, #0
 801cb6a:	d1ea      	bne.n	801cb42 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801cb6c:	4b03      	ldr	r3, [pc, #12]	@ (801cb7c <udp_new_port+0x68>)
 801cb6e:	881b      	ldrh	r3, [r3, #0]
}
 801cb70:	4618      	mov	r0, r3
 801cb72:	370c      	adds	r7, #12
 801cb74:	46bd      	mov	sp, r7
 801cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb7a:	4770      	bx	lr
 801cb7c:	24000034 	.word	0x24000034
 801cb80:	24014548 	.word	0x24014548

0801cb84 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801cb84:	b580      	push	{r7, lr}
 801cb86:	b084      	sub	sp, #16
 801cb88:	af00      	add	r7, sp, #0
 801cb8a:	60f8      	str	r0, [r7, #12]
 801cb8c:	60b9      	str	r1, [r7, #8]
 801cb8e:	4613      	mov	r3, r2
 801cb90:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801cb92:	68fb      	ldr	r3, [r7, #12]
 801cb94:	2b00      	cmp	r3, #0
 801cb96:	d105      	bne.n	801cba4 <udp_input_local_match+0x20>
 801cb98:	4b27      	ldr	r3, [pc, #156]	@ (801cc38 <udp_input_local_match+0xb4>)
 801cb9a:	2287      	movs	r2, #135	@ 0x87
 801cb9c:	4927      	ldr	r1, [pc, #156]	@ (801cc3c <udp_input_local_match+0xb8>)
 801cb9e:	4828      	ldr	r0, [pc, #160]	@ (801cc40 <udp_input_local_match+0xbc>)
 801cba0:	f003 f95c 	bl	801fe5c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801cba4:	68bb      	ldr	r3, [r7, #8]
 801cba6:	2b00      	cmp	r3, #0
 801cba8:	d105      	bne.n	801cbb6 <udp_input_local_match+0x32>
 801cbaa:	4b23      	ldr	r3, [pc, #140]	@ (801cc38 <udp_input_local_match+0xb4>)
 801cbac:	2288      	movs	r2, #136	@ 0x88
 801cbae:	4925      	ldr	r1, [pc, #148]	@ (801cc44 <udp_input_local_match+0xc0>)
 801cbb0:	4823      	ldr	r0, [pc, #140]	@ (801cc40 <udp_input_local_match+0xbc>)
 801cbb2:	f003 f953 	bl	801fe5c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801cbb6:	68fb      	ldr	r3, [r7, #12]
 801cbb8:	7a1b      	ldrb	r3, [r3, #8]
 801cbba:	2b00      	cmp	r3, #0
 801cbbc:	d00b      	beq.n	801cbd6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801cbbe:	68fb      	ldr	r3, [r7, #12]
 801cbc0:	7a1a      	ldrb	r2, [r3, #8]
 801cbc2:	4b21      	ldr	r3, [pc, #132]	@ (801cc48 <udp_input_local_match+0xc4>)
 801cbc4:	685b      	ldr	r3, [r3, #4]
 801cbc6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801cbca:	3301      	adds	r3, #1
 801cbcc:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801cbce:	429a      	cmp	r2, r3
 801cbd0:	d001      	beq.n	801cbd6 <udp_input_local_match+0x52>
    return 0;
 801cbd2:	2300      	movs	r3, #0
 801cbd4:	e02b      	b.n	801cc2e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801cbd6:	79fb      	ldrb	r3, [r7, #7]
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d018      	beq.n	801cc0e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cbdc:	68fb      	ldr	r3, [r7, #12]
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	d013      	beq.n	801cc0a <udp_input_local_match+0x86>
 801cbe2:	68fb      	ldr	r3, [r7, #12]
 801cbe4:	681b      	ldr	r3, [r3, #0]
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	d00f      	beq.n	801cc0a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801cbea:	4b17      	ldr	r3, [pc, #92]	@ (801cc48 <udp_input_local_match+0xc4>)
 801cbec:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cbee:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cbf2:	d00a      	beq.n	801cc0a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801cbf4:	68fb      	ldr	r3, [r7, #12]
 801cbf6:	681a      	ldr	r2, [r3, #0]
 801cbf8:	4b13      	ldr	r3, [pc, #76]	@ (801cc48 <udp_input_local_match+0xc4>)
 801cbfa:	695b      	ldr	r3, [r3, #20]
 801cbfc:	405a      	eors	r2, r3
 801cbfe:	68bb      	ldr	r3, [r7, #8]
 801cc00:	3308      	adds	r3, #8
 801cc02:	681b      	ldr	r3, [r3, #0]
 801cc04:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801cc06:	2b00      	cmp	r3, #0
 801cc08:	d110      	bne.n	801cc2c <udp_input_local_match+0xa8>
          return 1;
 801cc0a:	2301      	movs	r3, #1
 801cc0c:	e00f      	b.n	801cc2e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801cc0e:	68fb      	ldr	r3, [r7, #12]
 801cc10:	2b00      	cmp	r3, #0
 801cc12:	d009      	beq.n	801cc28 <udp_input_local_match+0xa4>
 801cc14:	68fb      	ldr	r3, [r7, #12]
 801cc16:	681b      	ldr	r3, [r3, #0]
 801cc18:	2b00      	cmp	r3, #0
 801cc1a:	d005      	beq.n	801cc28 <udp_input_local_match+0xa4>
 801cc1c:	68fb      	ldr	r3, [r7, #12]
 801cc1e:	681a      	ldr	r2, [r3, #0]
 801cc20:	4b09      	ldr	r3, [pc, #36]	@ (801cc48 <udp_input_local_match+0xc4>)
 801cc22:	695b      	ldr	r3, [r3, #20]
 801cc24:	429a      	cmp	r2, r3
 801cc26:	d101      	bne.n	801cc2c <udp_input_local_match+0xa8>
        return 1;
 801cc28:	2301      	movs	r3, #1
 801cc2a:	e000      	b.n	801cc2e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801cc2c:	2300      	movs	r3, #0
}
 801cc2e:	4618      	mov	r0, r3
 801cc30:	3710      	adds	r7, #16
 801cc32:	46bd      	mov	sp, r7
 801cc34:	bd80      	pop	{r7, pc}
 801cc36:	bf00      	nop
 801cc38:	08023240 	.word	0x08023240
 801cc3c:	08023270 	.word	0x08023270
 801cc40:	08023294 	.word	0x08023294
 801cc44:	080232bc 	.word	0x080232bc
 801cc48:	240113ec 	.word	0x240113ec

0801cc4c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801cc4c:	b590      	push	{r4, r7, lr}
 801cc4e:	b08d      	sub	sp, #52	@ 0x34
 801cc50:	af02      	add	r7, sp, #8
 801cc52:	6078      	str	r0, [r7, #4]
 801cc54:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801cc56:	2300      	movs	r3, #0
 801cc58:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801cc5a:	687b      	ldr	r3, [r7, #4]
 801cc5c:	2b00      	cmp	r3, #0
 801cc5e:	d105      	bne.n	801cc6c <udp_input+0x20>
 801cc60:	4b7c      	ldr	r3, [pc, #496]	@ (801ce54 <udp_input+0x208>)
 801cc62:	22cf      	movs	r2, #207	@ 0xcf
 801cc64:	497c      	ldr	r1, [pc, #496]	@ (801ce58 <udp_input+0x20c>)
 801cc66:	487d      	ldr	r0, [pc, #500]	@ (801ce5c <udp_input+0x210>)
 801cc68:	f003 f8f8 	bl	801fe5c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801cc6c:	683b      	ldr	r3, [r7, #0]
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	d105      	bne.n	801cc7e <udp_input+0x32>
 801cc72:	4b78      	ldr	r3, [pc, #480]	@ (801ce54 <udp_input+0x208>)
 801cc74:	22d0      	movs	r2, #208	@ 0xd0
 801cc76:	497a      	ldr	r1, [pc, #488]	@ (801ce60 <udp_input+0x214>)
 801cc78:	4878      	ldr	r0, [pc, #480]	@ (801ce5c <udp_input+0x210>)
 801cc7a:	f003 f8ef 	bl	801fe5c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801cc7e:	687b      	ldr	r3, [r7, #4]
 801cc80:	895b      	ldrh	r3, [r3, #10]
 801cc82:	2b07      	cmp	r3, #7
 801cc84:	d803      	bhi.n	801cc8e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801cc86:	6878      	ldr	r0, [r7, #4]
 801cc88:	f7fa f9b6 	bl	8016ff8 <pbuf_free>
    goto end;
 801cc8c:	e0de      	b.n	801ce4c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801cc8e:	687b      	ldr	r3, [r7, #4]
 801cc90:	685b      	ldr	r3, [r3, #4]
 801cc92:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801cc94:	4b73      	ldr	r3, [pc, #460]	@ (801ce64 <udp_input+0x218>)
 801cc96:	695b      	ldr	r3, [r3, #20]
 801cc98:	4a72      	ldr	r2, [pc, #456]	@ (801ce64 <udp_input+0x218>)
 801cc9a:	6812      	ldr	r2, [r2, #0]
 801cc9c:	4611      	mov	r1, r2
 801cc9e:	4618      	mov	r0, r3
 801cca0:	f001 fede 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801cca4:	4603      	mov	r3, r0
 801cca6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801cca8:	697b      	ldr	r3, [r7, #20]
 801ccaa:	881b      	ldrh	r3, [r3, #0]
 801ccac:	b29b      	uxth	r3, r3
 801ccae:	4618      	mov	r0, r3
 801ccb0:	f7f8 fdb4 	bl	801581c <lwip_htons>
 801ccb4:	4603      	mov	r3, r0
 801ccb6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801ccb8:	697b      	ldr	r3, [r7, #20]
 801ccba:	885b      	ldrh	r3, [r3, #2]
 801ccbc:	b29b      	uxth	r3, r3
 801ccbe:	4618      	mov	r0, r3
 801ccc0:	f7f8 fdac 	bl	801581c <lwip_htons>
 801ccc4:	4603      	mov	r3, r0
 801ccc6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801ccc8:	2300      	movs	r3, #0
 801ccca:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801cccc:	2300      	movs	r3, #0
 801ccce:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801ccd0:	2300      	movs	r3, #0
 801ccd2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ccd4:	4b64      	ldr	r3, [pc, #400]	@ (801ce68 <udp_input+0x21c>)
 801ccd6:	681b      	ldr	r3, [r3, #0]
 801ccd8:	627b      	str	r3, [r7, #36]	@ 0x24
 801ccda:	e054      	b.n	801cd86 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801ccdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccde:	8a5b      	ldrh	r3, [r3, #18]
 801cce0:	89fa      	ldrh	r2, [r7, #14]
 801cce2:	429a      	cmp	r2, r3
 801cce4:	d14a      	bne.n	801cd7c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801cce6:	7cfb      	ldrb	r3, [r7, #19]
 801cce8:	461a      	mov	r2, r3
 801ccea:	6839      	ldr	r1, [r7, #0]
 801ccec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ccee:	f7ff ff49 	bl	801cb84 <udp_input_local_match>
 801ccf2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801ccf4:	2b00      	cmp	r3, #0
 801ccf6:	d041      	beq.n	801cd7c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801ccf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ccfa:	7c1b      	ldrb	r3, [r3, #16]
 801ccfc:	f003 0304 	and.w	r3, r3, #4
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	d11d      	bne.n	801cd40 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801cd04:	69fb      	ldr	r3, [r7, #28]
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	d102      	bne.n	801cd10 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801cd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd0c:	61fb      	str	r3, [r7, #28]
 801cd0e:	e017      	b.n	801cd40 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801cd10:	7cfb      	ldrb	r3, [r7, #19]
 801cd12:	2b00      	cmp	r3, #0
 801cd14:	d014      	beq.n	801cd40 <udp_input+0xf4>
 801cd16:	4b53      	ldr	r3, [pc, #332]	@ (801ce64 <udp_input+0x218>)
 801cd18:	695b      	ldr	r3, [r3, #20]
 801cd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cd1e:	d10f      	bne.n	801cd40 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801cd20:	69fb      	ldr	r3, [r7, #28]
 801cd22:	681a      	ldr	r2, [r3, #0]
 801cd24:	683b      	ldr	r3, [r7, #0]
 801cd26:	3304      	adds	r3, #4
 801cd28:	681b      	ldr	r3, [r3, #0]
 801cd2a:	429a      	cmp	r2, r3
 801cd2c:	d008      	beq.n	801cd40 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801cd2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd30:	681a      	ldr	r2, [r3, #0]
 801cd32:	683b      	ldr	r3, [r7, #0]
 801cd34:	3304      	adds	r3, #4
 801cd36:	681b      	ldr	r3, [r3, #0]
 801cd38:	429a      	cmp	r2, r3
 801cd3a:	d101      	bne.n	801cd40 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801cd3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd3e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801cd40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd42:	8a9b      	ldrh	r3, [r3, #20]
 801cd44:	8a3a      	ldrh	r2, [r7, #16]
 801cd46:	429a      	cmp	r2, r3
 801cd48:	d118      	bne.n	801cd7c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801cd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd4c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801cd4e:	2b00      	cmp	r3, #0
 801cd50:	d005      	beq.n	801cd5e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801cd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd54:	685a      	ldr	r2, [r3, #4]
 801cd56:	4b43      	ldr	r3, [pc, #268]	@ (801ce64 <udp_input+0x218>)
 801cd58:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801cd5a:	429a      	cmp	r2, r3
 801cd5c:	d10e      	bne.n	801cd7c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801cd5e:	6a3b      	ldr	r3, [r7, #32]
 801cd60:	2b00      	cmp	r3, #0
 801cd62:	d014      	beq.n	801cd8e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801cd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd66:	68da      	ldr	r2, [r3, #12]
 801cd68:	6a3b      	ldr	r3, [r7, #32]
 801cd6a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801cd6c:	4b3e      	ldr	r3, [pc, #248]	@ (801ce68 <udp_input+0x21c>)
 801cd6e:	681a      	ldr	r2, [r3, #0]
 801cd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd72:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801cd74:	4a3c      	ldr	r2, [pc, #240]	@ (801ce68 <udp_input+0x21c>)
 801cd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd78:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801cd7a:	e008      	b.n	801cd8e <udp_input+0x142>
      }
    }

    prev = pcb;
 801cd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd7e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd82:	68db      	ldr	r3, [r3, #12]
 801cd84:	627b      	str	r3, [r7, #36]	@ 0x24
 801cd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd88:	2b00      	cmp	r3, #0
 801cd8a:	d1a7      	bne.n	801ccdc <udp_input+0x90>
 801cd8c:	e000      	b.n	801cd90 <udp_input+0x144>
        break;
 801cd8e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801cd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd92:	2b00      	cmp	r3, #0
 801cd94:	d101      	bne.n	801cd9a <udp_input+0x14e>
    pcb = uncon_pcb;
 801cd96:	69fb      	ldr	r3, [r7, #28]
 801cd98:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801cd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd9c:	2b00      	cmp	r3, #0
 801cd9e:	d002      	beq.n	801cda6 <udp_input+0x15a>
    for_us = 1;
 801cda0:	2301      	movs	r3, #1
 801cda2:	76fb      	strb	r3, [r7, #27]
 801cda4:	e00a      	b.n	801cdbc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801cda6:	683b      	ldr	r3, [r7, #0]
 801cda8:	3304      	adds	r3, #4
 801cdaa:	681a      	ldr	r2, [r3, #0]
 801cdac:	4b2d      	ldr	r3, [pc, #180]	@ (801ce64 <udp_input+0x218>)
 801cdae:	695b      	ldr	r3, [r3, #20]
 801cdb0:	429a      	cmp	r2, r3
 801cdb2:	bf0c      	ite	eq
 801cdb4:	2301      	moveq	r3, #1
 801cdb6:	2300      	movne	r3, #0
 801cdb8:	b2db      	uxtb	r3, r3
 801cdba:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801cdbc:	7efb      	ldrb	r3, [r7, #27]
 801cdbe:	2b00      	cmp	r3, #0
 801cdc0:	d041      	beq.n	801ce46 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801cdc2:	2108      	movs	r1, #8
 801cdc4:	6878      	ldr	r0, [r7, #4]
 801cdc6:	f7fa f891 	bl	8016eec <pbuf_remove_header>
 801cdca:	4603      	mov	r3, r0
 801cdcc:	2b00      	cmp	r3, #0
 801cdce:	d00a      	beq.n	801cde6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801cdd0:	4b20      	ldr	r3, [pc, #128]	@ (801ce54 <udp_input+0x208>)
 801cdd2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801cdd6:	4925      	ldr	r1, [pc, #148]	@ (801ce6c <udp_input+0x220>)
 801cdd8:	4820      	ldr	r0, [pc, #128]	@ (801ce5c <udp_input+0x210>)
 801cdda:	f003 f83f 	bl	801fe5c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801cdde:	6878      	ldr	r0, [r7, #4]
 801cde0:	f7fa f90a 	bl	8016ff8 <pbuf_free>
      goto end;
 801cde4:	e032      	b.n	801ce4c <udp_input+0x200>
    }

    if (pcb != NULL) {
 801cde6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cde8:	2b00      	cmp	r3, #0
 801cdea:	d012      	beq.n	801ce12 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801cdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdee:	699b      	ldr	r3, [r3, #24]
 801cdf0:	2b00      	cmp	r3, #0
 801cdf2:	d00a      	beq.n	801ce0a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801cdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdf6:	699c      	ldr	r4, [r3, #24]
 801cdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdfa:	69d8      	ldr	r0, [r3, #28]
 801cdfc:	8a3b      	ldrh	r3, [r7, #16]
 801cdfe:	9300      	str	r3, [sp, #0]
 801ce00:	4b1b      	ldr	r3, [pc, #108]	@ (801ce70 <udp_input+0x224>)
 801ce02:	687a      	ldr	r2, [r7, #4]
 801ce04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801ce06:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801ce08:	e021      	b.n	801ce4e <udp_input+0x202>
        pbuf_free(p);
 801ce0a:	6878      	ldr	r0, [r7, #4]
 801ce0c:	f7fa f8f4 	bl	8016ff8 <pbuf_free>
        goto end;
 801ce10:	e01c      	b.n	801ce4c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801ce12:	7cfb      	ldrb	r3, [r7, #19]
 801ce14:	2b00      	cmp	r3, #0
 801ce16:	d112      	bne.n	801ce3e <udp_input+0x1f2>
 801ce18:	4b12      	ldr	r3, [pc, #72]	@ (801ce64 <udp_input+0x218>)
 801ce1a:	695b      	ldr	r3, [r3, #20]
 801ce1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ce20:	2be0      	cmp	r3, #224	@ 0xe0
 801ce22:	d00c      	beq.n	801ce3e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801ce24:	4b0f      	ldr	r3, [pc, #60]	@ (801ce64 <udp_input+0x218>)
 801ce26:	899b      	ldrh	r3, [r3, #12]
 801ce28:	3308      	adds	r3, #8
 801ce2a:	b29b      	uxth	r3, r3
 801ce2c:	b21b      	sxth	r3, r3
 801ce2e:	4619      	mov	r1, r3
 801ce30:	6878      	ldr	r0, [r7, #4]
 801ce32:	f7fa f8ce 	bl	8016fd2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801ce36:	2103      	movs	r1, #3
 801ce38:	6878      	ldr	r0, [r7, #4]
 801ce3a:	f001 faf1 	bl	801e420 <icmp_dest_unreach>
      pbuf_free(p);
 801ce3e:	6878      	ldr	r0, [r7, #4]
 801ce40:	f7fa f8da 	bl	8016ff8 <pbuf_free>
  return;
 801ce44:	e003      	b.n	801ce4e <udp_input+0x202>
    pbuf_free(p);
 801ce46:	6878      	ldr	r0, [r7, #4]
 801ce48:	f7fa f8d6 	bl	8016ff8 <pbuf_free>
  return;
 801ce4c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801ce4e:	372c      	adds	r7, #44	@ 0x2c
 801ce50:	46bd      	mov	sp, r7
 801ce52:	bd90      	pop	{r4, r7, pc}
 801ce54:	08023240 	.word	0x08023240
 801ce58:	080232e4 	.word	0x080232e4
 801ce5c:	08023294 	.word	0x08023294
 801ce60:	080232fc 	.word	0x080232fc
 801ce64:	240113ec 	.word	0x240113ec
 801ce68:	24014548 	.word	0x24014548
 801ce6c:	08023318 	.word	0x08023318
 801ce70:	240113fc 	.word	0x240113fc

0801ce74 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801ce74:	b580      	push	{r7, lr}
 801ce76:	b088      	sub	sp, #32
 801ce78:	af02      	add	r7, sp, #8
 801ce7a:	60f8      	str	r0, [r7, #12]
 801ce7c:	60b9      	str	r1, [r7, #8]
 801ce7e:	607a      	str	r2, [r7, #4]
 801ce80:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801ce82:	68fb      	ldr	r3, [r7, #12]
 801ce84:	2b00      	cmp	r3, #0
 801ce86:	d109      	bne.n	801ce9c <udp_sendto+0x28>
 801ce88:	4b23      	ldr	r3, [pc, #140]	@ (801cf18 <udp_sendto+0xa4>)
 801ce8a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801ce8e:	4923      	ldr	r1, [pc, #140]	@ (801cf1c <udp_sendto+0xa8>)
 801ce90:	4823      	ldr	r0, [pc, #140]	@ (801cf20 <udp_sendto+0xac>)
 801ce92:	f002 ffe3 	bl	801fe5c <iprintf>
 801ce96:	f06f 030f 	mvn.w	r3, #15
 801ce9a:	e038      	b.n	801cf0e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801ce9c:	68bb      	ldr	r3, [r7, #8]
 801ce9e:	2b00      	cmp	r3, #0
 801cea0:	d109      	bne.n	801ceb6 <udp_sendto+0x42>
 801cea2:	4b1d      	ldr	r3, [pc, #116]	@ (801cf18 <udp_sendto+0xa4>)
 801cea4:	f240 2219 	movw	r2, #537	@ 0x219
 801cea8:	491e      	ldr	r1, [pc, #120]	@ (801cf24 <udp_sendto+0xb0>)
 801ceaa:	481d      	ldr	r0, [pc, #116]	@ (801cf20 <udp_sendto+0xac>)
 801ceac:	f002 ffd6 	bl	801fe5c <iprintf>
 801ceb0:	f06f 030f 	mvn.w	r3, #15
 801ceb4:	e02b      	b.n	801cf0e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ceb6:	687b      	ldr	r3, [r7, #4]
 801ceb8:	2b00      	cmp	r3, #0
 801ceba:	d109      	bne.n	801ced0 <udp_sendto+0x5c>
 801cebc:	4b16      	ldr	r3, [pc, #88]	@ (801cf18 <udp_sendto+0xa4>)
 801cebe:	f240 221a 	movw	r2, #538	@ 0x21a
 801cec2:	4919      	ldr	r1, [pc, #100]	@ (801cf28 <udp_sendto+0xb4>)
 801cec4:	4816      	ldr	r0, [pc, #88]	@ (801cf20 <udp_sendto+0xac>)
 801cec6:	f002 ffc9 	bl	801fe5c <iprintf>
 801ceca:	f06f 030f 	mvn.w	r3, #15
 801cece:	e01e      	b.n	801cf0e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ced0:	68fb      	ldr	r3, [r7, #12]
 801ced2:	7a1b      	ldrb	r3, [r3, #8]
 801ced4:	2b00      	cmp	r3, #0
 801ced6:	d006      	beq.n	801cee6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801ced8:	68fb      	ldr	r3, [r7, #12]
 801ceda:	7a1b      	ldrb	r3, [r3, #8]
 801cedc:	4618      	mov	r0, r3
 801cede:	f7f9 fcfd 	bl	80168dc <netif_get_by_index>
 801cee2:	6178      	str	r0, [r7, #20]
 801cee4:	e003      	b.n	801ceee <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801cee6:	6878      	ldr	r0, [r7, #4]
 801cee8:	f001 fb24 	bl	801e534 <ip4_route>
 801ceec:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801ceee:	697b      	ldr	r3, [r7, #20]
 801cef0:	2b00      	cmp	r3, #0
 801cef2:	d102      	bne.n	801cefa <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801cef4:	f06f 0303 	mvn.w	r3, #3
 801cef8:	e009      	b.n	801cf0e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801cefa:	887a      	ldrh	r2, [r7, #2]
 801cefc:	697b      	ldr	r3, [r7, #20]
 801cefe:	9300      	str	r3, [sp, #0]
 801cf00:	4613      	mov	r3, r2
 801cf02:	687a      	ldr	r2, [r7, #4]
 801cf04:	68b9      	ldr	r1, [r7, #8]
 801cf06:	68f8      	ldr	r0, [r7, #12]
 801cf08:	f000 f810 	bl	801cf2c <udp_sendto_if>
 801cf0c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801cf0e:	4618      	mov	r0, r3
 801cf10:	3718      	adds	r7, #24
 801cf12:	46bd      	mov	sp, r7
 801cf14:	bd80      	pop	{r7, pc}
 801cf16:	bf00      	nop
 801cf18:	08023240 	.word	0x08023240
 801cf1c:	08023364 	.word	0x08023364
 801cf20:	08023294 	.word	0x08023294
 801cf24:	0802337c 	.word	0x0802337c
 801cf28:	08023398 	.word	0x08023398

0801cf2c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801cf2c:	b580      	push	{r7, lr}
 801cf2e:	b088      	sub	sp, #32
 801cf30:	af02      	add	r7, sp, #8
 801cf32:	60f8      	str	r0, [r7, #12]
 801cf34:	60b9      	str	r1, [r7, #8]
 801cf36:	607a      	str	r2, [r7, #4]
 801cf38:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801cf3a:	68fb      	ldr	r3, [r7, #12]
 801cf3c:	2b00      	cmp	r3, #0
 801cf3e:	d109      	bne.n	801cf54 <udp_sendto_if+0x28>
 801cf40:	4b2e      	ldr	r3, [pc, #184]	@ (801cffc <udp_sendto_if+0xd0>)
 801cf42:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cf46:	492e      	ldr	r1, [pc, #184]	@ (801d000 <udp_sendto_if+0xd4>)
 801cf48:	482e      	ldr	r0, [pc, #184]	@ (801d004 <udp_sendto_if+0xd8>)
 801cf4a:	f002 ff87 	bl	801fe5c <iprintf>
 801cf4e:	f06f 030f 	mvn.w	r3, #15
 801cf52:	e04f      	b.n	801cff4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801cf54:	68bb      	ldr	r3, [r7, #8]
 801cf56:	2b00      	cmp	r3, #0
 801cf58:	d109      	bne.n	801cf6e <udp_sendto_if+0x42>
 801cf5a:	4b28      	ldr	r3, [pc, #160]	@ (801cffc <udp_sendto_if+0xd0>)
 801cf5c:	f240 2281 	movw	r2, #641	@ 0x281
 801cf60:	4929      	ldr	r1, [pc, #164]	@ (801d008 <udp_sendto_if+0xdc>)
 801cf62:	4828      	ldr	r0, [pc, #160]	@ (801d004 <udp_sendto_if+0xd8>)
 801cf64:	f002 ff7a 	bl	801fe5c <iprintf>
 801cf68:	f06f 030f 	mvn.w	r3, #15
 801cf6c:	e042      	b.n	801cff4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801cf6e:	687b      	ldr	r3, [r7, #4]
 801cf70:	2b00      	cmp	r3, #0
 801cf72:	d109      	bne.n	801cf88 <udp_sendto_if+0x5c>
 801cf74:	4b21      	ldr	r3, [pc, #132]	@ (801cffc <udp_sendto_if+0xd0>)
 801cf76:	f240 2282 	movw	r2, #642	@ 0x282
 801cf7a:	4924      	ldr	r1, [pc, #144]	@ (801d00c <udp_sendto_if+0xe0>)
 801cf7c:	4821      	ldr	r0, [pc, #132]	@ (801d004 <udp_sendto_if+0xd8>)
 801cf7e:	f002 ff6d 	bl	801fe5c <iprintf>
 801cf82:	f06f 030f 	mvn.w	r3, #15
 801cf86:	e035      	b.n	801cff4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801cf88:	6a3b      	ldr	r3, [r7, #32]
 801cf8a:	2b00      	cmp	r3, #0
 801cf8c:	d109      	bne.n	801cfa2 <udp_sendto_if+0x76>
 801cf8e:	4b1b      	ldr	r3, [pc, #108]	@ (801cffc <udp_sendto_if+0xd0>)
 801cf90:	f240 2283 	movw	r2, #643	@ 0x283
 801cf94:	491e      	ldr	r1, [pc, #120]	@ (801d010 <udp_sendto_if+0xe4>)
 801cf96:	481b      	ldr	r0, [pc, #108]	@ (801d004 <udp_sendto_if+0xd8>)
 801cf98:	f002 ff60 	bl	801fe5c <iprintf>
 801cf9c:	f06f 030f 	mvn.w	r3, #15
 801cfa0:	e028      	b.n	801cff4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cfa2:	68fb      	ldr	r3, [r7, #12]
 801cfa4:	2b00      	cmp	r3, #0
 801cfa6:	d009      	beq.n	801cfbc <udp_sendto_if+0x90>
 801cfa8:	68fb      	ldr	r3, [r7, #12]
 801cfaa:	681b      	ldr	r3, [r3, #0]
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	d005      	beq.n	801cfbc <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801cfb0:	68fb      	ldr	r3, [r7, #12]
 801cfb2:	681b      	ldr	r3, [r3, #0]
 801cfb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cfb8:	2be0      	cmp	r3, #224	@ 0xe0
 801cfba:	d103      	bne.n	801cfc4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801cfbc:	6a3b      	ldr	r3, [r7, #32]
 801cfbe:	3304      	adds	r3, #4
 801cfc0:	617b      	str	r3, [r7, #20]
 801cfc2:	e00b      	b.n	801cfdc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801cfc4:	68fb      	ldr	r3, [r7, #12]
 801cfc6:	681a      	ldr	r2, [r3, #0]
 801cfc8:	6a3b      	ldr	r3, [r7, #32]
 801cfca:	3304      	adds	r3, #4
 801cfcc:	681b      	ldr	r3, [r3, #0]
 801cfce:	429a      	cmp	r2, r3
 801cfd0:	d002      	beq.n	801cfd8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801cfd2:	f06f 0303 	mvn.w	r3, #3
 801cfd6:	e00d      	b.n	801cff4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801cfd8:	68fb      	ldr	r3, [r7, #12]
 801cfda:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801cfdc:	887a      	ldrh	r2, [r7, #2]
 801cfde:	697b      	ldr	r3, [r7, #20]
 801cfe0:	9301      	str	r3, [sp, #4]
 801cfe2:	6a3b      	ldr	r3, [r7, #32]
 801cfe4:	9300      	str	r3, [sp, #0]
 801cfe6:	4613      	mov	r3, r2
 801cfe8:	687a      	ldr	r2, [r7, #4]
 801cfea:	68b9      	ldr	r1, [r7, #8]
 801cfec:	68f8      	ldr	r0, [r7, #12]
 801cfee:	f000 f811 	bl	801d014 <udp_sendto_if_src>
 801cff2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801cff4:	4618      	mov	r0, r3
 801cff6:	3718      	adds	r7, #24
 801cff8:	46bd      	mov	sp, r7
 801cffa:	bd80      	pop	{r7, pc}
 801cffc:	08023240 	.word	0x08023240
 801d000:	080233b4 	.word	0x080233b4
 801d004:	08023294 	.word	0x08023294
 801d008:	080233d0 	.word	0x080233d0
 801d00c:	080233ec 	.word	0x080233ec
 801d010:	0802340c 	.word	0x0802340c

0801d014 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801d014:	b580      	push	{r7, lr}
 801d016:	b08c      	sub	sp, #48	@ 0x30
 801d018:	af04      	add	r7, sp, #16
 801d01a:	60f8      	str	r0, [r7, #12]
 801d01c:	60b9      	str	r1, [r7, #8]
 801d01e:	607a      	str	r2, [r7, #4]
 801d020:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801d022:	68fb      	ldr	r3, [r7, #12]
 801d024:	2b00      	cmp	r3, #0
 801d026:	d109      	bne.n	801d03c <udp_sendto_if_src+0x28>
 801d028:	4b65      	ldr	r3, [pc, #404]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d02a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801d02e:	4965      	ldr	r1, [pc, #404]	@ (801d1c4 <udp_sendto_if_src+0x1b0>)
 801d030:	4865      	ldr	r0, [pc, #404]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d032:	f002 ff13 	bl	801fe5c <iprintf>
 801d036:	f06f 030f 	mvn.w	r3, #15
 801d03a:	e0bc      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801d03c:	68bb      	ldr	r3, [r7, #8]
 801d03e:	2b00      	cmp	r3, #0
 801d040:	d109      	bne.n	801d056 <udp_sendto_if_src+0x42>
 801d042:	4b5f      	ldr	r3, [pc, #380]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d044:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801d048:	4960      	ldr	r1, [pc, #384]	@ (801d1cc <udp_sendto_if_src+0x1b8>)
 801d04a:	485f      	ldr	r0, [pc, #380]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d04c:	f002 ff06 	bl	801fe5c <iprintf>
 801d050:	f06f 030f 	mvn.w	r3, #15
 801d054:	e0af      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d056:	687b      	ldr	r3, [r7, #4]
 801d058:	2b00      	cmp	r3, #0
 801d05a:	d109      	bne.n	801d070 <udp_sendto_if_src+0x5c>
 801d05c:	4b58      	ldr	r3, [pc, #352]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d05e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801d062:	495b      	ldr	r1, [pc, #364]	@ (801d1d0 <udp_sendto_if_src+0x1bc>)
 801d064:	4858      	ldr	r0, [pc, #352]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d066:	f002 fef9 	bl	801fe5c <iprintf>
 801d06a:	f06f 030f 	mvn.w	r3, #15
 801d06e:	e0a2      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801d070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d072:	2b00      	cmp	r3, #0
 801d074:	d109      	bne.n	801d08a <udp_sendto_if_src+0x76>
 801d076:	4b52      	ldr	r3, [pc, #328]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d078:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801d07c:	4955      	ldr	r1, [pc, #340]	@ (801d1d4 <udp_sendto_if_src+0x1c0>)
 801d07e:	4852      	ldr	r0, [pc, #328]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d080:	f002 feec 	bl	801fe5c <iprintf>
 801d084:	f06f 030f 	mvn.w	r3, #15
 801d088:	e095      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801d08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d08c:	2b00      	cmp	r3, #0
 801d08e:	d109      	bne.n	801d0a4 <udp_sendto_if_src+0x90>
 801d090:	4b4b      	ldr	r3, [pc, #300]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d092:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801d096:	4950      	ldr	r1, [pc, #320]	@ (801d1d8 <udp_sendto_if_src+0x1c4>)
 801d098:	484b      	ldr	r0, [pc, #300]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d09a:	f002 fedf 	bl	801fe5c <iprintf>
 801d09e:	f06f 030f 	mvn.w	r3, #15
 801d0a2:	e088      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801d0a4:	68fb      	ldr	r3, [r7, #12]
 801d0a6:	8a5b      	ldrh	r3, [r3, #18]
 801d0a8:	2b00      	cmp	r3, #0
 801d0aa:	d10f      	bne.n	801d0cc <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801d0ac:	68f9      	ldr	r1, [r7, #12]
 801d0ae:	68fb      	ldr	r3, [r7, #12]
 801d0b0:	8a5b      	ldrh	r3, [r3, #18]
 801d0b2:	461a      	mov	r2, r3
 801d0b4:	68f8      	ldr	r0, [r7, #12]
 801d0b6:	f000 f893 	bl	801d1e0 <udp_bind>
 801d0ba:	4603      	mov	r3, r0
 801d0bc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801d0be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801d0c2:	2b00      	cmp	r3, #0
 801d0c4:	d002      	beq.n	801d0cc <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801d0c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801d0ca:	e074      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801d0cc:	68bb      	ldr	r3, [r7, #8]
 801d0ce:	891b      	ldrh	r3, [r3, #8]
 801d0d0:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801d0d4:	4293      	cmp	r3, r2
 801d0d6:	d902      	bls.n	801d0de <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801d0d8:	f04f 33ff 	mov.w	r3, #4294967295
 801d0dc:	e06b      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801d0de:	2108      	movs	r1, #8
 801d0e0:	68b8      	ldr	r0, [r7, #8]
 801d0e2:	f7f9 fef3 	bl	8016ecc <pbuf_add_header>
 801d0e6:	4603      	mov	r3, r0
 801d0e8:	2b00      	cmp	r3, #0
 801d0ea:	d015      	beq.n	801d118 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801d0ec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d0f0:	2108      	movs	r1, #8
 801d0f2:	2022      	movs	r0, #34	@ 0x22
 801d0f4:	f7f9 fc9c 	bl	8016a30 <pbuf_alloc>
 801d0f8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801d0fa:	69fb      	ldr	r3, [r7, #28]
 801d0fc:	2b00      	cmp	r3, #0
 801d0fe:	d102      	bne.n	801d106 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801d100:	f04f 33ff 	mov.w	r3, #4294967295
 801d104:	e057      	b.n	801d1b6 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801d106:	68bb      	ldr	r3, [r7, #8]
 801d108:	891b      	ldrh	r3, [r3, #8]
 801d10a:	2b00      	cmp	r3, #0
 801d10c:	d006      	beq.n	801d11c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801d10e:	68b9      	ldr	r1, [r7, #8]
 801d110:	69f8      	ldr	r0, [r7, #28]
 801d112:	f7fa f895 	bl	8017240 <pbuf_chain>
 801d116:	e001      	b.n	801d11c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801d118:	68bb      	ldr	r3, [r7, #8]
 801d11a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801d11c:	69fb      	ldr	r3, [r7, #28]
 801d11e:	895b      	ldrh	r3, [r3, #10]
 801d120:	2b07      	cmp	r3, #7
 801d122:	d806      	bhi.n	801d132 <udp_sendto_if_src+0x11e>
 801d124:	4b26      	ldr	r3, [pc, #152]	@ (801d1c0 <udp_sendto_if_src+0x1ac>)
 801d126:	f240 320d 	movw	r2, #781	@ 0x30d
 801d12a:	492c      	ldr	r1, [pc, #176]	@ (801d1dc <udp_sendto_if_src+0x1c8>)
 801d12c:	4826      	ldr	r0, [pc, #152]	@ (801d1c8 <udp_sendto_if_src+0x1b4>)
 801d12e:	f002 fe95 	bl	801fe5c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801d132:	69fb      	ldr	r3, [r7, #28]
 801d134:	685b      	ldr	r3, [r3, #4]
 801d136:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801d138:	68fb      	ldr	r3, [r7, #12]
 801d13a:	8a5b      	ldrh	r3, [r3, #18]
 801d13c:	4618      	mov	r0, r3
 801d13e:	f7f8 fb6d 	bl	801581c <lwip_htons>
 801d142:	4603      	mov	r3, r0
 801d144:	461a      	mov	r2, r3
 801d146:	697b      	ldr	r3, [r7, #20]
 801d148:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801d14a:	887b      	ldrh	r3, [r7, #2]
 801d14c:	4618      	mov	r0, r3
 801d14e:	f7f8 fb65 	bl	801581c <lwip_htons>
 801d152:	4603      	mov	r3, r0
 801d154:	461a      	mov	r2, r3
 801d156:	697b      	ldr	r3, [r7, #20]
 801d158:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801d15a:	697b      	ldr	r3, [r7, #20]
 801d15c:	2200      	movs	r2, #0
 801d15e:	719a      	strb	r2, [r3, #6]
 801d160:	2200      	movs	r2, #0
 801d162:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801d164:	69fb      	ldr	r3, [r7, #28]
 801d166:	891b      	ldrh	r3, [r3, #8]
 801d168:	4618      	mov	r0, r3
 801d16a:	f7f8 fb57 	bl	801581c <lwip_htons>
 801d16e:	4603      	mov	r3, r0
 801d170:	461a      	mov	r2, r3
 801d172:	697b      	ldr	r3, [r7, #20]
 801d174:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801d176:	2311      	movs	r3, #17
 801d178:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801d17a:	68fb      	ldr	r3, [r7, #12]
 801d17c:	7adb      	ldrb	r3, [r3, #11]
 801d17e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801d180:	68fb      	ldr	r3, [r7, #12]
 801d182:	7a9b      	ldrb	r3, [r3, #10]
 801d184:	7cb9      	ldrb	r1, [r7, #18]
 801d186:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d188:	9202      	str	r2, [sp, #8]
 801d18a:	7cfa      	ldrb	r2, [r7, #19]
 801d18c:	9201      	str	r2, [sp, #4]
 801d18e:	9300      	str	r3, [sp, #0]
 801d190:	460b      	mov	r3, r1
 801d192:	687a      	ldr	r2, [r7, #4]
 801d194:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d196:	69f8      	ldr	r0, [r7, #28]
 801d198:	f001 fbb4 	bl	801e904 <ip4_output_if_src>
 801d19c:	4603      	mov	r3, r0
 801d19e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801d1a0:	69fa      	ldr	r2, [r7, #28]
 801d1a2:	68bb      	ldr	r3, [r7, #8]
 801d1a4:	429a      	cmp	r2, r3
 801d1a6:	d004      	beq.n	801d1b2 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801d1a8:	69f8      	ldr	r0, [r7, #28]
 801d1aa:	f7f9 ff25 	bl	8016ff8 <pbuf_free>
    q = NULL;
 801d1ae:	2300      	movs	r3, #0
 801d1b0:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801d1b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801d1b6:	4618      	mov	r0, r3
 801d1b8:	3720      	adds	r7, #32
 801d1ba:	46bd      	mov	sp, r7
 801d1bc:	bd80      	pop	{r7, pc}
 801d1be:	bf00      	nop
 801d1c0:	08023240 	.word	0x08023240
 801d1c4:	0802342c 	.word	0x0802342c
 801d1c8:	08023294 	.word	0x08023294
 801d1cc:	0802344c 	.word	0x0802344c
 801d1d0:	0802346c 	.word	0x0802346c
 801d1d4:	08023490 	.word	0x08023490
 801d1d8:	080234b4 	.word	0x080234b4
 801d1dc:	080234d8 	.word	0x080234d8

0801d1e0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801d1e0:	b580      	push	{r7, lr}
 801d1e2:	b086      	sub	sp, #24
 801d1e4:	af00      	add	r7, sp, #0
 801d1e6:	60f8      	str	r0, [r7, #12]
 801d1e8:	60b9      	str	r1, [r7, #8]
 801d1ea:	4613      	mov	r3, r2
 801d1ec:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801d1ee:	68bb      	ldr	r3, [r7, #8]
 801d1f0:	2b00      	cmp	r3, #0
 801d1f2:	d101      	bne.n	801d1f8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801d1f4:	4b39      	ldr	r3, [pc, #228]	@ (801d2dc <udp_bind+0xfc>)
 801d1f6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801d1f8:	68fb      	ldr	r3, [r7, #12]
 801d1fa:	2b00      	cmp	r3, #0
 801d1fc:	d109      	bne.n	801d212 <udp_bind+0x32>
 801d1fe:	4b38      	ldr	r3, [pc, #224]	@ (801d2e0 <udp_bind+0x100>)
 801d200:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801d204:	4937      	ldr	r1, [pc, #220]	@ (801d2e4 <udp_bind+0x104>)
 801d206:	4838      	ldr	r0, [pc, #224]	@ (801d2e8 <udp_bind+0x108>)
 801d208:	f002 fe28 	bl	801fe5c <iprintf>
 801d20c:	f06f 030f 	mvn.w	r3, #15
 801d210:	e060      	b.n	801d2d4 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801d212:	2300      	movs	r3, #0
 801d214:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d216:	4b35      	ldr	r3, [pc, #212]	@ (801d2ec <udp_bind+0x10c>)
 801d218:	681b      	ldr	r3, [r3, #0]
 801d21a:	617b      	str	r3, [r7, #20]
 801d21c:	e009      	b.n	801d232 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801d21e:	68fa      	ldr	r2, [r7, #12]
 801d220:	697b      	ldr	r3, [r7, #20]
 801d222:	429a      	cmp	r2, r3
 801d224:	d102      	bne.n	801d22c <udp_bind+0x4c>
      rebind = 1;
 801d226:	2301      	movs	r3, #1
 801d228:	74fb      	strb	r3, [r7, #19]
      break;
 801d22a:	e005      	b.n	801d238 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d22c:	697b      	ldr	r3, [r7, #20]
 801d22e:	68db      	ldr	r3, [r3, #12]
 801d230:	617b      	str	r3, [r7, #20]
 801d232:	697b      	ldr	r3, [r7, #20]
 801d234:	2b00      	cmp	r3, #0
 801d236:	d1f2      	bne.n	801d21e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801d238:	88fb      	ldrh	r3, [r7, #6]
 801d23a:	2b00      	cmp	r3, #0
 801d23c:	d109      	bne.n	801d252 <udp_bind+0x72>
    port = udp_new_port();
 801d23e:	f7ff fc69 	bl	801cb14 <udp_new_port>
 801d242:	4603      	mov	r3, r0
 801d244:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801d246:	88fb      	ldrh	r3, [r7, #6]
 801d248:	2b00      	cmp	r3, #0
 801d24a:	d12c      	bne.n	801d2a6 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801d24c:	f06f 0307 	mvn.w	r3, #7
 801d250:	e040      	b.n	801d2d4 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d252:	4b26      	ldr	r3, [pc, #152]	@ (801d2ec <udp_bind+0x10c>)
 801d254:	681b      	ldr	r3, [r3, #0]
 801d256:	617b      	str	r3, [r7, #20]
 801d258:	e022      	b.n	801d2a0 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801d25a:	68fa      	ldr	r2, [r7, #12]
 801d25c:	697b      	ldr	r3, [r7, #20]
 801d25e:	429a      	cmp	r2, r3
 801d260:	d01b      	beq.n	801d29a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801d262:	697b      	ldr	r3, [r7, #20]
 801d264:	8a5b      	ldrh	r3, [r3, #18]
 801d266:	88fa      	ldrh	r2, [r7, #6]
 801d268:	429a      	cmp	r2, r3
 801d26a:	d116      	bne.n	801d29a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d26c:	697b      	ldr	r3, [r7, #20]
 801d26e:	681a      	ldr	r2, [r3, #0]
 801d270:	68bb      	ldr	r3, [r7, #8]
 801d272:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801d274:	429a      	cmp	r2, r3
 801d276:	d00d      	beq.n	801d294 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d278:	68bb      	ldr	r3, [r7, #8]
 801d27a:	2b00      	cmp	r3, #0
 801d27c:	d00a      	beq.n	801d294 <udp_bind+0xb4>
 801d27e:	68bb      	ldr	r3, [r7, #8]
 801d280:	681b      	ldr	r3, [r3, #0]
 801d282:	2b00      	cmp	r3, #0
 801d284:	d006      	beq.n	801d294 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801d286:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d288:	2b00      	cmp	r3, #0
 801d28a:	d003      	beq.n	801d294 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801d28c:	697b      	ldr	r3, [r7, #20]
 801d28e:	681b      	ldr	r3, [r3, #0]
 801d290:	2b00      	cmp	r3, #0
 801d292:	d102      	bne.n	801d29a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801d294:	f06f 0307 	mvn.w	r3, #7
 801d298:	e01c      	b.n	801d2d4 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d29a:	697b      	ldr	r3, [r7, #20]
 801d29c:	68db      	ldr	r3, [r3, #12]
 801d29e:	617b      	str	r3, [r7, #20]
 801d2a0:	697b      	ldr	r3, [r7, #20]
 801d2a2:	2b00      	cmp	r3, #0
 801d2a4:	d1d9      	bne.n	801d25a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801d2a6:	68bb      	ldr	r3, [r7, #8]
 801d2a8:	2b00      	cmp	r3, #0
 801d2aa:	d002      	beq.n	801d2b2 <udp_bind+0xd2>
 801d2ac:	68bb      	ldr	r3, [r7, #8]
 801d2ae:	681b      	ldr	r3, [r3, #0]
 801d2b0:	e000      	b.n	801d2b4 <udp_bind+0xd4>
 801d2b2:	2300      	movs	r3, #0
 801d2b4:	68fa      	ldr	r2, [r7, #12]
 801d2b6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801d2b8:	68fb      	ldr	r3, [r7, #12]
 801d2ba:	88fa      	ldrh	r2, [r7, #6]
 801d2bc:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801d2be:	7cfb      	ldrb	r3, [r7, #19]
 801d2c0:	2b00      	cmp	r3, #0
 801d2c2:	d106      	bne.n	801d2d2 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801d2c4:	4b09      	ldr	r3, [pc, #36]	@ (801d2ec <udp_bind+0x10c>)
 801d2c6:	681a      	ldr	r2, [r3, #0]
 801d2c8:	68fb      	ldr	r3, [r7, #12]
 801d2ca:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801d2cc:	4a07      	ldr	r2, [pc, #28]	@ (801d2ec <udp_bind+0x10c>)
 801d2ce:	68fb      	ldr	r3, [r7, #12]
 801d2d0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801d2d2:	2300      	movs	r3, #0
}
 801d2d4:	4618      	mov	r0, r3
 801d2d6:	3718      	adds	r7, #24
 801d2d8:	46bd      	mov	sp, r7
 801d2da:	bd80      	pop	{r7, pc}
 801d2dc:	08024524 	.word	0x08024524
 801d2e0:	08023240 	.word	0x08023240
 801d2e4:	08023508 	.word	0x08023508
 801d2e8:	08023294 	.word	0x08023294
 801d2ec:	24014548 	.word	0x24014548

0801d2f0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801d2f0:	b580      	push	{r7, lr}
 801d2f2:	b082      	sub	sp, #8
 801d2f4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801d2f6:	2000      	movs	r0, #0
 801d2f8:	f7f8 ff64 	bl	80161c4 <memp_malloc>
 801d2fc:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801d2fe:	687b      	ldr	r3, [r7, #4]
 801d300:	2b00      	cmp	r3, #0
 801d302:	d007      	beq.n	801d314 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801d304:	2220      	movs	r2, #32
 801d306:	2100      	movs	r1, #0
 801d308:	6878      	ldr	r0, [r7, #4]
 801d30a:	f002 feff 	bl	802010c <memset>
    pcb->ttl = UDP_TTL;
 801d30e:	687b      	ldr	r3, [r7, #4]
 801d310:	22ff      	movs	r2, #255	@ 0xff
 801d312:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801d314:	687b      	ldr	r3, [r7, #4]
}
 801d316:	4618      	mov	r0, r3
 801d318:	3708      	adds	r7, #8
 801d31a:	46bd      	mov	sp, r7
 801d31c:	bd80      	pop	{r7, pc}
	...

0801d320 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801d320:	b480      	push	{r7}
 801d322:	b085      	sub	sp, #20
 801d324:	af00      	add	r7, sp, #0
 801d326:	6078      	str	r0, [r7, #4]
 801d328:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801d32a:	687b      	ldr	r3, [r7, #4]
 801d32c:	2b00      	cmp	r3, #0
 801d32e:	d01e      	beq.n	801d36e <udp_netif_ip_addr_changed+0x4e>
 801d330:	687b      	ldr	r3, [r7, #4]
 801d332:	681b      	ldr	r3, [r3, #0]
 801d334:	2b00      	cmp	r3, #0
 801d336:	d01a      	beq.n	801d36e <udp_netif_ip_addr_changed+0x4e>
 801d338:	683b      	ldr	r3, [r7, #0]
 801d33a:	2b00      	cmp	r3, #0
 801d33c:	d017      	beq.n	801d36e <udp_netif_ip_addr_changed+0x4e>
 801d33e:	683b      	ldr	r3, [r7, #0]
 801d340:	681b      	ldr	r3, [r3, #0]
 801d342:	2b00      	cmp	r3, #0
 801d344:	d013      	beq.n	801d36e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801d346:	4b0d      	ldr	r3, [pc, #52]	@ (801d37c <udp_netif_ip_addr_changed+0x5c>)
 801d348:	681b      	ldr	r3, [r3, #0]
 801d34a:	60fb      	str	r3, [r7, #12]
 801d34c:	e00c      	b.n	801d368 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801d34e:	68fb      	ldr	r3, [r7, #12]
 801d350:	681a      	ldr	r2, [r3, #0]
 801d352:	687b      	ldr	r3, [r7, #4]
 801d354:	681b      	ldr	r3, [r3, #0]
 801d356:	429a      	cmp	r2, r3
 801d358:	d103      	bne.n	801d362 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801d35a:	683b      	ldr	r3, [r7, #0]
 801d35c:	681a      	ldr	r2, [r3, #0]
 801d35e:	68fb      	ldr	r3, [r7, #12]
 801d360:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801d362:	68fb      	ldr	r3, [r7, #12]
 801d364:	68db      	ldr	r3, [r3, #12]
 801d366:	60fb      	str	r3, [r7, #12]
 801d368:	68fb      	ldr	r3, [r7, #12]
 801d36a:	2b00      	cmp	r3, #0
 801d36c:	d1ef      	bne.n	801d34e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801d36e:	bf00      	nop
 801d370:	3714      	adds	r7, #20
 801d372:	46bd      	mov	sp, r7
 801d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d378:	4770      	bx	lr
 801d37a:	bf00      	nop
 801d37c:	24014548 	.word	0x24014548

0801d380 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801d380:	b580      	push	{r7, lr}
 801d382:	b082      	sub	sp, #8
 801d384:	af00      	add	r7, sp, #0
 801d386:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801d388:	4915      	ldr	r1, [pc, #84]	@ (801d3e0 <etharp_free_entry+0x60>)
 801d38a:	687a      	ldr	r2, [r7, #4]
 801d38c:	4613      	mov	r3, r2
 801d38e:	005b      	lsls	r3, r3, #1
 801d390:	4413      	add	r3, r2
 801d392:	00db      	lsls	r3, r3, #3
 801d394:	440b      	add	r3, r1
 801d396:	681b      	ldr	r3, [r3, #0]
 801d398:	2b00      	cmp	r3, #0
 801d39a:	d013      	beq.n	801d3c4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801d39c:	4910      	ldr	r1, [pc, #64]	@ (801d3e0 <etharp_free_entry+0x60>)
 801d39e:	687a      	ldr	r2, [r7, #4]
 801d3a0:	4613      	mov	r3, r2
 801d3a2:	005b      	lsls	r3, r3, #1
 801d3a4:	4413      	add	r3, r2
 801d3a6:	00db      	lsls	r3, r3, #3
 801d3a8:	440b      	add	r3, r1
 801d3aa:	681b      	ldr	r3, [r3, #0]
 801d3ac:	4618      	mov	r0, r3
 801d3ae:	f7f9 fe23 	bl	8016ff8 <pbuf_free>
    arp_table[i].q = NULL;
 801d3b2:	490b      	ldr	r1, [pc, #44]	@ (801d3e0 <etharp_free_entry+0x60>)
 801d3b4:	687a      	ldr	r2, [r7, #4]
 801d3b6:	4613      	mov	r3, r2
 801d3b8:	005b      	lsls	r3, r3, #1
 801d3ba:	4413      	add	r3, r2
 801d3bc:	00db      	lsls	r3, r3, #3
 801d3be:	440b      	add	r3, r1
 801d3c0:	2200      	movs	r2, #0
 801d3c2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d3c4:	4906      	ldr	r1, [pc, #24]	@ (801d3e0 <etharp_free_entry+0x60>)
 801d3c6:	687a      	ldr	r2, [r7, #4]
 801d3c8:	4613      	mov	r3, r2
 801d3ca:	005b      	lsls	r3, r3, #1
 801d3cc:	4413      	add	r3, r2
 801d3ce:	00db      	lsls	r3, r3, #3
 801d3d0:	440b      	add	r3, r1
 801d3d2:	3314      	adds	r3, #20
 801d3d4:	2200      	movs	r2, #0
 801d3d6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801d3d8:	bf00      	nop
 801d3da:	3708      	adds	r7, #8
 801d3dc:	46bd      	mov	sp, r7
 801d3de:	bd80      	pop	{r7, pc}
 801d3e0:	2401454c 	.word	0x2401454c

0801d3e4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801d3e4:	b580      	push	{r7, lr}
 801d3e6:	b082      	sub	sp, #8
 801d3e8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d3ea:	2300      	movs	r3, #0
 801d3ec:	607b      	str	r3, [r7, #4]
 801d3ee:	e096      	b.n	801d51e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801d3f0:	494f      	ldr	r1, [pc, #316]	@ (801d530 <etharp_tmr+0x14c>)
 801d3f2:	687a      	ldr	r2, [r7, #4]
 801d3f4:	4613      	mov	r3, r2
 801d3f6:	005b      	lsls	r3, r3, #1
 801d3f8:	4413      	add	r3, r2
 801d3fa:	00db      	lsls	r3, r3, #3
 801d3fc:	440b      	add	r3, r1
 801d3fe:	3314      	adds	r3, #20
 801d400:	781b      	ldrb	r3, [r3, #0]
 801d402:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801d404:	78fb      	ldrb	r3, [r7, #3]
 801d406:	2b00      	cmp	r3, #0
 801d408:	f000 8086 	beq.w	801d518 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801d40c:	4948      	ldr	r1, [pc, #288]	@ (801d530 <etharp_tmr+0x14c>)
 801d40e:	687a      	ldr	r2, [r7, #4]
 801d410:	4613      	mov	r3, r2
 801d412:	005b      	lsls	r3, r3, #1
 801d414:	4413      	add	r3, r2
 801d416:	00db      	lsls	r3, r3, #3
 801d418:	440b      	add	r3, r1
 801d41a:	3312      	adds	r3, #18
 801d41c:	881b      	ldrh	r3, [r3, #0]
 801d41e:	3301      	adds	r3, #1
 801d420:	b298      	uxth	r0, r3
 801d422:	4943      	ldr	r1, [pc, #268]	@ (801d530 <etharp_tmr+0x14c>)
 801d424:	687a      	ldr	r2, [r7, #4]
 801d426:	4613      	mov	r3, r2
 801d428:	005b      	lsls	r3, r3, #1
 801d42a:	4413      	add	r3, r2
 801d42c:	00db      	lsls	r3, r3, #3
 801d42e:	440b      	add	r3, r1
 801d430:	3312      	adds	r3, #18
 801d432:	4602      	mov	r2, r0
 801d434:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d436:	493e      	ldr	r1, [pc, #248]	@ (801d530 <etharp_tmr+0x14c>)
 801d438:	687a      	ldr	r2, [r7, #4]
 801d43a:	4613      	mov	r3, r2
 801d43c:	005b      	lsls	r3, r3, #1
 801d43e:	4413      	add	r3, r2
 801d440:	00db      	lsls	r3, r3, #3
 801d442:	440b      	add	r3, r1
 801d444:	3312      	adds	r3, #18
 801d446:	881b      	ldrh	r3, [r3, #0]
 801d448:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801d44c:	d215      	bcs.n	801d47a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d44e:	4938      	ldr	r1, [pc, #224]	@ (801d530 <etharp_tmr+0x14c>)
 801d450:	687a      	ldr	r2, [r7, #4]
 801d452:	4613      	mov	r3, r2
 801d454:	005b      	lsls	r3, r3, #1
 801d456:	4413      	add	r3, r2
 801d458:	00db      	lsls	r3, r3, #3
 801d45a:	440b      	add	r3, r1
 801d45c:	3314      	adds	r3, #20
 801d45e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d460:	2b01      	cmp	r3, #1
 801d462:	d10e      	bne.n	801d482 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801d464:	4932      	ldr	r1, [pc, #200]	@ (801d530 <etharp_tmr+0x14c>)
 801d466:	687a      	ldr	r2, [r7, #4]
 801d468:	4613      	mov	r3, r2
 801d46a:	005b      	lsls	r3, r3, #1
 801d46c:	4413      	add	r3, r2
 801d46e:	00db      	lsls	r3, r3, #3
 801d470:	440b      	add	r3, r1
 801d472:	3312      	adds	r3, #18
 801d474:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d476:	2b04      	cmp	r3, #4
 801d478:	d903      	bls.n	801d482 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801d47a:	6878      	ldr	r0, [r7, #4]
 801d47c:	f7ff ff80 	bl	801d380 <etharp_free_entry>
 801d480:	e04a      	b.n	801d518 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801d482:	492b      	ldr	r1, [pc, #172]	@ (801d530 <etharp_tmr+0x14c>)
 801d484:	687a      	ldr	r2, [r7, #4]
 801d486:	4613      	mov	r3, r2
 801d488:	005b      	lsls	r3, r3, #1
 801d48a:	4413      	add	r3, r2
 801d48c:	00db      	lsls	r3, r3, #3
 801d48e:	440b      	add	r3, r1
 801d490:	3314      	adds	r3, #20
 801d492:	781b      	ldrb	r3, [r3, #0]
 801d494:	2b03      	cmp	r3, #3
 801d496:	d10a      	bne.n	801d4ae <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801d498:	4925      	ldr	r1, [pc, #148]	@ (801d530 <etharp_tmr+0x14c>)
 801d49a:	687a      	ldr	r2, [r7, #4]
 801d49c:	4613      	mov	r3, r2
 801d49e:	005b      	lsls	r3, r3, #1
 801d4a0:	4413      	add	r3, r2
 801d4a2:	00db      	lsls	r3, r3, #3
 801d4a4:	440b      	add	r3, r1
 801d4a6:	3314      	adds	r3, #20
 801d4a8:	2204      	movs	r2, #4
 801d4aa:	701a      	strb	r2, [r3, #0]
 801d4ac:	e034      	b.n	801d518 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801d4ae:	4920      	ldr	r1, [pc, #128]	@ (801d530 <etharp_tmr+0x14c>)
 801d4b0:	687a      	ldr	r2, [r7, #4]
 801d4b2:	4613      	mov	r3, r2
 801d4b4:	005b      	lsls	r3, r3, #1
 801d4b6:	4413      	add	r3, r2
 801d4b8:	00db      	lsls	r3, r3, #3
 801d4ba:	440b      	add	r3, r1
 801d4bc:	3314      	adds	r3, #20
 801d4be:	781b      	ldrb	r3, [r3, #0]
 801d4c0:	2b04      	cmp	r3, #4
 801d4c2:	d10a      	bne.n	801d4da <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801d4c4:	491a      	ldr	r1, [pc, #104]	@ (801d530 <etharp_tmr+0x14c>)
 801d4c6:	687a      	ldr	r2, [r7, #4]
 801d4c8:	4613      	mov	r3, r2
 801d4ca:	005b      	lsls	r3, r3, #1
 801d4cc:	4413      	add	r3, r2
 801d4ce:	00db      	lsls	r3, r3, #3
 801d4d0:	440b      	add	r3, r1
 801d4d2:	3314      	adds	r3, #20
 801d4d4:	2202      	movs	r2, #2
 801d4d6:	701a      	strb	r2, [r3, #0]
 801d4d8:	e01e      	b.n	801d518 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d4da:	4915      	ldr	r1, [pc, #84]	@ (801d530 <etharp_tmr+0x14c>)
 801d4dc:	687a      	ldr	r2, [r7, #4]
 801d4de:	4613      	mov	r3, r2
 801d4e0:	005b      	lsls	r3, r3, #1
 801d4e2:	4413      	add	r3, r2
 801d4e4:	00db      	lsls	r3, r3, #3
 801d4e6:	440b      	add	r3, r1
 801d4e8:	3314      	adds	r3, #20
 801d4ea:	781b      	ldrb	r3, [r3, #0]
 801d4ec:	2b01      	cmp	r3, #1
 801d4ee:	d113      	bne.n	801d518 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801d4f0:	490f      	ldr	r1, [pc, #60]	@ (801d530 <etharp_tmr+0x14c>)
 801d4f2:	687a      	ldr	r2, [r7, #4]
 801d4f4:	4613      	mov	r3, r2
 801d4f6:	005b      	lsls	r3, r3, #1
 801d4f8:	4413      	add	r3, r2
 801d4fa:	00db      	lsls	r3, r3, #3
 801d4fc:	440b      	add	r3, r1
 801d4fe:	3308      	adds	r3, #8
 801d500:	6818      	ldr	r0, [r3, #0]
 801d502:	687a      	ldr	r2, [r7, #4]
 801d504:	4613      	mov	r3, r2
 801d506:	005b      	lsls	r3, r3, #1
 801d508:	4413      	add	r3, r2
 801d50a:	00db      	lsls	r3, r3, #3
 801d50c:	4a08      	ldr	r2, [pc, #32]	@ (801d530 <etharp_tmr+0x14c>)
 801d50e:	4413      	add	r3, r2
 801d510:	3304      	adds	r3, #4
 801d512:	4619      	mov	r1, r3
 801d514:	f000 fe6e 	bl	801e1f4 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d518:	687b      	ldr	r3, [r7, #4]
 801d51a:	3301      	adds	r3, #1
 801d51c:	607b      	str	r3, [r7, #4]
 801d51e:	687b      	ldr	r3, [r7, #4]
 801d520:	2b09      	cmp	r3, #9
 801d522:	f77f af65 	ble.w	801d3f0 <etharp_tmr+0xc>
      }
    }
  }
}
 801d526:	bf00      	nop
 801d528:	bf00      	nop
 801d52a:	3708      	adds	r7, #8
 801d52c:	46bd      	mov	sp, r7
 801d52e:	bd80      	pop	{r7, pc}
 801d530:	2401454c 	.word	0x2401454c

0801d534 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801d534:	b580      	push	{r7, lr}
 801d536:	b08a      	sub	sp, #40	@ 0x28
 801d538:	af00      	add	r7, sp, #0
 801d53a:	60f8      	str	r0, [r7, #12]
 801d53c:	460b      	mov	r3, r1
 801d53e:	607a      	str	r2, [r7, #4]
 801d540:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801d542:	230a      	movs	r3, #10
 801d544:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801d546:	230a      	movs	r3, #10
 801d548:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801d54a:	230a      	movs	r3, #10
 801d54c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801d54e:	2300      	movs	r3, #0
 801d550:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801d552:	230a      	movs	r3, #10
 801d554:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801d556:	2300      	movs	r3, #0
 801d558:	83bb      	strh	r3, [r7, #28]
 801d55a:	2300      	movs	r3, #0
 801d55c:	837b      	strh	r3, [r7, #26]
 801d55e:	2300      	movs	r3, #0
 801d560:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d562:	2300      	movs	r3, #0
 801d564:	843b      	strh	r3, [r7, #32]
 801d566:	e0ae      	b.n	801d6c6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801d568:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d56c:	49a6      	ldr	r1, [pc, #664]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d56e:	4613      	mov	r3, r2
 801d570:	005b      	lsls	r3, r3, #1
 801d572:	4413      	add	r3, r2
 801d574:	00db      	lsls	r3, r3, #3
 801d576:	440b      	add	r3, r1
 801d578:	3314      	adds	r3, #20
 801d57a:	781b      	ldrb	r3, [r3, #0]
 801d57c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d57e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801d582:	2b0a      	cmp	r3, #10
 801d584:	d105      	bne.n	801d592 <etharp_find_entry+0x5e>
 801d586:	7dfb      	ldrb	r3, [r7, #23]
 801d588:	2b00      	cmp	r3, #0
 801d58a:	d102      	bne.n	801d592 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801d58c:	8c3b      	ldrh	r3, [r7, #32]
 801d58e:	847b      	strh	r3, [r7, #34]	@ 0x22
 801d590:	e095      	b.n	801d6be <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801d592:	7dfb      	ldrb	r3, [r7, #23]
 801d594:	2b00      	cmp	r3, #0
 801d596:	f000 8092 	beq.w	801d6be <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801d59a:	7dfb      	ldrb	r3, [r7, #23]
 801d59c:	2b01      	cmp	r3, #1
 801d59e:	d009      	beq.n	801d5b4 <etharp_find_entry+0x80>
 801d5a0:	7dfb      	ldrb	r3, [r7, #23]
 801d5a2:	2b01      	cmp	r3, #1
 801d5a4:	d806      	bhi.n	801d5b4 <etharp_find_entry+0x80>
 801d5a6:	4b99      	ldr	r3, [pc, #612]	@ (801d80c <etharp_find_entry+0x2d8>)
 801d5a8:	f240 1223 	movw	r2, #291	@ 0x123
 801d5ac:	4998      	ldr	r1, [pc, #608]	@ (801d810 <etharp_find_entry+0x2dc>)
 801d5ae:	4899      	ldr	r0, [pc, #612]	@ (801d814 <etharp_find_entry+0x2e0>)
 801d5b0:	f002 fc54 	bl	801fe5c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801d5b4:	68fb      	ldr	r3, [r7, #12]
 801d5b6:	2b00      	cmp	r3, #0
 801d5b8:	d020      	beq.n	801d5fc <etharp_find_entry+0xc8>
 801d5ba:	68fb      	ldr	r3, [r7, #12]
 801d5bc:	6819      	ldr	r1, [r3, #0]
 801d5be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d5c2:	4891      	ldr	r0, [pc, #580]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d5c4:	4613      	mov	r3, r2
 801d5c6:	005b      	lsls	r3, r3, #1
 801d5c8:	4413      	add	r3, r2
 801d5ca:	00db      	lsls	r3, r3, #3
 801d5cc:	4403      	add	r3, r0
 801d5ce:	3304      	adds	r3, #4
 801d5d0:	681b      	ldr	r3, [r3, #0]
 801d5d2:	4299      	cmp	r1, r3
 801d5d4:	d112      	bne.n	801d5fc <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801d5d6:	687b      	ldr	r3, [r7, #4]
 801d5d8:	2b00      	cmp	r3, #0
 801d5da:	d00c      	beq.n	801d5f6 <etharp_find_entry+0xc2>
 801d5dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d5e0:	4989      	ldr	r1, [pc, #548]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d5e2:	4613      	mov	r3, r2
 801d5e4:	005b      	lsls	r3, r3, #1
 801d5e6:	4413      	add	r3, r2
 801d5e8:	00db      	lsls	r3, r3, #3
 801d5ea:	440b      	add	r3, r1
 801d5ec:	3308      	adds	r3, #8
 801d5ee:	681b      	ldr	r3, [r3, #0]
 801d5f0:	687a      	ldr	r2, [r7, #4]
 801d5f2:	429a      	cmp	r2, r3
 801d5f4:	d102      	bne.n	801d5fc <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801d5f6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d5fa:	e100      	b.n	801d7fe <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801d5fc:	7dfb      	ldrb	r3, [r7, #23]
 801d5fe:	2b01      	cmp	r3, #1
 801d600:	d140      	bne.n	801d684 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801d602:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d606:	4980      	ldr	r1, [pc, #512]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d608:	4613      	mov	r3, r2
 801d60a:	005b      	lsls	r3, r3, #1
 801d60c:	4413      	add	r3, r2
 801d60e:	00db      	lsls	r3, r3, #3
 801d610:	440b      	add	r3, r1
 801d612:	681b      	ldr	r3, [r3, #0]
 801d614:	2b00      	cmp	r3, #0
 801d616:	d01a      	beq.n	801d64e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801d618:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d61c:	497a      	ldr	r1, [pc, #488]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d61e:	4613      	mov	r3, r2
 801d620:	005b      	lsls	r3, r3, #1
 801d622:	4413      	add	r3, r2
 801d624:	00db      	lsls	r3, r3, #3
 801d626:	440b      	add	r3, r1
 801d628:	3312      	adds	r3, #18
 801d62a:	881b      	ldrh	r3, [r3, #0]
 801d62c:	8bba      	ldrh	r2, [r7, #28]
 801d62e:	429a      	cmp	r2, r3
 801d630:	d845      	bhi.n	801d6be <etharp_find_entry+0x18a>
            old_queue = i;
 801d632:	8c3b      	ldrh	r3, [r7, #32]
 801d634:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801d636:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d63a:	4973      	ldr	r1, [pc, #460]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d63c:	4613      	mov	r3, r2
 801d63e:	005b      	lsls	r3, r3, #1
 801d640:	4413      	add	r3, r2
 801d642:	00db      	lsls	r3, r3, #3
 801d644:	440b      	add	r3, r1
 801d646:	3312      	adds	r3, #18
 801d648:	881b      	ldrh	r3, [r3, #0]
 801d64a:	83bb      	strh	r3, [r7, #28]
 801d64c:	e037      	b.n	801d6be <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801d64e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d652:	496d      	ldr	r1, [pc, #436]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d654:	4613      	mov	r3, r2
 801d656:	005b      	lsls	r3, r3, #1
 801d658:	4413      	add	r3, r2
 801d65a:	00db      	lsls	r3, r3, #3
 801d65c:	440b      	add	r3, r1
 801d65e:	3312      	adds	r3, #18
 801d660:	881b      	ldrh	r3, [r3, #0]
 801d662:	8b7a      	ldrh	r2, [r7, #26]
 801d664:	429a      	cmp	r2, r3
 801d666:	d82a      	bhi.n	801d6be <etharp_find_entry+0x18a>
            old_pending = i;
 801d668:	8c3b      	ldrh	r3, [r7, #32]
 801d66a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801d66c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d670:	4965      	ldr	r1, [pc, #404]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d672:	4613      	mov	r3, r2
 801d674:	005b      	lsls	r3, r3, #1
 801d676:	4413      	add	r3, r2
 801d678:	00db      	lsls	r3, r3, #3
 801d67a:	440b      	add	r3, r1
 801d67c:	3312      	adds	r3, #18
 801d67e:	881b      	ldrh	r3, [r3, #0]
 801d680:	837b      	strh	r3, [r7, #26]
 801d682:	e01c      	b.n	801d6be <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801d684:	7dfb      	ldrb	r3, [r7, #23]
 801d686:	2b01      	cmp	r3, #1
 801d688:	d919      	bls.n	801d6be <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801d68a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d68e:	495e      	ldr	r1, [pc, #376]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d690:	4613      	mov	r3, r2
 801d692:	005b      	lsls	r3, r3, #1
 801d694:	4413      	add	r3, r2
 801d696:	00db      	lsls	r3, r3, #3
 801d698:	440b      	add	r3, r1
 801d69a:	3312      	adds	r3, #18
 801d69c:	881b      	ldrh	r3, [r3, #0]
 801d69e:	8b3a      	ldrh	r2, [r7, #24]
 801d6a0:	429a      	cmp	r2, r3
 801d6a2:	d80c      	bhi.n	801d6be <etharp_find_entry+0x18a>
            old_stable = i;
 801d6a4:	8c3b      	ldrh	r3, [r7, #32]
 801d6a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801d6a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d6ac:	4956      	ldr	r1, [pc, #344]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d6ae:	4613      	mov	r3, r2
 801d6b0:	005b      	lsls	r3, r3, #1
 801d6b2:	4413      	add	r3, r2
 801d6b4:	00db      	lsls	r3, r3, #3
 801d6b6:	440b      	add	r3, r1
 801d6b8:	3312      	adds	r3, #18
 801d6ba:	881b      	ldrh	r3, [r3, #0]
 801d6bc:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d6be:	8c3b      	ldrh	r3, [r7, #32]
 801d6c0:	3301      	adds	r3, #1
 801d6c2:	b29b      	uxth	r3, r3
 801d6c4:	843b      	strh	r3, [r7, #32]
 801d6c6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d6ca:	2b09      	cmp	r3, #9
 801d6cc:	f77f af4c 	ble.w	801d568 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801d6d0:	7afb      	ldrb	r3, [r7, #11]
 801d6d2:	f003 0302 	and.w	r3, r3, #2
 801d6d6:	2b00      	cmp	r3, #0
 801d6d8:	d108      	bne.n	801d6ec <etharp_find_entry+0x1b8>
 801d6da:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801d6de:	2b0a      	cmp	r3, #10
 801d6e0:	d107      	bne.n	801d6f2 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801d6e2:	7afb      	ldrb	r3, [r7, #11]
 801d6e4:	f003 0301 	and.w	r3, r3, #1
 801d6e8:	2b00      	cmp	r3, #0
 801d6ea:	d102      	bne.n	801d6f2 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801d6ec:	f04f 33ff 	mov.w	r3, #4294967295
 801d6f0:	e085      	b.n	801d7fe <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801d6f2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801d6f6:	2b09      	cmp	r3, #9
 801d6f8:	dc02      	bgt.n	801d700 <etharp_find_entry+0x1cc>
    i = empty;
 801d6fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d6fc:	843b      	strh	r3, [r7, #32]
 801d6fe:	e039      	b.n	801d774 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801d700:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801d704:	2b09      	cmp	r3, #9
 801d706:	dc14      	bgt.n	801d732 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801d708:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d70a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801d70c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d710:	493d      	ldr	r1, [pc, #244]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d712:	4613      	mov	r3, r2
 801d714:	005b      	lsls	r3, r3, #1
 801d716:	4413      	add	r3, r2
 801d718:	00db      	lsls	r3, r3, #3
 801d71a:	440b      	add	r3, r1
 801d71c:	681b      	ldr	r3, [r3, #0]
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d018      	beq.n	801d754 <etharp_find_entry+0x220>
 801d722:	4b3a      	ldr	r3, [pc, #232]	@ (801d80c <etharp_find_entry+0x2d8>)
 801d724:	f240 126d 	movw	r2, #365	@ 0x16d
 801d728:	493b      	ldr	r1, [pc, #236]	@ (801d818 <etharp_find_entry+0x2e4>)
 801d72a:	483a      	ldr	r0, [pc, #232]	@ (801d814 <etharp_find_entry+0x2e0>)
 801d72c:	f002 fb96 	bl	801fe5c <iprintf>
 801d730:	e010      	b.n	801d754 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d732:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801d736:	2b09      	cmp	r3, #9
 801d738:	dc02      	bgt.n	801d740 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801d73a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d73c:	843b      	strh	r3, [r7, #32]
 801d73e:	e009      	b.n	801d754 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801d740:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801d744:	2b09      	cmp	r3, #9
 801d746:	dc02      	bgt.n	801d74e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801d748:	8bfb      	ldrh	r3, [r7, #30]
 801d74a:	843b      	strh	r3, [r7, #32]
 801d74c:	e002      	b.n	801d754 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801d74e:	f04f 33ff 	mov.w	r3, #4294967295
 801d752:	e054      	b.n	801d7fe <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801d754:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d758:	2b09      	cmp	r3, #9
 801d75a:	dd06      	ble.n	801d76a <etharp_find_entry+0x236>
 801d75c:	4b2b      	ldr	r3, [pc, #172]	@ (801d80c <etharp_find_entry+0x2d8>)
 801d75e:	f240 127f 	movw	r2, #383	@ 0x17f
 801d762:	492e      	ldr	r1, [pc, #184]	@ (801d81c <etharp_find_entry+0x2e8>)
 801d764:	482b      	ldr	r0, [pc, #172]	@ (801d814 <etharp_find_entry+0x2e0>)
 801d766:	f002 fb79 	bl	801fe5c <iprintf>
    etharp_free_entry(i);
 801d76a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d76e:	4618      	mov	r0, r3
 801d770:	f7ff fe06 	bl	801d380 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801d774:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d778:	2b09      	cmp	r3, #9
 801d77a:	dd06      	ble.n	801d78a <etharp_find_entry+0x256>
 801d77c:	4b23      	ldr	r3, [pc, #140]	@ (801d80c <etharp_find_entry+0x2d8>)
 801d77e:	f240 1283 	movw	r2, #387	@ 0x183
 801d782:	4926      	ldr	r1, [pc, #152]	@ (801d81c <etharp_find_entry+0x2e8>)
 801d784:	4823      	ldr	r0, [pc, #140]	@ (801d814 <etharp_find_entry+0x2e0>)
 801d786:	f002 fb69 	bl	801fe5c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801d78a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d78e:	491e      	ldr	r1, [pc, #120]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d790:	4613      	mov	r3, r2
 801d792:	005b      	lsls	r3, r3, #1
 801d794:	4413      	add	r3, r2
 801d796:	00db      	lsls	r3, r3, #3
 801d798:	440b      	add	r3, r1
 801d79a:	3314      	adds	r3, #20
 801d79c:	781b      	ldrb	r3, [r3, #0]
 801d79e:	2b00      	cmp	r3, #0
 801d7a0:	d006      	beq.n	801d7b0 <etharp_find_entry+0x27c>
 801d7a2:	4b1a      	ldr	r3, [pc, #104]	@ (801d80c <etharp_find_entry+0x2d8>)
 801d7a4:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801d7a8:	491d      	ldr	r1, [pc, #116]	@ (801d820 <etharp_find_entry+0x2ec>)
 801d7aa:	481a      	ldr	r0, [pc, #104]	@ (801d814 <etharp_find_entry+0x2e0>)
 801d7ac:	f002 fb56 	bl	801fe5c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801d7b0:	68fb      	ldr	r3, [r7, #12]
 801d7b2:	2b00      	cmp	r3, #0
 801d7b4:	d00b      	beq.n	801d7ce <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801d7b6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d7ba:	68fb      	ldr	r3, [r7, #12]
 801d7bc:	6819      	ldr	r1, [r3, #0]
 801d7be:	4812      	ldr	r0, [pc, #72]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d7c0:	4613      	mov	r3, r2
 801d7c2:	005b      	lsls	r3, r3, #1
 801d7c4:	4413      	add	r3, r2
 801d7c6:	00db      	lsls	r3, r3, #3
 801d7c8:	4403      	add	r3, r0
 801d7ca:	3304      	adds	r3, #4
 801d7cc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801d7ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d7d2:	490d      	ldr	r1, [pc, #52]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d7d4:	4613      	mov	r3, r2
 801d7d6:	005b      	lsls	r3, r3, #1
 801d7d8:	4413      	add	r3, r2
 801d7da:	00db      	lsls	r3, r3, #3
 801d7dc:	440b      	add	r3, r1
 801d7de:	3312      	adds	r3, #18
 801d7e0:	2200      	movs	r2, #0
 801d7e2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801d7e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d7e8:	4907      	ldr	r1, [pc, #28]	@ (801d808 <etharp_find_entry+0x2d4>)
 801d7ea:	4613      	mov	r3, r2
 801d7ec:	005b      	lsls	r3, r3, #1
 801d7ee:	4413      	add	r3, r2
 801d7f0:	00db      	lsls	r3, r3, #3
 801d7f2:	440b      	add	r3, r1
 801d7f4:	3308      	adds	r3, #8
 801d7f6:	687a      	ldr	r2, [r7, #4]
 801d7f8:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801d7fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801d7fe:	4618      	mov	r0, r3
 801d800:	3728      	adds	r7, #40	@ 0x28
 801d802:	46bd      	mov	sp, r7
 801d804:	bd80      	pop	{r7, pc}
 801d806:	bf00      	nop
 801d808:	2401454c 	.word	0x2401454c
 801d80c:	080235a4 	.word	0x080235a4
 801d810:	080235dc 	.word	0x080235dc
 801d814:	0802361c 	.word	0x0802361c
 801d818:	08023644 	.word	0x08023644
 801d81c:	0802365c 	.word	0x0802365c
 801d820:	08023670 	.word	0x08023670

0801d824 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801d824:	b580      	push	{r7, lr}
 801d826:	b088      	sub	sp, #32
 801d828:	af02      	add	r7, sp, #8
 801d82a:	60f8      	str	r0, [r7, #12]
 801d82c:	60b9      	str	r1, [r7, #8]
 801d82e:	607a      	str	r2, [r7, #4]
 801d830:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801d832:	68fb      	ldr	r3, [r7, #12]
 801d834:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d838:	2b06      	cmp	r3, #6
 801d83a:	d006      	beq.n	801d84a <etharp_update_arp_entry+0x26>
 801d83c:	4b48      	ldr	r3, [pc, #288]	@ (801d960 <etharp_update_arp_entry+0x13c>)
 801d83e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801d842:	4948      	ldr	r1, [pc, #288]	@ (801d964 <etharp_update_arp_entry+0x140>)
 801d844:	4848      	ldr	r0, [pc, #288]	@ (801d968 <etharp_update_arp_entry+0x144>)
 801d846:	f002 fb09 	bl	801fe5c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801d84a:	68bb      	ldr	r3, [r7, #8]
 801d84c:	2b00      	cmp	r3, #0
 801d84e:	d012      	beq.n	801d876 <etharp_update_arp_entry+0x52>
 801d850:	68bb      	ldr	r3, [r7, #8]
 801d852:	681b      	ldr	r3, [r3, #0]
 801d854:	2b00      	cmp	r3, #0
 801d856:	d00e      	beq.n	801d876 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d858:	68bb      	ldr	r3, [r7, #8]
 801d85a:	681b      	ldr	r3, [r3, #0]
 801d85c:	68f9      	ldr	r1, [r7, #12]
 801d85e:	4618      	mov	r0, r3
 801d860:	f001 f8fe 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801d864:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801d866:	2b00      	cmp	r3, #0
 801d868:	d105      	bne.n	801d876 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801d86a:	68bb      	ldr	r3, [r7, #8]
 801d86c:	681b      	ldr	r3, [r3, #0]
 801d86e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d872:	2be0      	cmp	r3, #224	@ 0xe0
 801d874:	d102      	bne.n	801d87c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d876:	f06f 030f 	mvn.w	r3, #15
 801d87a:	e06c      	b.n	801d956 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801d87c:	78fb      	ldrb	r3, [r7, #3]
 801d87e:	68fa      	ldr	r2, [r7, #12]
 801d880:	4619      	mov	r1, r3
 801d882:	68b8      	ldr	r0, [r7, #8]
 801d884:	f7ff fe56 	bl	801d534 <etharp_find_entry>
 801d888:	4603      	mov	r3, r0
 801d88a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801d88c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801d890:	2b00      	cmp	r3, #0
 801d892:	da02      	bge.n	801d89a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801d894:	8afb      	ldrh	r3, [r7, #22]
 801d896:	b25b      	sxtb	r3, r3
 801d898:	e05d      	b.n	801d956 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d89a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d89e:	4933      	ldr	r1, [pc, #204]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d8a0:	4613      	mov	r3, r2
 801d8a2:	005b      	lsls	r3, r3, #1
 801d8a4:	4413      	add	r3, r2
 801d8a6:	00db      	lsls	r3, r3, #3
 801d8a8:	440b      	add	r3, r1
 801d8aa:	3314      	adds	r3, #20
 801d8ac:	2202      	movs	r2, #2
 801d8ae:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801d8b0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d8b4:	492d      	ldr	r1, [pc, #180]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d8b6:	4613      	mov	r3, r2
 801d8b8:	005b      	lsls	r3, r3, #1
 801d8ba:	4413      	add	r3, r2
 801d8bc:	00db      	lsls	r3, r3, #3
 801d8be:	440b      	add	r3, r1
 801d8c0:	3308      	adds	r3, #8
 801d8c2:	68fa      	ldr	r2, [r7, #12]
 801d8c4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d8c6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d8ca:	4613      	mov	r3, r2
 801d8cc:	005b      	lsls	r3, r3, #1
 801d8ce:	4413      	add	r3, r2
 801d8d0:	00db      	lsls	r3, r3, #3
 801d8d2:	3308      	adds	r3, #8
 801d8d4:	4a25      	ldr	r2, [pc, #148]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d8d6:	4413      	add	r3, r2
 801d8d8:	3304      	adds	r3, #4
 801d8da:	2206      	movs	r2, #6
 801d8dc:	6879      	ldr	r1, [r7, #4]
 801d8de:	4618      	mov	r0, r3
 801d8e0:	f002 fcf7 	bl	80202d2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801d8e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d8e8:	4920      	ldr	r1, [pc, #128]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d8ea:	4613      	mov	r3, r2
 801d8ec:	005b      	lsls	r3, r3, #1
 801d8ee:	4413      	add	r3, r2
 801d8f0:	00db      	lsls	r3, r3, #3
 801d8f2:	440b      	add	r3, r1
 801d8f4:	3312      	adds	r3, #18
 801d8f6:	2200      	movs	r2, #0
 801d8f8:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801d8fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d8fe:	491b      	ldr	r1, [pc, #108]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d900:	4613      	mov	r3, r2
 801d902:	005b      	lsls	r3, r3, #1
 801d904:	4413      	add	r3, r2
 801d906:	00db      	lsls	r3, r3, #3
 801d908:	440b      	add	r3, r1
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	d021      	beq.n	801d954 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801d910:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d914:	4915      	ldr	r1, [pc, #84]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d916:	4613      	mov	r3, r2
 801d918:	005b      	lsls	r3, r3, #1
 801d91a:	4413      	add	r3, r2
 801d91c:	00db      	lsls	r3, r3, #3
 801d91e:	440b      	add	r3, r1
 801d920:	681b      	ldr	r3, [r3, #0]
 801d922:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801d924:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d928:	4910      	ldr	r1, [pc, #64]	@ (801d96c <etharp_update_arp_entry+0x148>)
 801d92a:	4613      	mov	r3, r2
 801d92c:	005b      	lsls	r3, r3, #1
 801d92e:	4413      	add	r3, r2
 801d930:	00db      	lsls	r3, r3, #3
 801d932:	440b      	add	r3, r1
 801d934:	2200      	movs	r2, #0
 801d936:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801d938:	68fb      	ldr	r3, [r7, #12]
 801d93a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801d93e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801d942:	9300      	str	r3, [sp, #0]
 801d944:	687b      	ldr	r3, [r7, #4]
 801d946:	6939      	ldr	r1, [r7, #16]
 801d948:	68f8      	ldr	r0, [r7, #12]
 801d94a:	f001 ff97 	bl	801f87c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801d94e:	6938      	ldr	r0, [r7, #16]
 801d950:	f7f9 fb52 	bl	8016ff8 <pbuf_free>
  }
  return ERR_OK;
 801d954:	2300      	movs	r3, #0
}
 801d956:	4618      	mov	r0, r3
 801d958:	3718      	adds	r7, #24
 801d95a:	46bd      	mov	sp, r7
 801d95c:	bd80      	pop	{r7, pc}
 801d95e:	bf00      	nop
 801d960:	080235a4 	.word	0x080235a4
 801d964:	0802369c 	.word	0x0802369c
 801d968:	0802361c 	.word	0x0802361c
 801d96c:	2401454c 	.word	0x2401454c

0801d970 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801d970:	b580      	push	{r7, lr}
 801d972:	b084      	sub	sp, #16
 801d974:	af00      	add	r7, sp, #0
 801d976:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d978:	2300      	movs	r3, #0
 801d97a:	60fb      	str	r3, [r7, #12]
 801d97c:	e01e      	b.n	801d9bc <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801d97e:	4913      	ldr	r1, [pc, #76]	@ (801d9cc <etharp_cleanup_netif+0x5c>)
 801d980:	68fa      	ldr	r2, [r7, #12]
 801d982:	4613      	mov	r3, r2
 801d984:	005b      	lsls	r3, r3, #1
 801d986:	4413      	add	r3, r2
 801d988:	00db      	lsls	r3, r3, #3
 801d98a:	440b      	add	r3, r1
 801d98c:	3314      	adds	r3, #20
 801d98e:	781b      	ldrb	r3, [r3, #0]
 801d990:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801d992:	7afb      	ldrb	r3, [r7, #11]
 801d994:	2b00      	cmp	r3, #0
 801d996:	d00e      	beq.n	801d9b6 <etharp_cleanup_netif+0x46>
 801d998:	490c      	ldr	r1, [pc, #48]	@ (801d9cc <etharp_cleanup_netif+0x5c>)
 801d99a:	68fa      	ldr	r2, [r7, #12]
 801d99c:	4613      	mov	r3, r2
 801d99e:	005b      	lsls	r3, r3, #1
 801d9a0:	4413      	add	r3, r2
 801d9a2:	00db      	lsls	r3, r3, #3
 801d9a4:	440b      	add	r3, r1
 801d9a6:	3308      	adds	r3, #8
 801d9a8:	681b      	ldr	r3, [r3, #0]
 801d9aa:	687a      	ldr	r2, [r7, #4]
 801d9ac:	429a      	cmp	r2, r3
 801d9ae:	d102      	bne.n	801d9b6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801d9b0:	68f8      	ldr	r0, [r7, #12]
 801d9b2:	f7ff fce5 	bl	801d380 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d9b6:	68fb      	ldr	r3, [r7, #12]
 801d9b8:	3301      	adds	r3, #1
 801d9ba:	60fb      	str	r3, [r7, #12]
 801d9bc:	68fb      	ldr	r3, [r7, #12]
 801d9be:	2b09      	cmp	r3, #9
 801d9c0:	dddd      	ble.n	801d97e <etharp_cleanup_netif+0xe>
    }
  }
}
 801d9c2:	bf00      	nop
 801d9c4:	bf00      	nop
 801d9c6:	3710      	adds	r7, #16
 801d9c8:	46bd      	mov	sp, r7
 801d9ca:	bd80      	pop	{r7, pc}
 801d9cc:	2401454c 	.word	0x2401454c

0801d9d0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801d9d0:	b5b0      	push	{r4, r5, r7, lr}
 801d9d2:	b08a      	sub	sp, #40	@ 0x28
 801d9d4:	af04      	add	r7, sp, #16
 801d9d6:	6078      	str	r0, [r7, #4]
 801d9d8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d9da:	683b      	ldr	r3, [r7, #0]
 801d9dc:	2b00      	cmp	r3, #0
 801d9de:	d107      	bne.n	801d9f0 <etharp_input+0x20>
 801d9e0:	4b3d      	ldr	r3, [pc, #244]	@ (801dad8 <etharp_input+0x108>)
 801d9e2:	f240 228a 	movw	r2, #650	@ 0x28a
 801d9e6:	493d      	ldr	r1, [pc, #244]	@ (801dadc <etharp_input+0x10c>)
 801d9e8:	483d      	ldr	r0, [pc, #244]	@ (801dae0 <etharp_input+0x110>)
 801d9ea:	f002 fa37 	bl	801fe5c <iprintf>
 801d9ee:	e06f      	b.n	801dad0 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801d9f0:	687b      	ldr	r3, [r7, #4]
 801d9f2:	685b      	ldr	r3, [r3, #4]
 801d9f4:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d9f6:	693b      	ldr	r3, [r7, #16]
 801d9f8:	881b      	ldrh	r3, [r3, #0]
 801d9fa:	b29b      	uxth	r3, r3
 801d9fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801da00:	d10c      	bne.n	801da1c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801da02:	693b      	ldr	r3, [r7, #16]
 801da04:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801da06:	2b06      	cmp	r3, #6
 801da08:	d108      	bne.n	801da1c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801da0a:	693b      	ldr	r3, [r7, #16]
 801da0c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801da0e:	2b04      	cmp	r3, #4
 801da10:	d104      	bne.n	801da1c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801da12:	693b      	ldr	r3, [r7, #16]
 801da14:	885b      	ldrh	r3, [r3, #2]
 801da16:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801da18:	2b08      	cmp	r3, #8
 801da1a:	d003      	beq.n	801da24 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801da1c:	6878      	ldr	r0, [r7, #4]
 801da1e:	f7f9 faeb 	bl	8016ff8 <pbuf_free>
    return;
 801da22:	e055      	b.n	801dad0 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801da24:	693b      	ldr	r3, [r7, #16]
 801da26:	330e      	adds	r3, #14
 801da28:	681b      	ldr	r3, [r3, #0]
 801da2a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801da2c:	693b      	ldr	r3, [r7, #16]
 801da2e:	3318      	adds	r3, #24
 801da30:	681b      	ldr	r3, [r3, #0]
 801da32:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801da34:	683b      	ldr	r3, [r7, #0]
 801da36:	3304      	adds	r3, #4
 801da38:	681b      	ldr	r3, [r3, #0]
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	d102      	bne.n	801da44 <etharp_input+0x74>
    for_us = 0;
 801da3e:	2300      	movs	r3, #0
 801da40:	75fb      	strb	r3, [r7, #23]
 801da42:	e009      	b.n	801da58 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801da44:	68ba      	ldr	r2, [r7, #8]
 801da46:	683b      	ldr	r3, [r7, #0]
 801da48:	3304      	adds	r3, #4
 801da4a:	681b      	ldr	r3, [r3, #0]
 801da4c:	429a      	cmp	r2, r3
 801da4e:	bf0c      	ite	eq
 801da50:	2301      	moveq	r3, #1
 801da52:	2300      	movne	r3, #0
 801da54:	b2db      	uxtb	r3, r3
 801da56:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801da58:	693b      	ldr	r3, [r7, #16]
 801da5a:	f103 0208 	add.w	r2, r3, #8
 801da5e:	7dfb      	ldrb	r3, [r7, #23]
 801da60:	2b00      	cmp	r3, #0
 801da62:	d001      	beq.n	801da68 <etharp_input+0x98>
 801da64:	2301      	movs	r3, #1
 801da66:	e000      	b.n	801da6a <etharp_input+0x9a>
 801da68:	2302      	movs	r3, #2
 801da6a:	f107 010c 	add.w	r1, r7, #12
 801da6e:	6838      	ldr	r0, [r7, #0]
 801da70:	f7ff fed8 	bl	801d824 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801da74:	693b      	ldr	r3, [r7, #16]
 801da76:	88db      	ldrh	r3, [r3, #6]
 801da78:	b29b      	uxth	r3, r3
 801da7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801da7e:	d003      	beq.n	801da88 <etharp_input+0xb8>
 801da80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801da84:	d01e      	beq.n	801dac4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801da86:	e020      	b.n	801daca <etharp_input+0xfa>
      if (for_us) {
 801da88:	7dfb      	ldrb	r3, [r7, #23]
 801da8a:	2b00      	cmp	r3, #0
 801da8c:	d01c      	beq.n	801dac8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801da8e:	683b      	ldr	r3, [r7, #0]
 801da90:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801da94:	693b      	ldr	r3, [r7, #16]
 801da96:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801da9a:	683b      	ldr	r3, [r7, #0]
 801da9c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801daa0:	683b      	ldr	r3, [r7, #0]
 801daa2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801daa4:	693a      	ldr	r2, [r7, #16]
 801daa6:	3208      	adds	r2, #8
        etharp_raw(netif,
 801daa8:	2102      	movs	r1, #2
 801daaa:	9103      	str	r1, [sp, #12]
 801daac:	f107 010c 	add.w	r1, r7, #12
 801dab0:	9102      	str	r1, [sp, #8]
 801dab2:	9201      	str	r2, [sp, #4]
 801dab4:	9300      	str	r3, [sp, #0]
 801dab6:	462b      	mov	r3, r5
 801dab8:	4622      	mov	r2, r4
 801daba:	4601      	mov	r1, r0
 801dabc:	6838      	ldr	r0, [r7, #0]
 801dabe:	f000 faeb 	bl	801e098 <etharp_raw>
      break;
 801dac2:	e001      	b.n	801dac8 <etharp_input+0xf8>
      break;
 801dac4:	bf00      	nop
 801dac6:	e000      	b.n	801daca <etharp_input+0xfa>
      break;
 801dac8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801daca:	6878      	ldr	r0, [r7, #4]
 801dacc:	f7f9 fa94 	bl	8016ff8 <pbuf_free>
}
 801dad0:	3718      	adds	r7, #24
 801dad2:	46bd      	mov	sp, r7
 801dad4:	bdb0      	pop	{r4, r5, r7, pc}
 801dad6:	bf00      	nop
 801dad8:	080235a4 	.word	0x080235a4
 801dadc:	080236f4 	.word	0x080236f4
 801dae0:	0802361c 	.word	0x0802361c

0801dae4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801dae4:	b580      	push	{r7, lr}
 801dae6:	b086      	sub	sp, #24
 801dae8:	af02      	add	r7, sp, #8
 801daea:	60f8      	str	r0, [r7, #12]
 801daec:	60b9      	str	r1, [r7, #8]
 801daee:	4613      	mov	r3, r2
 801daf0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801daf2:	79fa      	ldrb	r2, [r7, #7]
 801daf4:	4944      	ldr	r1, [pc, #272]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801daf6:	4613      	mov	r3, r2
 801daf8:	005b      	lsls	r3, r3, #1
 801dafa:	4413      	add	r3, r2
 801dafc:	00db      	lsls	r3, r3, #3
 801dafe:	440b      	add	r3, r1
 801db00:	3314      	adds	r3, #20
 801db02:	781b      	ldrb	r3, [r3, #0]
 801db04:	2b01      	cmp	r3, #1
 801db06:	d806      	bhi.n	801db16 <etharp_output_to_arp_index+0x32>
 801db08:	4b40      	ldr	r3, [pc, #256]	@ (801dc0c <etharp_output_to_arp_index+0x128>)
 801db0a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801db0e:	4940      	ldr	r1, [pc, #256]	@ (801dc10 <etharp_output_to_arp_index+0x12c>)
 801db10:	4840      	ldr	r0, [pc, #256]	@ (801dc14 <etharp_output_to_arp_index+0x130>)
 801db12:	f002 f9a3 	bl	801fe5c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801db16:	79fa      	ldrb	r2, [r7, #7]
 801db18:	493b      	ldr	r1, [pc, #236]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db1a:	4613      	mov	r3, r2
 801db1c:	005b      	lsls	r3, r3, #1
 801db1e:	4413      	add	r3, r2
 801db20:	00db      	lsls	r3, r3, #3
 801db22:	440b      	add	r3, r1
 801db24:	3314      	adds	r3, #20
 801db26:	781b      	ldrb	r3, [r3, #0]
 801db28:	2b02      	cmp	r3, #2
 801db2a:	d153      	bne.n	801dbd4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801db2c:	79fa      	ldrb	r2, [r7, #7]
 801db2e:	4936      	ldr	r1, [pc, #216]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db30:	4613      	mov	r3, r2
 801db32:	005b      	lsls	r3, r3, #1
 801db34:	4413      	add	r3, r2
 801db36:	00db      	lsls	r3, r3, #3
 801db38:	440b      	add	r3, r1
 801db3a:	3312      	adds	r3, #18
 801db3c:	881b      	ldrh	r3, [r3, #0]
 801db3e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801db42:	d919      	bls.n	801db78 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801db44:	79fa      	ldrb	r2, [r7, #7]
 801db46:	4613      	mov	r3, r2
 801db48:	005b      	lsls	r3, r3, #1
 801db4a:	4413      	add	r3, r2
 801db4c:	00db      	lsls	r3, r3, #3
 801db4e:	4a2e      	ldr	r2, [pc, #184]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db50:	4413      	add	r3, r2
 801db52:	3304      	adds	r3, #4
 801db54:	4619      	mov	r1, r3
 801db56:	68f8      	ldr	r0, [r7, #12]
 801db58:	f000 fb4c 	bl	801e1f4 <etharp_request>
 801db5c:	4603      	mov	r3, r0
 801db5e:	2b00      	cmp	r3, #0
 801db60:	d138      	bne.n	801dbd4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801db62:	79fa      	ldrb	r2, [r7, #7]
 801db64:	4928      	ldr	r1, [pc, #160]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db66:	4613      	mov	r3, r2
 801db68:	005b      	lsls	r3, r3, #1
 801db6a:	4413      	add	r3, r2
 801db6c:	00db      	lsls	r3, r3, #3
 801db6e:	440b      	add	r3, r1
 801db70:	3314      	adds	r3, #20
 801db72:	2203      	movs	r2, #3
 801db74:	701a      	strb	r2, [r3, #0]
 801db76:	e02d      	b.n	801dbd4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801db78:	79fa      	ldrb	r2, [r7, #7]
 801db7a:	4923      	ldr	r1, [pc, #140]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db7c:	4613      	mov	r3, r2
 801db7e:	005b      	lsls	r3, r3, #1
 801db80:	4413      	add	r3, r2
 801db82:	00db      	lsls	r3, r3, #3
 801db84:	440b      	add	r3, r1
 801db86:	3312      	adds	r3, #18
 801db88:	881b      	ldrh	r3, [r3, #0]
 801db8a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801db8e:	d321      	bcc.n	801dbd4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801db90:	79fa      	ldrb	r2, [r7, #7]
 801db92:	4613      	mov	r3, r2
 801db94:	005b      	lsls	r3, r3, #1
 801db96:	4413      	add	r3, r2
 801db98:	00db      	lsls	r3, r3, #3
 801db9a:	4a1b      	ldr	r2, [pc, #108]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801db9c:	4413      	add	r3, r2
 801db9e:	1d19      	adds	r1, r3, #4
 801dba0:	79fa      	ldrb	r2, [r7, #7]
 801dba2:	4613      	mov	r3, r2
 801dba4:	005b      	lsls	r3, r3, #1
 801dba6:	4413      	add	r3, r2
 801dba8:	00db      	lsls	r3, r3, #3
 801dbaa:	3308      	adds	r3, #8
 801dbac:	4a16      	ldr	r2, [pc, #88]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801dbae:	4413      	add	r3, r2
 801dbb0:	3304      	adds	r3, #4
 801dbb2:	461a      	mov	r2, r3
 801dbb4:	68f8      	ldr	r0, [r7, #12]
 801dbb6:	f000 fafb 	bl	801e1b0 <etharp_request_dst>
 801dbba:	4603      	mov	r3, r0
 801dbbc:	2b00      	cmp	r3, #0
 801dbbe:	d109      	bne.n	801dbd4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801dbc0:	79fa      	ldrb	r2, [r7, #7]
 801dbc2:	4911      	ldr	r1, [pc, #68]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801dbc4:	4613      	mov	r3, r2
 801dbc6:	005b      	lsls	r3, r3, #1
 801dbc8:	4413      	add	r3, r2
 801dbca:	00db      	lsls	r3, r3, #3
 801dbcc:	440b      	add	r3, r1
 801dbce:	3314      	adds	r3, #20
 801dbd0:	2203      	movs	r2, #3
 801dbd2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801dbd4:	68fb      	ldr	r3, [r7, #12]
 801dbd6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801dbda:	79fa      	ldrb	r2, [r7, #7]
 801dbdc:	4613      	mov	r3, r2
 801dbde:	005b      	lsls	r3, r3, #1
 801dbe0:	4413      	add	r3, r2
 801dbe2:	00db      	lsls	r3, r3, #3
 801dbe4:	3308      	adds	r3, #8
 801dbe6:	4a08      	ldr	r2, [pc, #32]	@ (801dc08 <etharp_output_to_arp_index+0x124>)
 801dbe8:	4413      	add	r3, r2
 801dbea:	3304      	adds	r3, #4
 801dbec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801dbf0:	9200      	str	r2, [sp, #0]
 801dbf2:	460a      	mov	r2, r1
 801dbf4:	68b9      	ldr	r1, [r7, #8]
 801dbf6:	68f8      	ldr	r0, [r7, #12]
 801dbf8:	f001 fe40 	bl	801f87c <ethernet_output>
 801dbfc:	4603      	mov	r3, r0
}
 801dbfe:	4618      	mov	r0, r3
 801dc00:	3710      	adds	r7, #16
 801dc02:	46bd      	mov	sp, r7
 801dc04:	bd80      	pop	{r7, pc}
 801dc06:	bf00      	nop
 801dc08:	2401454c 	.word	0x2401454c
 801dc0c:	080235a4 	.word	0x080235a4
 801dc10:	08023714 	.word	0x08023714
 801dc14:	0802361c 	.word	0x0802361c

0801dc18 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801dc18:	b580      	push	{r7, lr}
 801dc1a:	b08a      	sub	sp, #40	@ 0x28
 801dc1c:	af02      	add	r7, sp, #8
 801dc1e:	60f8      	str	r0, [r7, #12]
 801dc20:	60b9      	str	r1, [r7, #8]
 801dc22:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801dc24:	687b      	ldr	r3, [r7, #4]
 801dc26:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801dc28:	68fb      	ldr	r3, [r7, #12]
 801dc2a:	2b00      	cmp	r3, #0
 801dc2c:	d106      	bne.n	801dc3c <etharp_output+0x24>
 801dc2e:	4b73      	ldr	r3, [pc, #460]	@ (801ddfc <etharp_output+0x1e4>)
 801dc30:	f240 321e 	movw	r2, #798	@ 0x31e
 801dc34:	4972      	ldr	r1, [pc, #456]	@ (801de00 <etharp_output+0x1e8>)
 801dc36:	4873      	ldr	r0, [pc, #460]	@ (801de04 <etharp_output+0x1ec>)
 801dc38:	f002 f910 	bl	801fe5c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801dc3c:	68bb      	ldr	r3, [r7, #8]
 801dc3e:	2b00      	cmp	r3, #0
 801dc40:	d106      	bne.n	801dc50 <etharp_output+0x38>
 801dc42:	4b6e      	ldr	r3, [pc, #440]	@ (801ddfc <etharp_output+0x1e4>)
 801dc44:	f240 321f 	movw	r2, #799	@ 0x31f
 801dc48:	496f      	ldr	r1, [pc, #444]	@ (801de08 <etharp_output+0x1f0>)
 801dc4a:	486e      	ldr	r0, [pc, #440]	@ (801de04 <etharp_output+0x1ec>)
 801dc4c:	f002 f906 	bl	801fe5c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801dc50:	687b      	ldr	r3, [r7, #4]
 801dc52:	2b00      	cmp	r3, #0
 801dc54:	d106      	bne.n	801dc64 <etharp_output+0x4c>
 801dc56:	4b69      	ldr	r3, [pc, #420]	@ (801ddfc <etharp_output+0x1e4>)
 801dc58:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801dc5c:	496b      	ldr	r1, [pc, #428]	@ (801de0c <etharp_output+0x1f4>)
 801dc5e:	4869      	ldr	r0, [pc, #420]	@ (801de04 <etharp_output+0x1ec>)
 801dc60:	f002 f8fc 	bl	801fe5c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801dc64:	687b      	ldr	r3, [r7, #4]
 801dc66:	681b      	ldr	r3, [r3, #0]
 801dc68:	68f9      	ldr	r1, [r7, #12]
 801dc6a:	4618      	mov	r0, r3
 801dc6c:	f000 fef8 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801dc70:	4603      	mov	r3, r0
 801dc72:	2b00      	cmp	r3, #0
 801dc74:	d002      	beq.n	801dc7c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801dc76:	4b66      	ldr	r3, [pc, #408]	@ (801de10 <etharp_output+0x1f8>)
 801dc78:	61fb      	str	r3, [r7, #28]
 801dc7a:	e0af      	b.n	801dddc <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801dc7c:	687b      	ldr	r3, [r7, #4]
 801dc7e:	681b      	ldr	r3, [r3, #0]
 801dc80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801dc84:	2be0      	cmp	r3, #224	@ 0xe0
 801dc86:	d118      	bne.n	801dcba <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801dc88:	2301      	movs	r3, #1
 801dc8a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801dc8c:	2300      	movs	r3, #0
 801dc8e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801dc90:	235e      	movs	r3, #94	@ 0x5e
 801dc92:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801dc94:	687b      	ldr	r3, [r7, #4]
 801dc96:	3301      	adds	r3, #1
 801dc98:	781b      	ldrb	r3, [r3, #0]
 801dc9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801dc9e:	b2db      	uxtb	r3, r3
 801dca0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801dca2:	687b      	ldr	r3, [r7, #4]
 801dca4:	3302      	adds	r3, #2
 801dca6:	781b      	ldrb	r3, [r3, #0]
 801dca8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801dcaa:	687b      	ldr	r3, [r7, #4]
 801dcac:	3303      	adds	r3, #3
 801dcae:	781b      	ldrb	r3, [r3, #0]
 801dcb0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801dcb2:	f107 0310 	add.w	r3, r7, #16
 801dcb6:	61fb      	str	r3, [r7, #28]
 801dcb8:	e090      	b.n	801dddc <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dcba:	687b      	ldr	r3, [r7, #4]
 801dcbc:	681a      	ldr	r2, [r3, #0]
 801dcbe:	68fb      	ldr	r3, [r7, #12]
 801dcc0:	3304      	adds	r3, #4
 801dcc2:	681b      	ldr	r3, [r3, #0]
 801dcc4:	405a      	eors	r2, r3
 801dcc6:	68fb      	ldr	r3, [r7, #12]
 801dcc8:	3308      	adds	r3, #8
 801dcca:	681b      	ldr	r3, [r3, #0]
 801dccc:	4013      	ands	r3, r2
 801dcce:	2b00      	cmp	r3, #0
 801dcd0:	d012      	beq.n	801dcf8 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801dcd2:	687b      	ldr	r3, [r7, #4]
 801dcd4:	681b      	ldr	r3, [r3, #0]
 801dcd6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dcd8:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801dcdc:	4293      	cmp	r3, r2
 801dcde:	d00b      	beq.n	801dcf8 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801dce0:	68fb      	ldr	r3, [r7, #12]
 801dce2:	330c      	adds	r3, #12
 801dce4:	681b      	ldr	r3, [r3, #0]
 801dce6:	2b00      	cmp	r3, #0
 801dce8:	d003      	beq.n	801dcf2 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801dcea:	68fb      	ldr	r3, [r7, #12]
 801dcec:	330c      	adds	r3, #12
 801dcee:	61bb      	str	r3, [r7, #24]
 801dcf0:	e002      	b.n	801dcf8 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801dcf2:	f06f 0303 	mvn.w	r3, #3
 801dcf6:	e07d      	b.n	801ddf4 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801dcf8:	4b46      	ldr	r3, [pc, #280]	@ (801de14 <etharp_output+0x1fc>)
 801dcfa:	781b      	ldrb	r3, [r3, #0]
 801dcfc:	4619      	mov	r1, r3
 801dcfe:	4a46      	ldr	r2, [pc, #280]	@ (801de18 <etharp_output+0x200>)
 801dd00:	460b      	mov	r3, r1
 801dd02:	005b      	lsls	r3, r3, #1
 801dd04:	440b      	add	r3, r1
 801dd06:	00db      	lsls	r3, r3, #3
 801dd08:	4413      	add	r3, r2
 801dd0a:	3314      	adds	r3, #20
 801dd0c:	781b      	ldrb	r3, [r3, #0]
 801dd0e:	2b01      	cmp	r3, #1
 801dd10:	d925      	bls.n	801dd5e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801dd12:	4b40      	ldr	r3, [pc, #256]	@ (801de14 <etharp_output+0x1fc>)
 801dd14:	781b      	ldrb	r3, [r3, #0]
 801dd16:	4619      	mov	r1, r3
 801dd18:	4a3f      	ldr	r2, [pc, #252]	@ (801de18 <etharp_output+0x200>)
 801dd1a:	460b      	mov	r3, r1
 801dd1c:	005b      	lsls	r3, r3, #1
 801dd1e:	440b      	add	r3, r1
 801dd20:	00db      	lsls	r3, r3, #3
 801dd22:	4413      	add	r3, r2
 801dd24:	3308      	adds	r3, #8
 801dd26:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801dd28:	68fa      	ldr	r2, [r7, #12]
 801dd2a:	429a      	cmp	r2, r3
 801dd2c:	d117      	bne.n	801dd5e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801dd2e:	69bb      	ldr	r3, [r7, #24]
 801dd30:	681a      	ldr	r2, [r3, #0]
 801dd32:	4b38      	ldr	r3, [pc, #224]	@ (801de14 <etharp_output+0x1fc>)
 801dd34:	781b      	ldrb	r3, [r3, #0]
 801dd36:	4618      	mov	r0, r3
 801dd38:	4937      	ldr	r1, [pc, #220]	@ (801de18 <etharp_output+0x200>)
 801dd3a:	4603      	mov	r3, r0
 801dd3c:	005b      	lsls	r3, r3, #1
 801dd3e:	4403      	add	r3, r0
 801dd40:	00db      	lsls	r3, r3, #3
 801dd42:	440b      	add	r3, r1
 801dd44:	3304      	adds	r3, #4
 801dd46:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801dd48:	429a      	cmp	r2, r3
 801dd4a:	d108      	bne.n	801dd5e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801dd4c:	4b31      	ldr	r3, [pc, #196]	@ (801de14 <etharp_output+0x1fc>)
 801dd4e:	781b      	ldrb	r3, [r3, #0]
 801dd50:	461a      	mov	r2, r3
 801dd52:	68b9      	ldr	r1, [r7, #8]
 801dd54:	68f8      	ldr	r0, [r7, #12]
 801dd56:	f7ff fec5 	bl	801dae4 <etharp_output_to_arp_index>
 801dd5a:	4603      	mov	r3, r0
 801dd5c:	e04a      	b.n	801ddf4 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801dd5e:	2300      	movs	r3, #0
 801dd60:	75fb      	strb	r3, [r7, #23]
 801dd62:	e031      	b.n	801ddc8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801dd64:	7dfa      	ldrb	r2, [r7, #23]
 801dd66:	492c      	ldr	r1, [pc, #176]	@ (801de18 <etharp_output+0x200>)
 801dd68:	4613      	mov	r3, r2
 801dd6a:	005b      	lsls	r3, r3, #1
 801dd6c:	4413      	add	r3, r2
 801dd6e:	00db      	lsls	r3, r3, #3
 801dd70:	440b      	add	r3, r1
 801dd72:	3314      	adds	r3, #20
 801dd74:	781b      	ldrb	r3, [r3, #0]
 801dd76:	2b01      	cmp	r3, #1
 801dd78:	d923      	bls.n	801ddc2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801dd7a:	7dfa      	ldrb	r2, [r7, #23]
 801dd7c:	4926      	ldr	r1, [pc, #152]	@ (801de18 <etharp_output+0x200>)
 801dd7e:	4613      	mov	r3, r2
 801dd80:	005b      	lsls	r3, r3, #1
 801dd82:	4413      	add	r3, r2
 801dd84:	00db      	lsls	r3, r3, #3
 801dd86:	440b      	add	r3, r1
 801dd88:	3308      	adds	r3, #8
 801dd8a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801dd8c:	68fa      	ldr	r2, [r7, #12]
 801dd8e:	429a      	cmp	r2, r3
 801dd90:	d117      	bne.n	801ddc2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801dd92:	69bb      	ldr	r3, [r7, #24]
 801dd94:	6819      	ldr	r1, [r3, #0]
 801dd96:	7dfa      	ldrb	r2, [r7, #23]
 801dd98:	481f      	ldr	r0, [pc, #124]	@ (801de18 <etharp_output+0x200>)
 801dd9a:	4613      	mov	r3, r2
 801dd9c:	005b      	lsls	r3, r3, #1
 801dd9e:	4413      	add	r3, r2
 801dda0:	00db      	lsls	r3, r3, #3
 801dda2:	4403      	add	r3, r0
 801dda4:	3304      	adds	r3, #4
 801dda6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801dda8:	4299      	cmp	r1, r3
 801ddaa:	d10a      	bne.n	801ddc2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801ddac:	4a19      	ldr	r2, [pc, #100]	@ (801de14 <etharp_output+0x1fc>)
 801ddae:	7dfb      	ldrb	r3, [r7, #23]
 801ddb0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801ddb2:	7dfb      	ldrb	r3, [r7, #23]
 801ddb4:	461a      	mov	r2, r3
 801ddb6:	68b9      	ldr	r1, [r7, #8]
 801ddb8:	68f8      	ldr	r0, [r7, #12]
 801ddba:	f7ff fe93 	bl	801dae4 <etharp_output_to_arp_index>
 801ddbe:	4603      	mov	r3, r0
 801ddc0:	e018      	b.n	801ddf4 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ddc2:	7dfb      	ldrb	r3, [r7, #23]
 801ddc4:	3301      	adds	r3, #1
 801ddc6:	75fb      	strb	r3, [r7, #23]
 801ddc8:	7dfb      	ldrb	r3, [r7, #23]
 801ddca:	2b09      	cmp	r3, #9
 801ddcc:	d9ca      	bls.n	801dd64 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801ddce:	68ba      	ldr	r2, [r7, #8]
 801ddd0:	69b9      	ldr	r1, [r7, #24]
 801ddd2:	68f8      	ldr	r0, [r7, #12]
 801ddd4:	f000 f822 	bl	801de1c <etharp_query>
 801ddd8:	4603      	mov	r3, r0
 801ddda:	e00b      	b.n	801ddf4 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801dddc:	68fb      	ldr	r3, [r7, #12]
 801ddde:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801dde2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801dde6:	9300      	str	r3, [sp, #0]
 801dde8:	69fb      	ldr	r3, [r7, #28]
 801ddea:	68b9      	ldr	r1, [r7, #8]
 801ddec:	68f8      	ldr	r0, [r7, #12]
 801ddee:	f001 fd45 	bl	801f87c <ethernet_output>
 801ddf2:	4603      	mov	r3, r0
}
 801ddf4:	4618      	mov	r0, r3
 801ddf6:	3720      	adds	r7, #32
 801ddf8:	46bd      	mov	sp, r7
 801ddfa:	bd80      	pop	{r7, pc}
 801ddfc:	080235a4 	.word	0x080235a4
 801de00:	080236f4 	.word	0x080236f4
 801de04:	0802361c 	.word	0x0802361c
 801de08:	08023744 	.word	0x08023744
 801de0c:	080236e4 	.word	0x080236e4
 801de10:	08024528 	.word	0x08024528
 801de14:	2401463c 	.word	0x2401463c
 801de18:	2401454c 	.word	0x2401454c

0801de1c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801de1c:	b580      	push	{r7, lr}
 801de1e:	b08c      	sub	sp, #48	@ 0x30
 801de20:	af02      	add	r7, sp, #8
 801de22:	60f8      	str	r0, [r7, #12]
 801de24:	60b9      	str	r1, [r7, #8]
 801de26:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801de28:	68fb      	ldr	r3, [r7, #12]
 801de2a:	3326      	adds	r3, #38	@ 0x26
 801de2c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801de2e:	23ff      	movs	r3, #255	@ 0xff
 801de30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801de34:	2300      	movs	r3, #0
 801de36:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801de38:	68bb      	ldr	r3, [r7, #8]
 801de3a:	681b      	ldr	r3, [r3, #0]
 801de3c:	68f9      	ldr	r1, [r7, #12]
 801de3e:	4618      	mov	r0, r3
 801de40:	f000 fe0e 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801de44:	4603      	mov	r3, r0
 801de46:	2b00      	cmp	r3, #0
 801de48:	d10c      	bne.n	801de64 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801de4a:	68bb      	ldr	r3, [r7, #8]
 801de4c:	681b      	ldr	r3, [r3, #0]
 801de4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801de52:	2be0      	cmp	r3, #224	@ 0xe0
 801de54:	d006      	beq.n	801de64 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801de56:	68bb      	ldr	r3, [r7, #8]
 801de58:	2b00      	cmp	r3, #0
 801de5a:	d003      	beq.n	801de64 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801de5c:	68bb      	ldr	r3, [r7, #8]
 801de5e:	681b      	ldr	r3, [r3, #0]
 801de60:	2b00      	cmp	r3, #0
 801de62:	d102      	bne.n	801de6a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801de64:	f06f 030f 	mvn.w	r3, #15
 801de68:	e101      	b.n	801e06e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801de6a:	68fa      	ldr	r2, [r7, #12]
 801de6c:	2101      	movs	r1, #1
 801de6e:	68b8      	ldr	r0, [r7, #8]
 801de70:	f7ff fb60 	bl	801d534 <etharp_find_entry>
 801de74:	4603      	mov	r3, r0
 801de76:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801de78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801de7c:	2b00      	cmp	r3, #0
 801de7e:	da02      	bge.n	801de86 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801de80:	8a7b      	ldrh	r3, [r7, #18]
 801de82:	b25b      	sxtb	r3, r3
 801de84:	e0f3      	b.n	801e06e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801de86:	8a7b      	ldrh	r3, [r7, #18]
 801de88:	2b7e      	cmp	r3, #126	@ 0x7e
 801de8a:	d906      	bls.n	801de9a <etharp_query+0x7e>
 801de8c:	4b7a      	ldr	r3, [pc, #488]	@ (801e078 <etharp_query+0x25c>)
 801de8e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801de92:	497a      	ldr	r1, [pc, #488]	@ (801e07c <etharp_query+0x260>)
 801de94:	487a      	ldr	r0, [pc, #488]	@ (801e080 <etharp_query+0x264>)
 801de96:	f001 ffe1 	bl	801fe5c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801de9a:	8a7b      	ldrh	r3, [r7, #18]
 801de9c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801de9e:	7c7a      	ldrb	r2, [r7, #17]
 801dea0:	4978      	ldr	r1, [pc, #480]	@ (801e084 <etharp_query+0x268>)
 801dea2:	4613      	mov	r3, r2
 801dea4:	005b      	lsls	r3, r3, #1
 801dea6:	4413      	add	r3, r2
 801dea8:	00db      	lsls	r3, r3, #3
 801deaa:	440b      	add	r3, r1
 801deac:	3314      	adds	r3, #20
 801deae:	781b      	ldrb	r3, [r3, #0]
 801deb0:	2b00      	cmp	r3, #0
 801deb2:	d115      	bne.n	801dee0 <etharp_query+0xc4>
    is_new_entry = 1;
 801deb4:	2301      	movs	r3, #1
 801deb6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801deb8:	7c7a      	ldrb	r2, [r7, #17]
 801deba:	4972      	ldr	r1, [pc, #456]	@ (801e084 <etharp_query+0x268>)
 801debc:	4613      	mov	r3, r2
 801debe:	005b      	lsls	r3, r3, #1
 801dec0:	4413      	add	r3, r2
 801dec2:	00db      	lsls	r3, r3, #3
 801dec4:	440b      	add	r3, r1
 801dec6:	3314      	adds	r3, #20
 801dec8:	2201      	movs	r2, #1
 801deca:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801decc:	7c7a      	ldrb	r2, [r7, #17]
 801dece:	496d      	ldr	r1, [pc, #436]	@ (801e084 <etharp_query+0x268>)
 801ded0:	4613      	mov	r3, r2
 801ded2:	005b      	lsls	r3, r3, #1
 801ded4:	4413      	add	r3, r2
 801ded6:	00db      	lsls	r3, r3, #3
 801ded8:	440b      	add	r3, r1
 801deda:	3308      	adds	r3, #8
 801dedc:	68fa      	ldr	r2, [r7, #12]
 801dede:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801dee0:	7c7a      	ldrb	r2, [r7, #17]
 801dee2:	4968      	ldr	r1, [pc, #416]	@ (801e084 <etharp_query+0x268>)
 801dee4:	4613      	mov	r3, r2
 801dee6:	005b      	lsls	r3, r3, #1
 801dee8:	4413      	add	r3, r2
 801deea:	00db      	lsls	r3, r3, #3
 801deec:	440b      	add	r3, r1
 801deee:	3314      	adds	r3, #20
 801def0:	781b      	ldrb	r3, [r3, #0]
 801def2:	2b01      	cmp	r3, #1
 801def4:	d011      	beq.n	801df1a <etharp_query+0xfe>
 801def6:	7c7a      	ldrb	r2, [r7, #17]
 801def8:	4962      	ldr	r1, [pc, #392]	@ (801e084 <etharp_query+0x268>)
 801defa:	4613      	mov	r3, r2
 801defc:	005b      	lsls	r3, r3, #1
 801defe:	4413      	add	r3, r2
 801df00:	00db      	lsls	r3, r3, #3
 801df02:	440b      	add	r3, r1
 801df04:	3314      	adds	r3, #20
 801df06:	781b      	ldrb	r3, [r3, #0]
 801df08:	2b01      	cmp	r3, #1
 801df0a:	d806      	bhi.n	801df1a <etharp_query+0xfe>
 801df0c:	4b5a      	ldr	r3, [pc, #360]	@ (801e078 <etharp_query+0x25c>)
 801df0e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801df12:	495d      	ldr	r1, [pc, #372]	@ (801e088 <etharp_query+0x26c>)
 801df14:	485a      	ldr	r0, [pc, #360]	@ (801e080 <etharp_query+0x264>)
 801df16:	f001 ffa1 	bl	801fe5c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801df1a:	6a3b      	ldr	r3, [r7, #32]
 801df1c:	2b00      	cmp	r3, #0
 801df1e:	d102      	bne.n	801df26 <etharp_query+0x10a>
 801df20:	687b      	ldr	r3, [r7, #4]
 801df22:	2b00      	cmp	r3, #0
 801df24:	d10c      	bne.n	801df40 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801df26:	68b9      	ldr	r1, [r7, #8]
 801df28:	68f8      	ldr	r0, [r7, #12]
 801df2a:	f000 f963 	bl	801e1f4 <etharp_request>
 801df2e:	4603      	mov	r3, r0
 801df30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801df34:	687b      	ldr	r3, [r7, #4]
 801df36:	2b00      	cmp	r3, #0
 801df38:	d102      	bne.n	801df40 <etharp_query+0x124>
      return result;
 801df3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801df3e:	e096      	b.n	801e06e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801df40:	687b      	ldr	r3, [r7, #4]
 801df42:	2b00      	cmp	r3, #0
 801df44:	d106      	bne.n	801df54 <etharp_query+0x138>
 801df46:	4b4c      	ldr	r3, [pc, #304]	@ (801e078 <etharp_query+0x25c>)
 801df48:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801df4c:	494f      	ldr	r1, [pc, #316]	@ (801e08c <etharp_query+0x270>)
 801df4e:	484c      	ldr	r0, [pc, #304]	@ (801e080 <etharp_query+0x264>)
 801df50:	f001 ff84 	bl	801fe5c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801df54:	7c7a      	ldrb	r2, [r7, #17]
 801df56:	494b      	ldr	r1, [pc, #300]	@ (801e084 <etharp_query+0x268>)
 801df58:	4613      	mov	r3, r2
 801df5a:	005b      	lsls	r3, r3, #1
 801df5c:	4413      	add	r3, r2
 801df5e:	00db      	lsls	r3, r3, #3
 801df60:	440b      	add	r3, r1
 801df62:	3314      	adds	r3, #20
 801df64:	781b      	ldrb	r3, [r3, #0]
 801df66:	2b01      	cmp	r3, #1
 801df68:	d917      	bls.n	801df9a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801df6a:	4a49      	ldr	r2, [pc, #292]	@ (801e090 <etharp_query+0x274>)
 801df6c:	7c7b      	ldrb	r3, [r7, #17]
 801df6e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801df70:	7c7a      	ldrb	r2, [r7, #17]
 801df72:	4613      	mov	r3, r2
 801df74:	005b      	lsls	r3, r3, #1
 801df76:	4413      	add	r3, r2
 801df78:	00db      	lsls	r3, r3, #3
 801df7a:	3308      	adds	r3, #8
 801df7c:	4a41      	ldr	r2, [pc, #260]	@ (801e084 <etharp_query+0x268>)
 801df7e:	4413      	add	r3, r2
 801df80:	3304      	adds	r3, #4
 801df82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801df86:	9200      	str	r2, [sp, #0]
 801df88:	697a      	ldr	r2, [r7, #20]
 801df8a:	6879      	ldr	r1, [r7, #4]
 801df8c:	68f8      	ldr	r0, [r7, #12]
 801df8e:	f001 fc75 	bl	801f87c <ethernet_output>
 801df92:	4603      	mov	r3, r0
 801df94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801df98:	e067      	b.n	801e06a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801df9a:	7c7a      	ldrb	r2, [r7, #17]
 801df9c:	4939      	ldr	r1, [pc, #228]	@ (801e084 <etharp_query+0x268>)
 801df9e:	4613      	mov	r3, r2
 801dfa0:	005b      	lsls	r3, r3, #1
 801dfa2:	4413      	add	r3, r2
 801dfa4:	00db      	lsls	r3, r3, #3
 801dfa6:	440b      	add	r3, r1
 801dfa8:	3314      	adds	r3, #20
 801dfaa:	781b      	ldrb	r3, [r3, #0]
 801dfac:	2b01      	cmp	r3, #1
 801dfae:	d15c      	bne.n	801e06a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801dfb0:	2300      	movs	r3, #0
 801dfb2:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801dfb4:	687b      	ldr	r3, [r7, #4]
 801dfb6:	61fb      	str	r3, [r7, #28]
    while (p) {
 801dfb8:	e01c      	b.n	801dff4 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801dfba:	69fb      	ldr	r3, [r7, #28]
 801dfbc:	895a      	ldrh	r2, [r3, #10]
 801dfbe:	69fb      	ldr	r3, [r7, #28]
 801dfc0:	891b      	ldrh	r3, [r3, #8]
 801dfc2:	429a      	cmp	r2, r3
 801dfc4:	d10a      	bne.n	801dfdc <etharp_query+0x1c0>
 801dfc6:	69fb      	ldr	r3, [r7, #28]
 801dfc8:	681b      	ldr	r3, [r3, #0]
 801dfca:	2b00      	cmp	r3, #0
 801dfcc:	d006      	beq.n	801dfdc <etharp_query+0x1c0>
 801dfce:	4b2a      	ldr	r3, [pc, #168]	@ (801e078 <etharp_query+0x25c>)
 801dfd0:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801dfd4:	492f      	ldr	r1, [pc, #188]	@ (801e094 <etharp_query+0x278>)
 801dfd6:	482a      	ldr	r0, [pc, #168]	@ (801e080 <etharp_query+0x264>)
 801dfd8:	f001 ff40 	bl	801fe5c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801dfdc:	69fb      	ldr	r3, [r7, #28]
 801dfde:	7b1b      	ldrb	r3, [r3, #12]
 801dfe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801dfe4:	2b00      	cmp	r3, #0
 801dfe6:	d002      	beq.n	801dfee <etharp_query+0x1d2>
        copy_needed = 1;
 801dfe8:	2301      	movs	r3, #1
 801dfea:	61bb      	str	r3, [r7, #24]
        break;
 801dfec:	e005      	b.n	801dffa <etharp_query+0x1de>
      }
      p = p->next;
 801dfee:	69fb      	ldr	r3, [r7, #28]
 801dff0:	681b      	ldr	r3, [r3, #0]
 801dff2:	61fb      	str	r3, [r7, #28]
    while (p) {
 801dff4:	69fb      	ldr	r3, [r7, #28]
 801dff6:	2b00      	cmp	r3, #0
 801dff8:	d1df      	bne.n	801dfba <etharp_query+0x19e>
    }
    if (copy_needed) {
 801dffa:	69bb      	ldr	r3, [r7, #24]
 801dffc:	2b00      	cmp	r3, #0
 801dffe:	d007      	beq.n	801e010 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801e000:	687a      	ldr	r2, [r7, #4]
 801e002:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801e006:	200e      	movs	r0, #14
 801e008:	f7f9 fa6e 	bl	80174e8 <pbuf_clone>
 801e00c:	61f8      	str	r0, [r7, #28]
 801e00e:	e004      	b.n	801e01a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801e010:	687b      	ldr	r3, [r7, #4]
 801e012:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801e014:	69f8      	ldr	r0, [r7, #28]
 801e016:	f7f9 f895 	bl	8017144 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801e01a:	69fb      	ldr	r3, [r7, #28]
 801e01c:	2b00      	cmp	r3, #0
 801e01e:	d021      	beq.n	801e064 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801e020:	7c7a      	ldrb	r2, [r7, #17]
 801e022:	4918      	ldr	r1, [pc, #96]	@ (801e084 <etharp_query+0x268>)
 801e024:	4613      	mov	r3, r2
 801e026:	005b      	lsls	r3, r3, #1
 801e028:	4413      	add	r3, r2
 801e02a:	00db      	lsls	r3, r3, #3
 801e02c:	440b      	add	r3, r1
 801e02e:	681b      	ldr	r3, [r3, #0]
 801e030:	2b00      	cmp	r3, #0
 801e032:	d00a      	beq.n	801e04a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801e034:	7c7a      	ldrb	r2, [r7, #17]
 801e036:	4913      	ldr	r1, [pc, #76]	@ (801e084 <etharp_query+0x268>)
 801e038:	4613      	mov	r3, r2
 801e03a:	005b      	lsls	r3, r3, #1
 801e03c:	4413      	add	r3, r2
 801e03e:	00db      	lsls	r3, r3, #3
 801e040:	440b      	add	r3, r1
 801e042:	681b      	ldr	r3, [r3, #0]
 801e044:	4618      	mov	r0, r3
 801e046:	f7f8 ffd7 	bl	8016ff8 <pbuf_free>
      }
      arp_table[i].q = p;
 801e04a:	7c7a      	ldrb	r2, [r7, #17]
 801e04c:	490d      	ldr	r1, [pc, #52]	@ (801e084 <etharp_query+0x268>)
 801e04e:	4613      	mov	r3, r2
 801e050:	005b      	lsls	r3, r3, #1
 801e052:	4413      	add	r3, r2
 801e054:	00db      	lsls	r3, r3, #3
 801e056:	440b      	add	r3, r1
 801e058:	69fa      	ldr	r2, [r7, #28]
 801e05a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801e05c:	2300      	movs	r3, #0
 801e05e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801e062:	e002      	b.n	801e06a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801e064:	23ff      	movs	r3, #255	@ 0xff
 801e066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801e06a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801e06e:	4618      	mov	r0, r3
 801e070:	3728      	adds	r7, #40	@ 0x28
 801e072:	46bd      	mov	sp, r7
 801e074:	bd80      	pop	{r7, pc}
 801e076:	bf00      	nop
 801e078:	080235a4 	.word	0x080235a4
 801e07c:	08023750 	.word	0x08023750
 801e080:	0802361c 	.word	0x0802361c
 801e084:	2401454c 	.word	0x2401454c
 801e088:	08023760 	.word	0x08023760
 801e08c:	08023744 	.word	0x08023744
 801e090:	2401463c 	.word	0x2401463c
 801e094:	08023788 	.word	0x08023788

0801e098 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801e098:	b580      	push	{r7, lr}
 801e09a:	b08a      	sub	sp, #40	@ 0x28
 801e09c:	af02      	add	r7, sp, #8
 801e09e:	60f8      	str	r0, [r7, #12]
 801e0a0:	60b9      	str	r1, [r7, #8]
 801e0a2:	607a      	str	r2, [r7, #4]
 801e0a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801e0a6:	2300      	movs	r3, #0
 801e0a8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801e0aa:	68fb      	ldr	r3, [r7, #12]
 801e0ac:	2b00      	cmp	r3, #0
 801e0ae:	d106      	bne.n	801e0be <etharp_raw+0x26>
 801e0b0:	4b3a      	ldr	r3, [pc, #232]	@ (801e19c <etharp_raw+0x104>)
 801e0b2:	f240 4257 	movw	r2, #1111	@ 0x457
 801e0b6:	493a      	ldr	r1, [pc, #232]	@ (801e1a0 <etharp_raw+0x108>)
 801e0b8:	483a      	ldr	r0, [pc, #232]	@ (801e1a4 <etharp_raw+0x10c>)
 801e0ba:	f001 fecf 	bl	801fe5c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801e0be:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801e0c2:	211c      	movs	r1, #28
 801e0c4:	200e      	movs	r0, #14
 801e0c6:	f7f8 fcb3 	bl	8016a30 <pbuf_alloc>
 801e0ca:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801e0cc:	69bb      	ldr	r3, [r7, #24]
 801e0ce:	2b00      	cmp	r3, #0
 801e0d0:	d102      	bne.n	801e0d8 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801e0d2:	f04f 33ff 	mov.w	r3, #4294967295
 801e0d6:	e05d      	b.n	801e194 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801e0d8:	69bb      	ldr	r3, [r7, #24]
 801e0da:	895b      	ldrh	r3, [r3, #10]
 801e0dc:	2b1b      	cmp	r3, #27
 801e0de:	d806      	bhi.n	801e0ee <etharp_raw+0x56>
 801e0e0:	4b2e      	ldr	r3, [pc, #184]	@ (801e19c <etharp_raw+0x104>)
 801e0e2:	f240 4262 	movw	r2, #1122	@ 0x462
 801e0e6:	4930      	ldr	r1, [pc, #192]	@ (801e1a8 <etharp_raw+0x110>)
 801e0e8:	482e      	ldr	r0, [pc, #184]	@ (801e1a4 <etharp_raw+0x10c>)
 801e0ea:	f001 feb7 	bl	801fe5c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801e0ee:	69bb      	ldr	r3, [r7, #24]
 801e0f0:	685b      	ldr	r3, [r3, #4]
 801e0f2:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801e0f4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801e0f6:	4618      	mov	r0, r3
 801e0f8:	f7f7 fb90 	bl	801581c <lwip_htons>
 801e0fc:	4603      	mov	r3, r0
 801e0fe:	461a      	mov	r2, r3
 801e100:	697b      	ldr	r3, [r7, #20]
 801e102:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801e104:	68fb      	ldr	r3, [r7, #12]
 801e106:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801e10a:	2b06      	cmp	r3, #6
 801e10c:	d006      	beq.n	801e11c <etharp_raw+0x84>
 801e10e:	4b23      	ldr	r3, [pc, #140]	@ (801e19c <etharp_raw+0x104>)
 801e110:	f240 4269 	movw	r2, #1129	@ 0x469
 801e114:	4925      	ldr	r1, [pc, #148]	@ (801e1ac <etharp_raw+0x114>)
 801e116:	4823      	ldr	r0, [pc, #140]	@ (801e1a4 <etharp_raw+0x10c>)
 801e118:	f001 fea0 	bl	801fe5c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801e11c:	697b      	ldr	r3, [r7, #20]
 801e11e:	3308      	adds	r3, #8
 801e120:	2206      	movs	r2, #6
 801e122:	6839      	ldr	r1, [r7, #0]
 801e124:	4618      	mov	r0, r3
 801e126:	f002 f8d4 	bl	80202d2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801e12a:	697b      	ldr	r3, [r7, #20]
 801e12c:	3312      	adds	r3, #18
 801e12e:	2206      	movs	r2, #6
 801e130:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e132:	4618      	mov	r0, r3
 801e134:	f002 f8cd 	bl	80202d2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801e138:	697b      	ldr	r3, [r7, #20]
 801e13a:	330e      	adds	r3, #14
 801e13c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801e13e:	6812      	ldr	r2, [r2, #0]
 801e140:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801e142:	697b      	ldr	r3, [r7, #20]
 801e144:	3318      	adds	r3, #24
 801e146:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e148:	6812      	ldr	r2, [r2, #0]
 801e14a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801e14c:	697b      	ldr	r3, [r7, #20]
 801e14e:	2200      	movs	r2, #0
 801e150:	701a      	strb	r2, [r3, #0]
 801e152:	2200      	movs	r2, #0
 801e154:	f042 0201 	orr.w	r2, r2, #1
 801e158:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801e15a:	697b      	ldr	r3, [r7, #20]
 801e15c:	2200      	movs	r2, #0
 801e15e:	f042 0208 	orr.w	r2, r2, #8
 801e162:	709a      	strb	r2, [r3, #2]
 801e164:	2200      	movs	r2, #0
 801e166:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801e168:	697b      	ldr	r3, [r7, #20]
 801e16a:	2206      	movs	r2, #6
 801e16c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801e16e:	697b      	ldr	r3, [r7, #20]
 801e170:	2204      	movs	r2, #4
 801e172:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801e174:	f640 0306 	movw	r3, #2054	@ 0x806
 801e178:	9300      	str	r3, [sp, #0]
 801e17a:	687b      	ldr	r3, [r7, #4]
 801e17c:	68ba      	ldr	r2, [r7, #8]
 801e17e:	69b9      	ldr	r1, [r7, #24]
 801e180:	68f8      	ldr	r0, [r7, #12]
 801e182:	f001 fb7b 	bl	801f87c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801e186:	69b8      	ldr	r0, [r7, #24]
 801e188:	f7f8 ff36 	bl	8016ff8 <pbuf_free>
  p = NULL;
 801e18c:	2300      	movs	r3, #0
 801e18e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801e190:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801e194:	4618      	mov	r0, r3
 801e196:	3720      	adds	r7, #32
 801e198:	46bd      	mov	sp, r7
 801e19a:	bd80      	pop	{r7, pc}
 801e19c:	080235a4 	.word	0x080235a4
 801e1a0:	080236f4 	.word	0x080236f4
 801e1a4:	0802361c 	.word	0x0802361c
 801e1a8:	080237a4 	.word	0x080237a4
 801e1ac:	080237d8 	.word	0x080237d8

0801e1b0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801e1b0:	b580      	push	{r7, lr}
 801e1b2:	b088      	sub	sp, #32
 801e1b4:	af04      	add	r7, sp, #16
 801e1b6:	60f8      	str	r0, [r7, #12]
 801e1b8:	60b9      	str	r1, [r7, #8]
 801e1ba:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801e1bc:	68fb      	ldr	r3, [r7, #12]
 801e1be:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801e1c2:	68fb      	ldr	r3, [r7, #12]
 801e1c4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801e1c8:	68fb      	ldr	r3, [r7, #12]
 801e1ca:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801e1cc:	2201      	movs	r2, #1
 801e1ce:	9203      	str	r2, [sp, #12]
 801e1d0:	68ba      	ldr	r2, [r7, #8]
 801e1d2:	9202      	str	r2, [sp, #8]
 801e1d4:	4a06      	ldr	r2, [pc, #24]	@ (801e1f0 <etharp_request_dst+0x40>)
 801e1d6:	9201      	str	r2, [sp, #4]
 801e1d8:	9300      	str	r3, [sp, #0]
 801e1da:	4603      	mov	r3, r0
 801e1dc:	687a      	ldr	r2, [r7, #4]
 801e1de:	68f8      	ldr	r0, [r7, #12]
 801e1e0:	f7ff ff5a 	bl	801e098 <etharp_raw>
 801e1e4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801e1e6:	4618      	mov	r0, r3
 801e1e8:	3710      	adds	r7, #16
 801e1ea:	46bd      	mov	sp, r7
 801e1ec:	bd80      	pop	{r7, pc}
 801e1ee:	bf00      	nop
 801e1f0:	08024530 	.word	0x08024530

0801e1f4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801e1f4:	b580      	push	{r7, lr}
 801e1f6:	b082      	sub	sp, #8
 801e1f8:	af00      	add	r7, sp, #0
 801e1fa:	6078      	str	r0, [r7, #4]
 801e1fc:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801e1fe:	4a05      	ldr	r2, [pc, #20]	@ (801e214 <etharp_request+0x20>)
 801e200:	6839      	ldr	r1, [r7, #0]
 801e202:	6878      	ldr	r0, [r7, #4]
 801e204:	f7ff ffd4 	bl	801e1b0 <etharp_request_dst>
 801e208:	4603      	mov	r3, r0
}
 801e20a:	4618      	mov	r0, r3
 801e20c:	3708      	adds	r7, #8
 801e20e:	46bd      	mov	sp, r7
 801e210:	bd80      	pop	{r7, pc}
 801e212:	bf00      	nop
 801e214:	08024528 	.word	0x08024528

0801e218 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801e218:	b580      	push	{r7, lr}
 801e21a:	b08e      	sub	sp, #56	@ 0x38
 801e21c:	af04      	add	r7, sp, #16
 801e21e:	6078      	str	r0, [r7, #4]
 801e220:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801e222:	4b79      	ldr	r3, [pc, #484]	@ (801e408 <icmp_input+0x1f0>)
 801e224:	689b      	ldr	r3, [r3, #8]
 801e226:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801e228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e22a:	781b      	ldrb	r3, [r3, #0]
 801e22c:	f003 030f 	and.w	r3, r3, #15
 801e230:	b2db      	uxtb	r3, r3
 801e232:	009b      	lsls	r3, r3, #2
 801e234:	b2db      	uxtb	r3, r3
 801e236:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801e238:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e23a:	2b13      	cmp	r3, #19
 801e23c:	f240 80cd 	bls.w	801e3da <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801e240:	687b      	ldr	r3, [r7, #4]
 801e242:	895b      	ldrh	r3, [r3, #10]
 801e244:	2b03      	cmp	r3, #3
 801e246:	f240 80ca 	bls.w	801e3de <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801e24a:	687b      	ldr	r3, [r7, #4]
 801e24c:	685b      	ldr	r3, [r3, #4]
 801e24e:	781b      	ldrb	r3, [r3, #0]
 801e250:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801e254:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801e258:	2b00      	cmp	r3, #0
 801e25a:	f000 80b7 	beq.w	801e3cc <icmp_input+0x1b4>
 801e25e:	2b08      	cmp	r3, #8
 801e260:	f040 80b7 	bne.w	801e3d2 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801e264:	4b69      	ldr	r3, [pc, #420]	@ (801e40c <icmp_input+0x1f4>)
 801e266:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e268:	4b67      	ldr	r3, [pc, #412]	@ (801e408 <icmp_input+0x1f0>)
 801e26a:	695b      	ldr	r3, [r3, #20]
 801e26c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801e270:	2be0      	cmp	r3, #224	@ 0xe0
 801e272:	f000 80bb 	beq.w	801e3ec <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801e276:	4b64      	ldr	r3, [pc, #400]	@ (801e408 <icmp_input+0x1f0>)
 801e278:	695b      	ldr	r3, [r3, #20]
 801e27a:	4a63      	ldr	r2, [pc, #396]	@ (801e408 <icmp_input+0x1f0>)
 801e27c:	6812      	ldr	r2, [r2, #0]
 801e27e:	4611      	mov	r1, r2
 801e280:	4618      	mov	r0, r3
 801e282:	f000 fbed 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801e286:	4603      	mov	r3, r0
 801e288:	2b00      	cmp	r3, #0
 801e28a:	f040 80b1 	bne.w	801e3f0 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801e28e:	687b      	ldr	r3, [r7, #4]
 801e290:	891b      	ldrh	r3, [r3, #8]
 801e292:	2b07      	cmp	r3, #7
 801e294:	f240 80a5 	bls.w	801e3e2 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e298:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e29a:	330e      	adds	r3, #14
 801e29c:	4619      	mov	r1, r3
 801e29e:	6878      	ldr	r0, [r7, #4]
 801e2a0:	f7f8 fe14 	bl	8016ecc <pbuf_add_header>
 801e2a4:	4603      	mov	r3, r0
 801e2a6:	2b00      	cmp	r3, #0
 801e2a8:	d04b      	beq.n	801e342 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801e2aa:	687b      	ldr	r3, [r7, #4]
 801e2ac:	891a      	ldrh	r2, [r3, #8]
 801e2ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e2b0:	4413      	add	r3, r2
 801e2b2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801e2b4:	687b      	ldr	r3, [r7, #4]
 801e2b6:	891b      	ldrh	r3, [r3, #8]
 801e2b8:	8b7a      	ldrh	r2, [r7, #26]
 801e2ba:	429a      	cmp	r2, r3
 801e2bc:	f0c0 809a 	bcc.w	801e3f4 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801e2c0:	8b7b      	ldrh	r3, [r7, #26]
 801e2c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801e2c6:	4619      	mov	r1, r3
 801e2c8:	200e      	movs	r0, #14
 801e2ca:	f7f8 fbb1 	bl	8016a30 <pbuf_alloc>
 801e2ce:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801e2d0:	697b      	ldr	r3, [r7, #20]
 801e2d2:	2b00      	cmp	r3, #0
 801e2d4:	f000 8090 	beq.w	801e3f8 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801e2d8:	697b      	ldr	r3, [r7, #20]
 801e2da:	895b      	ldrh	r3, [r3, #10]
 801e2dc:	461a      	mov	r2, r3
 801e2de:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e2e0:	3308      	adds	r3, #8
 801e2e2:	429a      	cmp	r2, r3
 801e2e4:	d203      	bcs.n	801e2ee <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801e2e6:	6978      	ldr	r0, [r7, #20]
 801e2e8:	f7f8 fe86 	bl	8016ff8 <pbuf_free>
          goto icmperr;
 801e2ec:	e085      	b.n	801e3fa <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801e2ee:	697b      	ldr	r3, [r7, #20]
 801e2f0:	685b      	ldr	r3, [r3, #4]
 801e2f2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801e2f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801e2f6:	4618      	mov	r0, r3
 801e2f8:	f001 ffeb 	bl	80202d2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801e2fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e2fe:	4619      	mov	r1, r3
 801e300:	6978      	ldr	r0, [r7, #20]
 801e302:	f7f8 fdf3 	bl	8016eec <pbuf_remove_header>
 801e306:	4603      	mov	r3, r0
 801e308:	2b00      	cmp	r3, #0
 801e30a:	d009      	beq.n	801e320 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801e30c:	4b40      	ldr	r3, [pc, #256]	@ (801e410 <icmp_input+0x1f8>)
 801e30e:	22b6      	movs	r2, #182	@ 0xb6
 801e310:	4940      	ldr	r1, [pc, #256]	@ (801e414 <icmp_input+0x1fc>)
 801e312:	4841      	ldr	r0, [pc, #260]	@ (801e418 <icmp_input+0x200>)
 801e314:	f001 fda2 	bl	801fe5c <iprintf>
          pbuf_free(r);
 801e318:	6978      	ldr	r0, [r7, #20]
 801e31a:	f7f8 fe6d 	bl	8016ff8 <pbuf_free>
          goto icmperr;
 801e31e:	e06c      	b.n	801e3fa <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801e320:	6879      	ldr	r1, [r7, #4]
 801e322:	6978      	ldr	r0, [r7, #20]
 801e324:	f7f8 ff9c 	bl	8017260 <pbuf_copy>
 801e328:	4603      	mov	r3, r0
 801e32a:	2b00      	cmp	r3, #0
 801e32c:	d003      	beq.n	801e336 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801e32e:	6978      	ldr	r0, [r7, #20]
 801e330:	f7f8 fe62 	bl	8016ff8 <pbuf_free>
          goto icmperr;
 801e334:	e061      	b.n	801e3fa <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801e336:	6878      	ldr	r0, [r7, #4]
 801e338:	f7f8 fe5e 	bl	8016ff8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801e33c:	697b      	ldr	r3, [r7, #20]
 801e33e:	607b      	str	r3, [r7, #4]
 801e340:	e00f      	b.n	801e362 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e342:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e344:	330e      	adds	r3, #14
 801e346:	4619      	mov	r1, r3
 801e348:	6878      	ldr	r0, [r7, #4]
 801e34a:	f7f8 fdcf 	bl	8016eec <pbuf_remove_header>
 801e34e:	4603      	mov	r3, r0
 801e350:	2b00      	cmp	r3, #0
 801e352:	d006      	beq.n	801e362 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801e354:	4b2e      	ldr	r3, [pc, #184]	@ (801e410 <icmp_input+0x1f8>)
 801e356:	22c7      	movs	r2, #199	@ 0xc7
 801e358:	4930      	ldr	r1, [pc, #192]	@ (801e41c <icmp_input+0x204>)
 801e35a:	482f      	ldr	r0, [pc, #188]	@ (801e418 <icmp_input+0x200>)
 801e35c:	f001 fd7e 	bl	801fe5c <iprintf>
          goto icmperr;
 801e360:	e04b      	b.n	801e3fa <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801e362:	687b      	ldr	r3, [r7, #4]
 801e364:	685b      	ldr	r3, [r3, #4]
 801e366:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801e368:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801e36a:	4619      	mov	r1, r3
 801e36c:	6878      	ldr	r0, [r7, #4]
 801e36e:	f7f8 fdad 	bl	8016ecc <pbuf_add_header>
 801e372:	4603      	mov	r3, r0
 801e374:	2b00      	cmp	r3, #0
 801e376:	d12b      	bne.n	801e3d0 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801e378:	687b      	ldr	r3, [r7, #4]
 801e37a:	685b      	ldr	r3, [r3, #4]
 801e37c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801e37e:	69fb      	ldr	r3, [r7, #28]
 801e380:	681a      	ldr	r2, [r3, #0]
 801e382:	68fb      	ldr	r3, [r7, #12]
 801e384:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801e386:	4b20      	ldr	r3, [pc, #128]	@ (801e408 <icmp_input+0x1f0>)
 801e388:	691a      	ldr	r2, [r3, #16]
 801e38a:	68fb      	ldr	r3, [r7, #12]
 801e38c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801e38e:	693b      	ldr	r3, [r7, #16]
 801e390:	2200      	movs	r2, #0
 801e392:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801e394:	693b      	ldr	r3, [r7, #16]
 801e396:	2200      	movs	r2, #0
 801e398:	709a      	strb	r2, [r3, #2]
 801e39a:	2200      	movs	r2, #0
 801e39c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801e39e:	68fb      	ldr	r3, [r7, #12]
 801e3a0:	22ff      	movs	r2, #255	@ 0xff
 801e3a2:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801e3a4:	68fb      	ldr	r3, [r7, #12]
 801e3a6:	2200      	movs	r2, #0
 801e3a8:	729a      	strb	r2, [r3, #10]
 801e3aa:	2200      	movs	r2, #0
 801e3ac:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e3ae:	683b      	ldr	r3, [r7, #0]
 801e3b0:	9302      	str	r3, [sp, #8]
 801e3b2:	2301      	movs	r3, #1
 801e3b4:	9301      	str	r3, [sp, #4]
 801e3b6:	2300      	movs	r3, #0
 801e3b8:	9300      	str	r3, [sp, #0]
 801e3ba:	23ff      	movs	r3, #255	@ 0xff
 801e3bc:	2200      	movs	r2, #0
 801e3be:	69f9      	ldr	r1, [r7, #28]
 801e3c0:	6878      	ldr	r0, [r7, #4]
 801e3c2:	f000 fa75 	bl	801e8b0 <ip4_output_if>
 801e3c6:	4603      	mov	r3, r0
 801e3c8:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801e3ca:	e001      	b.n	801e3d0 <icmp_input+0x1b8>
      break;
 801e3cc:	bf00      	nop
 801e3ce:	e000      	b.n	801e3d2 <icmp_input+0x1ba>
      break;
 801e3d0:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801e3d2:	6878      	ldr	r0, [r7, #4]
 801e3d4:	f7f8 fe10 	bl	8016ff8 <pbuf_free>
  return;
 801e3d8:	e013      	b.n	801e402 <icmp_input+0x1ea>
    goto lenerr;
 801e3da:	bf00      	nop
 801e3dc:	e002      	b.n	801e3e4 <icmp_input+0x1cc>
    goto lenerr;
 801e3de:	bf00      	nop
 801e3e0:	e000      	b.n	801e3e4 <icmp_input+0x1cc>
        goto lenerr;
 801e3e2:	bf00      	nop
lenerr:
  pbuf_free(p);
 801e3e4:	6878      	ldr	r0, [r7, #4]
 801e3e6:	f7f8 fe07 	bl	8016ff8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801e3ea:	e00a      	b.n	801e402 <icmp_input+0x1ea>
        goto icmperr;
 801e3ec:	bf00      	nop
 801e3ee:	e004      	b.n	801e3fa <icmp_input+0x1e2>
        goto icmperr;
 801e3f0:	bf00      	nop
 801e3f2:	e002      	b.n	801e3fa <icmp_input+0x1e2>
          goto icmperr;
 801e3f4:	bf00      	nop
 801e3f6:	e000      	b.n	801e3fa <icmp_input+0x1e2>
          goto icmperr;
 801e3f8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801e3fa:	6878      	ldr	r0, [r7, #4]
 801e3fc:	f7f8 fdfc 	bl	8016ff8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801e400:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801e402:	3728      	adds	r7, #40	@ 0x28
 801e404:	46bd      	mov	sp, r7
 801e406:	bd80      	pop	{r7, pc}
 801e408:	240113ec 	.word	0x240113ec
 801e40c:	24011400 	.word	0x24011400
 801e410:	0802381c 	.word	0x0802381c
 801e414:	08023854 	.word	0x08023854
 801e418:	0802388c 	.word	0x0802388c
 801e41c:	080238b4 	.word	0x080238b4

0801e420 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801e420:	b580      	push	{r7, lr}
 801e422:	b082      	sub	sp, #8
 801e424:	af00      	add	r7, sp, #0
 801e426:	6078      	str	r0, [r7, #4]
 801e428:	460b      	mov	r3, r1
 801e42a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801e42c:	78fb      	ldrb	r3, [r7, #3]
 801e42e:	461a      	mov	r2, r3
 801e430:	2103      	movs	r1, #3
 801e432:	6878      	ldr	r0, [r7, #4]
 801e434:	f000 f814 	bl	801e460 <icmp_send_response>
}
 801e438:	bf00      	nop
 801e43a:	3708      	adds	r7, #8
 801e43c:	46bd      	mov	sp, r7
 801e43e:	bd80      	pop	{r7, pc}

0801e440 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801e440:	b580      	push	{r7, lr}
 801e442:	b082      	sub	sp, #8
 801e444:	af00      	add	r7, sp, #0
 801e446:	6078      	str	r0, [r7, #4]
 801e448:	460b      	mov	r3, r1
 801e44a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801e44c:	78fb      	ldrb	r3, [r7, #3]
 801e44e:	461a      	mov	r2, r3
 801e450:	210b      	movs	r1, #11
 801e452:	6878      	ldr	r0, [r7, #4]
 801e454:	f000 f804 	bl	801e460 <icmp_send_response>
}
 801e458:	bf00      	nop
 801e45a:	3708      	adds	r7, #8
 801e45c:	46bd      	mov	sp, r7
 801e45e:	bd80      	pop	{r7, pc}

0801e460 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801e460:	b580      	push	{r7, lr}
 801e462:	b08c      	sub	sp, #48	@ 0x30
 801e464:	af04      	add	r7, sp, #16
 801e466:	6078      	str	r0, [r7, #4]
 801e468:	460b      	mov	r3, r1
 801e46a:	70fb      	strb	r3, [r7, #3]
 801e46c:	4613      	mov	r3, r2
 801e46e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801e470:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801e474:	2124      	movs	r1, #36	@ 0x24
 801e476:	2022      	movs	r0, #34	@ 0x22
 801e478:	f7f8 fada 	bl	8016a30 <pbuf_alloc>
 801e47c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801e47e:	69fb      	ldr	r3, [r7, #28]
 801e480:	2b00      	cmp	r3, #0
 801e482:	d04c      	beq.n	801e51e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801e484:	69fb      	ldr	r3, [r7, #28]
 801e486:	895b      	ldrh	r3, [r3, #10]
 801e488:	2b23      	cmp	r3, #35	@ 0x23
 801e48a:	d806      	bhi.n	801e49a <icmp_send_response+0x3a>
 801e48c:	4b26      	ldr	r3, [pc, #152]	@ (801e528 <icmp_send_response+0xc8>)
 801e48e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801e492:	4926      	ldr	r1, [pc, #152]	@ (801e52c <icmp_send_response+0xcc>)
 801e494:	4826      	ldr	r0, [pc, #152]	@ (801e530 <icmp_send_response+0xd0>)
 801e496:	f001 fce1 	bl	801fe5c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801e49a:	687b      	ldr	r3, [r7, #4]
 801e49c:	685b      	ldr	r3, [r3, #4]
 801e49e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801e4a0:	69fb      	ldr	r3, [r7, #28]
 801e4a2:	685b      	ldr	r3, [r3, #4]
 801e4a4:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801e4a6:	697b      	ldr	r3, [r7, #20]
 801e4a8:	78fa      	ldrb	r2, [r7, #3]
 801e4aa:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801e4ac:	697b      	ldr	r3, [r7, #20]
 801e4ae:	78ba      	ldrb	r2, [r7, #2]
 801e4b0:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801e4b2:	697b      	ldr	r3, [r7, #20]
 801e4b4:	2200      	movs	r2, #0
 801e4b6:	711a      	strb	r2, [r3, #4]
 801e4b8:	2200      	movs	r2, #0
 801e4ba:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801e4bc:	697b      	ldr	r3, [r7, #20]
 801e4be:	2200      	movs	r2, #0
 801e4c0:	719a      	strb	r2, [r3, #6]
 801e4c2:	2200      	movs	r2, #0
 801e4c4:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801e4c6:	69fb      	ldr	r3, [r7, #28]
 801e4c8:	685b      	ldr	r3, [r3, #4]
 801e4ca:	f103 0008 	add.w	r0, r3, #8
 801e4ce:	687b      	ldr	r3, [r7, #4]
 801e4d0:	685b      	ldr	r3, [r3, #4]
 801e4d2:	221c      	movs	r2, #28
 801e4d4:	4619      	mov	r1, r3
 801e4d6:	f001 fefc 	bl	80202d2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801e4da:	69bb      	ldr	r3, [r7, #24]
 801e4dc:	68db      	ldr	r3, [r3, #12]
 801e4de:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801e4e0:	f107 030c 	add.w	r3, r7, #12
 801e4e4:	4618      	mov	r0, r3
 801e4e6:	f000 f825 	bl	801e534 <ip4_route>
 801e4ea:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801e4ec:	693b      	ldr	r3, [r7, #16]
 801e4ee:	2b00      	cmp	r3, #0
 801e4f0:	d011      	beq.n	801e516 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801e4f2:	697b      	ldr	r3, [r7, #20]
 801e4f4:	2200      	movs	r2, #0
 801e4f6:	709a      	strb	r2, [r3, #2]
 801e4f8:	2200      	movs	r2, #0
 801e4fa:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801e4fc:	f107 020c 	add.w	r2, r7, #12
 801e500:	693b      	ldr	r3, [r7, #16]
 801e502:	9302      	str	r3, [sp, #8]
 801e504:	2301      	movs	r3, #1
 801e506:	9301      	str	r3, [sp, #4]
 801e508:	2300      	movs	r3, #0
 801e50a:	9300      	str	r3, [sp, #0]
 801e50c:	23ff      	movs	r3, #255	@ 0xff
 801e50e:	2100      	movs	r1, #0
 801e510:	69f8      	ldr	r0, [r7, #28]
 801e512:	f000 f9cd 	bl	801e8b0 <ip4_output_if>
  }
  pbuf_free(q);
 801e516:	69f8      	ldr	r0, [r7, #28]
 801e518:	f7f8 fd6e 	bl	8016ff8 <pbuf_free>
 801e51c:	e000      	b.n	801e520 <icmp_send_response+0xc0>
    return;
 801e51e:	bf00      	nop
}
 801e520:	3720      	adds	r7, #32
 801e522:	46bd      	mov	sp, r7
 801e524:	bd80      	pop	{r7, pc}
 801e526:	bf00      	nop
 801e528:	0802381c 	.word	0x0802381c
 801e52c:	080238e8 	.word	0x080238e8
 801e530:	0802388c 	.word	0x0802388c

0801e534 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801e534:	b480      	push	{r7}
 801e536:	b085      	sub	sp, #20
 801e538:	af00      	add	r7, sp, #0
 801e53a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801e53c:	4b33      	ldr	r3, [pc, #204]	@ (801e60c <ip4_route+0xd8>)
 801e53e:	681b      	ldr	r3, [r3, #0]
 801e540:	60fb      	str	r3, [r7, #12]
 801e542:	e036      	b.n	801e5b2 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801e544:	68fb      	ldr	r3, [r7, #12]
 801e546:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e54a:	f003 0301 	and.w	r3, r3, #1
 801e54e:	b2db      	uxtb	r3, r3
 801e550:	2b00      	cmp	r3, #0
 801e552:	d02b      	beq.n	801e5ac <ip4_route+0x78>
 801e554:	68fb      	ldr	r3, [r7, #12]
 801e556:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e55a:	089b      	lsrs	r3, r3, #2
 801e55c:	f003 0301 	and.w	r3, r3, #1
 801e560:	b2db      	uxtb	r3, r3
 801e562:	2b00      	cmp	r3, #0
 801e564:	d022      	beq.n	801e5ac <ip4_route+0x78>
 801e566:	68fb      	ldr	r3, [r7, #12]
 801e568:	3304      	adds	r3, #4
 801e56a:	681b      	ldr	r3, [r3, #0]
 801e56c:	2b00      	cmp	r3, #0
 801e56e:	d01d      	beq.n	801e5ac <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801e570:	687b      	ldr	r3, [r7, #4]
 801e572:	681a      	ldr	r2, [r3, #0]
 801e574:	68fb      	ldr	r3, [r7, #12]
 801e576:	3304      	adds	r3, #4
 801e578:	681b      	ldr	r3, [r3, #0]
 801e57a:	405a      	eors	r2, r3
 801e57c:	68fb      	ldr	r3, [r7, #12]
 801e57e:	3308      	adds	r3, #8
 801e580:	681b      	ldr	r3, [r3, #0]
 801e582:	4013      	ands	r3, r2
 801e584:	2b00      	cmp	r3, #0
 801e586:	d101      	bne.n	801e58c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801e588:	68fb      	ldr	r3, [r7, #12]
 801e58a:	e038      	b.n	801e5fe <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801e58c:	68fb      	ldr	r3, [r7, #12]
 801e58e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e592:	f003 0302 	and.w	r3, r3, #2
 801e596:	2b00      	cmp	r3, #0
 801e598:	d108      	bne.n	801e5ac <ip4_route+0x78>
 801e59a:	687b      	ldr	r3, [r7, #4]
 801e59c:	681a      	ldr	r2, [r3, #0]
 801e59e:	68fb      	ldr	r3, [r7, #12]
 801e5a0:	330c      	adds	r3, #12
 801e5a2:	681b      	ldr	r3, [r3, #0]
 801e5a4:	429a      	cmp	r2, r3
 801e5a6:	d101      	bne.n	801e5ac <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801e5a8:	68fb      	ldr	r3, [r7, #12]
 801e5aa:	e028      	b.n	801e5fe <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801e5ac:	68fb      	ldr	r3, [r7, #12]
 801e5ae:	681b      	ldr	r3, [r3, #0]
 801e5b0:	60fb      	str	r3, [r7, #12]
 801e5b2:	68fb      	ldr	r3, [r7, #12]
 801e5b4:	2b00      	cmp	r3, #0
 801e5b6:	d1c5      	bne.n	801e544 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801e5b8:	4b15      	ldr	r3, [pc, #84]	@ (801e610 <ip4_route+0xdc>)
 801e5ba:	681b      	ldr	r3, [r3, #0]
 801e5bc:	2b00      	cmp	r3, #0
 801e5be:	d01a      	beq.n	801e5f6 <ip4_route+0xc2>
 801e5c0:	4b13      	ldr	r3, [pc, #76]	@ (801e610 <ip4_route+0xdc>)
 801e5c2:	681b      	ldr	r3, [r3, #0]
 801e5c4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e5c8:	f003 0301 	and.w	r3, r3, #1
 801e5cc:	2b00      	cmp	r3, #0
 801e5ce:	d012      	beq.n	801e5f6 <ip4_route+0xc2>
 801e5d0:	4b0f      	ldr	r3, [pc, #60]	@ (801e610 <ip4_route+0xdc>)
 801e5d2:	681b      	ldr	r3, [r3, #0]
 801e5d4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e5d8:	f003 0304 	and.w	r3, r3, #4
 801e5dc:	2b00      	cmp	r3, #0
 801e5de:	d00a      	beq.n	801e5f6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801e5e0:	4b0b      	ldr	r3, [pc, #44]	@ (801e610 <ip4_route+0xdc>)
 801e5e2:	681b      	ldr	r3, [r3, #0]
 801e5e4:	3304      	adds	r3, #4
 801e5e6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801e5e8:	2b00      	cmp	r3, #0
 801e5ea:	d004      	beq.n	801e5f6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801e5ec:	687b      	ldr	r3, [r7, #4]
 801e5ee:	681b      	ldr	r3, [r3, #0]
 801e5f0:	b2db      	uxtb	r3, r3
 801e5f2:	2b7f      	cmp	r3, #127	@ 0x7f
 801e5f4:	d101      	bne.n	801e5fa <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801e5f6:	2300      	movs	r3, #0
 801e5f8:	e001      	b.n	801e5fe <ip4_route+0xca>
  }

  return netif_default;
 801e5fa:	4b05      	ldr	r3, [pc, #20]	@ (801e610 <ip4_route+0xdc>)
 801e5fc:	681b      	ldr	r3, [r3, #0]
}
 801e5fe:	4618      	mov	r0, r3
 801e600:	3714      	adds	r7, #20
 801e602:	46bd      	mov	sp, r7
 801e604:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e608:	4770      	bx	lr
 801e60a:	bf00      	nop
 801e60c:	240144e0 	.word	0x240144e0
 801e610:	240144e4 	.word	0x240144e4

0801e614 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801e614:	b580      	push	{r7, lr}
 801e616:	b082      	sub	sp, #8
 801e618:	af00      	add	r7, sp, #0
 801e61a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e61c:	687b      	ldr	r3, [r7, #4]
 801e61e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e622:	f003 0301 	and.w	r3, r3, #1
 801e626:	b2db      	uxtb	r3, r3
 801e628:	2b00      	cmp	r3, #0
 801e62a:	d016      	beq.n	801e65a <ip4_input_accept+0x46>
 801e62c:	687b      	ldr	r3, [r7, #4]
 801e62e:	3304      	adds	r3, #4
 801e630:	681b      	ldr	r3, [r3, #0]
 801e632:	2b00      	cmp	r3, #0
 801e634:	d011      	beq.n	801e65a <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e636:	4b0b      	ldr	r3, [pc, #44]	@ (801e664 <ip4_input_accept+0x50>)
 801e638:	695a      	ldr	r2, [r3, #20]
 801e63a:	687b      	ldr	r3, [r7, #4]
 801e63c:	3304      	adds	r3, #4
 801e63e:	681b      	ldr	r3, [r3, #0]
 801e640:	429a      	cmp	r2, r3
 801e642:	d008      	beq.n	801e656 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801e644:	4b07      	ldr	r3, [pc, #28]	@ (801e664 <ip4_input_accept+0x50>)
 801e646:	695b      	ldr	r3, [r3, #20]
 801e648:	6879      	ldr	r1, [r7, #4]
 801e64a:	4618      	mov	r0, r3
 801e64c:	f000 fa08 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801e650:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e652:	2b00      	cmp	r3, #0
 801e654:	d001      	beq.n	801e65a <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801e656:	2301      	movs	r3, #1
 801e658:	e000      	b.n	801e65c <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801e65a:	2300      	movs	r3, #0
}
 801e65c:	4618      	mov	r0, r3
 801e65e:	3708      	adds	r7, #8
 801e660:	46bd      	mov	sp, r7
 801e662:	bd80      	pop	{r7, pc}
 801e664:	240113ec 	.word	0x240113ec

0801e668 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801e668:	b580      	push	{r7, lr}
 801e66a:	b086      	sub	sp, #24
 801e66c:	af00      	add	r7, sp, #0
 801e66e:	6078      	str	r0, [r7, #4]
 801e670:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801e672:	687b      	ldr	r3, [r7, #4]
 801e674:	685b      	ldr	r3, [r3, #4]
 801e676:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801e678:	697b      	ldr	r3, [r7, #20]
 801e67a:	781b      	ldrb	r3, [r3, #0]
 801e67c:	091b      	lsrs	r3, r3, #4
 801e67e:	b2db      	uxtb	r3, r3
 801e680:	2b04      	cmp	r3, #4
 801e682:	d004      	beq.n	801e68e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801e684:	6878      	ldr	r0, [r7, #4]
 801e686:	f7f8 fcb7 	bl	8016ff8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801e68a:	2300      	movs	r3, #0
 801e68c:	e107      	b.n	801e89e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e68e:	697b      	ldr	r3, [r7, #20]
 801e690:	781b      	ldrb	r3, [r3, #0]
 801e692:	f003 030f 	and.w	r3, r3, #15
 801e696:	b2db      	uxtb	r3, r3
 801e698:	009b      	lsls	r3, r3, #2
 801e69a:	b2db      	uxtb	r3, r3
 801e69c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e69e:	697b      	ldr	r3, [r7, #20]
 801e6a0:	885b      	ldrh	r3, [r3, #2]
 801e6a2:	b29b      	uxth	r3, r3
 801e6a4:	4618      	mov	r0, r3
 801e6a6:	f7f7 f8b9 	bl	801581c <lwip_htons>
 801e6aa:	4603      	mov	r3, r0
 801e6ac:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801e6ae:	687b      	ldr	r3, [r7, #4]
 801e6b0:	891b      	ldrh	r3, [r3, #8]
 801e6b2:	89ba      	ldrh	r2, [r7, #12]
 801e6b4:	429a      	cmp	r2, r3
 801e6b6:	d204      	bcs.n	801e6c2 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801e6b8:	89bb      	ldrh	r3, [r7, #12]
 801e6ba:	4619      	mov	r1, r3
 801e6bc:	6878      	ldr	r0, [r7, #4]
 801e6be:	f7f8 fb15 	bl	8016cec <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801e6c2:	687b      	ldr	r3, [r7, #4]
 801e6c4:	895b      	ldrh	r3, [r3, #10]
 801e6c6:	89fa      	ldrh	r2, [r7, #14]
 801e6c8:	429a      	cmp	r2, r3
 801e6ca:	d807      	bhi.n	801e6dc <ip4_input+0x74>
 801e6cc:	687b      	ldr	r3, [r7, #4]
 801e6ce:	891b      	ldrh	r3, [r3, #8]
 801e6d0:	89ba      	ldrh	r2, [r7, #12]
 801e6d2:	429a      	cmp	r2, r3
 801e6d4:	d802      	bhi.n	801e6dc <ip4_input+0x74>
 801e6d6:	89fb      	ldrh	r3, [r7, #14]
 801e6d8:	2b13      	cmp	r3, #19
 801e6da:	d804      	bhi.n	801e6e6 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801e6dc:	6878      	ldr	r0, [r7, #4]
 801e6de:	f7f8 fc8b 	bl	8016ff8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801e6e2:	2300      	movs	r3, #0
 801e6e4:	e0db      	b.n	801e89e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e6e6:	697b      	ldr	r3, [r7, #20]
 801e6e8:	691b      	ldr	r3, [r3, #16]
 801e6ea:	4a6f      	ldr	r2, [pc, #444]	@ (801e8a8 <ip4_input+0x240>)
 801e6ec:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801e6ee:	697b      	ldr	r3, [r7, #20]
 801e6f0:	68db      	ldr	r3, [r3, #12]
 801e6f2:	4a6d      	ldr	r2, [pc, #436]	@ (801e8a8 <ip4_input+0x240>)
 801e6f4:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e6f6:	4b6c      	ldr	r3, [pc, #432]	@ (801e8a8 <ip4_input+0x240>)
 801e6f8:	695b      	ldr	r3, [r3, #20]
 801e6fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801e6fe:	2be0      	cmp	r3, #224	@ 0xe0
 801e700:	d112      	bne.n	801e728 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801e702:	683b      	ldr	r3, [r7, #0]
 801e704:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e708:	f003 0301 	and.w	r3, r3, #1
 801e70c:	b2db      	uxtb	r3, r3
 801e70e:	2b00      	cmp	r3, #0
 801e710:	d007      	beq.n	801e722 <ip4_input+0xba>
 801e712:	683b      	ldr	r3, [r7, #0]
 801e714:	3304      	adds	r3, #4
 801e716:	681b      	ldr	r3, [r3, #0]
 801e718:	2b00      	cmp	r3, #0
 801e71a:	d002      	beq.n	801e722 <ip4_input+0xba>
      netif = inp;
 801e71c:	683b      	ldr	r3, [r7, #0]
 801e71e:	613b      	str	r3, [r7, #16]
 801e720:	e02a      	b.n	801e778 <ip4_input+0x110>
    } else {
      netif = NULL;
 801e722:	2300      	movs	r3, #0
 801e724:	613b      	str	r3, [r7, #16]
 801e726:	e027      	b.n	801e778 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801e728:	6838      	ldr	r0, [r7, #0]
 801e72a:	f7ff ff73 	bl	801e614 <ip4_input_accept>
 801e72e:	4603      	mov	r3, r0
 801e730:	2b00      	cmp	r3, #0
 801e732:	d002      	beq.n	801e73a <ip4_input+0xd2>
      netif = inp;
 801e734:	683b      	ldr	r3, [r7, #0]
 801e736:	613b      	str	r3, [r7, #16]
 801e738:	e01e      	b.n	801e778 <ip4_input+0x110>
    } else {
      netif = NULL;
 801e73a:	2300      	movs	r3, #0
 801e73c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801e73e:	4b5a      	ldr	r3, [pc, #360]	@ (801e8a8 <ip4_input+0x240>)
 801e740:	695b      	ldr	r3, [r3, #20]
 801e742:	b2db      	uxtb	r3, r3
 801e744:	2b7f      	cmp	r3, #127	@ 0x7f
 801e746:	d017      	beq.n	801e778 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801e748:	4b58      	ldr	r3, [pc, #352]	@ (801e8ac <ip4_input+0x244>)
 801e74a:	681b      	ldr	r3, [r3, #0]
 801e74c:	613b      	str	r3, [r7, #16]
 801e74e:	e00e      	b.n	801e76e <ip4_input+0x106>
          if (netif == inp) {
 801e750:	693a      	ldr	r2, [r7, #16]
 801e752:	683b      	ldr	r3, [r7, #0]
 801e754:	429a      	cmp	r2, r3
 801e756:	d006      	beq.n	801e766 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801e758:	6938      	ldr	r0, [r7, #16]
 801e75a:	f7ff ff5b 	bl	801e614 <ip4_input_accept>
 801e75e:	4603      	mov	r3, r0
 801e760:	2b00      	cmp	r3, #0
 801e762:	d108      	bne.n	801e776 <ip4_input+0x10e>
 801e764:	e000      	b.n	801e768 <ip4_input+0x100>
            continue;
 801e766:	bf00      	nop
        NETIF_FOREACH(netif) {
 801e768:	693b      	ldr	r3, [r7, #16]
 801e76a:	681b      	ldr	r3, [r3, #0]
 801e76c:	613b      	str	r3, [r7, #16]
 801e76e:	693b      	ldr	r3, [r7, #16]
 801e770:	2b00      	cmp	r3, #0
 801e772:	d1ed      	bne.n	801e750 <ip4_input+0xe8>
 801e774:	e000      	b.n	801e778 <ip4_input+0x110>
            break;
 801e776:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e778:	4b4b      	ldr	r3, [pc, #300]	@ (801e8a8 <ip4_input+0x240>)
 801e77a:	691b      	ldr	r3, [r3, #16]
 801e77c:	6839      	ldr	r1, [r7, #0]
 801e77e:	4618      	mov	r0, r3
 801e780:	f000 f96e 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801e784:	4603      	mov	r3, r0
 801e786:	2b00      	cmp	r3, #0
 801e788:	d105      	bne.n	801e796 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801e78a:	4b47      	ldr	r3, [pc, #284]	@ (801e8a8 <ip4_input+0x240>)
 801e78c:	691b      	ldr	r3, [r3, #16]
 801e78e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e792:	2be0      	cmp	r3, #224	@ 0xe0
 801e794:	d104      	bne.n	801e7a0 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801e796:	6878      	ldr	r0, [r7, #4]
 801e798:	f7f8 fc2e 	bl	8016ff8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801e79c:	2300      	movs	r3, #0
 801e79e:	e07e      	b.n	801e89e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801e7a0:	693b      	ldr	r3, [r7, #16]
 801e7a2:	2b00      	cmp	r3, #0
 801e7a4:	d104      	bne.n	801e7b0 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801e7a6:	6878      	ldr	r0, [r7, #4]
 801e7a8:	f7f8 fc26 	bl	8016ff8 <pbuf_free>
    return ERR_OK;
 801e7ac:	2300      	movs	r3, #0
 801e7ae:	e076      	b.n	801e89e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801e7b0:	697b      	ldr	r3, [r7, #20]
 801e7b2:	88db      	ldrh	r3, [r3, #6]
 801e7b4:	b29b      	uxth	r3, r3
 801e7b6:	461a      	mov	r2, r3
 801e7b8:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801e7bc:	4013      	ands	r3, r2
 801e7be:	2b00      	cmp	r3, #0
 801e7c0:	d00b      	beq.n	801e7da <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801e7c2:	6878      	ldr	r0, [r7, #4]
 801e7c4:	f000 fc92 	bl	801f0ec <ip4_reass>
 801e7c8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801e7ca:	687b      	ldr	r3, [r7, #4]
 801e7cc:	2b00      	cmp	r3, #0
 801e7ce:	d101      	bne.n	801e7d4 <ip4_input+0x16c>
      return ERR_OK;
 801e7d0:	2300      	movs	r3, #0
 801e7d2:	e064      	b.n	801e89e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801e7d4:	687b      	ldr	r3, [r7, #4]
 801e7d6:	685b      	ldr	r3, [r3, #4]
 801e7d8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801e7da:	4a33      	ldr	r2, [pc, #204]	@ (801e8a8 <ip4_input+0x240>)
 801e7dc:	693b      	ldr	r3, [r7, #16]
 801e7de:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801e7e0:	4a31      	ldr	r2, [pc, #196]	@ (801e8a8 <ip4_input+0x240>)
 801e7e2:	683b      	ldr	r3, [r7, #0]
 801e7e4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801e7e6:	4a30      	ldr	r2, [pc, #192]	@ (801e8a8 <ip4_input+0x240>)
 801e7e8:	697b      	ldr	r3, [r7, #20]
 801e7ea:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801e7ec:	697b      	ldr	r3, [r7, #20]
 801e7ee:	781b      	ldrb	r3, [r3, #0]
 801e7f0:	f003 030f 	and.w	r3, r3, #15
 801e7f4:	b2db      	uxtb	r3, r3
 801e7f6:	009b      	lsls	r3, r3, #2
 801e7f8:	b2db      	uxtb	r3, r3
 801e7fa:	461a      	mov	r2, r3
 801e7fc:	4b2a      	ldr	r3, [pc, #168]	@ (801e8a8 <ip4_input+0x240>)
 801e7fe:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801e800:	89fb      	ldrh	r3, [r7, #14]
 801e802:	4619      	mov	r1, r3
 801e804:	6878      	ldr	r0, [r7, #4]
 801e806:	f7f8 fb71 	bl	8016eec <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801e80a:	697b      	ldr	r3, [r7, #20]
 801e80c:	7a5b      	ldrb	r3, [r3, #9]
 801e80e:	2b11      	cmp	r3, #17
 801e810:	d006      	beq.n	801e820 <ip4_input+0x1b8>
 801e812:	2b11      	cmp	r3, #17
 801e814:	dc13      	bgt.n	801e83e <ip4_input+0x1d6>
 801e816:	2b01      	cmp	r3, #1
 801e818:	d00c      	beq.n	801e834 <ip4_input+0x1cc>
 801e81a:	2b06      	cmp	r3, #6
 801e81c:	d005      	beq.n	801e82a <ip4_input+0x1c2>
 801e81e:	e00e      	b.n	801e83e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801e820:	6839      	ldr	r1, [r7, #0]
 801e822:	6878      	ldr	r0, [r7, #4]
 801e824:	f7fe fa12 	bl	801cc4c <udp_input>
        break;
 801e828:	e026      	b.n	801e878 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801e82a:	6839      	ldr	r1, [r7, #0]
 801e82c:	6878      	ldr	r0, [r7, #4]
 801e82e:	f7fa fa29 	bl	8018c84 <tcp_input>
        break;
 801e832:	e021      	b.n	801e878 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801e834:	6839      	ldr	r1, [r7, #0]
 801e836:	6878      	ldr	r0, [r7, #4]
 801e838:	f7ff fcee 	bl	801e218 <icmp_input>
        break;
 801e83c:	e01c      	b.n	801e878 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e83e:	4b1a      	ldr	r3, [pc, #104]	@ (801e8a8 <ip4_input+0x240>)
 801e840:	695b      	ldr	r3, [r3, #20]
 801e842:	6939      	ldr	r1, [r7, #16]
 801e844:	4618      	mov	r0, r3
 801e846:	f000 f90b 	bl	801ea60 <ip4_addr_isbroadcast_u32>
 801e84a:	4603      	mov	r3, r0
 801e84c:	2b00      	cmp	r3, #0
 801e84e:	d10f      	bne.n	801e870 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e850:	4b15      	ldr	r3, [pc, #84]	@ (801e8a8 <ip4_input+0x240>)
 801e852:	695b      	ldr	r3, [r3, #20]
 801e854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e858:	2be0      	cmp	r3, #224	@ 0xe0
 801e85a:	d009      	beq.n	801e870 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801e85c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801e860:	4619      	mov	r1, r3
 801e862:	6878      	ldr	r0, [r7, #4]
 801e864:	f7f8 fbb5 	bl	8016fd2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801e868:	2102      	movs	r1, #2
 801e86a:	6878      	ldr	r0, [r7, #4]
 801e86c:	f7ff fdd8 	bl	801e420 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801e870:	6878      	ldr	r0, [r7, #4]
 801e872:	f7f8 fbc1 	bl	8016ff8 <pbuf_free>
        break;
 801e876:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801e878:	4b0b      	ldr	r3, [pc, #44]	@ (801e8a8 <ip4_input+0x240>)
 801e87a:	2200      	movs	r2, #0
 801e87c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801e87e:	4b0a      	ldr	r3, [pc, #40]	@ (801e8a8 <ip4_input+0x240>)
 801e880:	2200      	movs	r2, #0
 801e882:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801e884:	4b08      	ldr	r3, [pc, #32]	@ (801e8a8 <ip4_input+0x240>)
 801e886:	2200      	movs	r2, #0
 801e888:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801e88a:	4b07      	ldr	r3, [pc, #28]	@ (801e8a8 <ip4_input+0x240>)
 801e88c:	2200      	movs	r2, #0
 801e88e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801e890:	4b05      	ldr	r3, [pc, #20]	@ (801e8a8 <ip4_input+0x240>)
 801e892:	2200      	movs	r2, #0
 801e894:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801e896:	4b04      	ldr	r3, [pc, #16]	@ (801e8a8 <ip4_input+0x240>)
 801e898:	2200      	movs	r2, #0
 801e89a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801e89c:	2300      	movs	r3, #0
}
 801e89e:	4618      	mov	r0, r3
 801e8a0:	3718      	adds	r7, #24
 801e8a2:	46bd      	mov	sp, r7
 801e8a4:	bd80      	pop	{r7, pc}
 801e8a6:	bf00      	nop
 801e8a8:	240113ec 	.word	0x240113ec
 801e8ac:	240144e0 	.word	0x240144e0

0801e8b0 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801e8b0:	b580      	push	{r7, lr}
 801e8b2:	b08a      	sub	sp, #40	@ 0x28
 801e8b4:	af04      	add	r7, sp, #16
 801e8b6:	60f8      	str	r0, [r7, #12]
 801e8b8:	60b9      	str	r1, [r7, #8]
 801e8ba:	607a      	str	r2, [r7, #4]
 801e8bc:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801e8be:	68bb      	ldr	r3, [r7, #8]
 801e8c0:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801e8c2:	687b      	ldr	r3, [r7, #4]
 801e8c4:	2b00      	cmp	r3, #0
 801e8c6:	d009      	beq.n	801e8dc <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801e8c8:	68bb      	ldr	r3, [r7, #8]
 801e8ca:	2b00      	cmp	r3, #0
 801e8cc:	d003      	beq.n	801e8d6 <ip4_output_if+0x26>
 801e8ce:	68bb      	ldr	r3, [r7, #8]
 801e8d0:	681b      	ldr	r3, [r3, #0]
 801e8d2:	2b00      	cmp	r3, #0
 801e8d4:	d102      	bne.n	801e8dc <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801e8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e8d8:	3304      	adds	r3, #4
 801e8da:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e8dc:	78fa      	ldrb	r2, [r7, #3]
 801e8de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e8e0:	9302      	str	r3, [sp, #8]
 801e8e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801e8e6:	9301      	str	r3, [sp, #4]
 801e8e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 801e8ec:	9300      	str	r3, [sp, #0]
 801e8ee:	4613      	mov	r3, r2
 801e8f0:	687a      	ldr	r2, [r7, #4]
 801e8f2:	6979      	ldr	r1, [r7, #20]
 801e8f4:	68f8      	ldr	r0, [r7, #12]
 801e8f6:	f000 f805 	bl	801e904 <ip4_output_if_src>
 801e8fa:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801e8fc:	4618      	mov	r0, r3
 801e8fe:	3718      	adds	r7, #24
 801e900:	46bd      	mov	sp, r7
 801e902:	bd80      	pop	{r7, pc}

0801e904 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801e904:	b580      	push	{r7, lr}
 801e906:	b088      	sub	sp, #32
 801e908:	af00      	add	r7, sp, #0
 801e90a:	60f8      	str	r0, [r7, #12]
 801e90c:	60b9      	str	r1, [r7, #8]
 801e90e:	607a      	str	r2, [r7, #4]
 801e910:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e912:	68fb      	ldr	r3, [r7, #12]
 801e914:	7b9b      	ldrb	r3, [r3, #14]
 801e916:	2b01      	cmp	r3, #1
 801e918:	d006      	beq.n	801e928 <ip4_output_if_src+0x24>
 801e91a:	4b4b      	ldr	r3, [pc, #300]	@ (801ea48 <ip4_output_if_src+0x144>)
 801e91c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801e920:	494a      	ldr	r1, [pc, #296]	@ (801ea4c <ip4_output_if_src+0x148>)
 801e922:	484b      	ldr	r0, [pc, #300]	@ (801ea50 <ip4_output_if_src+0x14c>)
 801e924:	f001 fa9a 	bl	801fe5c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801e928:	687b      	ldr	r3, [r7, #4]
 801e92a:	2b00      	cmp	r3, #0
 801e92c:	d060      	beq.n	801e9f0 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801e92e:	2314      	movs	r3, #20
 801e930:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801e932:	2114      	movs	r1, #20
 801e934:	68f8      	ldr	r0, [r7, #12]
 801e936:	f7f8 fac9 	bl	8016ecc <pbuf_add_header>
 801e93a:	4603      	mov	r3, r0
 801e93c:	2b00      	cmp	r3, #0
 801e93e:	d002      	beq.n	801e946 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e940:	f06f 0301 	mvn.w	r3, #1
 801e944:	e07c      	b.n	801ea40 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801e946:	68fb      	ldr	r3, [r7, #12]
 801e948:	685b      	ldr	r3, [r3, #4]
 801e94a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e94c:	68fb      	ldr	r3, [r7, #12]
 801e94e:	895b      	ldrh	r3, [r3, #10]
 801e950:	2b13      	cmp	r3, #19
 801e952:	d806      	bhi.n	801e962 <ip4_output_if_src+0x5e>
 801e954:	4b3c      	ldr	r3, [pc, #240]	@ (801ea48 <ip4_output_if_src+0x144>)
 801e956:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801e95a:	493e      	ldr	r1, [pc, #248]	@ (801ea54 <ip4_output_if_src+0x150>)
 801e95c:	483c      	ldr	r0, [pc, #240]	@ (801ea50 <ip4_output_if_src+0x14c>)
 801e95e:	f001 fa7d 	bl	801fe5c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801e962:	69fb      	ldr	r3, [r7, #28]
 801e964:	78fa      	ldrb	r2, [r7, #3]
 801e966:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801e968:	69fb      	ldr	r3, [r7, #28]
 801e96a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801e96e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801e970:	687b      	ldr	r3, [r7, #4]
 801e972:	681a      	ldr	r2, [r3, #0]
 801e974:	69fb      	ldr	r3, [r7, #28]
 801e976:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e978:	8b7b      	ldrh	r3, [r7, #26]
 801e97a:	089b      	lsrs	r3, r3, #2
 801e97c:	b29b      	uxth	r3, r3
 801e97e:	b2db      	uxtb	r3, r3
 801e980:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e984:	b2da      	uxtb	r2, r3
 801e986:	69fb      	ldr	r3, [r7, #28]
 801e988:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801e98a:	69fb      	ldr	r3, [r7, #28]
 801e98c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801e990:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e992:	68fb      	ldr	r3, [r7, #12]
 801e994:	891b      	ldrh	r3, [r3, #8]
 801e996:	4618      	mov	r0, r3
 801e998:	f7f6 ff40 	bl	801581c <lwip_htons>
 801e99c:	4603      	mov	r3, r0
 801e99e:	461a      	mov	r2, r3
 801e9a0:	69fb      	ldr	r3, [r7, #28]
 801e9a2:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801e9a4:	69fb      	ldr	r3, [r7, #28]
 801e9a6:	2200      	movs	r2, #0
 801e9a8:	719a      	strb	r2, [r3, #6]
 801e9aa:	2200      	movs	r2, #0
 801e9ac:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e9ae:	4b2a      	ldr	r3, [pc, #168]	@ (801ea58 <ip4_output_if_src+0x154>)
 801e9b0:	881b      	ldrh	r3, [r3, #0]
 801e9b2:	4618      	mov	r0, r3
 801e9b4:	f7f6 ff32 	bl	801581c <lwip_htons>
 801e9b8:	4603      	mov	r3, r0
 801e9ba:	461a      	mov	r2, r3
 801e9bc:	69fb      	ldr	r3, [r7, #28]
 801e9be:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e9c0:	4b25      	ldr	r3, [pc, #148]	@ (801ea58 <ip4_output_if_src+0x154>)
 801e9c2:	881b      	ldrh	r3, [r3, #0]
 801e9c4:	3301      	adds	r3, #1
 801e9c6:	b29a      	uxth	r2, r3
 801e9c8:	4b23      	ldr	r3, [pc, #140]	@ (801ea58 <ip4_output_if_src+0x154>)
 801e9ca:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801e9cc:	68bb      	ldr	r3, [r7, #8]
 801e9ce:	2b00      	cmp	r3, #0
 801e9d0:	d104      	bne.n	801e9dc <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e9d2:	4b22      	ldr	r3, [pc, #136]	@ (801ea5c <ip4_output_if_src+0x158>)
 801e9d4:	681a      	ldr	r2, [r3, #0]
 801e9d6:	69fb      	ldr	r3, [r7, #28]
 801e9d8:	60da      	str	r2, [r3, #12]
 801e9da:	e003      	b.n	801e9e4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e9dc:	68bb      	ldr	r3, [r7, #8]
 801e9de:	681a      	ldr	r2, [r3, #0]
 801e9e0:	69fb      	ldr	r3, [r7, #28]
 801e9e2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801e9e4:	69fb      	ldr	r3, [r7, #28]
 801e9e6:	2200      	movs	r2, #0
 801e9e8:	729a      	strb	r2, [r3, #10]
 801e9ea:	2200      	movs	r2, #0
 801e9ec:	72da      	strb	r2, [r3, #11]
 801e9ee:	e00f      	b.n	801ea10 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801e9f0:	68fb      	ldr	r3, [r7, #12]
 801e9f2:	895b      	ldrh	r3, [r3, #10]
 801e9f4:	2b13      	cmp	r3, #19
 801e9f6:	d802      	bhi.n	801e9fe <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e9f8:	f06f 0301 	mvn.w	r3, #1
 801e9fc:	e020      	b.n	801ea40 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801e9fe:	68fb      	ldr	r3, [r7, #12]
 801ea00:	685b      	ldr	r3, [r3, #4]
 801ea02:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801ea04:	69fb      	ldr	r3, [r7, #28]
 801ea06:	691b      	ldr	r3, [r3, #16]
 801ea08:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801ea0a:	f107 0314 	add.w	r3, r7, #20
 801ea0e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801ea10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ea14:	2b00      	cmp	r3, #0
 801ea16:	d00c      	beq.n	801ea32 <ip4_output_if_src+0x12e>
 801ea18:	68fb      	ldr	r3, [r7, #12]
 801ea1a:	891a      	ldrh	r2, [r3, #8]
 801ea1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ea20:	429a      	cmp	r2, r3
 801ea22:	d906      	bls.n	801ea32 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801ea24:	687a      	ldr	r2, [r7, #4]
 801ea26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801ea28:	68f8      	ldr	r0, [r7, #12]
 801ea2a:	f000 fd53 	bl	801f4d4 <ip4_frag>
 801ea2e:	4603      	mov	r3, r0
 801ea30:	e006      	b.n	801ea40 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801ea32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea34:	695b      	ldr	r3, [r3, #20]
 801ea36:	687a      	ldr	r2, [r7, #4]
 801ea38:	68f9      	ldr	r1, [r7, #12]
 801ea3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ea3c:	4798      	blx	r3
 801ea3e:	4603      	mov	r3, r0
}
 801ea40:	4618      	mov	r0, r3
 801ea42:	3720      	adds	r7, #32
 801ea44:	46bd      	mov	sp, r7
 801ea46:	bd80      	pop	{r7, pc}
 801ea48:	08023914 	.word	0x08023914
 801ea4c:	08023948 	.word	0x08023948
 801ea50:	08023954 	.word	0x08023954
 801ea54:	0802397c 	.word	0x0802397c
 801ea58:	2401463e 	.word	0x2401463e
 801ea5c:	08024524 	.word	0x08024524

0801ea60 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801ea60:	b480      	push	{r7}
 801ea62:	b085      	sub	sp, #20
 801ea64:	af00      	add	r7, sp, #0
 801ea66:	6078      	str	r0, [r7, #4]
 801ea68:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ea6a:	687b      	ldr	r3, [r7, #4]
 801ea6c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ea6e:	687b      	ldr	r3, [r7, #4]
 801ea70:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ea74:	d002      	beq.n	801ea7c <ip4_addr_isbroadcast_u32+0x1c>
 801ea76:	687b      	ldr	r3, [r7, #4]
 801ea78:	2b00      	cmp	r3, #0
 801ea7a:	d101      	bne.n	801ea80 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801ea7c:	2301      	movs	r3, #1
 801ea7e:	e02a      	b.n	801ead6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801ea80:	683b      	ldr	r3, [r7, #0]
 801ea82:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ea86:	f003 0302 	and.w	r3, r3, #2
 801ea8a:	2b00      	cmp	r3, #0
 801ea8c:	d101      	bne.n	801ea92 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801ea8e:	2300      	movs	r3, #0
 801ea90:	e021      	b.n	801ead6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801ea92:	683b      	ldr	r3, [r7, #0]
 801ea94:	3304      	adds	r3, #4
 801ea96:	681b      	ldr	r3, [r3, #0]
 801ea98:	687a      	ldr	r2, [r7, #4]
 801ea9a:	429a      	cmp	r2, r3
 801ea9c:	d101      	bne.n	801eaa2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801ea9e:	2300      	movs	r3, #0
 801eaa0:	e019      	b.n	801ead6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801eaa2:	68fa      	ldr	r2, [r7, #12]
 801eaa4:	683b      	ldr	r3, [r7, #0]
 801eaa6:	3304      	adds	r3, #4
 801eaa8:	681b      	ldr	r3, [r3, #0]
 801eaaa:	405a      	eors	r2, r3
 801eaac:	683b      	ldr	r3, [r7, #0]
 801eaae:	3308      	adds	r3, #8
 801eab0:	681b      	ldr	r3, [r3, #0]
 801eab2:	4013      	ands	r3, r2
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	d10d      	bne.n	801ead4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801eab8:	683b      	ldr	r3, [r7, #0]
 801eaba:	3308      	adds	r3, #8
 801eabc:	681b      	ldr	r3, [r3, #0]
 801eabe:	43da      	mvns	r2, r3
 801eac0:	687b      	ldr	r3, [r7, #4]
 801eac2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801eac4:	683b      	ldr	r3, [r7, #0]
 801eac6:	3308      	adds	r3, #8
 801eac8:	681b      	ldr	r3, [r3, #0]
 801eaca:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801eacc:	429a      	cmp	r2, r3
 801eace:	d101      	bne.n	801ead4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801ead0:	2301      	movs	r3, #1
 801ead2:	e000      	b.n	801ead6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801ead4:	2300      	movs	r3, #0
  }
}
 801ead6:	4618      	mov	r0, r3
 801ead8:	3714      	adds	r7, #20
 801eada:	46bd      	mov	sp, r7
 801eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eae0:	4770      	bx	lr
	...

0801eae4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801eae4:	b580      	push	{r7, lr}
 801eae6:	b084      	sub	sp, #16
 801eae8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801eaea:	2300      	movs	r3, #0
 801eaec:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801eaee:	4b12      	ldr	r3, [pc, #72]	@ (801eb38 <ip_reass_tmr+0x54>)
 801eaf0:	681b      	ldr	r3, [r3, #0]
 801eaf2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801eaf4:	e018      	b.n	801eb28 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801eaf6:	68fb      	ldr	r3, [r7, #12]
 801eaf8:	7fdb      	ldrb	r3, [r3, #31]
 801eafa:	2b00      	cmp	r3, #0
 801eafc:	d00b      	beq.n	801eb16 <ip_reass_tmr+0x32>
      r->timer--;
 801eafe:	68fb      	ldr	r3, [r7, #12]
 801eb00:	7fdb      	ldrb	r3, [r3, #31]
 801eb02:	3b01      	subs	r3, #1
 801eb04:	b2da      	uxtb	r2, r3
 801eb06:	68fb      	ldr	r3, [r7, #12]
 801eb08:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801eb0a:	68fb      	ldr	r3, [r7, #12]
 801eb0c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801eb0e:	68fb      	ldr	r3, [r7, #12]
 801eb10:	681b      	ldr	r3, [r3, #0]
 801eb12:	60fb      	str	r3, [r7, #12]
 801eb14:	e008      	b.n	801eb28 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801eb16:	68fb      	ldr	r3, [r7, #12]
 801eb18:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801eb1a:	68fb      	ldr	r3, [r7, #12]
 801eb1c:	681b      	ldr	r3, [r3, #0]
 801eb1e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801eb20:	68b9      	ldr	r1, [r7, #8]
 801eb22:	6878      	ldr	r0, [r7, #4]
 801eb24:	f000 f80a 	bl	801eb3c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801eb28:	68fb      	ldr	r3, [r7, #12]
 801eb2a:	2b00      	cmp	r3, #0
 801eb2c:	d1e3      	bne.n	801eaf6 <ip_reass_tmr+0x12>
    }
  }
}
 801eb2e:	bf00      	nop
 801eb30:	bf00      	nop
 801eb32:	3710      	adds	r7, #16
 801eb34:	46bd      	mov	sp, r7
 801eb36:	bd80      	pop	{r7, pc}
 801eb38:	24014640 	.word	0x24014640

0801eb3c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801eb3c:	b580      	push	{r7, lr}
 801eb3e:	b088      	sub	sp, #32
 801eb40:	af00      	add	r7, sp, #0
 801eb42:	6078      	str	r0, [r7, #4]
 801eb44:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801eb46:	2300      	movs	r3, #0
 801eb48:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801eb4a:	683a      	ldr	r2, [r7, #0]
 801eb4c:	687b      	ldr	r3, [r7, #4]
 801eb4e:	429a      	cmp	r2, r3
 801eb50:	d105      	bne.n	801eb5e <ip_reass_free_complete_datagram+0x22>
 801eb52:	4b45      	ldr	r3, [pc, #276]	@ (801ec68 <ip_reass_free_complete_datagram+0x12c>)
 801eb54:	22ab      	movs	r2, #171	@ 0xab
 801eb56:	4945      	ldr	r1, [pc, #276]	@ (801ec6c <ip_reass_free_complete_datagram+0x130>)
 801eb58:	4845      	ldr	r0, [pc, #276]	@ (801ec70 <ip_reass_free_complete_datagram+0x134>)
 801eb5a:	f001 f97f 	bl	801fe5c <iprintf>
  if (prev != NULL) {
 801eb5e:	683b      	ldr	r3, [r7, #0]
 801eb60:	2b00      	cmp	r3, #0
 801eb62:	d00a      	beq.n	801eb7a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801eb64:	683b      	ldr	r3, [r7, #0]
 801eb66:	681b      	ldr	r3, [r3, #0]
 801eb68:	687a      	ldr	r2, [r7, #4]
 801eb6a:	429a      	cmp	r2, r3
 801eb6c:	d005      	beq.n	801eb7a <ip_reass_free_complete_datagram+0x3e>
 801eb6e:	4b3e      	ldr	r3, [pc, #248]	@ (801ec68 <ip_reass_free_complete_datagram+0x12c>)
 801eb70:	22ad      	movs	r2, #173	@ 0xad
 801eb72:	4940      	ldr	r1, [pc, #256]	@ (801ec74 <ip_reass_free_complete_datagram+0x138>)
 801eb74:	483e      	ldr	r0, [pc, #248]	@ (801ec70 <ip_reass_free_complete_datagram+0x134>)
 801eb76:	f001 f971 	bl	801fe5c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801eb7a:	687b      	ldr	r3, [r7, #4]
 801eb7c:	685b      	ldr	r3, [r3, #4]
 801eb7e:	685b      	ldr	r3, [r3, #4]
 801eb80:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801eb82:	697b      	ldr	r3, [r7, #20]
 801eb84:	889b      	ldrh	r3, [r3, #4]
 801eb86:	b29b      	uxth	r3, r3
 801eb88:	2b00      	cmp	r3, #0
 801eb8a:	d12a      	bne.n	801ebe2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801eb8c:	687b      	ldr	r3, [r7, #4]
 801eb8e:	685b      	ldr	r3, [r3, #4]
 801eb90:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801eb92:	697b      	ldr	r3, [r7, #20]
 801eb94:	681a      	ldr	r2, [r3, #0]
 801eb96:	687b      	ldr	r3, [r7, #4]
 801eb98:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801eb9a:	69bb      	ldr	r3, [r7, #24]
 801eb9c:	6858      	ldr	r0, [r3, #4]
 801eb9e:	687b      	ldr	r3, [r7, #4]
 801eba0:	3308      	adds	r3, #8
 801eba2:	2214      	movs	r2, #20
 801eba4:	4619      	mov	r1, r3
 801eba6:	f001 fb94 	bl	80202d2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801ebaa:	2101      	movs	r1, #1
 801ebac:	69b8      	ldr	r0, [r7, #24]
 801ebae:	f7ff fc47 	bl	801e440 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801ebb2:	69b8      	ldr	r0, [r7, #24]
 801ebb4:	f7f8 faae 	bl	8017114 <pbuf_clen>
 801ebb8:	4603      	mov	r3, r0
 801ebba:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801ebbc:	8bfa      	ldrh	r2, [r7, #30]
 801ebbe:	8a7b      	ldrh	r3, [r7, #18]
 801ebc0:	4413      	add	r3, r2
 801ebc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ebc6:	db05      	blt.n	801ebd4 <ip_reass_free_complete_datagram+0x98>
 801ebc8:	4b27      	ldr	r3, [pc, #156]	@ (801ec68 <ip_reass_free_complete_datagram+0x12c>)
 801ebca:	22bc      	movs	r2, #188	@ 0xbc
 801ebcc:	492a      	ldr	r1, [pc, #168]	@ (801ec78 <ip_reass_free_complete_datagram+0x13c>)
 801ebce:	4828      	ldr	r0, [pc, #160]	@ (801ec70 <ip_reass_free_complete_datagram+0x134>)
 801ebd0:	f001 f944 	bl	801fe5c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801ebd4:	8bfa      	ldrh	r2, [r7, #30]
 801ebd6:	8a7b      	ldrh	r3, [r7, #18]
 801ebd8:	4413      	add	r3, r2
 801ebda:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801ebdc:	69b8      	ldr	r0, [r7, #24]
 801ebde:	f7f8 fa0b 	bl	8016ff8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801ebe2:	687b      	ldr	r3, [r7, #4]
 801ebe4:	685b      	ldr	r3, [r3, #4]
 801ebe6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801ebe8:	e01f      	b.n	801ec2a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801ebea:	69bb      	ldr	r3, [r7, #24]
 801ebec:	685b      	ldr	r3, [r3, #4]
 801ebee:	617b      	str	r3, [r7, #20]
    pcur = p;
 801ebf0:	69bb      	ldr	r3, [r7, #24]
 801ebf2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801ebf4:	697b      	ldr	r3, [r7, #20]
 801ebf6:	681b      	ldr	r3, [r3, #0]
 801ebf8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801ebfa:	68f8      	ldr	r0, [r7, #12]
 801ebfc:	f7f8 fa8a 	bl	8017114 <pbuf_clen>
 801ec00:	4603      	mov	r3, r0
 801ec02:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801ec04:	8bfa      	ldrh	r2, [r7, #30]
 801ec06:	8a7b      	ldrh	r3, [r7, #18]
 801ec08:	4413      	add	r3, r2
 801ec0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ec0e:	db05      	blt.n	801ec1c <ip_reass_free_complete_datagram+0xe0>
 801ec10:	4b15      	ldr	r3, [pc, #84]	@ (801ec68 <ip_reass_free_complete_datagram+0x12c>)
 801ec12:	22cc      	movs	r2, #204	@ 0xcc
 801ec14:	4918      	ldr	r1, [pc, #96]	@ (801ec78 <ip_reass_free_complete_datagram+0x13c>)
 801ec16:	4816      	ldr	r0, [pc, #88]	@ (801ec70 <ip_reass_free_complete_datagram+0x134>)
 801ec18:	f001 f920 	bl	801fe5c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801ec1c:	8bfa      	ldrh	r2, [r7, #30]
 801ec1e:	8a7b      	ldrh	r3, [r7, #18]
 801ec20:	4413      	add	r3, r2
 801ec22:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801ec24:	68f8      	ldr	r0, [r7, #12]
 801ec26:	f7f8 f9e7 	bl	8016ff8 <pbuf_free>
  while (p != NULL) {
 801ec2a:	69bb      	ldr	r3, [r7, #24]
 801ec2c:	2b00      	cmp	r3, #0
 801ec2e:	d1dc      	bne.n	801ebea <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801ec30:	6839      	ldr	r1, [r7, #0]
 801ec32:	6878      	ldr	r0, [r7, #4]
 801ec34:	f000 f8c2 	bl	801edbc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801ec38:	4b10      	ldr	r3, [pc, #64]	@ (801ec7c <ip_reass_free_complete_datagram+0x140>)
 801ec3a:	881b      	ldrh	r3, [r3, #0]
 801ec3c:	8bfa      	ldrh	r2, [r7, #30]
 801ec3e:	429a      	cmp	r2, r3
 801ec40:	d905      	bls.n	801ec4e <ip_reass_free_complete_datagram+0x112>
 801ec42:	4b09      	ldr	r3, [pc, #36]	@ (801ec68 <ip_reass_free_complete_datagram+0x12c>)
 801ec44:	22d2      	movs	r2, #210	@ 0xd2
 801ec46:	490e      	ldr	r1, [pc, #56]	@ (801ec80 <ip_reass_free_complete_datagram+0x144>)
 801ec48:	4809      	ldr	r0, [pc, #36]	@ (801ec70 <ip_reass_free_complete_datagram+0x134>)
 801ec4a:	f001 f907 	bl	801fe5c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801ec4e:	4b0b      	ldr	r3, [pc, #44]	@ (801ec7c <ip_reass_free_complete_datagram+0x140>)
 801ec50:	881a      	ldrh	r2, [r3, #0]
 801ec52:	8bfb      	ldrh	r3, [r7, #30]
 801ec54:	1ad3      	subs	r3, r2, r3
 801ec56:	b29a      	uxth	r2, r3
 801ec58:	4b08      	ldr	r3, [pc, #32]	@ (801ec7c <ip_reass_free_complete_datagram+0x140>)
 801ec5a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801ec5c:	8bfb      	ldrh	r3, [r7, #30]
}
 801ec5e:	4618      	mov	r0, r3
 801ec60:	3720      	adds	r7, #32
 801ec62:	46bd      	mov	sp, r7
 801ec64:	bd80      	pop	{r7, pc}
 801ec66:	bf00      	nop
 801ec68:	080239ac 	.word	0x080239ac
 801ec6c:	080239e8 	.word	0x080239e8
 801ec70:	080239f4 	.word	0x080239f4
 801ec74:	08023a1c 	.word	0x08023a1c
 801ec78:	08023a30 	.word	0x08023a30
 801ec7c:	24014644 	.word	0x24014644
 801ec80:	08023a50 	.word	0x08023a50

0801ec84 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801ec84:	b580      	push	{r7, lr}
 801ec86:	b08a      	sub	sp, #40	@ 0x28
 801ec88:	af00      	add	r7, sp, #0
 801ec8a:	6078      	str	r0, [r7, #4]
 801ec8c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801ec8e:	2300      	movs	r3, #0
 801ec90:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801ec92:	2300      	movs	r3, #0
 801ec94:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801ec96:	2300      	movs	r3, #0
 801ec98:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801ec9a:	2300      	movs	r3, #0
 801ec9c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801ec9e:	2300      	movs	r3, #0
 801eca0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801eca2:	4b28      	ldr	r3, [pc, #160]	@ (801ed44 <ip_reass_remove_oldest_datagram+0xc0>)
 801eca4:	681b      	ldr	r3, [r3, #0]
 801eca6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801eca8:	e030      	b.n	801ed0c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801ecaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecac:	695a      	ldr	r2, [r3, #20]
 801ecae:	687b      	ldr	r3, [r7, #4]
 801ecb0:	68db      	ldr	r3, [r3, #12]
 801ecb2:	429a      	cmp	r2, r3
 801ecb4:	d10c      	bne.n	801ecd0 <ip_reass_remove_oldest_datagram+0x4c>
 801ecb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecb8:	699a      	ldr	r2, [r3, #24]
 801ecba:	687b      	ldr	r3, [r7, #4]
 801ecbc:	691b      	ldr	r3, [r3, #16]
 801ecbe:	429a      	cmp	r2, r3
 801ecc0:	d106      	bne.n	801ecd0 <ip_reass_remove_oldest_datagram+0x4c>
 801ecc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecc4:	899a      	ldrh	r2, [r3, #12]
 801ecc6:	687b      	ldr	r3, [r7, #4]
 801ecc8:	889b      	ldrh	r3, [r3, #4]
 801ecca:	b29b      	uxth	r3, r3
 801eccc:	429a      	cmp	r2, r3
 801ecce:	d014      	beq.n	801ecfa <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801ecd0:	693b      	ldr	r3, [r7, #16]
 801ecd2:	3301      	adds	r3, #1
 801ecd4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801ecd6:	6a3b      	ldr	r3, [r7, #32]
 801ecd8:	2b00      	cmp	r3, #0
 801ecda:	d104      	bne.n	801ece6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801ecdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecde:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801ece0:	69fb      	ldr	r3, [r7, #28]
 801ece2:	61bb      	str	r3, [r7, #24]
 801ece4:	e009      	b.n	801ecfa <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801ece6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ece8:	7fda      	ldrb	r2, [r3, #31]
 801ecea:	6a3b      	ldr	r3, [r7, #32]
 801ecec:	7fdb      	ldrb	r3, [r3, #31]
 801ecee:	429a      	cmp	r2, r3
 801ecf0:	d803      	bhi.n	801ecfa <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801ecf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecf4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801ecf6:	69fb      	ldr	r3, [r7, #28]
 801ecf8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801ecfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecfc:	681b      	ldr	r3, [r3, #0]
 801ecfe:	2b00      	cmp	r3, #0
 801ed00:	d001      	beq.n	801ed06 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801ed02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ed04:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801ed06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ed08:	681b      	ldr	r3, [r3, #0]
 801ed0a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801ed0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ed0e:	2b00      	cmp	r3, #0
 801ed10:	d1cb      	bne.n	801ecaa <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801ed12:	6a3b      	ldr	r3, [r7, #32]
 801ed14:	2b00      	cmp	r3, #0
 801ed16:	d008      	beq.n	801ed2a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801ed18:	69b9      	ldr	r1, [r7, #24]
 801ed1a:	6a38      	ldr	r0, [r7, #32]
 801ed1c:	f7ff ff0e 	bl	801eb3c <ip_reass_free_complete_datagram>
 801ed20:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801ed22:	697a      	ldr	r2, [r7, #20]
 801ed24:	68fb      	ldr	r3, [r7, #12]
 801ed26:	4413      	add	r3, r2
 801ed28:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801ed2a:	697a      	ldr	r2, [r7, #20]
 801ed2c:	683b      	ldr	r3, [r7, #0]
 801ed2e:	429a      	cmp	r2, r3
 801ed30:	da02      	bge.n	801ed38 <ip_reass_remove_oldest_datagram+0xb4>
 801ed32:	693b      	ldr	r3, [r7, #16]
 801ed34:	2b01      	cmp	r3, #1
 801ed36:	dcac      	bgt.n	801ec92 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801ed38:	697b      	ldr	r3, [r7, #20]
}
 801ed3a:	4618      	mov	r0, r3
 801ed3c:	3728      	adds	r7, #40	@ 0x28
 801ed3e:	46bd      	mov	sp, r7
 801ed40:	bd80      	pop	{r7, pc}
 801ed42:	bf00      	nop
 801ed44:	24014640 	.word	0x24014640

0801ed48 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801ed48:	b580      	push	{r7, lr}
 801ed4a:	b084      	sub	sp, #16
 801ed4c:	af00      	add	r7, sp, #0
 801ed4e:	6078      	str	r0, [r7, #4]
 801ed50:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ed52:	2004      	movs	r0, #4
 801ed54:	f7f7 fa36 	bl	80161c4 <memp_malloc>
 801ed58:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801ed5a:	68fb      	ldr	r3, [r7, #12]
 801ed5c:	2b00      	cmp	r3, #0
 801ed5e:	d110      	bne.n	801ed82 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801ed60:	6839      	ldr	r1, [r7, #0]
 801ed62:	6878      	ldr	r0, [r7, #4]
 801ed64:	f7ff ff8e 	bl	801ec84 <ip_reass_remove_oldest_datagram>
 801ed68:	4602      	mov	r2, r0
 801ed6a:	683b      	ldr	r3, [r7, #0]
 801ed6c:	4293      	cmp	r3, r2
 801ed6e:	dc03      	bgt.n	801ed78 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ed70:	2004      	movs	r0, #4
 801ed72:	f7f7 fa27 	bl	80161c4 <memp_malloc>
 801ed76:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801ed78:	68fb      	ldr	r3, [r7, #12]
 801ed7a:	2b00      	cmp	r3, #0
 801ed7c:	d101      	bne.n	801ed82 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801ed7e:	2300      	movs	r3, #0
 801ed80:	e016      	b.n	801edb0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ed82:	2220      	movs	r2, #32
 801ed84:	2100      	movs	r1, #0
 801ed86:	68f8      	ldr	r0, [r7, #12]
 801ed88:	f001 f9c0 	bl	802010c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801ed8c:	68fb      	ldr	r3, [r7, #12]
 801ed8e:	220f      	movs	r2, #15
 801ed90:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801ed92:	4b09      	ldr	r3, [pc, #36]	@ (801edb8 <ip_reass_enqueue_new_datagram+0x70>)
 801ed94:	681a      	ldr	r2, [r3, #0]
 801ed96:	68fb      	ldr	r3, [r7, #12]
 801ed98:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801ed9a:	4a07      	ldr	r2, [pc, #28]	@ (801edb8 <ip_reass_enqueue_new_datagram+0x70>)
 801ed9c:	68fb      	ldr	r3, [r7, #12]
 801ed9e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801eda0:	68fb      	ldr	r3, [r7, #12]
 801eda2:	3308      	adds	r3, #8
 801eda4:	2214      	movs	r2, #20
 801eda6:	6879      	ldr	r1, [r7, #4]
 801eda8:	4618      	mov	r0, r3
 801edaa:	f001 fa92 	bl	80202d2 <memcpy>
  return ipr;
 801edae:	68fb      	ldr	r3, [r7, #12]
}
 801edb0:	4618      	mov	r0, r3
 801edb2:	3710      	adds	r7, #16
 801edb4:	46bd      	mov	sp, r7
 801edb6:	bd80      	pop	{r7, pc}
 801edb8:	24014640 	.word	0x24014640

0801edbc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801edbc:	b580      	push	{r7, lr}
 801edbe:	b082      	sub	sp, #8
 801edc0:	af00      	add	r7, sp, #0
 801edc2:	6078      	str	r0, [r7, #4]
 801edc4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801edc6:	4b10      	ldr	r3, [pc, #64]	@ (801ee08 <ip_reass_dequeue_datagram+0x4c>)
 801edc8:	681b      	ldr	r3, [r3, #0]
 801edca:	687a      	ldr	r2, [r7, #4]
 801edcc:	429a      	cmp	r2, r3
 801edce:	d104      	bne.n	801edda <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801edd0:	687b      	ldr	r3, [r7, #4]
 801edd2:	681b      	ldr	r3, [r3, #0]
 801edd4:	4a0c      	ldr	r2, [pc, #48]	@ (801ee08 <ip_reass_dequeue_datagram+0x4c>)
 801edd6:	6013      	str	r3, [r2, #0]
 801edd8:	e00d      	b.n	801edf6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801edda:	683b      	ldr	r3, [r7, #0]
 801eddc:	2b00      	cmp	r3, #0
 801edde:	d106      	bne.n	801edee <ip_reass_dequeue_datagram+0x32>
 801ede0:	4b0a      	ldr	r3, [pc, #40]	@ (801ee0c <ip_reass_dequeue_datagram+0x50>)
 801ede2:	f240 1245 	movw	r2, #325	@ 0x145
 801ede6:	490a      	ldr	r1, [pc, #40]	@ (801ee10 <ip_reass_dequeue_datagram+0x54>)
 801ede8:	480a      	ldr	r0, [pc, #40]	@ (801ee14 <ip_reass_dequeue_datagram+0x58>)
 801edea:	f001 f837 	bl	801fe5c <iprintf>
    prev->next = ipr->next;
 801edee:	687b      	ldr	r3, [r7, #4]
 801edf0:	681a      	ldr	r2, [r3, #0]
 801edf2:	683b      	ldr	r3, [r7, #0]
 801edf4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801edf6:	6879      	ldr	r1, [r7, #4]
 801edf8:	2004      	movs	r0, #4
 801edfa:	f7f7 fa59 	bl	80162b0 <memp_free>
}
 801edfe:	bf00      	nop
 801ee00:	3708      	adds	r7, #8
 801ee02:	46bd      	mov	sp, r7
 801ee04:	bd80      	pop	{r7, pc}
 801ee06:	bf00      	nop
 801ee08:	24014640 	.word	0x24014640
 801ee0c:	080239ac 	.word	0x080239ac
 801ee10:	08023a74 	.word	0x08023a74
 801ee14:	080239f4 	.word	0x080239f4

0801ee18 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801ee18:	b580      	push	{r7, lr}
 801ee1a:	b08c      	sub	sp, #48	@ 0x30
 801ee1c:	af00      	add	r7, sp, #0
 801ee1e:	60f8      	str	r0, [r7, #12]
 801ee20:	60b9      	str	r1, [r7, #8]
 801ee22:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801ee24:	2300      	movs	r3, #0
 801ee26:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801ee28:	2301      	movs	r3, #1
 801ee2a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801ee2c:	68bb      	ldr	r3, [r7, #8]
 801ee2e:	685b      	ldr	r3, [r3, #4]
 801ee30:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ee32:	69fb      	ldr	r3, [r7, #28]
 801ee34:	885b      	ldrh	r3, [r3, #2]
 801ee36:	b29b      	uxth	r3, r3
 801ee38:	4618      	mov	r0, r3
 801ee3a:	f7f6 fcef 	bl	801581c <lwip_htons>
 801ee3e:	4603      	mov	r3, r0
 801ee40:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801ee42:	69fb      	ldr	r3, [r7, #28]
 801ee44:	781b      	ldrb	r3, [r3, #0]
 801ee46:	f003 030f 	and.w	r3, r3, #15
 801ee4a:	b2db      	uxtb	r3, r3
 801ee4c:	009b      	lsls	r3, r3, #2
 801ee4e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801ee50:	7e7b      	ldrb	r3, [r7, #25]
 801ee52:	b29b      	uxth	r3, r3
 801ee54:	8b7a      	ldrh	r2, [r7, #26]
 801ee56:	429a      	cmp	r2, r3
 801ee58:	d202      	bcs.n	801ee60 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ee5a:	f04f 33ff 	mov.w	r3, #4294967295
 801ee5e:	e135      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801ee60:	7e7b      	ldrb	r3, [r7, #25]
 801ee62:	b29b      	uxth	r3, r3
 801ee64:	8b7a      	ldrh	r2, [r7, #26]
 801ee66:	1ad3      	subs	r3, r2, r3
 801ee68:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801ee6a:	69fb      	ldr	r3, [r7, #28]
 801ee6c:	88db      	ldrh	r3, [r3, #6]
 801ee6e:	b29b      	uxth	r3, r3
 801ee70:	4618      	mov	r0, r3
 801ee72:	f7f6 fcd3 	bl	801581c <lwip_htons>
 801ee76:	4603      	mov	r3, r0
 801ee78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ee7c:	b29b      	uxth	r3, r3
 801ee7e:	00db      	lsls	r3, r3, #3
 801ee80:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801ee82:	68bb      	ldr	r3, [r7, #8]
 801ee84:	685b      	ldr	r3, [r3, #4]
 801ee86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801ee88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ee8a:	2200      	movs	r2, #0
 801ee8c:	701a      	strb	r2, [r3, #0]
 801ee8e:	2200      	movs	r2, #0
 801ee90:	705a      	strb	r2, [r3, #1]
 801ee92:	2200      	movs	r2, #0
 801ee94:	709a      	strb	r2, [r3, #2]
 801ee96:	2200      	movs	r2, #0
 801ee98:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801ee9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ee9c:	8afa      	ldrh	r2, [r7, #22]
 801ee9e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801eea0:	8afa      	ldrh	r2, [r7, #22]
 801eea2:	8b7b      	ldrh	r3, [r7, #26]
 801eea4:	4413      	add	r3, r2
 801eea6:	b29a      	uxth	r2, r3
 801eea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eeaa:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801eeac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eeae:	88db      	ldrh	r3, [r3, #6]
 801eeb0:	b29b      	uxth	r3, r3
 801eeb2:	8afa      	ldrh	r2, [r7, #22]
 801eeb4:	429a      	cmp	r2, r3
 801eeb6:	d902      	bls.n	801eebe <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801eeb8:	f04f 33ff 	mov.w	r3, #4294967295
 801eebc:	e106      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801eebe:	68fb      	ldr	r3, [r7, #12]
 801eec0:	685b      	ldr	r3, [r3, #4]
 801eec2:	627b      	str	r3, [r7, #36]	@ 0x24
 801eec4:	e068      	b.n	801ef98 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801eec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801eec8:	685b      	ldr	r3, [r3, #4]
 801eeca:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801eecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eece:	889b      	ldrh	r3, [r3, #4]
 801eed0:	b29a      	uxth	r2, r3
 801eed2:	693b      	ldr	r3, [r7, #16]
 801eed4:	889b      	ldrh	r3, [r3, #4]
 801eed6:	b29b      	uxth	r3, r3
 801eed8:	429a      	cmp	r2, r3
 801eeda:	d235      	bcs.n	801ef48 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801eedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801eee0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801eee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eee4:	2b00      	cmp	r3, #0
 801eee6:	d020      	beq.n	801ef2a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801eee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eeea:	889b      	ldrh	r3, [r3, #4]
 801eeec:	b29a      	uxth	r2, r3
 801eeee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eef0:	88db      	ldrh	r3, [r3, #6]
 801eef2:	b29b      	uxth	r3, r3
 801eef4:	429a      	cmp	r2, r3
 801eef6:	d307      	bcc.n	801ef08 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801eef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eefa:	88db      	ldrh	r3, [r3, #6]
 801eefc:	b29a      	uxth	r2, r3
 801eefe:	693b      	ldr	r3, [r7, #16]
 801ef00:	889b      	ldrh	r3, [r3, #4]
 801ef02:	b29b      	uxth	r3, r3
 801ef04:	429a      	cmp	r2, r3
 801ef06:	d902      	bls.n	801ef0e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ef08:	f04f 33ff 	mov.w	r3, #4294967295
 801ef0c:	e0de      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801ef0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef10:	68ba      	ldr	r2, [r7, #8]
 801ef12:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801ef14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef16:	88db      	ldrh	r3, [r3, #6]
 801ef18:	b29a      	uxth	r2, r3
 801ef1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef1c:	889b      	ldrh	r3, [r3, #4]
 801ef1e:	b29b      	uxth	r3, r3
 801ef20:	429a      	cmp	r2, r3
 801ef22:	d03d      	beq.n	801efa0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ef24:	2300      	movs	r3, #0
 801ef26:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801ef28:	e03a      	b.n	801efa0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801ef2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef2c:	88db      	ldrh	r3, [r3, #6]
 801ef2e:	b29a      	uxth	r2, r3
 801ef30:	693b      	ldr	r3, [r7, #16]
 801ef32:	889b      	ldrh	r3, [r3, #4]
 801ef34:	b29b      	uxth	r3, r3
 801ef36:	429a      	cmp	r2, r3
 801ef38:	d902      	bls.n	801ef40 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ef3a:	f04f 33ff 	mov.w	r3, #4294967295
 801ef3e:	e0c5      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801ef40:	68fb      	ldr	r3, [r7, #12]
 801ef42:	68ba      	ldr	r2, [r7, #8]
 801ef44:	605a      	str	r2, [r3, #4]
      break;
 801ef46:	e02b      	b.n	801efa0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801ef48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef4a:	889b      	ldrh	r3, [r3, #4]
 801ef4c:	b29a      	uxth	r2, r3
 801ef4e:	693b      	ldr	r3, [r7, #16]
 801ef50:	889b      	ldrh	r3, [r3, #4]
 801ef52:	b29b      	uxth	r3, r3
 801ef54:	429a      	cmp	r2, r3
 801ef56:	d102      	bne.n	801ef5e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ef58:	f04f 33ff 	mov.w	r3, #4294967295
 801ef5c:	e0b6      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801ef5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef60:	889b      	ldrh	r3, [r3, #4]
 801ef62:	b29a      	uxth	r2, r3
 801ef64:	693b      	ldr	r3, [r7, #16]
 801ef66:	88db      	ldrh	r3, [r3, #6]
 801ef68:	b29b      	uxth	r3, r3
 801ef6a:	429a      	cmp	r2, r3
 801ef6c:	d202      	bcs.n	801ef74 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ef6e:	f04f 33ff 	mov.w	r3, #4294967295
 801ef72:	e0ab      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ef74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef76:	2b00      	cmp	r3, #0
 801ef78:	d009      	beq.n	801ef8e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801ef7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef7c:	88db      	ldrh	r3, [r3, #6]
 801ef7e:	b29a      	uxth	r2, r3
 801ef80:	693b      	ldr	r3, [r7, #16]
 801ef82:	889b      	ldrh	r3, [r3, #4]
 801ef84:	b29b      	uxth	r3, r3
 801ef86:	429a      	cmp	r2, r3
 801ef88:	d001      	beq.n	801ef8e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ef8a:	2300      	movs	r3, #0
 801ef8c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ef8e:	693b      	ldr	r3, [r7, #16]
 801ef90:	681b      	ldr	r3, [r3, #0]
 801ef92:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801ef94:	693b      	ldr	r3, [r7, #16]
 801ef96:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801ef98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ef9a:	2b00      	cmp	r3, #0
 801ef9c:	d193      	bne.n	801eec6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ef9e:	e000      	b.n	801efa2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801efa0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801efa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801efa4:	2b00      	cmp	r3, #0
 801efa6:	d12d      	bne.n	801f004 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801efa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801efaa:	2b00      	cmp	r3, #0
 801efac:	d01c      	beq.n	801efe8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801efae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801efb0:	88db      	ldrh	r3, [r3, #6]
 801efb2:	b29a      	uxth	r2, r3
 801efb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801efb6:	889b      	ldrh	r3, [r3, #4]
 801efb8:	b29b      	uxth	r3, r3
 801efba:	429a      	cmp	r2, r3
 801efbc:	d906      	bls.n	801efcc <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801efbe:	4b45      	ldr	r3, [pc, #276]	@ (801f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801efc0:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801efc4:	4944      	ldr	r1, [pc, #272]	@ (801f0d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801efc6:	4845      	ldr	r0, [pc, #276]	@ (801f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801efc8:	f000 ff48 	bl	801fe5c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801efcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801efce:	68ba      	ldr	r2, [r7, #8]
 801efd0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801efd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801efd4:	88db      	ldrh	r3, [r3, #6]
 801efd6:	b29a      	uxth	r2, r3
 801efd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801efda:	889b      	ldrh	r3, [r3, #4]
 801efdc:	b29b      	uxth	r3, r3
 801efde:	429a      	cmp	r2, r3
 801efe0:	d010      	beq.n	801f004 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801efe2:	2300      	movs	r3, #0
 801efe4:	623b      	str	r3, [r7, #32]
 801efe6:	e00d      	b.n	801f004 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801efe8:	68fb      	ldr	r3, [r7, #12]
 801efea:	685b      	ldr	r3, [r3, #4]
 801efec:	2b00      	cmp	r3, #0
 801efee:	d006      	beq.n	801effe <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801eff0:	4b38      	ldr	r3, [pc, #224]	@ (801f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801eff2:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801eff6:	493a      	ldr	r1, [pc, #232]	@ (801f0e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801eff8:	4838      	ldr	r0, [pc, #224]	@ (801f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801effa:	f000 ff2f 	bl	801fe5c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801effe:	68fb      	ldr	r3, [r7, #12]
 801f000:	68ba      	ldr	r2, [r7, #8]
 801f002:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801f004:	687b      	ldr	r3, [r7, #4]
 801f006:	2b00      	cmp	r3, #0
 801f008:	d105      	bne.n	801f016 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801f00a:	68fb      	ldr	r3, [r7, #12]
 801f00c:	7f9b      	ldrb	r3, [r3, #30]
 801f00e:	f003 0301 	and.w	r3, r3, #1
 801f012:	2b00      	cmp	r3, #0
 801f014:	d059      	beq.n	801f0ca <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801f016:	6a3b      	ldr	r3, [r7, #32]
 801f018:	2b00      	cmp	r3, #0
 801f01a:	d04f      	beq.n	801f0bc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801f01c:	68fb      	ldr	r3, [r7, #12]
 801f01e:	685b      	ldr	r3, [r3, #4]
 801f020:	2b00      	cmp	r3, #0
 801f022:	d006      	beq.n	801f032 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801f024:	68fb      	ldr	r3, [r7, #12]
 801f026:	685b      	ldr	r3, [r3, #4]
 801f028:	685b      	ldr	r3, [r3, #4]
 801f02a:	889b      	ldrh	r3, [r3, #4]
 801f02c:	b29b      	uxth	r3, r3
 801f02e:	2b00      	cmp	r3, #0
 801f030:	d002      	beq.n	801f038 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801f032:	2300      	movs	r3, #0
 801f034:	623b      	str	r3, [r7, #32]
 801f036:	e041      	b.n	801f0bc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801f038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f03a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801f03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f03e:	681b      	ldr	r3, [r3, #0]
 801f040:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801f042:	e012      	b.n	801f06a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801f044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f046:	685b      	ldr	r3, [r3, #4]
 801f048:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801f04a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f04c:	88db      	ldrh	r3, [r3, #6]
 801f04e:	b29a      	uxth	r2, r3
 801f050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f052:	889b      	ldrh	r3, [r3, #4]
 801f054:	b29b      	uxth	r3, r3
 801f056:	429a      	cmp	r2, r3
 801f058:	d002      	beq.n	801f060 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801f05a:	2300      	movs	r3, #0
 801f05c:	623b      	str	r3, [r7, #32]
            break;
 801f05e:	e007      	b.n	801f070 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801f060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f062:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801f064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f066:	681b      	ldr	r3, [r3, #0]
 801f068:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801f06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f06c:	2b00      	cmp	r3, #0
 801f06e:	d1e9      	bne.n	801f044 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801f070:	6a3b      	ldr	r3, [r7, #32]
 801f072:	2b00      	cmp	r3, #0
 801f074:	d022      	beq.n	801f0bc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801f076:	68fb      	ldr	r3, [r7, #12]
 801f078:	685b      	ldr	r3, [r3, #4]
 801f07a:	2b00      	cmp	r3, #0
 801f07c:	d106      	bne.n	801f08c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801f07e:	4b15      	ldr	r3, [pc, #84]	@ (801f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f080:	f240 12df 	movw	r2, #479	@ 0x1df
 801f084:	4917      	ldr	r1, [pc, #92]	@ (801f0e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801f086:	4815      	ldr	r0, [pc, #84]	@ (801f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f088:	f000 fee8 	bl	801fe5c <iprintf>
          LWIP_ASSERT("sanity check",
 801f08c:	68fb      	ldr	r3, [r7, #12]
 801f08e:	685b      	ldr	r3, [r3, #4]
 801f090:	685b      	ldr	r3, [r3, #4]
 801f092:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801f094:	429a      	cmp	r2, r3
 801f096:	d106      	bne.n	801f0a6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801f098:	4b0e      	ldr	r3, [pc, #56]	@ (801f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f09a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801f09e:	4911      	ldr	r1, [pc, #68]	@ (801f0e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801f0a0:	480e      	ldr	r0, [pc, #56]	@ (801f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f0a2:	f000 fedb 	bl	801fe5c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801f0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f0a8:	681b      	ldr	r3, [r3, #0]
 801f0aa:	2b00      	cmp	r3, #0
 801f0ac:	d006      	beq.n	801f0bc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801f0ae:	4b09      	ldr	r3, [pc, #36]	@ (801f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f0b0:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801f0b4:	490c      	ldr	r1, [pc, #48]	@ (801f0e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801f0b6:	4809      	ldr	r0, [pc, #36]	@ (801f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f0b8:	f000 fed0 	bl	801fe5c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801f0bc:	6a3b      	ldr	r3, [r7, #32]
 801f0be:	2b00      	cmp	r3, #0
 801f0c0:	bf14      	ite	ne
 801f0c2:	2301      	movne	r3, #1
 801f0c4:	2300      	moveq	r3, #0
 801f0c6:	b2db      	uxtb	r3, r3
 801f0c8:	e000      	b.n	801f0cc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801f0ca:	2300      	movs	r3, #0
}
 801f0cc:	4618      	mov	r0, r3
 801f0ce:	3730      	adds	r7, #48	@ 0x30
 801f0d0:	46bd      	mov	sp, r7
 801f0d2:	bd80      	pop	{r7, pc}
 801f0d4:	080239ac 	.word	0x080239ac
 801f0d8:	08023a90 	.word	0x08023a90
 801f0dc:	080239f4 	.word	0x080239f4
 801f0e0:	08023ab0 	.word	0x08023ab0
 801f0e4:	08023ae8 	.word	0x08023ae8
 801f0e8:	08023af8 	.word	0x08023af8

0801f0ec <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801f0ec:	b580      	push	{r7, lr}
 801f0ee:	b08e      	sub	sp, #56	@ 0x38
 801f0f0:	af00      	add	r7, sp, #0
 801f0f2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801f0f4:	687b      	ldr	r3, [r7, #4]
 801f0f6:	685b      	ldr	r3, [r3, #4]
 801f0f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801f0fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f0fc:	781b      	ldrb	r3, [r3, #0]
 801f0fe:	f003 030f 	and.w	r3, r3, #15
 801f102:	b2db      	uxtb	r3, r3
 801f104:	009b      	lsls	r3, r3, #2
 801f106:	b2db      	uxtb	r3, r3
 801f108:	2b14      	cmp	r3, #20
 801f10a:	f040 8171 	bne.w	801f3f0 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801f10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f110:	88db      	ldrh	r3, [r3, #6]
 801f112:	b29b      	uxth	r3, r3
 801f114:	4618      	mov	r0, r3
 801f116:	f7f6 fb81 	bl	801581c <lwip_htons>
 801f11a:	4603      	mov	r3, r0
 801f11c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f120:	b29b      	uxth	r3, r3
 801f122:	00db      	lsls	r3, r3, #3
 801f124:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801f126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f128:	885b      	ldrh	r3, [r3, #2]
 801f12a:	b29b      	uxth	r3, r3
 801f12c:	4618      	mov	r0, r3
 801f12e:	f7f6 fb75 	bl	801581c <lwip_htons>
 801f132:	4603      	mov	r3, r0
 801f134:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801f136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f138:	781b      	ldrb	r3, [r3, #0]
 801f13a:	f003 030f 	and.w	r3, r3, #15
 801f13e:	b2db      	uxtb	r3, r3
 801f140:	009b      	lsls	r3, r3, #2
 801f142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801f146:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801f14a:	b29b      	uxth	r3, r3
 801f14c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801f14e:	429a      	cmp	r2, r3
 801f150:	f0c0 8150 	bcc.w	801f3f4 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801f154:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801f158:	b29b      	uxth	r3, r3
 801f15a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801f15c:	1ad3      	subs	r3, r2, r3
 801f15e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801f160:	6878      	ldr	r0, [r7, #4]
 801f162:	f7f7 ffd7 	bl	8017114 <pbuf_clen>
 801f166:	4603      	mov	r3, r0
 801f168:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801f16a:	4b8c      	ldr	r3, [pc, #560]	@ (801f39c <ip4_reass+0x2b0>)
 801f16c:	881b      	ldrh	r3, [r3, #0]
 801f16e:	461a      	mov	r2, r3
 801f170:	8c3b      	ldrh	r3, [r7, #32]
 801f172:	4413      	add	r3, r2
 801f174:	2b0a      	cmp	r3, #10
 801f176:	dd10      	ble.n	801f19a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801f178:	8c3b      	ldrh	r3, [r7, #32]
 801f17a:	4619      	mov	r1, r3
 801f17c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801f17e:	f7ff fd81 	bl	801ec84 <ip_reass_remove_oldest_datagram>
 801f182:	4603      	mov	r3, r0
 801f184:	2b00      	cmp	r3, #0
 801f186:	f000 8137 	beq.w	801f3f8 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801f18a:	4b84      	ldr	r3, [pc, #528]	@ (801f39c <ip4_reass+0x2b0>)
 801f18c:	881b      	ldrh	r3, [r3, #0]
 801f18e:	461a      	mov	r2, r3
 801f190:	8c3b      	ldrh	r3, [r7, #32]
 801f192:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801f194:	2b0a      	cmp	r3, #10
 801f196:	f300 812f 	bgt.w	801f3f8 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801f19a:	4b81      	ldr	r3, [pc, #516]	@ (801f3a0 <ip4_reass+0x2b4>)
 801f19c:	681b      	ldr	r3, [r3, #0]
 801f19e:	633b      	str	r3, [r7, #48]	@ 0x30
 801f1a0:	e015      	b.n	801f1ce <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801f1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1a4:	695a      	ldr	r2, [r3, #20]
 801f1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f1a8:	68db      	ldr	r3, [r3, #12]
 801f1aa:	429a      	cmp	r2, r3
 801f1ac:	d10c      	bne.n	801f1c8 <ip4_reass+0xdc>
 801f1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1b0:	699a      	ldr	r2, [r3, #24]
 801f1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f1b4:	691b      	ldr	r3, [r3, #16]
 801f1b6:	429a      	cmp	r2, r3
 801f1b8:	d106      	bne.n	801f1c8 <ip4_reass+0xdc>
 801f1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1bc:	899a      	ldrh	r2, [r3, #12]
 801f1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f1c0:	889b      	ldrh	r3, [r3, #4]
 801f1c2:	b29b      	uxth	r3, r3
 801f1c4:	429a      	cmp	r2, r3
 801f1c6:	d006      	beq.n	801f1d6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801f1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1ca:	681b      	ldr	r3, [r3, #0]
 801f1cc:	633b      	str	r3, [r7, #48]	@ 0x30
 801f1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1d0:	2b00      	cmp	r3, #0
 801f1d2:	d1e6      	bne.n	801f1a2 <ip4_reass+0xb6>
 801f1d4:	e000      	b.n	801f1d8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801f1d6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801f1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1da:	2b00      	cmp	r3, #0
 801f1dc:	d109      	bne.n	801f1f2 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801f1de:	8c3b      	ldrh	r3, [r7, #32]
 801f1e0:	4619      	mov	r1, r3
 801f1e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801f1e4:	f7ff fdb0 	bl	801ed48 <ip_reass_enqueue_new_datagram>
 801f1e8:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801f1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f1ec:	2b00      	cmp	r3, #0
 801f1ee:	d11c      	bne.n	801f22a <ip4_reass+0x13e>
      goto nullreturn;
 801f1f0:	e105      	b.n	801f3fe <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801f1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f1f4:	88db      	ldrh	r3, [r3, #6]
 801f1f6:	b29b      	uxth	r3, r3
 801f1f8:	4618      	mov	r0, r3
 801f1fa:	f7f6 fb0f 	bl	801581c <lwip_htons>
 801f1fe:	4603      	mov	r3, r0
 801f200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f204:	2b00      	cmp	r3, #0
 801f206:	d110      	bne.n	801f22a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801f208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f20a:	89db      	ldrh	r3, [r3, #14]
 801f20c:	4618      	mov	r0, r3
 801f20e:	f7f6 fb05 	bl	801581c <lwip_htons>
 801f212:	4603      	mov	r3, r0
 801f214:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801f218:	2b00      	cmp	r3, #0
 801f21a:	d006      	beq.n	801f22a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801f21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f21e:	3308      	adds	r3, #8
 801f220:	2214      	movs	r2, #20
 801f222:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801f224:	4618      	mov	r0, r3
 801f226:	f001 f854 	bl	80202d2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801f22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f22c:	88db      	ldrh	r3, [r3, #6]
 801f22e:	b29b      	uxth	r3, r3
 801f230:	f003 0320 	and.w	r3, r3, #32
 801f234:	2b00      	cmp	r3, #0
 801f236:	bf0c      	ite	eq
 801f238:	2301      	moveq	r3, #1
 801f23a:	2300      	movne	r3, #0
 801f23c:	b2db      	uxtb	r3, r3
 801f23e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801f240:	69fb      	ldr	r3, [r7, #28]
 801f242:	2b00      	cmp	r3, #0
 801f244:	d00e      	beq.n	801f264 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801f246:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801f248:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801f24a:	4413      	add	r3, r2
 801f24c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801f24e:	8b7a      	ldrh	r2, [r7, #26]
 801f250:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801f252:	429a      	cmp	r2, r3
 801f254:	f0c0 80a0 	bcc.w	801f398 <ip4_reass+0x2ac>
 801f258:	8b7b      	ldrh	r3, [r7, #26]
 801f25a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801f25e:	4293      	cmp	r3, r2
 801f260:	f200 809a 	bhi.w	801f398 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801f264:	69fa      	ldr	r2, [r7, #28]
 801f266:	6879      	ldr	r1, [r7, #4]
 801f268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801f26a:	f7ff fdd5 	bl	801ee18 <ip_reass_chain_frag_into_datagram_and_validate>
 801f26e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801f270:	697b      	ldr	r3, [r7, #20]
 801f272:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f276:	f000 809b 	beq.w	801f3b0 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801f27a:	4b48      	ldr	r3, [pc, #288]	@ (801f39c <ip4_reass+0x2b0>)
 801f27c:	881a      	ldrh	r2, [r3, #0]
 801f27e:	8c3b      	ldrh	r3, [r7, #32]
 801f280:	4413      	add	r3, r2
 801f282:	b29a      	uxth	r2, r3
 801f284:	4b45      	ldr	r3, [pc, #276]	@ (801f39c <ip4_reass+0x2b0>)
 801f286:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801f288:	69fb      	ldr	r3, [r7, #28]
 801f28a:	2b00      	cmp	r3, #0
 801f28c:	d00d      	beq.n	801f2aa <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801f28e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801f290:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801f292:	4413      	add	r3, r2
 801f294:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801f296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f298:	8a7a      	ldrh	r2, [r7, #18]
 801f29a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801f29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f29e:	7f9b      	ldrb	r3, [r3, #30]
 801f2a0:	f043 0301 	orr.w	r3, r3, #1
 801f2a4:	b2da      	uxtb	r2, r3
 801f2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2a8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801f2aa:	697b      	ldr	r3, [r7, #20]
 801f2ac:	2b01      	cmp	r3, #1
 801f2ae:	d171      	bne.n	801f394 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801f2b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2b2:	8b9b      	ldrh	r3, [r3, #28]
 801f2b4:	3314      	adds	r3, #20
 801f2b6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801f2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2ba:	685b      	ldr	r3, [r3, #4]
 801f2bc:	685b      	ldr	r3, [r3, #4]
 801f2be:	681b      	ldr	r3, [r3, #0]
 801f2c0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801f2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2c4:	685b      	ldr	r3, [r3, #4]
 801f2c6:	685b      	ldr	r3, [r3, #4]
 801f2c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801f2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2cc:	3308      	adds	r3, #8
 801f2ce:	2214      	movs	r2, #20
 801f2d0:	4619      	mov	r1, r3
 801f2d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801f2d4:	f000 fffd 	bl	80202d2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801f2d8:	8a3b      	ldrh	r3, [r7, #16]
 801f2da:	4618      	mov	r0, r3
 801f2dc:	f7f6 fa9e 	bl	801581c <lwip_htons>
 801f2e0:	4603      	mov	r3, r0
 801f2e2:	461a      	mov	r2, r3
 801f2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f2e6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801f2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f2ea:	2200      	movs	r2, #0
 801f2ec:	719a      	strb	r2, [r3, #6]
 801f2ee:	2200      	movs	r2, #0
 801f2f0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801f2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f2f4:	2200      	movs	r2, #0
 801f2f6:	729a      	strb	r2, [r3, #10]
 801f2f8:	2200      	movs	r2, #0
 801f2fa:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801f2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f2fe:	685b      	ldr	r3, [r3, #4]
 801f300:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801f302:	e00d      	b.n	801f320 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801f304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801f306:	685b      	ldr	r3, [r3, #4]
 801f308:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801f30a:	2114      	movs	r1, #20
 801f30c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801f30e:	f7f7 fded 	bl	8016eec <pbuf_remove_header>
      pbuf_cat(p, r);
 801f312:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801f314:	6878      	ldr	r0, [r7, #4]
 801f316:	f7f7 ff3d 	bl	8017194 <pbuf_cat>
      r = iprh->next_pbuf;
 801f31a:	68fb      	ldr	r3, [r7, #12]
 801f31c:	681b      	ldr	r3, [r3, #0]
 801f31e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801f320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801f322:	2b00      	cmp	r3, #0
 801f324:	d1ee      	bne.n	801f304 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801f326:	4b1e      	ldr	r3, [pc, #120]	@ (801f3a0 <ip4_reass+0x2b4>)
 801f328:	681b      	ldr	r3, [r3, #0]
 801f32a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801f32c:	429a      	cmp	r2, r3
 801f32e:	d102      	bne.n	801f336 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801f330:	2300      	movs	r3, #0
 801f332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801f334:	e010      	b.n	801f358 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f336:	4b1a      	ldr	r3, [pc, #104]	@ (801f3a0 <ip4_reass+0x2b4>)
 801f338:	681b      	ldr	r3, [r3, #0]
 801f33a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801f33c:	e007      	b.n	801f34e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801f33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f340:	681b      	ldr	r3, [r3, #0]
 801f342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801f344:	429a      	cmp	r2, r3
 801f346:	d006      	beq.n	801f356 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f34a:	681b      	ldr	r3, [r3, #0]
 801f34c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801f34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f350:	2b00      	cmp	r3, #0
 801f352:	d1f4      	bne.n	801f33e <ip4_reass+0x252>
 801f354:	e000      	b.n	801f358 <ip4_reass+0x26c>
          break;
 801f356:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801f358:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801f35a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801f35c:	f7ff fd2e 	bl	801edbc <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801f360:	6878      	ldr	r0, [r7, #4]
 801f362:	f7f7 fed7 	bl	8017114 <pbuf_clen>
 801f366:	4603      	mov	r3, r0
 801f368:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801f36a:	4b0c      	ldr	r3, [pc, #48]	@ (801f39c <ip4_reass+0x2b0>)
 801f36c:	881b      	ldrh	r3, [r3, #0]
 801f36e:	8c3a      	ldrh	r2, [r7, #32]
 801f370:	429a      	cmp	r2, r3
 801f372:	d906      	bls.n	801f382 <ip4_reass+0x296>
 801f374:	4b0b      	ldr	r3, [pc, #44]	@ (801f3a4 <ip4_reass+0x2b8>)
 801f376:	f240 229b 	movw	r2, #667	@ 0x29b
 801f37a:	490b      	ldr	r1, [pc, #44]	@ (801f3a8 <ip4_reass+0x2bc>)
 801f37c:	480b      	ldr	r0, [pc, #44]	@ (801f3ac <ip4_reass+0x2c0>)
 801f37e:	f000 fd6d 	bl	801fe5c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801f382:	4b06      	ldr	r3, [pc, #24]	@ (801f39c <ip4_reass+0x2b0>)
 801f384:	881a      	ldrh	r2, [r3, #0]
 801f386:	8c3b      	ldrh	r3, [r7, #32]
 801f388:	1ad3      	subs	r3, r2, r3
 801f38a:	b29a      	uxth	r2, r3
 801f38c:	4b03      	ldr	r3, [pc, #12]	@ (801f39c <ip4_reass+0x2b0>)
 801f38e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801f390:	687b      	ldr	r3, [r7, #4]
 801f392:	e038      	b.n	801f406 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801f394:	2300      	movs	r3, #0
 801f396:	e036      	b.n	801f406 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801f398:	bf00      	nop
 801f39a:	e00a      	b.n	801f3b2 <ip4_reass+0x2c6>
 801f39c:	24014644 	.word	0x24014644
 801f3a0:	24014640 	.word	0x24014640
 801f3a4:	080239ac 	.word	0x080239ac
 801f3a8:	08023b1c 	.word	0x08023b1c
 801f3ac:	080239f4 	.word	0x080239f4
    goto nullreturn_ipr;
 801f3b0:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801f3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f3b4:	2b00      	cmp	r3, #0
 801f3b6:	d106      	bne.n	801f3c6 <ip4_reass+0x2da>
 801f3b8:	4b15      	ldr	r3, [pc, #84]	@ (801f410 <ip4_reass+0x324>)
 801f3ba:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801f3be:	4915      	ldr	r1, [pc, #84]	@ (801f414 <ip4_reass+0x328>)
 801f3c0:	4815      	ldr	r0, [pc, #84]	@ (801f418 <ip4_reass+0x32c>)
 801f3c2:	f000 fd4b 	bl	801fe5c <iprintf>
  if (ipr->p == NULL) {
 801f3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f3c8:	685b      	ldr	r3, [r3, #4]
 801f3ca:	2b00      	cmp	r3, #0
 801f3cc:	d116      	bne.n	801f3fc <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801f3ce:	4b13      	ldr	r3, [pc, #76]	@ (801f41c <ip4_reass+0x330>)
 801f3d0:	681b      	ldr	r3, [r3, #0]
 801f3d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801f3d4:	429a      	cmp	r2, r3
 801f3d6:	d006      	beq.n	801f3e6 <ip4_reass+0x2fa>
 801f3d8:	4b0d      	ldr	r3, [pc, #52]	@ (801f410 <ip4_reass+0x324>)
 801f3da:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801f3de:	4910      	ldr	r1, [pc, #64]	@ (801f420 <ip4_reass+0x334>)
 801f3e0:	480d      	ldr	r0, [pc, #52]	@ (801f418 <ip4_reass+0x32c>)
 801f3e2:	f000 fd3b 	bl	801fe5c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801f3e6:	2100      	movs	r1, #0
 801f3e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801f3ea:	f7ff fce7 	bl	801edbc <ip_reass_dequeue_datagram>
 801f3ee:	e006      	b.n	801f3fe <ip4_reass+0x312>
    goto nullreturn;
 801f3f0:	bf00      	nop
 801f3f2:	e004      	b.n	801f3fe <ip4_reass+0x312>
    goto nullreturn;
 801f3f4:	bf00      	nop
 801f3f6:	e002      	b.n	801f3fe <ip4_reass+0x312>
      goto nullreturn;
 801f3f8:	bf00      	nop
 801f3fa:	e000      	b.n	801f3fe <ip4_reass+0x312>
  }

nullreturn:
 801f3fc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801f3fe:	6878      	ldr	r0, [r7, #4]
 801f400:	f7f7 fdfa 	bl	8016ff8 <pbuf_free>
  return NULL;
 801f404:	2300      	movs	r3, #0
}
 801f406:	4618      	mov	r0, r3
 801f408:	3738      	adds	r7, #56	@ 0x38
 801f40a:	46bd      	mov	sp, r7
 801f40c:	bd80      	pop	{r7, pc}
 801f40e:	bf00      	nop
 801f410:	080239ac 	.word	0x080239ac
 801f414:	08023b38 	.word	0x08023b38
 801f418:	080239f4 	.word	0x080239f4
 801f41c:	24014640 	.word	0x24014640
 801f420:	08023b44 	.word	0x08023b44

0801f424 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801f424:	b580      	push	{r7, lr}
 801f426:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801f428:	2005      	movs	r0, #5
 801f42a:	f7f6 fecb 	bl	80161c4 <memp_malloc>
 801f42e:	4603      	mov	r3, r0
}
 801f430:	4618      	mov	r0, r3
 801f432:	bd80      	pop	{r7, pc}

0801f434 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801f434:	b580      	push	{r7, lr}
 801f436:	b082      	sub	sp, #8
 801f438:	af00      	add	r7, sp, #0
 801f43a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801f43c:	687b      	ldr	r3, [r7, #4]
 801f43e:	2b00      	cmp	r3, #0
 801f440:	d106      	bne.n	801f450 <ip_frag_free_pbuf_custom_ref+0x1c>
 801f442:	4b07      	ldr	r3, [pc, #28]	@ (801f460 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801f444:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801f448:	4906      	ldr	r1, [pc, #24]	@ (801f464 <ip_frag_free_pbuf_custom_ref+0x30>)
 801f44a:	4807      	ldr	r0, [pc, #28]	@ (801f468 <ip_frag_free_pbuf_custom_ref+0x34>)
 801f44c:	f000 fd06 	bl	801fe5c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801f450:	6879      	ldr	r1, [r7, #4]
 801f452:	2005      	movs	r0, #5
 801f454:	f7f6 ff2c 	bl	80162b0 <memp_free>
}
 801f458:	bf00      	nop
 801f45a:	3708      	adds	r7, #8
 801f45c:	46bd      	mov	sp, r7
 801f45e:	bd80      	pop	{r7, pc}
 801f460:	080239ac 	.word	0x080239ac
 801f464:	08023b64 	.word	0x08023b64
 801f468:	080239f4 	.word	0x080239f4

0801f46c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801f46c:	b580      	push	{r7, lr}
 801f46e:	b084      	sub	sp, #16
 801f470:	af00      	add	r7, sp, #0
 801f472:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801f474:	687b      	ldr	r3, [r7, #4]
 801f476:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801f478:	68fb      	ldr	r3, [r7, #12]
 801f47a:	2b00      	cmp	r3, #0
 801f47c:	d106      	bne.n	801f48c <ipfrag_free_pbuf_custom+0x20>
 801f47e:	4b11      	ldr	r3, [pc, #68]	@ (801f4c4 <ipfrag_free_pbuf_custom+0x58>)
 801f480:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801f484:	4910      	ldr	r1, [pc, #64]	@ (801f4c8 <ipfrag_free_pbuf_custom+0x5c>)
 801f486:	4811      	ldr	r0, [pc, #68]	@ (801f4cc <ipfrag_free_pbuf_custom+0x60>)
 801f488:	f000 fce8 	bl	801fe5c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801f48c:	68fa      	ldr	r2, [r7, #12]
 801f48e:	687b      	ldr	r3, [r7, #4]
 801f490:	429a      	cmp	r2, r3
 801f492:	d006      	beq.n	801f4a2 <ipfrag_free_pbuf_custom+0x36>
 801f494:	4b0b      	ldr	r3, [pc, #44]	@ (801f4c4 <ipfrag_free_pbuf_custom+0x58>)
 801f496:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801f49a:	490d      	ldr	r1, [pc, #52]	@ (801f4d0 <ipfrag_free_pbuf_custom+0x64>)
 801f49c:	480b      	ldr	r0, [pc, #44]	@ (801f4cc <ipfrag_free_pbuf_custom+0x60>)
 801f49e:	f000 fcdd 	bl	801fe5c <iprintf>
  if (pcr->original != NULL) {
 801f4a2:	68fb      	ldr	r3, [r7, #12]
 801f4a4:	695b      	ldr	r3, [r3, #20]
 801f4a6:	2b00      	cmp	r3, #0
 801f4a8:	d004      	beq.n	801f4b4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801f4aa:	68fb      	ldr	r3, [r7, #12]
 801f4ac:	695b      	ldr	r3, [r3, #20]
 801f4ae:	4618      	mov	r0, r3
 801f4b0:	f7f7 fda2 	bl	8016ff8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801f4b4:	68f8      	ldr	r0, [r7, #12]
 801f4b6:	f7ff ffbd 	bl	801f434 <ip_frag_free_pbuf_custom_ref>
}
 801f4ba:	bf00      	nop
 801f4bc:	3710      	adds	r7, #16
 801f4be:	46bd      	mov	sp, r7
 801f4c0:	bd80      	pop	{r7, pc}
 801f4c2:	bf00      	nop
 801f4c4:	080239ac 	.word	0x080239ac
 801f4c8:	08023b70 	.word	0x08023b70
 801f4cc:	080239f4 	.word	0x080239f4
 801f4d0:	08023b7c 	.word	0x08023b7c

0801f4d4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801f4d4:	b580      	push	{r7, lr}
 801f4d6:	b094      	sub	sp, #80	@ 0x50
 801f4d8:	af02      	add	r7, sp, #8
 801f4da:	60f8      	str	r0, [r7, #12]
 801f4dc:	60b9      	str	r1, [r7, #8]
 801f4de:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801f4e0:	2300      	movs	r3, #0
 801f4e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801f4e6:	68bb      	ldr	r3, [r7, #8]
 801f4e8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801f4ea:	3b14      	subs	r3, #20
 801f4ec:	2b00      	cmp	r3, #0
 801f4ee:	da00      	bge.n	801f4f2 <ip4_frag+0x1e>
 801f4f0:	3307      	adds	r3, #7
 801f4f2:	10db      	asrs	r3, r3, #3
 801f4f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801f4f6:	2314      	movs	r3, #20
 801f4f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801f4fa:	68fb      	ldr	r3, [r7, #12]
 801f4fc:	685b      	ldr	r3, [r3, #4]
 801f4fe:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801f500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801f502:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801f504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f506:	781b      	ldrb	r3, [r3, #0]
 801f508:	f003 030f 	and.w	r3, r3, #15
 801f50c:	b2db      	uxtb	r3, r3
 801f50e:	009b      	lsls	r3, r3, #2
 801f510:	b2db      	uxtb	r3, r3
 801f512:	2b14      	cmp	r3, #20
 801f514:	d002      	beq.n	801f51c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801f516:	f06f 0305 	mvn.w	r3, #5
 801f51a:	e110      	b.n	801f73e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801f51c:	68fb      	ldr	r3, [r7, #12]
 801f51e:	895b      	ldrh	r3, [r3, #10]
 801f520:	2b13      	cmp	r3, #19
 801f522:	d809      	bhi.n	801f538 <ip4_frag+0x64>
 801f524:	4b88      	ldr	r3, [pc, #544]	@ (801f748 <ip4_frag+0x274>)
 801f526:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801f52a:	4988      	ldr	r1, [pc, #544]	@ (801f74c <ip4_frag+0x278>)
 801f52c:	4888      	ldr	r0, [pc, #544]	@ (801f750 <ip4_frag+0x27c>)
 801f52e:	f000 fc95 	bl	801fe5c <iprintf>
 801f532:	f06f 0305 	mvn.w	r3, #5
 801f536:	e102      	b.n	801f73e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801f538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f53a:	88db      	ldrh	r3, [r3, #6]
 801f53c:	b29b      	uxth	r3, r3
 801f53e:	4618      	mov	r0, r3
 801f540:	f7f6 f96c 	bl	801581c <lwip_htons>
 801f544:	4603      	mov	r3, r0
 801f546:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801f548:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801f54a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f54e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801f552:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801f554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801f558:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801f55a:	68fb      	ldr	r3, [r7, #12]
 801f55c:	891b      	ldrh	r3, [r3, #8]
 801f55e:	3b14      	subs	r3, #20
 801f560:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801f564:	e0e1      	b.n	801f72a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801f566:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801f568:	00db      	lsls	r3, r3, #3
 801f56a:	b29b      	uxth	r3, r3
 801f56c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801f570:	4293      	cmp	r3, r2
 801f572:	bf28      	it	cs
 801f574:	4613      	movcs	r3, r2
 801f576:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801f578:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801f57c:	2114      	movs	r1, #20
 801f57e:	200e      	movs	r0, #14
 801f580:	f7f7 fa56 	bl	8016a30 <pbuf_alloc>
 801f584:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801f586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f588:	2b00      	cmp	r3, #0
 801f58a:	f000 80d5 	beq.w	801f738 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801f58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f590:	895b      	ldrh	r3, [r3, #10]
 801f592:	2b13      	cmp	r3, #19
 801f594:	d806      	bhi.n	801f5a4 <ip4_frag+0xd0>
 801f596:	4b6c      	ldr	r3, [pc, #432]	@ (801f748 <ip4_frag+0x274>)
 801f598:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801f59c:	496d      	ldr	r1, [pc, #436]	@ (801f754 <ip4_frag+0x280>)
 801f59e:	486c      	ldr	r0, [pc, #432]	@ (801f750 <ip4_frag+0x27c>)
 801f5a0:	f000 fc5c 	bl	801fe5c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801f5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f5a6:	685b      	ldr	r3, [r3, #4]
 801f5a8:	2214      	movs	r2, #20
 801f5aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801f5ac:	4618      	mov	r0, r3
 801f5ae:	f000 fe90 	bl	80202d2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801f5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f5b4:	685b      	ldr	r3, [r3, #4]
 801f5b6:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801f5b8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801f5ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801f5be:	e064      	b.n	801f68a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801f5c0:	68fb      	ldr	r3, [r7, #12]
 801f5c2:	895a      	ldrh	r2, [r3, #10]
 801f5c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801f5c6:	1ad3      	subs	r3, r2, r3
 801f5c8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801f5ca:	68fb      	ldr	r3, [r7, #12]
 801f5cc:	895b      	ldrh	r3, [r3, #10]
 801f5ce:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801f5d0:	429a      	cmp	r2, r3
 801f5d2:	d906      	bls.n	801f5e2 <ip4_frag+0x10e>
 801f5d4:	4b5c      	ldr	r3, [pc, #368]	@ (801f748 <ip4_frag+0x274>)
 801f5d6:	f240 322d 	movw	r2, #813	@ 0x32d
 801f5da:	495f      	ldr	r1, [pc, #380]	@ (801f758 <ip4_frag+0x284>)
 801f5dc:	485c      	ldr	r0, [pc, #368]	@ (801f750 <ip4_frag+0x27c>)
 801f5de:	f000 fc3d 	bl	801fe5c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801f5e2:	8bfa      	ldrh	r2, [r7, #30]
 801f5e4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801f5e8:	4293      	cmp	r3, r2
 801f5ea:	bf28      	it	cs
 801f5ec:	4613      	movcs	r3, r2
 801f5ee:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801f5f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801f5f6:	2b00      	cmp	r3, #0
 801f5f8:	d105      	bne.n	801f606 <ip4_frag+0x132>
        poff = 0;
 801f5fa:	2300      	movs	r3, #0
 801f5fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801f5fe:	68fb      	ldr	r3, [r7, #12]
 801f600:	681b      	ldr	r3, [r3, #0]
 801f602:	60fb      	str	r3, [r7, #12]
        continue;
 801f604:	e041      	b.n	801f68a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801f606:	f7ff ff0d 	bl	801f424 <ip_frag_alloc_pbuf_custom_ref>
 801f60a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801f60c:	69bb      	ldr	r3, [r7, #24]
 801f60e:	2b00      	cmp	r3, #0
 801f610:	d103      	bne.n	801f61a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801f612:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f614:	f7f7 fcf0 	bl	8016ff8 <pbuf_free>
        goto memerr;
 801f618:	e08f      	b.n	801f73a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801f61a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801f61c:	68fb      	ldr	r3, [r7, #12]
 801f61e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801f620:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801f622:	4413      	add	r3, r2
 801f624:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801f628:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801f62c:	9201      	str	r2, [sp, #4]
 801f62e:	9300      	str	r3, [sp, #0]
 801f630:	4603      	mov	r3, r0
 801f632:	2241      	movs	r2, #65	@ 0x41
 801f634:	2000      	movs	r0, #0
 801f636:	f7f7 fb25 	bl	8016c84 <pbuf_alloced_custom>
 801f63a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801f63c:	697b      	ldr	r3, [r7, #20]
 801f63e:	2b00      	cmp	r3, #0
 801f640:	d106      	bne.n	801f650 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801f642:	69b8      	ldr	r0, [r7, #24]
 801f644:	f7ff fef6 	bl	801f434 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801f648:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f64a:	f7f7 fcd5 	bl	8016ff8 <pbuf_free>
        goto memerr;
 801f64e:	e074      	b.n	801f73a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801f650:	68f8      	ldr	r0, [r7, #12]
 801f652:	f7f7 fd77 	bl	8017144 <pbuf_ref>
      pcr->original = p;
 801f656:	69bb      	ldr	r3, [r7, #24]
 801f658:	68fa      	ldr	r2, [r7, #12]
 801f65a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801f65c:	69bb      	ldr	r3, [r7, #24]
 801f65e:	4a3f      	ldr	r2, [pc, #252]	@ (801f75c <ip4_frag+0x288>)
 801f660:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801f662:	6979      	ldr	r1, [r7, #20]
 801f664:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f666:	f7f7 fd95 	bl	8017194 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801f66a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801f66e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801f672:	1ad3      	subs	r3, r2, r3
 801f674:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801f678:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801f67c:	2b00      	cmp	r3, #0
 801f67e:	d004      	beq.n	801f68a <ip4_frag+0x1b6>
        poff = 0;
 801f680:	2300      	movs	r3, #0
 801f682:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801f684:	68fb      	ldr	r3, [r7, #12]
 801f686:	681b      	ldr	r3, [r3, #0]
 801f688:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801f68a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801f68e:	2b00      	cmp	r3, #0
 801f690:	d196      	bne.n	801f5c0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801f692:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801f694:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801f698:	4413      	add	r3, r2
 801f69a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801f69c:	68bb      	ldr	r3, [r7, #8]
 801f69e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801f6a0:	f1a3 0213 	sub.w	r2, r3, #19
 801f6a4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801f6a8:	429a      	cmp	r2, r3
 801f6aa:	bfcc      	ite	gt
 801f6ac:	2301      	movgt	r3, #1
 801f6ae:	2300      	movle	r3, #0
 801f6b0:	b2db      	uxtb	r3, r3
 801f6b2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801f6b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801f6b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f6bc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801f6be:	6a3b      	ldr	r3, [r7, #32]
 801f6c0:	2b00      	cmp	r3, #0
 801f6c2:	d002      	beq.n	801f6ca <ip4_frag+0x1f6>
 801f6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801f6c6:	2b00      	cmp	r3, #0
 801f6c8:	d003      	beq.n	801f6d2 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801f6ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801f6cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801f6d0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801f6d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801f6d4:	4618      	mov	r0, r3
 801f6d6:	f7f6 f8a1 	bl	801581c <lwip_htons>
 801f6da:	4603      	mov	r3, r0
 801f6dc:	461a      	mov	r2, r3
 801f6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f6e0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f6e2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801f6e4:	3314      	adds	r3, #20
 801f6e6:	b29b      	uxth	r3, r3
 801f6e8:	4618      	mov	r0, r3
 801f6ea:	f7f6 f897 	bl	801581c <lwip_htons>
 801f6ee:	4603      	mov	r3, r0
 801f6f0:	461a      	mov	r2, r3
 801f6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f6f4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801f6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801f6f8:	2200      	movs	r2, #0
 801f6fa:	729a      	strb	r2, [r3, #10]
 801f6fc:	2200      	movs	r2, #0
 801f6fe:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801f700:	68bb      	ldr	r3, [r7, #8]
 801f702:	695b      	ldr	r3, [r3, #20]
 801f704:	687a      	ldr	r2, [r7, #4]
 801f706:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801f708:	68b8      	ldr	r0, [r7, #8]
 801f70a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801f70c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f70e:	f7f7 fc73 	bl	8016ff8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801f712:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801f716:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801f718:	1ad3      	subs	r3, r2, r3
 801f71a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801f71e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801f722:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801f724:	4413      	add	r3, r2
 801f726:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801f72a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801f72e:	2b00      	cmp	r3, #0
 801f730:	f47f af19 	bne.w	801f566 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801f734:	2300      	movs	r3, #0
 801f736:	e002      	b.n	801f73e <ip4_frag+0x26a>
      goto memerr;
 801f738:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801f73a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801f73e:	4618      	mov	r0, r3
 801f740:	3748      	adds	r7, #72	@ 0x48
 801f742:	46bd      	mov	sp, r7
 801f744:	bd80      	pop	{r7, pc}
 801f746:	bf00      	nop
 801f748:	080239ac 	.word	0x080239ac
 801f74c:	08023b88 	.word	0x08023b88
 801f750:	080239f4 	.word	0x080239f4
 801f754:	08023ba4 	.word	0x08023ba4
 801f758:	08023bc4 	.word	0x08023bc4
 801f75c:	0801f46d 	.word	0x0801f46d

0801f760 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801f760:	b580      	push	{r7, lr}
 801f762:	b086      	sub	sp, #24
 801f764:	af00      	add	r7, sp, #0
 801f766:	6078      	str	r0, [r7, #4]
 801f768:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801f76a:	230e      	movs	r3, #14
 801f76c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801f76e:	687b      	ldr	r3, [r7, #4]
 801f770:	895b      	ldrh	r3, [r3, #10]
 801f772:	2b0e      	cmp	r3, #14
 801f774:	d96e      	bls.n	801f854 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801f776:	687b      	ldr	r3, [r7, #4]
 801f778:	7bdb      	ldrb	r3, [r3, #15]
 801f77a:	2b00      	cmp	r3, #0
 801f77c:	d106      	bne.n	801f78c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801f77e:	683b      	ldr	r3, [r7, #0]
 801f780:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801f784:	3301      	adds	r3, #1
 801f786:	b2da      	uxtb	r2, r3
 801f788:	687b      	ldr	r3, [r7, #4]
 801f78a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801f78c:	687b      	ldr	r3, [r7, #4]
 801f78e:	685b      	ldr	r3, [r3, #4]
 801f790:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801f792:	693b      	ldr	r3, [r7, #16]
 801f794:	7b1a      	ldrb	r2, [r3, #12]
 801f796:	7b5b      	ldrb	r3, [r3, #13]
 801f798:	021b      	lsls	r3, r3, #8
 801f79a:	4313      	orrs	r3, r2
 801f79c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801f79e:	693b      	ldr	r3, [r7, #16]
 801f7a0:	781b      	ldrb	r3, [r3, #0]
 801f7a2:	f003 0301 	and.w	r3, r3, #1
 801f7a6:	2b00      	cmp	r3, #0
 801f7a8:	d023      	beq.n	801f7f2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801f7aa:	693b      	ldr	r3, [r7, #16]
 801f7ac:	781b      	ldrb	r3, [r3, #0]
 801f7ae:	2b01      	cmp	r3, #1
 801f7b0:	d10f      	bne.n	801f7d2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801f7b2:	693b      	ldr	r3, [r7, #16]
 801f7b4:	785b      	ldrb	r3, [r3, #1]
 801f7b6:	2b00      	cmp	r3, #0
 801f7b8:	d11b      	bne.n	801f7f2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801f7ba:	693b      	ldr	r3, [r7, #16]
 801f7bc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801f7be:	2b5e      	cmp	r3, #94	@ 0x5e
 801f7c0:	d117      	bne.n	801f7f2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801f7c2:	687b      	ldr	r3, [r7, #4]
 801f7c4:	7b5b      	ldrb	r3, [r3, #13]
 801f7c6:	f043 0310 	orr.w	r3, r3, #16
 801f7ca:	b2da      	uxtb	r2, r3
 801f7cc:	687b      	ldr	r3, [r7, #4]
 801f7ce:	735a      	strb	r2, [r3, #13]
 801f7d0:	e00f      	b.n	801f7f2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801f7d2:	693b      	ldr	r3, [r7, #16]
 801f7d4:	2206      	movs	r2, #6
 801f7d6:	4928      	ldr	r1, [pc, #160]	@ (801f878 <ethernet_input+0x118>)
 801f7d8:	4618      	mov	r0, r3
 801f7da:	f000 fc87 	bl	80200ec <memcmp>
 801f7de:	4603      	mov	r3, r0
 801f7e0:	2b00      	cmp	r3, #0
 801f7e2:	d106      	bne.n	801f7f2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801f7e4:	687b      	ldr	r3, [r7, #4]
 801f7e6:	7b5b      	ldrb	r3, [r3, #13]
 801f7e8:	f043 0308 	orr.w	r3, r3, #8
 801f7ec:	b2da      	uxtb	r2, r3
 801f7ee:	687b      	ldr	r3, [r7, #4]
 801f7f0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801f7f2:	89fb      	ldrh	r3, [r7, #14]
 801f7f4:	2b08      	cmp	r3, #8
 801f7f6:	d003      	beq.n	801f800 <ethernet_input+0xa0>
 801f7f8:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801f7fc:	d014      	beq.n	801f828 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801f7fe:	e032      	b.n	801f866 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f800:	683b      	ldr	r3, [r7, #0]
 801f802:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801f806:	f003 0308 	and.w	r3, r3, #8
 801f80a:	2b00      	cmp	r3, #0
 801f80c:	d024      	beq.n	801f858 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f80e:	8afb      	ldrh	r3, [r7, #22]
 801f810:	4619      	mov	r1, r3
 801f812:	6878      	ldr	r0, [r7, #4]
 801f814:	f7f7 fb6a 	bl	8016eec <pbuf_remove_header>
 801f818:	4603      	mov	r3, r0
 801f81a:	2b00      	cmp	r3, #0
 801f81c:	d11e      	bne.n	801f85c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801f81e:	6839      	ldr	r1, [r7, #0]
 801f820:	6878      	ldr	r0, [r7, #4]
 801f822:	f7fe ff21 	bl	801e668 <ip4_input>
      break;
 801f826:	e013      	b.n	801f850 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f828:	683b      	ldr	r3, [r7, #0]
 801f82a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801f82e:	f003 0308 	and.w	r3, r3, #8
 801f832:	2b00      	cmp	r3, #0
 801f834:	d014      	beq.n	801f860 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f836:	8afb      	ldrh	r3, [r7, #22]
 801f838:	4619      	mov	r1, r3
 801f83a:	6878      	ldr	r0, [r7, #4]
 801f83c:	f7f7 fb56 	bl	8016eec <pbuf_remove_header>
 801f840:	4603      	mov	r3, r0
 801f842:	2b00      	cmp	r3, #0
 801f844:	d10e      	bne.n	801f864 <ethernet_input+0x104>
        etharp_input(p, netif);
 801f846:	6839      	ldr	r1, [r7, #0]
 801f848:	6878      	ldr	r0, [r7, #4]
 801f84a:	f7fe f8c1 	bl	801d9d0 <etharp_input>
      break;
 801f84e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801f850:	2300      	movs	r3, #0
 801f852:	e00c      	b.n	801f86e <ethernet_input+0x10e>
    goto free_and_return;
 801f854:	bf00      	nop
 801f856:	e006      	b.n	801f866 <ethernet_input+0x106>
        goto free_and_return;
 801f858:	bf00      	nop
 801f85a:	e004      	b.n	801f866 <ethernet_input+0x106>
        goto free_and_return;
 801f85c:	bf00      	nop
 801f85e:	e002      	b.n	801f866 <ethernet_input+0x106>
        goto free_and_return;
 801f860:	bf00      	nop
 801f862:	e000      	b.n	801f866 <ethernet_input+0x106>
        goto free_and_return;
 801f864:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801f866:	6878      	ldr	r0, [r7, #4]
 801f868:	f7f7 fbc6 	bl	8016ff8 <pbuf_free>
  return ERR_OK;
 801f86c:	2300      	movs	r3, #0
}
 801f86e:	4618      	mov	r0, r3
 801f870:	3718      	adds	r7, #24
 801f872:	46bd      	mov	sp, r7
 801f874:	bd80      	pop	{r7, pc}
 801f876:	bf00      	nop
 801f878:	08024528 	.word	0x08024528

0801f87c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801f87c:	b580      	push	{r7, lr}
 801f87e:	b086      	sub	sp, #24
 801f880:	af00      	add	r7, sp, #0
 801f882:	60f8      	str	r0, [r7, #12]
 801f884:	60b9      	str	r1, [r7, #8]
 801f886:	607a      	str	r2, [r7, #4]
 801f888:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801f88a:	8c3b      	ldrh	r3, [r7, #32]
 801f88c:	4618      	mov	r0, r3
 801f88e:	f7f5 ffc5 	bl	801581c <lwip_htons>
 801f892:	4603      	mov	r3, r0
 801f894:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f896:	210e      	movs	r1, #14
 801f898:	68b8      	ldr	r0, [r7, #8]
 801f89a:	f7f7 fb17 	bl	8016ecc <pbuf_add_header>
 801f89e:	4603      	mov	r3, r0
 801f8a0:	2b00      	cmp	r3, #0
 801f8a2:	d125      	bne.n	801f8f0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801f8a4:	68bb      	ldr	r3, [r7, #8]
 801f8a6:	685b      	ldr	r3, [r3, #4]
 801f8a8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801f8aa:	693b      	ldr	r3, [r7, #16]
 801f8ac:	8afa      	ldrh	r2, [r7, #22]
 801f8ae:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801f8b0:	693b      	ldr	r3, [r7, #16]
 801f8b2:	2206      	movs	r2, #6
 801f8b4:	6839      	ldr	r1, [r7, #0]
 801f8b6:	4618      	mov	r0, r3
 801f8b8:	f000 fd0b 	bl	80202d2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801f8bc:	693b      	ldr	r3, [r7, #16]
 801f8be:	3306      	adds	r3, #6
 801f8c0:	2206      	movs	r2, #6
 801f8c2:	6879      	ldr	r1, [r7, #4]
 801f8c4:	4618      	mov	r0, r3
 801f8c6:	f000 fd04 	bl	80202d2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801f8ca:	68fb      	ldr	r3, [r7, #12]
 801f8cc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801f8d0:	2b06      	cmp	r3, #6
 801f8d2:	d006      	beq.n	801f8e2 <ethernet_output+0x66>
 801f8d4:	4b0a      	ldr	r3, [pc, #40]	@ (801f900 <ethernet_output+0x84>)
 801f8d6:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801f8da:	490a      	ldr	r1, [pc, #40]	@ (801f904 <ethernet_output+0x88>)
 801f8dc:	480a      	ldr	r0, [pc, #40]	@ (801f908 <ethernet_output+0x8c>)
 801f8de:	f000 fabd 	bl	801fe5c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801f8e2:	68fb      	ldr	r3, [r7, #12]
 801f8e4:	699b      	ldr	r3, [r3, #24]
 801f8e6:	68b9      	ldr	r1, [r7, #8]
 801f8e8:	68f8      	ldr	r0, [r7, #12]
 801f8ea:	4798      	blx	r3
 801f8ec:	4603      	mov	r3, r0
 801f8ee:	e002      	b.n	801f8f6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801f8f0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801f8f2:	f06f 0301 	mvn.w	r3, #1
}
 801f8f6:	4618      	mov	r0, r3
 801f8f8:	3718      	adds	r7, #24
 801f8fa:	46bd      	mov	sp, r7
 801f8fc:	bd80      	pop	{r7, pc}
 801f8fe:	bf00      	nop
 801f900:	08023bd4 	.word	0x08023bd4
 801f904:	08023c0c 	.word	0x08023c0c
 801f908:	08023c40 	.word	0x08023c40

0801f90c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801f90c:	b580      	push	{r7, lr}
 801f90e:	b082      	sub	sp, #8
 801f910:	af00      	add	r7, sp, #0
 801f912:	6078      	str	r0, [r7, #4]
 801f914:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801f916:	683b      	ldr	r3, [r7, #0]
 801f918:	2200      	movs	r2, #0
 801f91a:	2104      	movs	r1, #4
 801f91c:	4618      	mov	r0, r3
 801f91e:	f7f2 fae9 	bl	8011ef4 <osMessageQueueNew>
 801f922:	4602      	mov	r2, r0
 801f924:	687b      	ldr	r3, [r7, #4]
 801f926:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801f928:	687b      	ldr	r3, [r7, #4]
 801f92a:	681b      	ldr	r3, [r3, #0]
 801f92c:	2b00      	cmp	r3, #0
 801f92e:	d102      	bne.n	801f936 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801f930:	f04f 33ff 	mov.w	r3, #4294967295
 801f934:	e000      	b.n	801f938 <sys_mbox_new+0x2c>

  return ERR_OK;
 801f936:	2300      	movs	r3, #0
}
 801f938:	4618      	mov	r0, r3
 801f93a:	3708      	adds	r7, #8
 801f93c:	46bd      	mov	sp, r7
 801f93e:	bd80      	pop	{r7, pc}

0801f940 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801f940:	b580      	push	{r7, lr}
 801f942:	b084      	sub	sp, #16
 801f944:	af00      	add	r7, sp, #0
 801f946:	6078      	str	r0, [r7, #4]
 801f948:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801f94a:	687b      	ldr	r3, [r7, #4]
 801f94c:	6818      	ldr	r0, [r3, #0]
 801f94e:	4639      	mov	r1, r7
 801f950:	2300      	movs	r3, #0
 801f952:	2200      	movs	r2, #0
 801f954:	f7f2 fb42 	bl	8011fdc <osMessageQueuePut>
 801f958:	4603      	mov	r3, r0
 801f95a:	2b00      	cmp	r3, #0
 801f95c:	d102      	bne.n	801f964 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801f95e:	2300      	movs	r3, #0
 801f960:	73fb      	strb	r3, [r7, #15]
 801f962:	e001      	b.n	801f968 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801f964:	23ff      	movs	r3, #255	@ 0xff
 801f966:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801f968:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801f96c:	4618      	mov	r0, r3
 801f96e:	3710      	adds	r7, #16
 801f970:	46bd      	mov	sp, r7
 801f972:	bd80      	pop	{r7, pc}

0801f974 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801f974:	b580      	push	{r7, lr}
 801f976:	b086      	sub	sp, #24
 801f978:	af00      	add	r7, sp, #0
 801f97a:	60f8      	str	r0, [r7, #12]
 801f97c:	60b9      	str	r1, [r7, #8]
 801f97e:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801f980:	f7f1 ffc8 	bl	8011914 <osKernelGetTickCount>
 801f984:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801f986:	687b      	ldr	r3, [r7, #4]
 801f988:	2b00      	cmp	r3, #0
 801f98a:	d013      	beq.n	801f9b4 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801f98c:	68fb      	ldr	r3, [r7, #12]
 801f98e:	6818      	ldr	r0, [r3, #0]
 801f990:	687b      	ldr	r3, [r7, #4]
 801f992:	2200      	movs	r2, #0
 801f994:	68b9      	ldr	r1, [r7, #8]
 801f996:	f7f2 fb81 	bl	801209c <osMessageQueueGet>
 801f99a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801f99c:	693b      	ldr	r3, [r7, #16]
 801f99e:	2b00      	cmp	r3, #0
 801f9a0:	d105      	bne.n	801f9ae <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801f9a2:	f7f1 ffb7 	bl	8011914 <osKernelGetTickCount>
 801f9a6:	4602      	mov	r2, r0
 801f9a8:	697b      	ldr	r3, [r7, #20]
 801f9aa:	1ad3      	subs	r3, r2, r3
 801f9ac:	e00f      	b.n	801f9ce <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801f9ae:	f04f 33ff 	mov.w	r3, #4294967295
 801f9b2:	e00c      	b.n	801f9ce <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801f9b4:	68fb      	ldr	r3, [r7, #12]
 801f9b6:	6818      	ldr	r0, [r3, #0]
 801f9b8:	f04f 33ff 	mov.w	r3, #4294967295
 801f9bc:	2200      	movs	r2, #0
 801f9be:	68b9      	ldr	r1, [r7, #8]
 801f9c0:	f7f2 fb6c 	bl	801209c <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801f9c4:	f7f1 ffa6 	bl	8011914 <osKernelGetTickCount>
 801f9c8:	4602      	mov	r2, r0
 801f9ca:	697b      	ldr	r3, [r7, #20]
 801f9cc:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801f9ce:	4618      	mov	r0, r3
 801f9d0:	3718      	adds	r7, #24
 801f9d2:	46bd      	mov	sp, r7
 801f9d4:	bd80      	pop	{r7, pc}

0801f9d6 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801f9d6:	b480      	push	{r7}
 801f9d8:	b083      	sub	sp, #12
 801f9da:	af00      	add	r7, sp, #0
 801f9dc:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801f9de:	687b      	ldr	r3, [r7, #4]
 801f9e0:	681b      	ldr	r3, [r3, #0]
 801f9e2:	2b00      	cmp	r3, #0
 801f9e4:	d101      	bne.n	801f9ea <sys_mbox_valid+0x14>
    return 0;
 801f9e6:	2300      	movs	r3, #0
 801f9e8:	e000      	b.n	801f9ec <sys_mbox_valid+0x16>
  else
    return 1;
 801f9ea:	2301      	movs	r3, #1
}
 801f9ec:	4618      	mov	r0, r3
 801f9ee:	370c      	adds	r7, #12
 801f9f0:	46bd      	mov	sp, r7
 801f9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f9f6:	4770      	bx	lr

0801f9f8 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801f9f8:	b580      	push	{r7, lr}
 801f9fa:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801f9fc:	2000      	movs	r0, #0
 801f9fe:	f7f2 f84b 	bl	8011a98 <osMutexNew>
 801fa02:	4603      	mov	r3, r0
 801fa04:	4a01      	ldr	r2, [pc, #4]	@ (801fa0c <sys_init+0x14>)
 801fa06:	6013      	str	r3, [r2, #0]
#endif
}
 801fa08:	bf00      	nop
 801fa0a:	bd80      	pop	{r7, pc}
 801fa0c:	24014648 	.word	0x24014648

0801fa10 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801fa10:	b580      	push	{r7, lr}
 801fa12:	b082      	sub	sp, #8
 801fa14:	af00      	add	r7, sp, #0
 801fa16:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801fa18:	2000      	movs	r0, #0
 801fa1a:	f7f2 f83d 	bl	8011a98 <osMutexNew>
 801fa1e:	4602      	mov	r2, r0
 801fa20:	687b      	ldr	r3, [r7, #4]
 801fa22:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801fa24:	687b      	ldr	r3, [r7, #4]
 801fa26:	681b      	ldr	r3, [r3, #0]
 801fa28:	2b00      	cmp	r3, #0
 801fa2a:	d102      	bne.n	801fa32 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801fa2c:	f04f 33ff 	mov.w	r3, #4294967295
 801fa30:	e000      	b.n	801fa34 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801fa32:	2300      	movs	r3, #0
}
 801fa34:	4618      	mov	r0, r3
 801fa36:	3708      	adds	r7, #8
 801fa38:	46bd      	mov	sp, r7
 801fa3a:	bd80      	pop	{r7, pc}

0801fa3c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801fa3c:	b580      	push	{r7, lr}
 801fa3e:	b082      	sub	sp, #8
 801fa40:	af00      	add	r7, sp, #0
 801fa42:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801fa44:	687b      	ldr	r3, [r7, #4]
 801fa46:	681b      	ldr	r3, [r3, #0]
 801fa48:	f04f 31ff 	mov.w	r1, #4294967295
 801fa4c:	4618      	mov	r0, r3
 801fa4e:	f7f2 f8a9 	bl	8011ba4 <osMutexAcquire>
#endif
}
 801fa52:	bf00      	nop
 801fa54:	3708      	adds	r7, #8
 801fa56:	46bd      	mov	sp, r7
 801fa58:	bd80      	pop	{r7, pc}

0801fa5a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801fa5a:	b580      	push	{r7, lr}
 801fa5c:	b082      	sub	sp, #8
 801fa5e:	af00      	add	r7, sp, #0
 801fa60:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801fa62:	687b      	ldr	r3, [r7, #4]
 801fa64:	681b      	ldr	r3, [r3, #0]
 801fa66:	4618      	mov	r0, r3
 801fa68:	f7f2 f8e7 	bl	8011c3a <osMutexRelease>
}
 801fa6c:	bf00      	nop
 801fa6e:	3708      	adds	r7, #8
 801fa70:	46bd      	mov	sp, r7
 801fa72:	bd80      	pop	{r7, pc}

0801fa74 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801fa74:	b580      	push	{r7, lr}
 801fa76:	b08e      	sub	sp, #56	@ 0x38
 801fa78:	af00      	add	r7, sp, #0
 801fa7a:	60f8      	str	r0, [r7, #12]
 801fa7c:	60b9      	str	r1, [r7, #8]
 801fa7e:	607a      	str	r2, [r7, #4]
 801fa80:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801fa82:	f107 0314 	add.w	r3, r7, #20
 801fa86:	2224      	movs	r2, #36	@ 0x24
 801fa88:	2100      	movs	r1, #0
 801fa8a:	4618      	mov	r0, r3
 801fa8c:	f000 fb3e 	bl	802010c <memset>
 801fa90:	68fb      	ldr	r3, [r7, #12]
 801fa92:	617b      	str	r3, [r7, #20]
 801fa94:	683b      	ldr	r3, [r7, #0]
 801fa96:	62bb      	str	r3, [r7, #40]	@ 0x28
 801fa98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801fa9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801fa9c:	f107 0314 	add.w	r3, r7, #20
 801faa0:	461a      	mov	r2, r3
 801faa2:	6879      	ldr	r1, [r7, #4]
 801faa4:	68b8      	ldr	r0, [r7, #8]
 801faa6:	f7f1 ff4a 	bl	801193e <osThreadNew>
 801faaa:	4603      	mov	r3, r0
#endif
}
 801faac:	4618      	mov	r0, r3
 801faae:	3738      	adds	r7, #56	@ 0x38
 801fab0:	46bd      	mov	sp, r7
 801fab2:	bd80      	pop	{r7, pc}

0801fab4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801fab4:	b580      	push	{r7, lr}
 801fab6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801fab8:	4b04      	ldr	r3, [pc, #16]	@ (801facc <sys_arch_protect+0x18>)
 801faba:	681b      	ldr	r3, [r3, #0]
 801fabc:	f04f 31ff 	mov.w	r1, #4294967295
 801fac0:	4618      	mov	r0, r3
 801fac2:	f7f2 f86f 	bl	8011ba4 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801fac6:	2301      	movs	r3, #1
}
 801fac8:	4618      	mov	r0, r3
 801faca:	bd80      	pop	{r7, pc}
 801facc:	24014648 	.word	0x24014648

0801fad0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801fad0:	b580      	push	{r7, lr}
 801fad2:	b082      	sub	sp, #8
 801fad4:	af00      	add	r7, sp, #0
 801fad6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801fad8:	4b04      	ldr	r3, [pc, #16]	@ (801faec <sys_arch_unprotect+0x1c>)
 801fada:	681b      	ldr	r3, [r3, #0]
 801fadc:	4618      	mov	r0, r3
 801fade:	f7f2 f8ac 	bl	8011c3a <osMutexRelease>
}
 801fae2:	bf00      	nop
 801fae4:	3708      	adds	r7, #8
 801fae6:	46bd      	mov	sp, r7
 801fae8:	bd80      	pop	{r7, pc}
 801faea:	bf00      	nop
 801faec:	24014648 	.word	0x24014648

0801faf0 <malloc>:
 801faf0:	4b02      	ldr	r3, [pc, #8]	@ (801fafc <malloc+0xc>)
 801faf2:	4601      	mov	r1, r0
 801faf4:	6818      	ldr	r0, [r3, #0]
 801faf6:	f000 b825 	b.w	801fb44 <_malloc_r>
 801fafa:	bf00      	nop
 801fafc:	24000044 	.word	0x24000044

0801fb00 <sbrk_aligned>:
 801fb00:	b570      	push	{r4, r5, r6, lr}
 801fb02:	4e0f      	ldr	r6, [pc, #60]	@ (801fb40 <sbrk_aligned+0x40>)
 801fb04:	460c      	mov	r4, r1
 801fb06:	6831      	ldr	r1, [r6, #0]
 801fb08:	4605      	mov	r5, r0
 801fb0a:	b911      	cbnz	r1, 801fb12 <sbrk_aligned+0x12>
 801fb0c:	f000 fb98 	bl	8020240 <_sbrk_r>
 801fb10:	6030      	str	r0, [r6, #0]
 801fb12:	4621      	mov	r1, r4
 801fb14:	4628      	mov	r0, r5
 801fb16:	f000 fb93 	bl	8020240 <_sbrk_r>
 801fb1a:	1c43      	adds	r3, r0, #1
 801fb1c:	d103      	bne.n	801fb26 <sbrk_aligned+0x26>
 801fb1e:	f04f 34ff 	mov.w	r4, #4294967295
 801fb22:	4620      	mov	r0, r4
 801fb24:	bd70      	pop	{r4, r5, r6, pc}
 801fb26:	1cc4      	adds	r4, r0, #3
 801fb28:	f024 0403 	bic.w	r4, r4, #3
 801fb2c:	42a0      	cmp	r0, r4
 801fb2e:	d0f8      	beq.n	801fb22 <sbrk_aligned+0x22>
 801fb30:	1a21      	subs	r1, r4, r0
 801fb32:	4628      	mov	r0, r5
 801fb34:	f000 fb84 	bl	8020240 <_sbrk_r>
 801fb38:	3001      	adds	r0, #1
 801fb3a:	d1f2      	bne.n	801fb22 <sbrk_aligned+0x22>
 801fb3c:	e7ef      	b.n	801fb1e <sbrk_aligned+0x1e>
 801fb3e:	bf00      	nop
 801fb40:	2401464c 	.word	0x2401464c

0801fb44 <_malloc_r>:
 801fb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fb48:	1ccd      	adds	r5, r1, #3
 801fb4a:	f025 0503 	bic.w	r5, r5, #3
 801fb4e:	3508      	adds	r5, #8
 801fb50:	2d0c      	cmp	r5, #12
 801fb52:	bf38      	it	cc
 801fb54:	250c      	movcc	r5, #12
 801fb56:	2d00      	cmp	r5, #0
 801fb58:	4606      	mov	r6, r0
 801fb5a:	db01      	blt.n	801fb60 <_malloc_r+0x1c>
 801fb5c:	42a9      	cmp	r1, r5
 801fb5e:	d904      	bls.n	801fb6a <_malloc_r+0x26>
 801fb60:	230c      	movs	r3, #12
 801fb62:	6033      	str	r3, [r6, #0]
 801fb64:	2000      	movs	r0, #0
 801fb66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801fc40 <_malloc_r+0xfc>
 801fb6e:	f000 f869 	bl	801fc44 <__malloc_lock>
 801fb72:	f8d8 3000 	ldr.w	r3, [r8]
 801fb76:	461c      	mov	r4, r3
 801fb78:	bb44      	cbnz	r4, 801fbcc <_malloc_r+0x88>
 801fb7a:	4629      	mov	r1, r5
 801fb7c:	4630      	mov	r0, r6
 801fb7e:	f7ff ffbf 	bl	801fb00 <sbrk_aligned>
 801fb82:	1c43      	adds	r3, r0, #1
 801fb84:	4604      	mov	r4, r0
 801fb86:	d158      	bne.n	801fc3a <_malloc_r+0xf6>
 801fb88:	f8d8 4000 	ldr.w	r4, [r8]
 801fb8c:	4627      	mov	r7, r4
 801fb8e:	2f00      	cmp	r7, #0
 801fb90:	d143      	bne.n	801fc1a <_malloc_r+0xd6>
 801fb92:	2c00      	cmp	r4, #0
 801fb94:	d04b      	beq.n	801fc2e <_malloc_r+0xea>
 801fb96:	6823      	ldr	r3, [r4, #0]
 801fb98:	4639      	mov	r1, r7
 801fb9a:	4630      	mov	r0, r6
 801fb9c:	eb04 0903 	add.w	r9, r4, r3
 801fba0:	f000 fb4e 	bl	8020240 <_sbrk_r>
 801fba4:	4581      	cmp	r9, r0
 801fba6:	d142      	bne.n	801fc2e <_malloc_r+0xea>
 801fba8:	6821      	ldr	r1, [r4, #0]
 801fbaa:	1a6d      	subs	r5, r5, r1
 801fbac:	4629      	mov	r1, r5
 801fbae:	4630      	mov	r0, r6
 801fbb0:	f7ff ffa6 	bl	801fb00 <sbrk_aligned>
 801fbb4:	3001      	adds	r0, #1
 801fbb6:	d03a      	beq.n	801fc2e <_malloc_r+0xea>
 801fbb8:	6823      	ldr	r3, [r4, #0]
 801fbba:	442b      	add	r3, r5
 801fbbc:	6023      	str	r3, [r4, #0]
 801fbbe:	f8d8 3000 	ldr.w	r3, [r8]
 801fbc2:	685a      	ldr	r2, [r3, #4]
 801fbc4:	bb62      	cbnz	r2, 801fc20 <_malloc_r+0xdc>
 801fbc6:	f8c8 7000 	str.w	r7, [r8]
 801fbca:	e00f      	b.n	801fbec <_malloc_r+0xa8>
 801fbcc:	6822      	ldr	r2, [r4, #0]
 801fbce:	1b52      	subs	r2, r2, r5
 801fbd0:	d420      	bmi.n	801fc14 <_malloc_r+0xd0>
 801fbd2:	2a0b      	cmp	r2, #11
 801fbd4:	d917      	bls.n	801fc06 <_malloc_r+0xc2>
 801fbd6:	1961      	adds	r1, r4, r5
 801fbd8:	42a3      	cmp	r3, r4
 801fbda:	6025      	str	r5, [r4, #0]
 801fbdc:	bf18      	it	ne
 801fbde:	6059      	strne	r1, [r3, #4]
 801fbe0:	6863      	ldr	r3, [r4, #4]
 801fbe2:	bf08      	it	eq
 801fbe4:	f8c8 1000 	streq.w	r1, [r8]
 801fbe8:	5162      	str	r2, [r4, r5]
 801fbea:	604b      	str	r3, [r1, #4]
 801fbec:	4630      	mov	r0, r6
 801fbee:	f000 f82f 	bl	801fc50 <__malloc_unlock>
 801fbf2:	f104 000b 	add.w	r0, r4, #11
 801fbf6:	1d23      	adds	r3, r4, #4
 801fbf8:	f020 0007 	bic.w	r0, r0, #7
 801fbfc:	1ac2      	subs	r2, r0, r3
 801fbfe:	bf1c      	itt	ne
 801fc00:	1a1b      	subne	r3, r3, r0
 801fc02:	50a3      	strne	r3, [r4, r2]
 801fc04:	e7af      	b.n	801fb66 <_malloc_r+0x22>
 801fc06:	6862      	ldr	r2, [r4, #4]
 801fc08:	42a3      	cmp	r3, r4
 801fc0a:	bf0c      	ite	eq
 801fc0c:	f8c8 2000 	streq.w	r2, [r8]
 801fc10:	605a      	strne	r2, [r3, #4]
 801fc12:	e7eb      	b.n	801fbec <_malloc_r+0xa8>
 801fc14:	4623      	mov	r3, r4
 801fc16:	6864      	ldr	r4, [r4, #4]
 801fc18:	e7ae      	b.n	801fb78 <_malloc_r+0x34>
 801fc1a:	463c      	mov	r4, r7
 801fc1c:	687f      	ldr	r7, [r7, #4]
 801fc1e:	e7b6      	b.n	801fb8e <_malloc_r+0x4a>
 801fc20:	461a      	mov	r2, r3
 801fc22:	685b      	ldr	r3, [r3, #4]
 801fc24:	42a3      	cmp	r3, r4
 801fc26:	d1fb      	bne.n	801fc20 <_malloc_r+0xdc>
 801fc28:	2300      	movs	r3, #0
 801fc2a:	6053      	str	r3, [r2, #4]
 801fc2c:	e7de      	b.n	801fbec <_malloc_r+0xa8>
 801fc2e:	230c      	movs	r3, #12
 801fc30:	6033      	str	r3, [r6, #0]
 801fc32:	4630      	mov	r0, r6
 801fc34:	f000 f80c 	bl	801fc50 <__malloc_unlock>
 801fc38:	e794      	b.n	801fb64 <_malloc_r+0x20>
 801fc3a:	6005      	str	r5, [r0, #0]
 801fc3c:	e7d6      	b.n	801fbec <_malloc_r+0xa8>
 801fc3e:	bf00      	nop
 801fc40:	24014650 	.word	0x24014650

0801fc44 <__malloc_lock>:
 801fc44:	4801      	ldr	r0, [pc, #4]	@ (801fc4c <__malloc_lock+0x8>)
 801fc46:	f000 bb42 	b.w	80202ce <__retarget_lock_acquire_recursive>
 801fc4a:	bf00      	nop
 801fc4c:	24014794 	.word	0x24014794

0801fc50 <__malloc_unlock>:
 801fc50:	4801      	ldr	r0, [pc, #4]	@ (801fc58 <__malloc_unlock+0x8>)
 801fc52:	f000 bb3d 	b.w	80202d0 <__retarget_lock_release_recursive>
 801fc56:	bf00      	nop
 801fc58:	24014794 	.word	0x24014794

0801fc5c <rand>:
 801fc5c:	4b16      	ldr	r3, [pc, #88]	@ (801fcb8 <rand+0x5c>)
 801fc5e:	b510      	push	{r4, lr}
 801fc60:	681c      	ldr	r4, [r3, #0]
 801fc62:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801fc64:	b9b3      	cbnz	r3, 801fc94 <rand+0x38>
 801fc66:	2018      	movs	r0, #24
 801fc68:	f7ff ff42 	bl	801faf0 <malloc>
 801fc6c:	4602      	mov	r2, r0
 801fc6e:	6320      	str	r0, [r4, #48]	@ 0x30
 801fc70:	b920      	cbnz	r0, 801fc7c <rand+0x20>
 801fc72:	4b12      	ldr	r3, [pc, #72]	@ (801fcbc <rand+0x60>)
 801fc74:	4812      	ldr	r0, [pc, #72]	@ (801fcc0 <rand+0x64>)
 801fc76:	2152      	movs	r1, #82	@ 0x52
 801fc78:	f000 fb3a 	bl	80202f0 <__assert_func>
 801fc7c:	4911      	ldr	r1, [pc, #68]	@ (801fcc4 <rand+0x68>)
 801fc7e:	4b12      	ldr	r3, [pc, #72]	@ (801fcc8 <rand+0x6c>)
 801fc80:	e9c0 1300 	strd	r1, r3, [r0]
 801fc84:	4b11      	ldr	r3, [pc, #68]	@ (801fccc <rand+0x70>)
 801fc86:	6083      	str	r3, [r0, #8]
 801fc88:	230b      	movs	r3, #11
 801fc8a:	8183      	strh	r3, [r0, #12]
 801fc8c:	2100      	movs	r1, #0
 801fc8e:	2001      	movs	r0, #1
 801fc90:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801fc94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801fc96:	480e      	ldr	r0, [pc, #56]	@ (801fcd0 <rand+0x74>)
 801fc98:	690b      	ldr	r3, [r1, #16]
 801fc9a:	694c      	ldr	r4, [r1, #20]
 801fc9c:	4a0d      	ldr	r2, [pc, #52]	@ (801fcd4 <rand+0x78>)
 801fc9e:	4358      	muls	r0, r3
 801fca0:	fb02 0004 	mla	r0, r2, r4, r0
 801fca4:	fba3 3202 	umull	r3, r2, r3, r2
 801fca8:	3301      	adds	r3, #1
 801fcaa:	eb40 0002 	adc.w	r0, r0, r2
 801fcae:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801fcb2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801fcb6:	bd10      	pop	{r4, pc}
 801fcb8:	24000044 	.word	0x24000044
 801fcbc:	08024536 	.word	0x08024536
 801fcc0:	0802454d 	.word	0x0802454d
 801fcc4:	abcd330e 	.word	0xabcd330e
 801fcc8:	e66d1234 	.word	0xe66d1234
 801fccc:	0005deec 	.word	0x0005deec
 801fcd0:	5851f42d 	.word	0x5851f42d
 801fcd4:	4c957f2d 	.word	0x4c957f2d

0801fcd8 <std>:
 801fcd8:	2300      	movs	r3, #0
 801fcda:	b510      	push	{r4, lr}
 801fcdc:	4604      	mov	r4, r0
 801fcde:	e9c0 3300 	strd	r3, r3, [r0]
 801fce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801fce6:	6083      	str	r3, [r0, #8]
 801fce8:	8181      	strh	r1, [r0, #12]
 801fcea:	6643      	str	r3, [r0, #100]	@ 0x64
 801fcec:	81c2      	strh	r2, [r0, #14]
 801fcee:	6183      	str	r3, [r0, #24]
 801fcf0:	4619      	mov	r1, r3
 801fcf2:	2208      	movs	r2, #8
 801fcf4:	305c      	adds	r0, #92	@ 0x5c
 801fcf6:	f000 fa09 	bl	802010c <memset>
 801fcfa:	4b0d      	ldr	r3, [pc, #52]	@ (801fd30 <std+0x58>)
 801fcfc:	6263      	str	r3, [r4, #36]	@ 0x24
 801fcfe:	4b0d      	ldr	r3, [pc, #52]	@ (801fd34 <std+0x5c>)
 801fd00:	62a3      	str	r3, [r4, #40]	@ 0x28
 801fd02:	4b0d      	ldr	r3, [pc, #52]	@ (801fd38 <std+0x60>)
 801fd04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801fd06:	4b0d      	ldr	r3, [pc, #52]	@ (801fd3c <std+0x64>)
 801fd08:	6323      	str	r3, [r4, #48]	@ 0x30
 801fd0a:	4b0d      	ldr	r3, [pc, #52]	@ (801fd40 <std+0x68>)
 801fd0c:	6224      	str	r4, [r4, #32]
 801fd0e:	429c      	cmp	r4, r3
 801fd10:	d006      	beq.n	801fd20 <std+0x48>
 801fd12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801fd16:	4294      	cmp	r4, r2
 801fd18:	d002      	beq.n	801fd20 <std+0x48>
 801fd1a:	33d0      	adds	r3, #208	@ 0xd0
 801fd1c:	429c      	cmp	r4, r3
 801fd1e:	d105      	bne.n	801fd2c <std+0x54>
 801fd20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801fd24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fd28:	f000 bad0 	b.w	80202cc <__retarget_lock_init_recursive>
 801fd2c:	bd10      	pop	{r4, pc}
 801fd2e:	bf00      	nop
 801fd30:	0801ff3d 	.word	0x0801ff3d
 801fd34:	0801ff5f 	.word	0x0801ff5f
 801fd38:	0801ff97 	.word	0x0801ff97
 801fd3c:	0801ffbb 	.word	0x0801ffbb
 801fd40:	24014654 	.word	0x24014654

0801fd44 <stdio_exit_handler>:
 801fd44:	4a02      	ldr	r2, [pc, #8]	@ (801fd50 <stdio_exit_handler+0xc>)
 801fd46:	4903      	ldr	r1, [pc, #12]	@ (801fd54 <stdio_exit_handler+0x10>)
 801fd48:	4803      	ldr	r0, [pc, #12]	@ (801fd58 <stdio_exit_handler+0x14>)
 801fd4a:	f000 b869 	b.w	801fe20 <_fwalk_sglue>
 801fd4e:	bf00      	nop
 801fd50:	24000038 	.word	0x24000038
 801fd54:	08020a65 	.word	0x08020a65
 801fd58:	24000048 	.word	0x24000048

0801fd5c <cleanup_stdio>:
 801fd5c:	6841      	ldr	r1, [r0, #4]
 801fd5e:	4b0c      	ldr	r3, [pc, #48]	@ (801fd90 <cleanup_stdio+0x34>)
 801fd60:	4299      	cmp	r1, r3
 801fd62:	b510      	push	{r4, lr}
 801fd64:	4604      	mov	r4, r0
 801fd66:	d001      	beq.n	801fd6c <cleanup_stdio+0x10>
 801fd68:	f000 fe7c 	bl	8020a64 <_fflush_r>
 801fd6c:	68a1      	ldr	r1, [r4, #8]
 801fd6e:	4b09      	ldr	r3, [pc, #36]	@ (801fd94 <cleanup_stdio+0x38>)
 801fd70:	4299      	cmp	r1, r3
 801fd72:	d002      	beq.n	801fd7a <cleanup_stdio+0x1e>
 801fd74:	4620      	mov	r0, r4
 801fd76:	f000 fe75 	bl	8020a64 <_fflush_r>
 801fd7a:	68e1      	ldr	r1, [r4, #12]
 801fd7c:	4b06      	ldr	r3, [pc, #24]	@ (801fd98 <cleanup_stdio+0x3c>)
 801fd7e:	4299      	cmp	r1, r3
 801fd80:	d004      	beq.n	801fd8c <cleanup_stdio+0x30>
 801fd82:	4620      	mov	r0, r4
 801fd84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fd88:	f000 be6c 	b.w	8020a64 <_fflush_r>
 801fd8c:	bd10      	pop	{r4, pc}
 801fd8e:	bf00      	nop
 801fd90:	24014654 	.word	0x24014654
 801fd94:	240146bc 	.word	0x240146bc
 801fd98:	24014724 	.word	0x24014724

0801fd9c <global_stdio_init.part.0>:
 801fd9c:	b510      	push	{r4, lr}
 801fd9e:	4b0b      	ldr	r3, [pc, #44]	@ (801fdcc <global_stdio_init.part.0+0x30>)
 801fda0:	4c0b      	ldr	r4, [pc, #44]	@ (801fdd0 <global_stdio_init.part.0+0x34>)
 801fda2:	4a0c      	ldr	r2, [pc, #48]	@ (801fdd4 <global_stdio_init.part.0+0x38>)
 801fda4:	601a      	str	r2, [r3, #0]
 801fda6:	4620      	mov	r0, r4
 801fda8:	2200      	movs	r2, #0
 801fdaa:	2104      	movs	r1, #4
 801fdac:	f7ff ff94 	bl	801fcd8 <std>
 801fdb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801fdb4:	2201      	movs	r2, #1
 801fdb6:	2109      	movs	r1, #9
 801fdb8:	f7ff ff8e 	bl	801fcd8 <std>
 801fdbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801fdc0:	2202      	movs	r2, #2
 801fdc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fdc6:	2112      	movs	r1, #18
 801fdc8:	f7ff bf86 	b.w	801fcd8 <std>
 801fdcc:	2401478c 	.word	0x2401478c
 801fdd0:	24014654 	.word	0x24014654
 801fdd4:	0801fd45 	.word	0x0801fd45

0801fdd8 <__sfp_lock_acquire>:
 801fdd8:	4801      	ldr	r0, [pc, #4]	@ (801fde0 <__sfp_lock_acquire+0x8>)
 801fdda:	f000 ba78 	b.w	80202ce <__retarget_lock_acquire_recursive>
 801fdde:	bf00      	nop
 801fde0:	24014795 	.word	0x24014795

0801fde4 <__sfp_lock_release>:
 801fde4:	4801      	ldr	r0, [pc, #4]	@ (801fdec <__sfp_lock_release+0x8>)
 801fde6:	f000 ba73 	b.w	80202d0 <__retarget_lock_release_recursive>
 801fdea:	bf00      	nop
 801fdec:	24014795 	.word	0x24014795

0801fdf0 <__sinit>:
 801fdf0:	b510      	push	{r4, lr}
 801fdf2:	4604      	mov	r4, r0
 801fdf4:	f7ff fff0 	bl	801fdd8 <__sfp_lock_acquire>
 801fdf8:	6a23      	ldr	r3, [r4, #32]
 801fdfa:	b11b      	cbz	r3, 801fe04 <__sinit+0x14>
 801fdfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fe00:	f7ff bff0 	b.w	801fde4 <__sfp_lock_release>
 801fe04:	4b04      	ldr	r3, [pc, #16]	@ (801fe18 <__sinit+0x28>)
 801fe06:	6223      	str	r3, [r4, #32]
 801fe08:	4b04      	ldr	r3, [pc, #16]	@ (801fe1c <__sinit+0x2c>)
 801fe0a:	681b      	ldr	r3, [r3, #0]
 801fe0c:	2b00      	cmp	r3, #0
 801fe0e:	d1f5      	bne.n	801fdfc <__sinit+0xc>
 801fe10:	f7ff ffc4 	bl	801fd9c <global_stdio_init.part.0>
 801fe14:	e7f2      	b.n	801fdfc <__sinit+0xc>
 801fe16:	bf00      	nop
 801fe18:	0801fd5d 	.word	0x0801fd5d
 801fe1c:	2401478c 	.word	0x2401478c

0801fe20 <_fwalk_sglue>:
 801fe20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fe24:	4607      	mov	r7, r0
 801fe26:	4688      	mov	r8, r1
 801fe28:	4614      	mov	r4, r2
 801fe2a:	2600      	movs	r6, #0
 801fe2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801fe30:	f1b9 0901 	subs.w	r9, r9, #1
 801fe34:	d505      	bpl.n	801fe42 <_fwalk_sglue+0x22>
 801fe36:	6824      	ldr	r4, [r4, #0]
 801fe38:	2c00      	cmp	r4, #0
 801fe3a:	d1f7      	bne.n	801fe2c <_fwalk_sglue+0xc>
 801fe3c:	4630      	mov	r0, r6
 801fe3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fe42:	89ab      	ldrh	r3, [r5, #12]
 801fe44:	2b01      	cmp	r3, #1
 801fe46:	d907      	bls.n	801fe58 <_fwalk_sglue+0x38>
 801fe48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801fe4c:	3301      	adds	r3, #1
 801fe4e:	d003      	beq.n	801fe58 <_fwalk_sglue+0x38>
 801fe50:	4629      	mov	r1, r5
 801fe52:	4638      	mov	r0, r7
 801fe54:	47c0      	blx	r8
 801fe56:	4306      	orrs	r6, r0
 801fe58:	3568      	adds	r5, #104	@ 0x68
 801fe5a:	e7e9      	b.n	801fe30 <_fwalk_sglue+0x10>

0801fe5c <iprintf>:
 801fe5c:	b40f      	push	{r0, r1, r2, r3}
 801fe5e:	b507      	push	{r0, r1, r2, lr}
 801fe60:	4906      	ldr	r1, [pc, #24]	@ (801fe7c <iprintf+0x20>)
 801fe62:	ab04      	add	r3, sp, #16
 801fe64:	6808      	ldr	r0, [r1, #0]
 801fe66:	f853 2b04 	ldr.w	r2, [r3], #4
 801fe6a:	6881      	ldr	r1, [r0, #8]
 801fe6c:	9301      	str	r3, [sp, #4]
 801fe6e:	f000 fad1 	bl	8020414 <_vfiprintf_r>
 801fe72:	b003      	add	sp, #12
 801fe74:	f85d eb04 	ldr.w	lr, [sp], #4
 801fe78:	b004      	add	sp, #16
 801fe7a:	4770      	bx	lr
 801fe7c:	24000044 	.word	0x24000044

0801fe80 <_puts_r>:
 801fe80:	6a03      	ldr	r3, [r0, #32]
 801fe82:	b570      	push	{r4, r5, r6, lr}
 801fe84:	6884      	ldr	r4, [r0, #8]
 801fe86:	4605      	mov	r5, r0
 801fe88:	460e      	mov	r6, r1
 801fe8a:	b90b      	cbnz	r3, 801fe90 <_puts_r+0x10>
 801fe8c:	f7ff ffb0 	bl	801fdf0 <__sinit>
 801fe90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801fe92:	07db      	lsls	r3, r3, #31
 801fe94:	d405      	bmi.n	801fea2 <_puts_r+0x22>
 801fe96:	89a3      	ldrh	r3, [r4, #12]
 801fe98:	0598      	lsls	r0, r3, #22
 801fe9a:	d402      	bmi.n	801fea2 <_puts_r+0x22>
 801fe9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fe9e:	f000 fa16 	bl	80202ce <__retarget_lock_acquire_recursive>
 801fea2:	89a3      	ldrh	r3, [r4, #12]
 801fea4:	0719      	lsls	r1, r3, #28
 801fea6:	d502      	bpl.n	801feae <_puts_r+0x2e>
 801fea8:	6923      	ldr	r3, [r4, #16]
 801feaa:	2b00      	cmp	r3, #0
 801feac:	d135      	bne.n	801ff1a <_puts_r+0x9a>
 801feae:	4621      	mov	r1, r4
 801feb0:	4628      	mov	r0, r5
 801feb2:	f000 f8c5 	bl	8020040 <__swsetup_r>
 801feb6:	b380      	cbz	r0, 801ff1a <_puts_r+0x9a>
 801feb8:	f04f 35ff 	mov.w	r5, #4294967295
 801febc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801febe:	07da      	lsls	r2, r3, #31
 801fec0:	d405      	bmi.n	801fece <_puts_r+0x4e>
 801fec2:	89a3      	ldrh	r3, [r4, #12]
 801fec4:	059b      	lsls	r3, r3, #22
 801fec6:	d402      	bmi.n	801fece <_puts_r+0x4e>
 801fec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801feca:	f000 fa01 	bl	80202d0 <__retarget_lock_release_recursive>
 801fece:	4628      	mov	r0, r5
 801fed0:	bd70      	pop	{r4, r5, r6, pc}
 801fed2:	2b00      	cmp	r3, #0
 801fed4:	da04      	bge.n	801fee0 <_puts_r+0x60>
 801fed6:	69a2      	ldr	r2, [r4, #24]
 801fed8:	429a      	cmp	r2, r3
 801feda:	dc17      	bgt.n	801ff0c <_puts_r+0x8c>
 801fedc:	290a      	cmp	r1, #10
 801fede:	d015      	beq.n	801ff0c <_puts_r+0x8c>
 801fee0:	6823      	ldr	r3, [r4, #0]
 801fee2:	1c5a      	adds	r2, r3, #1
 801fee4:	6022      	str	r2, [r4, #0]
 801fee6:	7019      	strb	r1, [r3, #0]
 801fee8:	68a3      	ldr	r3, [r4, #8]
 801feea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801feee:	3b01      	subs	r3, #1
 801fef0:	60a3      	str	r3, [r4, #8]
 801fef2:	2900      	cmp	r1, #0
 801fef4:	d1ed      	bne.n	801fed2 <_puts_r+0x52>
 801fef6:	2b00      	cmp	r3, #0
 801fef8:	da11      	bge.n	801ff1e <_puts_r+0x9e>
 801fefa:	4622      	mov	r2, r4
 801fefc:	210a      	movs	r1, #10
 801fefe:	4628      	mov	r0, r5
 801ff00:	f000 f85f 	bl	801ffc2 <__swbuf_r>
 801ff04:	3001      	adds	r0, #1
 801ff06:	d0d7      	beq.n	801feb8 <_puts_r+0x38>
 801ff08:	250a      	movs	r5, #10
 801ff0a:	e7d7      	b.n	801febc <_puts_r+0x3c>
 801ff0c:	4622      	mov	r2, r4
 801ff0e:	4628      	mov	r0, r5
 801ff10:	f000 f857 	bl	801ffc2 <__swbuf_r>
 801ff14:	3001      	adds	r0, #1
 801ff16:	d1e7      	bne.n	801fee8 <_puts_r+0x68>
 801ff18:	e7ce      	b.n	801feb8 <_puts_r+0x38>
 801ff1a:	3e01      	subs	r6, #1
 801ff1c:	e7e4      	b.n	801fee8 <_puts_r+0x68>
 801ff1e:	6823      	ldr	r3, [r4, #0]
 801ff20:	1c5a      	adds	r2, r3, #1
 801ff22:	6022      	str	r2, [r4, #0]
 801ff24:	220a      	movs	r2, #10
 801ff26:	701a      	strb	r2, [r3, #0]
 801ff28:	e7ee      	b.n	801ff08 <_puts_r+0x88>
	...

0801ff2c <puts>:
 801ff2c:	4b02      	ldr	r3, [pc, #8]	@ (801ff38 <puts+0xc>)
 801ff2e:	4601      	mov	r1, r0
 801ff30:	6818      	ldr	r0, [r3, #0]
 801ff32:	f7ff bfa5 	b.w	801fe80 <_puts_r>
 801ff36:	bf00      	nop
 801ff38:	24000044 	.word	0x24000044

0801ff3c <__sread>:
 801ff3c:	b510      	push	{r4, lr}
 801ff3e:	460c      	mov	r4, r1
 801ff40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ff44:	f000 f96a 	bl	802021c <_read_r>
 801ff48:	2800      	cmp	r0, #0
 801ff4a:	bfab      	itete	ge
 801ff4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ff4e:	89a3      	ldrhlt	r3, [r4, #12]
 801ff50:	181b      	addge	r3, r3, r0
 801ff52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ff56:	bfac      	ite	ge
 801ff58:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ff5a:	81a3      	strhlt	r3, [r4, #12]
 801ff5c:	bd10      	pop	{r4, pc}

0801ff5e <__swrite>:
 801ff5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff62:	461f      	mov	r7, r3
 801ff64:	898b      	ldrh	r3, [r1, #12]
 801ff66:	05db      	lsls	r3, r3, #23
 801ff68:	4605      	mov	r5, r0
 801ff6a:	460c      	mov	r4, r1
 801ff6c:	4616      	mov	r6, r2
 801ff6e:	d505      	bpl.n	801ff7c <__swrite+0x1e>
 801ff70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ff74:	2302      	movs	r3, #2
 801ff76:	2200      	movs	r2, #0
 801ff78:	f000 f93e 	bl	80201f8 <_lseek_r>
 801ff7c:	89a3      	ldrh	r3, [r4, #12]
 801ff7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ff82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ff86:	81a3      	strh	r3, [r4, #12]
 801ff88:	4632      	mov	r2, r6
 801ff8a:	463b      	mov	r3, r7
 801ff8c:	4628      	mov	r0, r5
 801ff8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ff92:	f000 b965 	b.w	8020260 <_write_r>

0801ff96 <__sseek>:
 801ff96:	b510      	push	{r4, lr}
 801ff98:	460c      	mov	r4, r1
 801ff9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ff9e:	f000 f92b 	bl	80201f8 <_lseek_r>
 801ffa2:	1c43      	adds	r3, r0, #1
 801ffa4:	89a3      	ldrh	r3, [r4, #12]
 801ffa6:	bf15      	itete	ne
 801ffa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ffaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ffae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ffb2:	81a3      	strheq	r3, [r4, #12]
 801ffb4:	bf18      	it	ne
 801ffb6:	81a3      	strhne	r3, [r4, #12]
 801ffb8:	bd10      	pop	{r4, pc}

0801ffba <__sclose>:
 801ffba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ffbe:	f000 b8ad 	b.w	802011c <_close_r>

0801ffc2 <__swbuf_r>:
 801ffc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ffc4:	460e      	mov	r6, r1
 801ffc6:	4614      	mov	r4, r2
 801ffc8:	4605      	mov	r5, r0
 801ffca:	b118      	cbz	r0, 801ffd4 <__swbuf_r+0x12>
 801ffcc:	6a03      	ldr	r3, [r0, #32]
 801ffce:	b90b      	cbnz	r3, 801ffd4 <__swbuf_r+0x12>
 801ffd0:	f7ff ff0e 	bl	801fdf0 <__sinit>
 801ffd4:	69a3      	ldr	r3, [r4, #24]
 801ffd6:	60a3      	str	r3, [r4, #8]
 801ffd8:	89a3      	ldrh	r3, [r4, #12]
 801ffda:	071a      	lsls	r2, r3, #28
 801ffdc:	d501      	bpl.n	801ffe2 <__swbuf_r+0x20>
 801ffde:	6923      	ldr	r3, [r4, #16]
 801ffe0:	b943      	cbnz	r3, 801fff4 <__swbuf_r+0x32>
 801ffe2:	4621      	mov	r1, r4
 801ffe4:	4628      	mov	r0, r5
 801ffe6:	f000 f82b 	bl	8020040 <__swsetup_r>
 801ffea:	b118      	cbz	r0, 801fff4 <__swbuf_r+0x32>
 801ffec:	f04f 37ff 	mov.w	r7, #4294967295
 801fff0:	4638      	mov	r0, r7
 801fff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fff4:	6823      	ldr	r3, [r4, #0]
 801fff6:	6922      	ldr	r2, [r4, #16]
 801fff8:	1a98      	subs	r0, r3, r2
 801fffa:	6963      	ldr	r3, [r4, #20]
 801fffc:	b2f6      	uxtb	r6, r6
 801fffe:	4283      	cmp	r3, r0
 8020000:	4637      	mov	r7, r6
 8020002:	dc05      	bgt.n	8020010 <__swbuf_r+0x4e>
 8020004:	4621      	mov	r1, r4
 8020006:	4628      	mov	r0, r5
 8020008:	f000 fd2c 	bl	8020a64 <_fflush_r>
 802000c:	2800      	cmp	r0, #0
 802000e:	d1ed      	bne.n	801ffec <__swbuf_r+0x2a>
 8020010:	68a3      	ldr	r3, [r4, #8]
 8020012:	3b01      	subs	r3, #1
 8020014:	60a3      	str	r3, [r4, #8]
 8020016:	6823      	ldr	r3, [r4, #0]
 8020018:	1c5a      	adds	r2, r3, #1
 802001a:	6022      	str	r2, [r4, #0]
 802001c:	701e      	strb	r6, [r3, #0]
 802001e:	6962      	ldr	r2, [r4, #20]
 8020020:	1c43      	adds	r3, r0, #1
 8020022:	429a      	cmp	r2, r3
 8020024:	d004      	beq.n	8020030 <__swbuf_r+0x6e>
 8020026:	89a3      	ldrh	r3, [r4, #12]
 8020028:	07db      	lsls	r3, r3, #31
 802002a:	d5e1      	bpl.n	801fff0 <__swbuf_r+0x2e>
 802002c:	2e0a      	cmp	r6, #10
 802002e:	d1df      	bne.n	801fff0 <__swbuf_r+0x2e>
 8020030:	4621      	mov	r1, r4
 8020032:	4628      	mov	r0, r5
 8020034:	f000 fd16 	bl	8020a64 <_fflush_r>
 8020038:	2800      	cmp	r0, #0
 802003a:	d0d9      	beq.n	801fff0 <__swbuf_r+0x2e>
 802003c:	e7d6      	b.n	801ffec <__swbuf_r+0x2a>
	...

08020040 <__swsetup_r>:
 8020040:	b538      	push	{r3, r4, r5, lr}
 8020042:	4b29      	ldr	r3, [pc, #164]	@ (80200e8 <__swsetup_r+0xa8>)
 8020044:	4605      	mov	r5, r0
 8020046:	6818      	ldr	r0, [r3, #0]
 8020048:	460c      	mov	r4, r1
 802004a:	b118      	cbz	r0, 8020054 <__swsetup_r+0x14>
 802004c:	6a03      	ldr	r3, [r0, #32]
 802004e:	b90b      	cbnz	r3, 8020054 <__swsetup_r+0x14>
 8020050:	f7ff fece 	bl	801fdf0 <__sinit>
 8020054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020058:	0719      	lsls	r1, r3, #28
 802005a:	d422      	bmi.n	80200a2 <__swsetup_r+0x62>
 802005c:	06da      	lsls	r2, r3, #27
 802005e:	d407      	bmi.n	8020070 <__swsetup_r+0x30>
 8020060:	2209      	movs	r2, #9
 8020062:	602a      	str	r2, [r5, #0]
 8020064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020068:	81a3      	strh	r3, [r4, #12]
 802006a:	f04f 30ff 	mov.w	r0, #4294967295
 802006e:	e033      	b.n	80200d8 <__swsetup_r+0x98>
 8020070:	0758      	lsls	r0, r3, #29
 8020072:	d512      	bpl.n	802009a <__swsetup_r+0x5a>
 8020074:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020076:	b141      	cbz	r1, 802008a <__swsetup_r+0x4a>
 8020078:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802007c:	4299      	cmp	r1, r3
 802007e:	d002      	beq.n	8020086 <__swsetup_r+0x46>
 8020080:	4628      	mov	r0, r5
 8020082:	f000 f953 	bl	802032c <_free_r>
 8020086:	2300      	movs	r3, #0
 8020088:	6363      	str	r3, [r4, #52]	@ 0x34
 802008a:	89a3      	ldrh	r3, [r4, #12]
 802008c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8020090:	81a3      	strh	r3, [r4, #12]
 8020092:	2300      	movs	r3, #0
 8020094:	6063      	str	r3, [r4, #4]
 8020096:	6923      	ldr	r3, [r4, #16]
 8020098:	6023      	str	r3, [r4, #0]
 802009a:	89a3      	ldrh	r3, [r4, #12]
 802009c:	f043 0308 	orr.w	r3, r3, #8
 80200a0:	81a3      	strh	r3, [r4, #12]
 80200a2:	6923      	ldr	r3, [r4, #16]
 80200a4:	b94b      	cbnz	r3, 80200ba <__swsetup_r+0x7a>
 80200a6:	89a3      	ldrh	r3, [r4, #12]
 80200a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80200ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80200b0:	d003      	beq.n	80200ba <__swsetup_r+0x7a>
 80200b2:	4621      	mov	r1, r4
 80200b4:	4628      	mov	r0, r5
 80200b6:	f000 fd35 	bl	8020b24 <__smakebuf_r>
 80200ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200be:	f013 0201 	ands.w	r2, r3, #1
 80200c2:	d00a      	beq.n	80200da <__swsetup_r+0x9a>
 80200c4:	2200      	movs	r2, #0
 80200c6:	60a2      	str	r2, [r4, #8]
 80200c8:	6962      	ldr	r2, [r4, #20]
 80200ca:	4252      	negs	r2, r2
 80200cc:	61a2      	str	r2, [r4, #24]
 80200ce:	6922      	ldr	r2, [r4, #16]
 80200d0:	b942      	cbnz	r2, 80200e4 <__swsetup_r+0xa4>
 80200d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80200d6:	d1c5      	bne.n	8020064 <__swsetup_r+0x24>
 80200d8:	bd38      	pop	{r3, r4, r5, pc}
 80200da:	0799      	lsls	r1, r3, #30
 80200dc:	bf58      	it	pl
 80200de:	6962      	ldrpl	r2, [r4, #20]
 80200e0:	60a2      	str	r2, [r4, #8]
 80200e2:	e7f4      	b.n	80200ce <__swsetup_r+0x8e>
 80200e4:	2000      	movs	r0, #0
 80200e6:	e7f7      	b.n	80200d8 <__swsetup_r+0x98>
 80200e8:	24000044 	.word	0x24000044

080200ec <memcmp>:
 80200ec:	b510      	push	{r4, lr}
 80200ee:	3901      	subs	r1, #1
 80200f0:	4402      	add	r2, r0
 80200f2:	4290      	cmp	r0, r2
 80200f4:	d101      	bne.n	80200fa <memcmp+0xe>
 80200f6:	2000      	movs	r0, #0
 80200f8:	e005      	b.n	8020106 <memcmp+0x1a>
 80200fa:	7803      	ldrb	r3, [r0, #0]
 80200fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8020100:	42a3      	cmp	r3, r4
 8020102:	d001      	beq.n	8020108 <memcmp+0x1c>
 8020104:	1b18      	subs	r0, r3, r4
 8020106:	bd10      	pop	{r4, pc}
 8020108:	3001      	adds	r0, #1
 802010a:	e7f2      	b.n	80200f2 <memcmp+0x6>

0802010c <memset>:
 802010c:	4402      	add	r2, r0
 802010e:	4603      	mov	r3, r0
 8020110:	4293      	cmp	r3, r2
 8020112:	d100      	bne.n	8020116 <memset+0xa>
 8020114:	4770      	bx	lr
 8020116:	f803 1b01 	strb.w	r1, [r3], #1
 802011a:	e7f9      	b.n	8020110 <memset+0x4>

0802011c <_close_r>:
 802011c:	b538      	push	{r3, r4, r5, lr}
 802011e:	4d06      	ldr	r5, [pc, #24]	@ (8020138 <_close_r+0x1c>)
 8020120:	2300      	movs	r3, #0
 8020122:	4604      	mov	r4, r0
 8020124:	4608      	mov	r0, r1
 8020126:	602b      	str	r3, [r5, #0]
 8020128:	f000 fda6 	bl	8020c78 <_close>
 802012c:	1c43      	adds	r3, r0, #1
 802012e:	d102      	bne.n	8020136 <_close_r+0x1a>
 8020130:	682b      	ldr	r3, [r5, #0]
 8020132:	b103      	cbz	r3, 8020136 <_close_r+0x1a>
 8020134:	6023      	str	r3, [r4, #0]
 8020136:	bd38      	pop	{r3, r4, r5, pc}
 8020138:	24014790 	.word	0x24014790

0802013c <_reclaim_reent>:
 802013c:	4b2d      	ldr	r3, [pc, #180]	@ (80201f4 <_reclaim_reent+0xb8>)
 802013e:	681b      	ldr	r3, [r3, #0]
 8020140:	4283      	cmp	r3, r0
 8020142:	b570      	push	{r4, r5, r6, lr}
 8020144:	4604      	mov	r4, r0
 8020146:	d053      	beq.n	80201f0 <_reclaim_reent+0xb4>
 8020148:	69c3      	ldr	r3, [r0, #28]
 802014a:	b31b      	cbz	r3, 8020194 <_reclaim_reent+0x58>
 802014c:	68db      	ldr	r3, [r3, #12]
 802014e:	b163      	cbz	r3, 802016a <_reclaim_reent+0x2e>
 8020150:	2500      	movs	r5, #0
 8020152:	69e3      	ldr	r3, [r4, #28]
 8020154:	68db      	ldr	r3, [r3, #12]
 8020156:	5959      	ldr	r1, [r3, r5]
 8020158:	b9b1      	cbnz	r1, 8020188 <_reclaim_reent+0x4c>
 802015a:	3504      	adds	r5, #4
 802015c:	2d80      	cmp	r5, #128	@ 0x80
 802015e:	d1f8      	bne.n	8020152 <_reclaim_reent+0x16>
 8020160:	69e3      	ldr	r3, [r4, #28]
 8020162:	4620      	mov	r0, r4
 8020164:	68d9      	ldr	r1, [r3, #12]
 8020166:	f000 f8e1 	bl	802032c <_free_r>
 802016a:	69e3      	ldr	r3, [r4, #28]
 802016c:	6819      	ldr	r1, [r3, #0]
 802016e:	b111      	cbz	r1, 8020176 <_reclaim_reent+0x3a>
 8020170:	4620      	mov	r0, r4
 8020172:	f000 f8db 	bl	802032c <_free_r>
 8020176:	69e3      	ldr	r3, [r4, #28]
 8020178:	689d      	ldr	r5, [r3, #8]
 802017a:	b15d      	cbz	r5, 8020194 <_reclaim_reent+0x58>
 802017c:	4629      	mov	r1, r5
 802017e:	4620      	mov	r0, r4
 8020180:	682d      	ldr	r5, [r5, #0]
 8020182:	f000 f8d3 	bl	802032c <_free_r>
 8020186:	e7f8      	b.n	802017a <_reclaim_reent+0x3e>
 8020188:	680e      	ldr	r6, [r1, #0]
 802018a:	4620      	mov	r0, r4
 802018c:	f000 f8ce 	bl	802032c <_free_r>
 8020190:	4631      	mov	r1, r6
 8020192:	e7e1      	b.n	8020158 <_reclaim_reent+0x1c>
 8020194:	6961      	ldr	r1, [r4, #20]
 8020196:	b111      	cbz	r1, 802019e <_reclaim_reent+0x62>
 8020198:	4620      	mov	r0, r4
 802019a:	f000 f8c7 	bl	802032c <_free_r>
 802019e:	69e1      	ldr	r1, [r4, #28]
 80201a0:	b111      	cbz	r1, 80201a8 <_reclaim_reent+0x6c>
 80201a2:	4620      	mov	r0, r4
 80201a4:	f000 f8c2 	bl	802032c <_free_r>
 80201a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80201aa:	b111      	cbz	r1, 80201b2 <_reclaim_reent+0x76>
 80201ac:	4620      	mov	r0, r4
 80201ae:	f000 f8bd 	bl	802032c <_free_r>
 80201b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80201b4:	b111      	cbz	r1, 80201bc <_reclaim_reent+0x80>
 80201b6:	4620      	mov	r0, r4
 80201b8:	f000 f8b8 	bl	802032c <_free_r>
 80201bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80201be:	b111      	cbz	r1, 80201c6 <_reclaim_reent+0x8a>
 80201c0:	4620      	mov	r0, r4
 80201c2:	f000 f8b3 	bl	802032c <_free_r>
 80201c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80201c8:	b111      	cbz	r1, 80201d0 <_reclaim_reent+0x94>
 80201ca:	4620      	mov	r0, r4
 80201cc:	f000 f8ae 	bl	802032c <_free_r>
 80201d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80201d2:	b111      	cbz	r1, 80201da <_reclaim_reent+0x9e>
 80201d4:	4620      	mov	r0, r4
 80201d6:	f000 f8a9 	bl	802032c <_free_r>
 80201da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80201dc:	b111      	cbz	r1, 80201e4 <_reclaim_reent+0xa8>
 80201de:	4620      	mov	r0, r4
 80201e0:	f000 f8a4 	bl	802032c <_free_r>
 80201e4:	6a23      	ldr	r3, [r4, #32]
 80201e6:	b11b      	cbz	r3, 80201f0 <_reclaim_reent+0xb4>
 80201e8:	4620      	mov	r0, r4
 80201ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80201ee:	4718      	bx	r3
 80201f0:	bd70      	pop	{r4, r5, r6, pc}
 80201f2:	bf00      	nop
 80201f4:	24000044 	.word	0x24000044

080201f8 <_lseek_r>:
 80201f8:	b538      	push	{r3, r4, r5, lr}
 80201fa:	4d07      	ldr	r5, [pc, #28]	@ (8020218 <_lseek_r+0x20>)
 80201fc:	4604      	mov	r4, r0
 80201fe:	4608      	mov	r0, r1
 8020200:	4611      	mov	r1, r2
 8020202:	2200      	movs	r2, #0
 8020204:	602a      	str	r2, [r5, #0]
 8020206:	461a      	mov	r2, r3
 8020208:	f000 fd5e 	bl	8020cc8 <_lseek>
 802020c:	1c43      	adds	r3, r0, #1
 802020e:	d102      	bne.n	8020216 <_lseek_r+0x1e>
 8020210:	682b      	ldr	r3, [r5, #0]
 8020212:	b103      	cbz	r3, 8020216 <_lseek_r+0x1e>
 8020214:	6023      	str	r3, [r4, #0]
 8020216:	bd38      	pop	{r3, r4, r5, pc}
 8020218:	24014790 	.word	0x24014790

0802021c <_read_r>:
 802021c:	b538      	push	{r3, r4, r5, lr}
 802021e:	4d07      	ldr	r5, [pc, #28]	@ (802023c <_read_r+0x20>)
 8020220:	4604      	mov	r4, r0
 8020222:	4608      	mov	r0, r1
 8020224:	4611      	mov	r1, r2
 8020226:	2200      	movs	r2, #0
 8020228:	602a      	str	r2, [r5, #0]
 802022a:	461a      	mov	r2, r3
 802022c:	f000 fd54 	bl	8020cd8 <_read>
 8020230:	1c43      	adds	r3, r0, #1
 8020232:	d102      	bne.n	802023a <_read_r+0x1e>
 8020234:	682b      	ldr	r3, [r5, #0]
 8020236:	b103      	cbz	r3, 802023a <_read_r+0x1e>
 8020238:	6023      	str	r3, [r4, #0]
 802023a:	bd38      	pop	{r3, r4, r5, pc}
 802023c:	24014790 	.word	0x24014790

08020240 <_sbrk_r>:
 8020240:	b538      	push	{r3, r4, r5, lr}
 8020242:	4d06      	ldr	r5, [pc, #24]	@ (802025c <_sbrk_r+0x1c>)
 8020244:	2300      	movs	r3, #0
 8020246:	4604      	mov	r4, r0
 8020248:	4608      	mov	r0, r1
 802024a:	602b      	str	r3, [r5, #0]
 802024c:	f7e1 fccc 	bl	8001be8 <_sbrk>
 8020250:	1c43      	adds	r3, r0, #1
 8020252:	d102      	bne.n	802025a <_sbrk_r+0x1a>
 8020254:	682b      	ldr	r3, [r5, #0]
 8020256:	b103      	cbz	r3, 802025a <_sbrk_r+0x1a>
 8020258:	6023      	str	r3, [r4, #0]
 802025a:	bd38      	pop	{r3, r4, r5, pc}
 802025c:	24014790 	.word	0x24014790

08020260 <_write_r>:
 8020260:	b538      	push	{r3, r4, r5, lr}
 8020262:	4d07      	ldr	r5, [pc, #28]	@ (8020280 <_write_r+0x20>)
 8020264:	4604      	mov	r4, r0
 8020266:	4608      	mov	r0, r1
 8020268:	4611      	mov	r1, r2
 802026a:	2200      	movs	r2, #0
 802026c:	602a      	str	r2, [r5, #0]
 802026e:	461a      	mov	r2, r3
 8020270:	f7e1 f9fa 	bl	8001668 <_write>
 8020274:	1c43      	adds	r3, r0, #1
 8020276:	d102      	bne.n	802027e <_write_r+0x1e>
 8020278:	682b      	ldr	r3, [r5, #0]
 802027a:	b103      	cbz	r3, 802027e <_write_r+0x1e>
 802027c:	6023      	str	r3, [r4, #0]
 802027e:	bd38      	pop	{r3, r4, r5, pc}
 8020280:	24014790 	.word	0x24014790

08020284 <__libc_init_array>:
 8020284:	b570      	push	{r4, r5, r6, lr}
 8020286:	4d0d      	ldr	r5, [pc, #52]	@ (80202bc <__libc_init_array+0x38>)
 8020288:	4c0d      	ldr	r4, [pc, #52]	@ (80202c0 <__libc_init_array+0x3c>)
 802028a:	1b64      	subs	r4, r4, r5
 802028c:	10a4      	asrs	r4, r4, #2
 802028e:	2600      	movs	r6, #0
 8020290:	42a6      	cmp	r6, r4
 8020292:	d109      	bne.n	80202a8 <__libc_init_array+0x24>
 8020294:	4d0b      	ldr	r5, [pc, #44]	@ (80202c4 <__libc_init_array+0x40>)
 8020296:	4c0c      	ldr	r4, [pc, #48]	@ (80202c8 <__libc_init_array+0x44>)
 8020298:	f000 fd28 	bl	8020cec <_init>
 802029c:	1b64      	subs	r4, r4, r5
 802029e:	10a4      	asrs	r4, r4, #2
 80202a0:	2600      	movs	r6, #0
 80202a2:	42a6      	cmp	r6, r4
 80202a4:	d105      	bne.n	80202b2 <__libc_init_array+0x2e>
 80202a6:	bd70      	pop	{r4, r5, r6, pc}
 80202a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80202ac:	4798      	blx	r3
 80202ae:	3601      	adds	r6, #1
 80202b0:	e7ee      	b.n	8020290 <__libc_init_array+0xc>
 80202b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80202b6:	4798      	blx	r3
 80202b8:	3601      	adds	r6, #1
 80202ba:	e7f2      	b.n	80202a2 <__libc_init_array+0x1e>
 80202bc:	0802461c 	.word	0x0802461c
 80202c0:	0802461c 	.word	0x0802461c
 80202c4:	0802461c 	.word	0x0802461c
 80202c8:	08024620 	.word	0x08024620

080202cc <__retarget_lock_init_recursive>:
 80202cc:	4770      	bx	lr

080202ce <__retarget_lock_acquire_recursive>:
 80202ce:	4770      	bx	lr

080202d0 <__retarget_lock_release_recursive>:
 80202d0:	4770      	bx	lr

080202d2 <memcpy>:
 80202d2:	440a      	add	r2, r1
 80202d4:	4291      	cmp	r1, r2
 80202d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80202da:	d100      	bne.n	80202de <memcpy+0xc>
 80202dc:	4770      	bx	lr
 80202de:	b510      	push	{r4, lr}
 80202e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80202e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80202e8:	4291      	cmp	r1, r2
 80202ea:	d1f9      	bne.n	80202e0 <memcpy+0xe>
 80202ec:	bd10      	pop	{r4, pc}
	...

080202f0 <__assert_func>:
 80202f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80202f2:	4614      	mov	r4, r2
 80202f4:	461a      	mov	r2, r3
 80202f6:	4b09      	ldr	r3, [pc, #36]	@ (802031c <__assert_func+0x2c>)
 80202f8:	681b      	ldr	r3, [r3, #0]
 80202fa:	4605      	mov	r5, r0
 80202fc:	68d8      	ldr	r0, [r3, #12]
 80202fe:	b14c      	cbz	r4, 8020314 <__assert_func+0x24>
 8020300:	4b07      	ldr	r3, [pc, #28]	@ (8020320 <__assert_func+0x30>)
 8020302:	9100      	str	r1, [sp, #0]
 8020304:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020308:	4906      	ldr	r1, [pc, #24]	@ (8020324 <__assert_func+0x34>)
 802030a:	462b      	mov	r3, r5
 802030c:	f000 fbd2 	bl	8020ab4 <fiprintf>
 8020310:	f000 fc66 	bl	8020be0 <abort>
 8020314:	4b04      	ldr	r3, [pc, #16]	@ (8020328 <__assert_func+0x38>)
 8020316:	461c      	mov	r4, r3
 8020318:	e7f3      	b.n	8020302 <__assert_func+0x12>
 802031a:	bf00      	nop
 802031c:	24000044 	.word	0x24000044
 8020320:	080245a5 	.word	0x080245a5
 8020324:	080245b2 	.word	0x080245b2
 8020328:	080245e0 	.word	0x080245e0

0802032c <_free_r>:
 802032c:	b538      	push	{r3, r4, r5, lr}
 802032e:	4605      	mov	r5, r0
 8020330:	2900      	cmp	r1, #0
 8020332:	d041      	beq.n	80203b8 <_free_r+0x8c>
 8020334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020338:	1f0c      	subs	r4, r1, #4
 802033a:	2b00      	cmp	r3, #0
 802033c:	bfb8      	it	lt
 802033e:	18e4      	addlt	r4, r4, r3
 8020340:	f7ff fc80 	bl	801fc44 <__malloc_lock>
 8020344:	4a1d      	ldr	r2, [pc, #116]	@ (80203bc <_free_r+0x90>)
 8020346:	6813      	ldr	r3, [r2, #0]
 8020348:	b933      	cbnz	r3, 8020358 <_free_r+0x2c>
 802034a:	6063      	str	r3, [r4, #4]
 802034c:	6014      	str	r4, [r2, #0]
 802034e:	4628      	mov	r0, r5
 8020350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020354:	f7ff bc7c 	b.w	801fc50 <__malloc_unlock>
 8020358:	42a3      	cmp	r3, r4
 802035a:	d908      	bls.n	802036e <_free_r+0x42>
 802035c:	6820      	ldr	r0, [r4, #0]
 802035e:	1821      	adds	r1, r4, r0
 8020360:	428b      	cmp	r3, r1
 8020362:	bf01      	itttt	eq
 8020364:	6819      	ldreq	r1, [r3, #0]
 8020366:	685b      	ldreq	r3, [r3, #4]
 8020368:	1809      	addeq	r1, r1, r0
 802036a:	6021      	streq	r1, [r4, #0]
 802036c:	e7ed      	b.n	802034a <_free_r+0x1e>
 802036e:	461a      	mov	r2, r3
 8020370:	685b      	ldr	r3, [r3, #4]
 8020372:	b10b      	cbz	r3, 8020378 <_free_r+0x4c>
 8020374:	42a3      	cmp	r3, r4
 8020376:	d9fa      	bls.n	802036e <_free_r+0x42>
 8020378:	6811      	ldr	r1, [r2, #0]
 802037a:	1850      	adds	r0, r2, r1
 802037c:	42a0      	cmp	r0, r4
 802037e:	d10b      	bne.n	8020398 <_free_r+0x6c>
 8020380:	6820      	ldr	r0, [r4, #0]
 8020382:	4401      	add	r1, r0
 8020384:	1850      	adds	r0, r2, r1
 8020386:	4283      	cmp	r3, r0
 8020388:	6011      	str	r1, [r2, #0]
 802038a:	d1e0      	bne.n	802034e <_free_r+0x22>
 802038c:	6818      	ldr	r0, [r3, #0]
 802038e:	685b      	ldr	r3, [r3, #4]
 8020390:	6053      	str	r3, [r2, #4]
 8020392:	4408      	add	r0, r1
 8020394:	6010      	str	r0, [r2, #0]
 8020396:	e7da      	b.n	802034e <_free_r+0x22>
 8020398:	d902      	bls.n	80203a0 <_free_r+0x74>
 802039a:	230c      	movs	r3, #12
 802039c:	602b      	str	r3, [r5, #0]
 802039e:	e7d6      	b.n	802034e <_free_r+0x22>
 80203a0:	6820      	ldr	r0, [r4, #0]
 80203a2:	1821      	adds	r1, r4, r0
 80203a4:	428b      	cmp	r3, r1
 80203a6:	bf04      	itt	eq
 80203a8:	6819      	ldreq	r1, [r3, #0]
 80203aa:	685b      	ldreq	r3, [r3, #4]
 80203ac:	6063      	str	r3, [r4, #4]
 80203ae:	bf04      	itt	eq
 80203b0:	1809      	addeq	r1, r1, r0
 80203b2:	6021      	streq	r1, [r4, #0]
 80203b4:	6054      	str	r4, [r2, #4]
 80203b6:	e7ca      	b.n	802034e <_free_r+0x22>
 80203b8:	bd38      	pop	{r3, r4, r5, pc}
 80203ba:	bf00      	nop
 80203bc:	24014650 	.word	0x24014650

080203c0 <__sfputc_r>:
 80203c0:	6893      	ldr	r3, [r2, #8]
 80203c2:	3b01      	subs	r3, #1
 80203c4:	2b00      	cmp	r3, #0
 80203c6:	b410      	push	{r4}
 80203c8:	6093      	str	r3, [r2, #8]
 80203ca:	da08      	bge.n	80203de <__sfputc_r+0x1e>
 80203cc:	6994      	ldr	r4, [r2, #24]
 80203ce:	42a3      	cmp	r3, r4
 80203d0:	db01      	blt.n	80203d6 <__sfputc_r+0x16>
 80203d2:	290a      	cmp	r1, #10
 80203d4:	d103      	bne.n	80203de <__sfputc_r+0x1e>
 80203d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80203da:	f7ff bdf2 	b.w	801ffc2 <__swbuf_r>
 80203de:	6813      	ldr	r3, [r2, #0]
 80203e0:	1c58      	adds	r0, r3, #1
 80203e2:	6010      	str	r0, [r2, #0]
 80203e4:	7019      	strb	r1, [r3, #0]
 80203e6:	4608      	mov	r0, r1
 80203e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80203ec:	4770      	bx	lr

080203ee <__sfputs_r>:
 80203ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203f0:	4606      	mov	r6, r0
 80203f2:	460f      	mov	r7, r1
 80203f4:	4614      	mov	r4, r2
 80203f6:	18d5      	adds	r5, r2, r3
 80203f8:	42ac      	cmp	r4, r5
 80203fa:	d101      	bne.n	8020400 <__sfputs_r+0x12>
 80203fc:	2000      	movs	r0, #0
 80203fe:	e007      	b.n	8020410 <__sfputs_r+0x22>
 8020400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020404:	463a      	mov	r2, r7
 8020406:	4630      	mov	r0, r6
 8020408:	f7ff ffda 	bl	80203c0 <__sfputc_r>
 802040c:	1c43      	adds	r3, r0, #1
 802040e:	d1f3      	bne.n	80203f8 <__sfputs_r+0xa>
 8020410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020414 <_vfiprintf_r>:
 8020414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020418:	460d      	mov	r5, r1
 802041a:	b09d      	sub	sp, #116	@ 0x74
 802041c:	4614      	mov	r4, r2
 802041e:	4698      	mov	r8, r3
 8020420:	4606      	mov	r6, r0
 8020422:	b118      	cbz	r0, 802042c <_vfiprintf_r+0x18>
 8020424:	6a03      	ldr	r3, [r0, #32]
 8020426:	b90b      	cbnz	r3, 802042c <_vfiprintf_r+0x18>
 8020428:	f7ff fce2 	bl	801fdf0 <__sinit>
 802042c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802042e:	07d9      	lsls	r1, r3, #31
 8020430:	d405      	bmi.n	802043e <_vfiprintf_r+0x2a>
 8020432:	89ab      	ldrh	r3, [r5, #12]
 8020434:	059a      	lsls	r2, r3, #22
 8020436:	d402      	bmi.n	802043e <_vfiprintf_r+0x2a>
 8020438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802043a:	f7ff ff48 	bl	80202ce <__retarget_lock_acquire_recursive>
 802043e:	89ab      	ldrh	r3, [r5, #12]
 8020440:	071b      	lsls	r3, r3, #28
 8020442:	d501      	bpl.n	8020448 <_vfiprintf_r+0x34>
 8020444:	692b      	ldr	r3, [r5, #16]
 8020446:	b99b      	cbnz	r3, 8020470 <_vfiprintf_r+0x5c>
 8020448:	4629      	mov	r1, r5
 802044a:	4630      	mov	r0, r6
 802044c:	f7ff fdf8 	bl	8020040 <__swsetup_r>
 8020450:	b170      	cbz	r0, 8020470 <_vfiprintf_r+0x5c>
 8020452:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020454:	07dc      	lsls	r4, r3, #31
 8020456:	d504      	bpl.n	8020462 <_vfiprintf_r+0x4e>
 8020458:	f04f 30ff 	mov.w	r0, #4294967295
 802045c:	b01d      	add	sp, #116	@ 0x74
 802045e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020462:	89ab      	ldrh	r3, [r5, #12]
 8020464:	0598      	lsls	r0, r3, #22
 8020466:	d4f7      	bmi.n	8020458 <_vfiprintf_r+0x44>
 8020468:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802046a:	f7ff ff31 	bl	80202d0 <__retarget_lock_release_recursive>
 802046e:	e7f3      	b.n	8020458 <_vfiprintf_r+0x44>
 8020470:	2300      	movs	r3, #0
 8020472:	9309      	str	r3, [sp, #36]	@ 0x24
 8020474:	2320      	movs	r3, #32
 8020476:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802047a:	f8cd 800c 	str.w	r8, [sp, #12]
 802047e:	2330      	movs	r3, #48	@ 0x30
 8020480:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8020630 <_vfiprintf_r+0x21c>
 8020484:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020488:	f04f 0901 	mov.w	r9, #1
 802048c:	4623      	mov	r3, r4
 802048e:	469a      	mov	sl, r3
 8020490:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020494:	b10a      	cbz	r2, 802049a <_vfiprintf_r+0x86>
 8020496:	2a25      	cmp	r2, #37	@ 0x25
 8020498:	d1f9      	bne.n	802048e <_vfiprintf_r+0x7a>
 802049a:	ebba 0b04 	subs.w	fp, sl, r4
 802049e:	d00b      	beq.n	80204b8 <_vfiprintf_r+0xa4>
 80204a0:	465b      	mov	r3, fp
 80204a2:	4622      	mov	r2, r4
 80204a4:	4629      	mov	r1, r5
 80204a6:	4630      	mov	r0, r6
 80204a8:	f7ff ffa1 	bl	80203ee <__sfputs_r>
 80204ac:	3001      	adds	r0, #1
 80204ae:	f000 80a7 	beq.w	8020600 <_vfiprintf_r+0x1ec>
 80204b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80204b4:	445a      	add	r2, fp
 80204b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80204b8:	f89a 3000 	ldrb.w	r3, [sl]
 80204bc:	2b00      	cmp	r3, #0
 80204be:	f000 809f 	beq.w	8020600 <_vfiprintf_r+0x1ec>
 80204c2:	2300      	movs	r3, #0
 80204c4:	f04f 32ff 	mov.w	r2, #4294967295
 80204c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80204cc:	f10a 0a01 	add.w	sl, sl, #1
 80204d0:	9304      	str	r3, [sp, #16]
 80204d2:	9307      	str	r3, [sp, #28]
 80204d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80204d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80204da:	4654      	mov	r4, sl
 80204dc:	2205      	movs	r2, #5
 80204de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80204e2:	4853      	ldr	r0, [pc, #332]	@ (8020630 <_vfiprintf_r+0x21c>)
 80204e4:	f7df fefc 	bl	80002e0 <memchr>
 80204e8:	9a04      	ldr	r2, [sp, #16]
 80204ea:	b9d8      	cbnz	r0, 8020524 <_vfiprintf_r+0x110>
 80204ec:	06d1      	lsls	r1, r2, #27
 80204ee:	bf44      	itt	mi
 80204f0:	2320      	movmi	r3, #32
 80204f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80204f6:	0713      	lsls	r3, r2, #28
 80204f8:	bf44      	itt	mi
 80204fa:	232b      	movmi	r3, #43	@ 0x2b
 80204fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020500:	f89a 3000 	ldrb.w	r3, [sl]
 8020504:	2b2a      	cmp	r3, #42	@ 0x2a
 8020506:	d015      	beq.n	8020534 <_vfiprintf_r+0x120>
 8020508:	9a07      	ldr	r2, [sp, #28]
 802050a:	4654      	mov	r4, sl
 802050c:	2000      	movs	r0, #0
 802050e:	f04f 0c0a 	mov.w	ip, #10
 8020512:	4621      	mov	r1, r4
 8020514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020518:	3b30      	subs	r3, #48	@ 0x30
 802051a:	2b09      	cmp	r3, #9
 802051c:	d94b      	bls.n	80205b6 <_vfiprintf_r+0x1a2>
 802051e:	b1b0      	cbz	r0, 802054e <_vfiprintf_r+0x13a>
 8020520:	9207      	str	r2, [sp, #28]
 8020522:	e014      	b.n	802054e <_vfiprintf_r+0x13a>
 8020524:	eba0 0308 	sub.w	r3, r0, r8
 8020528:	fa09 f303 	lsl.w	r3, r9, r3
 802052c:	4313      	orrs	r3, r2
 802052e:	9304      	str	r3, [sp, #16]
 8020530:	46a2      	mov	sl, r4
 8020532:	e7d2      	b.n	80204da <_vfiprintf_r+0xc6>
 8020534:	9b03      	ldr	r3, [sp, #12]
 8020536:	1d19      	adds	r1, r3, #4
 8020538:	681b      	ldr	r3, [r3, #0]
 802053a:	9103      	str	r1, [sp, #12]
 802053c:	2b00      	cmp	r3, #0
 802053e:	bfbb      	ittet	lt
 8020540:	425b      	neglt	r3, r3
 8020542:	f042 0202 	orrlt.w	r2, r2, #2
 8020546:	9307      	strge	r3, [sp, #28]
 8020548:	9307      	strlt	r3, [sp, #28]
 802054a:	bfb8      	it	lt
 802054c:	9204      	strlt	r2, [sp, #16]
 802054e:	7823      	ldrb	r3, [r4, #0]
 8020550:	2b2e      	cmp	r3, #46	@ 0x2e
 8020552:	d10a      	bne.n	802056a <_vfiprintf_r+0x156>
 8020554:	7863      	ldrb	r3, [r4, #1]
 8020556:	2b2a      	cmp	r3, #42	@ 0x2a
 8020558:	d132      	bne.n	80205c0 <_vfiprintf_r+0x1ac>
 802055a:	9b03      	ldr	r3, [sp, #12]
 802055c:	1d1a      	adds	r2, r3, #4
 802055e:	681b      	ldr	r3, [r3, #0]
 8020560:	9203      	str	r2, [sp, #12]
 8020562:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020566:	3402      	adds	r4, #2
 8020568:	9305      	str	r3, [sp, #20]
 802056a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8020640 <_vfiprintf_r+0x22c>
 802056e:	7821      	ldrb	r1, [r4, #0]
 8020570:	2203      	movs	r2, #3
 8020572:	4650      	mov	r0, sl
 8020574:	f7df feb4 	bl	80002e0 <memchr>
 8020578:	b138      	cbz	r0, 802058a <_vfiprintf_r+0x176>
 802057a:	9b04      	ldr	r3, [sp, #16]
 802057c:	eba0 000a 	sub.w	r0, r0, sl
 8020580:	2240      	movs	r2, #64	@ 0x40
 8020582:	4082      	lsls	r2, r0
 8020584:	4313      	orrs	r3, r2
 8020586:	3401      	adds	r4, #1
 8020588:	9304      	str	r3, [sp, #16]
 802058a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802058e:	4829      	ldr	r0, [pc, #164]	@ (8020634 <_vfiprintf_r+0x220>)
 8020590:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020594:	2206      	movs	r2, #6
 8020596:	f7df fea3 	bl	80002e0 <memchr>
 802059a:	2800      	cmp	r0, #0
 802059c:	d03f      	beq.n	802061e <_vfiprintf_r+0x20a>
 802059e:	4b26      	ldr	r3, [pc, #152]	@ (8020638 <_vfiprintf_r+0x224>)
 80205a0:	bb1b      	cbnz	r3, 80205ea <_vfiprintf_r+0x1d6>
 80205a2:	9b03      	ldr	r3, [sp, #12]
 80205a4:	3307      	adds	r3, #7
 80205a6:	f023 0307 	bic.w	r3, r3, #7
 80205aa:	3308      	adds	r3, #8
 80205ac:	9303      	str	r3, [sp, #12]
 80205ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80205b0:	443b      	add	r3, r7
 80205b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80205b4:	e76a      	b.n	802048c <_vfiprintf_r+0x78>
 80205b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80205ba:	460c      	mov	r4, r1
 80205bc:	2001      	movs	r0, #1
 80205be:	e7a8      	b.n	8020512 <_vfiprintf_r+0xfe>
 80205c0:	2300      	movs	r3, #0
 80205c2:	3401      	adds	r4, #1
 80205c4:	9305      	str	r3, [sp, #20]
 80205c6:	4619      	mov	r1, r3
 80205c8:	f04f 0c0a 	mov.w	ip, #10
 80205cc:	4620      	mov	r0, r4
 80205ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80205d2:	3a30      	subs	r2, #48	@ 0x30
 80205d4:	2a09      	cmp	r2, #9
 80205d6:	d903      	bls.n	80205e0 <_vfiprintf_r+0x1cc>
 80205d8:	2b00      	cmp	r3, #0
 80205da:	d0c6      	beq.n	802056a <_vfiprintf_r+0x156>
 80205dc:	9105      	str	r1, [sp, #20]
 80205de:	e7c4      	b.n	802056a <_vfiprintf_r+0x156>
 80205e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80205e4:	4604      	mov	r4, r0
 80205e6:	2301      	movs	r3, #1
 80205e8:	e7f0      	b.n	80205cc <_vfiprintf_r+0x1b8>
 80205ea:	ab03      	add	r3, sp, #12
 80205ec:	9300      	str	r3, [sp, #0]
 80205ee:	462a      	mov	r2, r5
 80205f0:	4b12      	ldr	r3, [pc, #72]	@ (802063c <_vfiprintf_r+0x228>)
 80205f2:	a904      	add	r1, sp, #16
 80205f4:	4630      	mov	r0, r6
 80205f6:	f3af 8000 	nop.w
 80205fa:	4607      	mov	r7, r0
 80205fc:	1c78      	adds	r0, r7, #1
 80205fe:	d1d6      	bne.n	80205ae <_vfiprintf_r+0x19a>
 8020600:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020602:	07d9      	lsls	r1, r3, #31
 8020604:	d405      	bmi.n	8020612 <_vfiprintf_r+0x1fe>
 8020606:	89ab      	ldrh	r3, [r5, #12]
 8020608:	059a      	lsls	r2, r3, #22
 802060a:	d402      	bmi.n	8020612 <_vfiprintf_r+0x1fe>
 802060c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802060e:	f7ff fe5f 	bl	80202d0 <__retarget_lock_release_recursive>
 8020612:	89ab      	ldrh	r3, [r5, #12]
 8020614:	065b      	lsls	r3, r3, #25
 8020616:	f53f af1f 	bmi.w	8020458 <_vfiprintf_r+0x44>
 802061a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802061c:	e71e      	b.n	802045c <_vfiprintf_r+0x48>
 802061e:	ab03      	add	r3, sp, #12
 8020620:	9300      	str	r3, [sp, #0]
 8020622:	462a      	mov	r2, r5
 8020624:	4b05      	ldr	r3, [pc, #20]	@ (802063c <_vfiprintf_r+0x228>)
 8020626:	a904      	add	r1, sp, #16
 8020628:	4630      	mov	r0, r6
 802062a:	f000 f879 	bl	8020720 <_printf_i>
 802062e:	e7e4      	b.n	80205fa <_vfiprintf_r+0x1e6>
 8020630:	080245e1 	.word	0x080245e1
 8020634:	080245eb 	.word	0x080245eb
 8020638:	00000000 	.word	0x00000000
 802063c:	080203ef 	.word	0x080203ef
 8020640:	080245e7 	.word	0x080245e7

08020644 <_printf_common>:
 8020644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020648:	4616      	mov	r6, r2
 802064a:	4698      	mov	r8, r3
 802064c:	688a      	ldr	r2, [r1, #8]
 802064e:	690b      	ldr	r3, [r1, #16]
 8020650:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8020654:	4293      	cmp	r3, r2
 8020656:	bfb8      	it	lt
 8020658:	4613      	movlt	r3, r2
 802065a:	6033      	str	r3, [r6, #0]
 802065c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8020660:	4607      	mov	r7, r0
 8020662:	460c      	mov	r4, r1
 8020664:	b10a      	cbz	r2, 802066a <_printf_common+0x26>
 8020666:	3301      	adds	r3, #1
 8020668:	6033      	str	r3, [r6, #0]
 802066a:	6823      	ldr	r3, [r4, #0]
 802066c:	0699      	lsls	r1, r3, #26
 802066e:	bf42      	ittt	mi
 8020670:	6833      	ldrmi	r3, [r6, #0]
 8020672:	3302      	addmi	r3, #2
 8020674:	6033      	strmi	r3, [r6, #0]
 8020676:	6825      	ldr	r5, [r4, #0]
 8020678:	f015 0506 	ands.w	r5, r5, #6
 802067c:	d106      	bne.n	802068c <_printf_common+0x48>
 802067e:	f104 0a19 	add.w	sl, r4, #25
 8020682:	68e3      	ldr	r3, [r4, #12]
 8020684:	6832      	ldr	r2, [r6, #0]
 8020686:	1a9b      	subs	r3, r3, r2
 8020688:	42ab      	cmp	r3, r5
 802068a:	dc26      	bgt.n	80206da <_printf_common+0x96>
 802068c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8020690:	6822      	ldr	r2, [r4, #0]
 8020692:	3b00      	subs	r3, #0
 8020694:	bf18      	it	ne
 8020696:	2301      	movne	r3, #1
 8020698:	0692      	lsls	r2, r2, #26
 802069a:	d42b      	bmi.n	80206f4 <_printf_common+0xb0>
 802069c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80206a0:	4641      	mov	r1, r8
 80206a2:	4638      	mov	r0, r7
 80206a4:	47c8      	blx	r9
 80206a6:	3001      	adds	r0, #1
 80206a8:	d01e      	beq.n	80206e8 <_printf_common+0xa4>
 80206aa:	6823      	ldr	r3, [r4, #0]
 80206ac:	6922      	ldr	r2, [r4, #16]
 80206ae:	f003 0306 	and.w	r3, r3, #6
 80206b2:	2b04      	cmp	r3, #4
 80206b4:	bf02      	ittt	eq
 80206b6:	68e5      	ldreq	r5, [r4, #12]
 80206b8:	6833      	ldreq	r3, [r6, #0]
 80206ba:	1aed      	subeq	r5, r5, r3
 80206bc:	68a3      	ldr	r3, [r4, #8]
 80206be:	bf0c      	ite	eq
 80206c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80206c4:	2500      	movne	r5, #0
 80206c6:	4293      	cmp	r3, r2
 80206c8:	bfc4      	itt	gt
 80206ca:	1a9b      	subgt	r3, r3, r2
 80206cc:	18ed      	addgt	r5, r5, r3
 80206ce:	2600      	movs	r6, #0
 80206d0:	341a      	adds	r4, #26
 80206d2:	42b5      	cmp	r5, r6
 80206d4:	d11a      	bne.n	802070c <_printf_common+0xc8>
 80206d6:	2000      	movs	r0, #0
 80206d8:	e008      	b.n	80206ec <_printf_common+0xa8>
 80206da:	2301      	movs	r3, #1
 80206dc:	4652      	mov	r2, sl
 80206de:	4641      	mov	r1, r8
 80206e0:	4638      	mov	r0, r7
 80206e2:	47c8      	blx	r9
 80206e4:	3001      	adds	r0, #1
 80206e6:	d103      	bne.n	80206f0 <_printf_common+0xac>
 80206e8:	f04f 30ff 	mov.w	r0, #4294967295
 80206ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80206f0:	3501      	adds	r5, #1
 80206f2:	e7c6      	b.n	8020682 <_printf_common+0x3e>
 80206f4:	18e1      	adds	r1, r4, r3
 80206f6:	1c5a      	adds	r2, r3, #1
 80206f8:	2030      	movs	r0, #48	@ 0x30
 80206fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80206fe:	4422      	add	r2, r4
 8020700:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8020704:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8020708:	3302      	adds	r3, #2
 802070a:	e7c7      	b.n	802069c <_printf_common+0x58>
 802070c:	2301      	movs	r3, #1
 802070e:	4622      	mov	r2, r4
 8020710:	4641      	mov	r1, r8
 8020712:	4638      	mov	r0, r7
 8020714:	47c8      	blx	r9
 8020716:	3001      	adds	r0, #1
 8020718:	d0e6      	beq.n	80206e8 <_printf_common+0xa4>
 802071a:	3601      	adds	r6, #1
 802071c:	e7d9      	b.n	80206d2 <_printf_common+0x8e>
	...

08020720 <_printf_i>:
 8020720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020724:	7e0f      	ldrb	r7, [r1, #24]
 8020726:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020728:	2f78      	cmp	r7, #120	@ 0x78
 802072a:	4691      	mov	r9, r2
 802072c:	4680      	mov	r8, r0
 802072e:	460c      	mov	r4, r1
 8020730:	469a      	mov	sl, r3
 8020732:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8020736:	d807      	bhi.n	8020748 <_printf_i+0x28>
 8020738:	2f62      	cmp	r7, #98	@ 0x62
 802073a:	d80a      	bhi.n	8020752 <_printf_i+0x32>
 802073c:	2f00      	cmp	r7, #0
 802073e:	f000 80d1 	beq.w	80208e4 <_printf_i+0x1c4>
 8020742:	2f58      	cmp	r7, #88	@ 0x58
 8020744:	f000 80b8 	beq.w	80208b8 <_printf_i+0x198>
 8020748:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802074c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8020750:	e03a      	b.n	80207c8 <_printf_i+0xa8>
 8020752:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8020756:	2b15      	cmp	r3, #21
 8020758:	d8f6      	bhi.n	8020748 <_printf_i+0x28>
 802075a:	a101      	add	r1, pc, #4	@ (adr r1, 8020760 <_printf_i+0x40>)
 802075c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8020760:	080207b9 	.word	0x080207b9
 8020764:	080207cd 	.word	0x080207cd
 8020768:	08020749 	.word	0x08020749
 802076c:	08020749 	.word	0x08020749
 8020770:	08020749 	.word	0x08020749
 8020774:	08020749 	.word	0x08020749
 8020778:	080207cd 	.word	0x080207cd
 802077c:	08020749 	.word	0x08020749
 8020780:	08020749 	.word	0x08020749
 8020784:	08020749 	.word	0x08020749
 8020788:	08020749 	.word	0x08020749
 802078c:	080208cb 	.word	0x080208cb
 8020790:	080207f7 	.word	0x080207f7
 8020794:	08020885 	.word	0x08020885
 8020798:	08020749 	.word	0x08020749
 802079c:	08020749 	.word	0x08020749
 80207a0:	080208ed 	.word	0x080208ed
 80207a4:	08020749 	.word	0x08020749
 80207a8:	080207f7 	.word	0x080207f7
 80207ac:	08020749 	.word	0x08020749
 80207b0:	08020749 	.word	0x08020749
 80207b4:	0802088d 	.word	0x0802088d
 80207b8:	6833      	ldr	r3, [r6, #0]
 80207ba:	1d1a      	adds	r2, r3, #4
 80207bc:	681b      	ldr	r3, [r3, #0]
 80207be:	6032      	str	r2, [r6, #0]
 80207c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80207c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80207c8:	2301      	movs	r3, #1
 80207ca:	e09c      	b.n	8020906 <_printf_i+0x1e6>
 80207cc:	6833      	ldr	r3, [r6, #0]
 80207ce:	6820      	ldr	r0, [r4, #0]
 80207d0:	1d19      	adds	r1, r3, #4
 80207d2:	6031      	str	r1, [r6, #0]
 80207d4:	0606      	lsls	r6, r0, #24
 80207d6:	d501      	bpl.n	80207dc <_printf_i+0xbc>
 80207d8:	681d      	ldr	r5, [r3, #0]
 80207da:	e003      	b.n	80207e4 <_printf_i+0xc4>
 80207dc:	0645      	lsls	r5, r0, #25
 80207de:	d5fb      	bpl.n	80207d8 <_printf_i+0xb8>
 80207e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80207e4:	2d00      	cmp	r5, #0
 80207e6:	da03      	bge.n	80207f0 <_printf_i+0xd0>
 80207e8:	232d      	movs	r3, #45	@ 0x2d
 80207ea:	426d      	negs	r5, r5
 80207ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80207f0:	4858      	ldr	r0, [pc, #352]	@ (8020954 <_printf_i+0x234>)
 80207f2:	230a      	movs	r3, #10
 80207f4:	e011      	b.n	802081a <_printf_i+0xfa>
 80207f6:	6821      	ldr	r1, [r4, #0]
 80207f8:	6833      	ldr	r3, [r6, #0]
 80207fa:	0608      	lsls	r0, r1, #24
 80207fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8020800:	d402      	bmi.n	8020808 <_printf_i+0xe8>
 8020802:	0649      	lsls	r1, r1, #25
 8020804:	bf48      	it	mi
 8020806:	b2ad      	uxthmi	r5, r5
 8020808:	2f6f      	cmp	r7, #111	@ 0x6f
 802080a:	4852      	ldr	r0, [pc, #328]	@ (8020954 <_printf_i+0x234>)
 802080c:	6033      	str	r3, [r6, #0]
 802080e:	bf14      	ite	ne
 8020810:	230a      	movne	r3, #10
 8020812:	2308      	moveq	r3, #8
 8020814:	2100      	movs	r1, #0
 8020816:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 802081a:	6866      	ldr	r6, [r4, #4]
 802081c:	60a6      	str	r6, [r4, #8]
 802081e:	2e00      	cmp	r6, #0
 8020820:	db05      	blt.n	802082e <_printf_i+0x10e>
 8020822:	6821      	ldr	r1, [r4, #0]
 8020824:	432e      	orrs	r6, r5
 8020826:	f021 0104 	bic.w	r1, r1, #4
 802082a:	6021      	str	r1, [r4, #0]
 802082c:	d04b      	beq.n	80208c6 <_printf_i+0x1a6>
 802082e:	4616      	mov	r6, r2
 8020830:	fbb5 f1f3 	udiv	r1, r5, r3
 8020834:	fb03 5711 	mls	r7, r3, r1, r5
 8020838:	5dc7      	ldrb	r7, [r0, r7]
 802083a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802083e:	462f      	mov	r7, r5
 8020840:	42bb      	cmp	r3, r7
 8020842:	460d      	mov	r5, r1
 8020844:	d9f4      	bls.n	8020830 <_printf_i+0x110>
 8020846:	2b08      	cmp	r3, #8
 8020848:	d10b      	bne.n	8020862 <_printf_i+0x142>
 802084a:	6823      	ldr	r3, [r4, #0]
 802084c:	07df      	lsls	r7, r3, #31
 802084e:	d508      	bpl.n	8020862 <_printf_i+0x142>
 8020850:	6923      	ldr	r3, [r4, #16]
 8020852:	6861      	ldr	r1, [r4, #4]
 8020854:	4299      	cmp	r1, r3
 8020856:	bfde      	ittt	le
 8020858:	2330      	movle	r3, #48	@ 0x30
 802085a:	f806 3c01 	strble.w	r3, [r6, #-1]
 802085e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8020862:	1b92      	subs	r2, r2, r6
 8020864:	6122      	str	r2, [r4, #16]
 8020866:	f8cd a000 	str.w	sl, [sp]
 802086a:	464b      	mov	r3, r9
 802086c:	aa03      	add	r2, sp, #12
 802086e:	4621      	mov	r1, r4
 8020870:	4640      	mov	r0, r8
 8020872:	f7ff fee7 	bl	8020644 <_printf_common>
 8020876:	3001      	adds	r0, #1
 8020878:	d14a      	bne.n	8020910 <_printf_i+0x1f0>
 802087a:	f04f 30ff 	mov.w	r0, #4294967295
 802087e:	b004      	add	sp, #16
 8020880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020884:	6823      	ldr	r3, [r4, #0]
 8020886:	f043 0320 	orr.w	r3, r3, #32
 802088a:	6023      	str	r3, [r4, #0]
 802088c:	4832      	ldr	r0, [pc, #200]	@ (8020958 <_printf_i+0x238>)
 802088e:	2778      	movs	r7, #120	@ 0x78
 8020890:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8020894:	6823      	ldr	r3, [r4, #0]
 8020896:	6831      	ldr	r1, [r6, #0]
 8020898:	061f      	lsls	r7, r3, #24
 802089a:	f851 5b04 	ldr.w	r5, [r1], #4
 802089e:	d402      	bmi.n	80208a6 <_printf_i+0x186>
 80208a0:	065f      	lsls	r7, r3, #25
 80208a2:	bf48      	it	mi
 80208a4:	b2ad      	uxthmi	r5, r5
 80208a6:	6031      	str	r1, [r6, #0]
 80208a8:	07d9      	lsls	r1, r3, #31
 80208aa:	bf44      	itt	mi
 80208ac:	f043 0320 	orrmi.w	r3, r3, #32
 80208b0:	6023      	strmi	r3, [r4, #0]
 80208b2:	b11d      	cbz	r5, 80208bc <_printf_i+0x19c>
 80208b4:	2310      	movs	r3, #16
 80208b6:	e7ad      	b.n	8020814 <_printf_i+0xf4>
 80208b8:	4826      	ldr	r0, [pc, #152]	@ (8020954 <_printf_i+0x234>)
 80208ba:	e7e9      	b.n	8020890 <_printf_i+0x170>
 80208bc:	6823      	ldr	r3, [r4, #0]
 80208be:	f023 0320 	bic.w	r3, r3, #32
 80208c2:	6023      	str	r3, [r4, #0]
 80208c4:	e7f6      	b.n	80208b4 <_printf_i+0x194>
 80208c6:	4616      	mov	r6, r2
 80208c8:	e7bd      	b.n	8020846 <_printf_i+0x126>
 80208ca:	6833      	ldr	r3, [r6, #0]
 80208cc:	6825      	ldr	r5, [r4, #0]
 80208ce:	6961      	ldr	r1, [r4, #20]
 80208d0:	1d18      	adds	r0, r3, #4
 80208d2:	6030      	str	r0, [r6, #0]
 80208d4:	062e      	lsls	r6, r5, #24
 80208d6:	681b      	ldr	r3, [r3, #0]
 80208d8:	d501      	bpl.n	80208de <_printf_i+0x1be>
 80208da:	6019      	str	r1, [r3, #0]
 80208dc:	e002      	b.n	80208e4 <_printf_i+0x1c4>
 80208de:	0668      	lsls	r0, r5, #25
 80208e0:	d5fb      	bpl.n	80208da <_printf_i+0x1ba>
 80208e2:	8019      	strh	r1, [r3, #0]
 80208e4:	2300      	movs	r3, #0
 80208e6:	6123      	str	r3, [r4, #16]
 80208e8:	4616      	mov	r6, r2
 80208ea:	e7bc      	b.n	8020866 <_printf_i+0x146>
 80208ec:	6833      	ldr	r3, [r6, #0]
 80208ee:	1d1a      	adds	r2, r3, #4
 80208f0:	6032      	str	r2, [r6, #0]
 80208f2:	681e      	ldr	r6, [r3, #0]
 80208f4:	6862      	ldr	r2, [r4, #4]
 80208f6:	2100      	movs	r1, #0
 80208f8:	4630      	mov	r0, r6
 80208fa:	f7df fcf1 	bl	80002e0 <memchr>
 80208fe:	b108      	cbz	r0, 8020904 <_printf_i+0x1e4>
 8020900:	1b80      	subs	r0, r0, r6
 8020902:	6060      	str	r0, [r4, #4]
 8020904:	6863      	ldr	r3, [r4, #4]
 8020906:	6123      	str	r3, [r4, #16]
 8020908:	2300      	movs	r3, #0
 802090a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802090e:	e7aa      	b.n	8020866 <_printf_i+0x146>
 8020910:	6923      	ldr	r3, [r4, #16]
 8020912:	4632      	mov	r2, r6
 8020914:	4649      	mov	r1, r9
 8020916:	4640      	mov	r0, r8
 8020918:	47d0      	blx	sl
 802091a:	3001      	adds	r0, #1
 802091c:	d0ad      	beq.n	802087a <_printf_i+0x15a>
 802091e:	6823      	ldr	r3, [r4, #0]
 8020920:	079b      	lsls	r3, r3, #30
 8020922:	d413      	bmi.n	802094c <_printf_i+0x22c>
 8020924:	68e0      	ldr	r0, [r4, #12]
 8020926:	9b03      	ldr	r3, [sp, #12]
 8020928:	4298      	cmp	r0, r3
 802092a:	bfb8      	it	lt
 802092c:	4618      	movlt	r0, r3
 802092e:	e7a6      	b.n	802087e <_printf_i+0x15e>
 8020930:	2301      	movs	r3, #1
 8020932:	4632      	mov	r2, r6
 8020934:	4649      	mov	r1, r9
 8020936:	4640      	mov	r0, r8
 8020938:	47d0      	blx	sl
 802093a:	3001      	adds	r0, #1
 802093c:	d09d      	beq.n	802087a <_printf_i+0x15a>
 802093e:	3501      	adds	r5, #1
 8020940:	68e3      	ldr	r3, [r4, #12]
 8020942:	9903      	ldr	r1, [sp, #12]
 8020944:	1a5b      	subs	r3, r3, r1
 8020946:	42ab      	cmp	r3, r5
 8020948:	dcf2      	bgt.n	8020930 <_printf_i+0x210>
 802094a:	e7eb      	b.n	8020924 <_printf_i+0x204>
 802094c:	2500      	movs	r5, #0
 802094e:	f104 0619 	add.w	r6, r4, #25
 8020952:	e7f5      	b.n	8020940 <_printf_i+0x220>
 8020954:	080245f2 	.word	0x080245f2
 8020958:	08024603 	.word	0x08024603

0802095c <__sflush_r>:
 802095c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020964:	0716      	lsls	r6, r2, #28
 8020966:	4605      	mov	r5, r0
 8020968:	460c      	mov	r4, r1
 802096a:	d454      	bmi.n	8020a16 <__sflush_r+0xba>
 802096c:	684b      	ldr	r3, [r1, #4]
 802096e:	2b00      	cmp	r3, #0
 8020970:	dc02      	bgt.n	8020978 <__sflush_r+0x1c>
 8020972:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8020974:	2b00      	cmp	r3, #0
 8020976:	dd48      	ble.n	8020a0a <__sflush_r+0xae>
 8020978:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802097a:	2e00      	cmp	r6, #0
 802097c:	d045      	beq.n	8020a0a <__sflush_r+0xae>
 802097e:	2300      	movs	r3, #0
 8020980:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8020984:	682f      	ldr	r7, [r5, #0]
 8020986:	6a21      	ldr	r1, [r4, #32]
 8020988:	602b      	str	r3, [r5, #0]
 802098a:	d030      	beq.n	80209ee <__sflush_r+0x92>
 802098c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802098e:	89a3      	ldrh	r3, [r4, #12]
 8020990:	0759      	lsls	r1, r3, #29
 8020992:	d505      	bpl.n	80209a0 <__sflush_r+0x44>
 8020994:	6863      	ldr	r3, [r4, #4]
 8020996:	1ad2      	subs	r2, r2, r3
 8020998:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802099a:	b10b      	cbz	r3, 80209a0 <__sflush_r+0x44>
 802099c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802099e:	1ad2      	subs	r2, r2, r3
 80209a0:	2300      	movs	r3, #0
 80209a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80209a4:	6a21      	ldr	r1, [r4, #32]
 80209a6:	4628      	mov	r0, r5
 80209a8:	47b0      	blx	r6
 80209aa:	1c43      	adds	r3, r0, #1
 80209ac:	89a3      	ldrh	r3, [r4, #12]
 80209ae:	d106      	bne.n	80209be <__sflush_r+0x62>
 80209b0:	6829      	ldr	r1, [r5, #0]
 80209b2:	291d      	cmp	r1, #29
 80209b4:	d82b      	bhi.n	8020a0e <__sflush_r+0xb2>
 80209b6:	4a2a      	ldr	r2, [pc, #168]	@ (8020a60 <__sflush_r+0x104>)
 80209b8:	40ca      	lsrs	r2, r1
 80209ba:	07d6      	lsls	r6, r2, #31
 80209bc:	d527      	bpl.n	8020a0e <__sflush_r+0xb2>
 80209be:	2200      	movs	r2, #0
 80209c0:	6062      	str	r2, [r4, #4]
 80209c2:	04d9      	lsls	r1, r3, #19
 80209c4:	6922      	ldr	r2, [r4, #16]
 80209c6:	6022      	str	r2, [r4, #0]
 80209c8:	d504      	bpl.n	80209d4 <__sflush_r+0x78>
 80209ca:	1c42      	adds	r2, r0, #1
 80209cc:	d101      	bne.n	80209d2 <__sflush_r+0x76>
 80209ce:	682b      	ldr	r3, [r5, #0]
 80209d0:	b903      	cbnz	r3, 80209d4 <__sflush_r+0x78>
 80209d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80209d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80209d6:	602f      	str	r7, [r5, #0]
 80209d8:	b1b9      	cbz	r1, 8020a0a <__sflush_r+0xae>
 80209da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80209de:	4299      	cmp	r1, r3
 80209e0:	d002      	beq.n	80209e8 <__sflush_r+0x8c>
 80209e2:	4628      	mov	r0, r5
 80209e4:	f7ff fca2 	bl	802032c <_free_r>
 80209e8:	2300      	movs	r3, #0
 80209ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80209ec:	e00d      	b.n	8020a0a <__sflush_r+0xae>
 80209ee:	2301      	movs	r3, #1
 80209f0:	4628      	mov	r0, r5
 80209f2:	47b0      	blx	r6
 80209f4:	4602      	mov	r2, r0
 80209f6:	1c50      	adds	r0, r2, #1
 80209f8:	d1c9      	bne.n	802098e <__sflush_r+0x32>
 80209fa:	682b      	ldr	r3, [r5, #0]
 80209fc:	2b00      	cmp	r3, #0
 80209fe:	d0c6      	beq.n	802098e <__sflush_r+0x32>
 8020a00:	2b1d      	cmp	r3, #29
 8020a02:	d001      	beq.n	8020a08 <__sflush_r+0xac>
 8020a04:	2b16      	cmp	r3, #22
 8020a06:	d11e      	bne.n	8020a46 <__sflush_r+0xea>
 8020a08:	602f      	str	r7, [r5, #0]
 8020a0a:	2000      	movs	r0, #0
 8020a0c:	e022      	b.n	8020a54 <__sflush_r+0xf8>
 8020a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020a12:	b21b      	sxth	r3, r3
 8020a14:	e01b      	b.n	8020a4e <__sflush_r+0xf2>
 8020a16:	690f      	ldr	r7, [r1, #16]
 8020a18:	2f00      	cmp	r7, #0
 8020a1a:	d0f6      	beq.n	8020a0a <__sflush_r+0xae>
 8020a1c:	0793      	lsls	r3, r2, #30
 8020a1e:	680e      	ldr	r6, [r1, #0]
 8020a20:	bf08      	it	eq
 8020a22:	694b      	ldreq	r3, [r1, #20]
 8020a24:	600f      	str	r7, [r1, #0]
 8020a26:	bf18      	it	ne
 8020a28:	2300      	movne	r3, #0
 8020a2a:	eba6 0807 	sub.w	r8, r6, r7
 8020a2e:	608b      	str	r3, [r1, #8]
 8020a30:	f1b8 0f00 	cmp.w	r8, #0
 8020a34:	dde9      	ble.n	8020a0a <__sflush_r+0xae>
 8020a36:	6a21      	ldr	r1, [r4, #32]
 8020a38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8020a3a:	4643      	mov	r3, r8
 8020a3c:	463a      	mov	r2, r7
 8020a3e:	4628      	mov	r0, r5
 8020a40:	47b0      	blx	r6
 8020a42:	2800      	cmp	r0, #0
 8020a44:	dc08      	bgt.n	8020a58 <__sflush_r+0xfc>
 8020a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020a4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020a4e:	81a3      	strh	r3, [r4, #12]
 8020a50:	f04f 30ff 	mov.w	r0, #4294967295
 8020a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020a58:	4407      	add	r7, r0
 8020a5a:	eba8 0800 	sub.w	r8, r8, r0
 8020a5e:	e7e7      	b.n	8020a30 <__sflush_r+0xd4>
 8020a60:	20400001 	.word	0x20400001

08020a64 <_fflush_r>:
 8020a64:	b538      	push	{r3, r4, r5, lr}
 8020a66:	690b      	ldr	r3, [r1, #16]
 8020a68:	4605      	mov	r5, r0
 8020a6a:	460c      	mov	r4, r1
 8020a6c:	b913      	cbnz	r3, 8020a74 <_fflush_r+0x10>
 8020a6e:	2500      	movs	r5, #0
 8020a70:	4628      	mov	r0, r5
 8020a72:	bd38      	pop	{r3, r4, r5, pc}
 8020a74:	b118      	cbz	r0, 8020a7e <_fflush_r+0x1a>
 8020a76:	6a03      	ldr	r3, [r0, #32]
 8020a78:	b90b      	cbnz	r3, 8020a7e <_fflush_r+0x1a>
 8020a7a:	f7ff f9b9 	bl	801fdf0 <__sinit>
 8020a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020a82:	2b00      	cmp	r3, #0
 8020a84:	d0f3      	beq.n	8020a6e <_fflush_r+0xa>
 8020a86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020a88:	07d0      	lsls	r0, r2, #31
 8020a8a:	d404      	bmi.n	8020a96 <_fflush_r+0x32>
 8020a8c:	0599      	lsls	r1, r3, #22
 8020a8e:	d402      	bmi.n	8020a96 <_fflush_r+0x32>
 8020a90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020a92:	f7ff fc1c 	bl	80202ce <__retarget_lock_acquire_recursive>
 8020a96:	4628      	mov	r0, r5
 8020a98:	4621      	mov	r1, r4
 8020a9a:	f7ff ff5f 	bl	802095c <__sflush_r>
 8020a9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020aa0:	07da      	lsls	r2, r3, #31
 8020aa2:	4605      	mov	r5, r0
 8020aa4:	d4e4      	bmi.n	8020a70 <_fflush_r+0xc>
 8020aa6:	89a3      	ldrh	r3, [r4, #12]
 8020aa8:	059b      	lsls	r3, r3, #22
 8020aaa:	d4e1      	bmi.n	8020a70 <_fflush_r+0xc>
 8020aac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020aae:	f7ff fc0f 	bl	80202d0 <__retarget_lock_release_recursive>
 8020ab2:	e7dd      	b.n	8020a70 <_fflush_r+0xc>

08020ab4 <fiprintf>:
 8020ab4:	b40e      	push	{r1, r2, r3}
 8020ab6:	b503      	push	{r0, r1, lr}
 8020ab8:	4601      	mov	r1, r0
 8020aba:	ab03      	add	r3, sp, #12
 8020abc:	4805      	ldr	r0, [pc, #20]	@ (8020ad4 <fiprintf+0x20>)
 8020abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8020ac2:	6800      	ldr	r0, [r0, #0]
 8020ac4:	9301      	str	r3, [sp, #4]
 8020ac6:	f7ff fca5 	bl	8020414 <_vfiprintf_r>
 8020aca:	b002      	add	sp, #8
 8020acc:	f85d eb04 	ldr.w	lr, [sp], #4
 8020ad0:	b003      	add	sp, #12
 8020ad2:	4770      	bx	lr
 8020ad4:	24000044 	.word	0x24000044

08020ad8 <__swhatbuf_r>:
 8020ad8:	b570      	push	{r4, r5, r6, lr}
 8020ada:	460c      	mov	r4, r1
 8020adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ae0:	2900      	cmp	r1, #0
 8020ae2:	b096      	sub	sp, #88	@ 0x58
 8020ae4:	4615      	mov	r5, r2
 8020ae6:	461e      	mov	r6, r3
 8020ae8:	da0d      	bge.n	8020b06 <__swhatbuf_r+0x2e>
 8020aea:	89a3      	ldrh	r3, [r4, #12]
 8020aec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020af0:	f04f 0100 	mov.w	r1, #0
 8020af4:	bf14      	ite	ne
 8020af6:	2340      	movne	r3, #64	@ 0x40
 8020af8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020afc:	2000      	movs	r0, #0
 8020afe:	6031      	str	r1, [r6, #0]
 8020b00:	602b      	str	r3, [r5, #0]
 8020b02:	b016      	add	sp, #88	@ 0x58
 8020b04:	bd70      	pop	{r4, r5, r6, pc}
 8020b06:	466a      	mov	r2, sp
 8020b08:	f000 f848 	bl	8020b9c <_fstat_r>
 8020b0c:	2800      	cmp	r0, #0
 8020b0e:	dbec      	blt.n	8020aea <__swhatbuf_r+0x12>
 8020b10:	9901      	ldr	r1, [sp, #4]
 8020b12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020b16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020b1a:	4259      	negs	r1, r3
 8020b1c:	4159      	adcs	r1, r3
 8020b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020b22:	e7eb      	b.n	8020afc <__swhatbuf_r+0x24>

08020b24 <__smakebuf_r>:
 8020b24:	898b      	ldrh	r3, [r1, #12]
 8020b26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020b28:	079d      	lsls	r5, r3, #30
 8020b2a:	4606      	mov	r6, r0
 8020b2c:	460c      	mov	r4, r1
 8020b2e:	d507      	bpl.n	8020b40 <__smakebuf_r+0x1c>
 8020b30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020b34:	6023      	str	r3, [r4, #0]
 8020b36:	6123      	str	r3, [r4, #16]
 8020b38:	2301      	movs	r3, #1
 8020b3a:	6163      	str	r3, [r4, #20]
 8020b3c:	b003      	add	sp, #12
 8020b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020b40:	ab01      	add	r3, sp, #4
 8020b42:	466a      	mov	r2, sp
 8020b44:	f7ff ffc8 	bl	8020ad8 <__swhatbuf_r>
 8020b48:	9f00      	ldr	r7, [sp, #0]
 8020b4a:	4605      	mov	r5, r0
 8020b4c:	4639      	mov	r1, r7
 8020b4e:	4630      	mov	r0, r6
 8020b50:	f7fe fff8 	bl	801fb44 <_malloc_r>
 8020b54:	b948      	cbnz	r0, 8020b6a <__smakebuf_r+0x46>
 8020b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020b5a:	059a      	lsls	r2, r3, #22
 8020b5c:	d4ee      	bmi.n	8020b3c <__smakebuf_r+0x18>
 8020b5e:	f023 0303 	bic.w	r3, r3, #3
 8020b62:	f043 0302 	orr.w	r3, r3, #2
 8020b66:	81a3      	strh	r3, [r4, #12]
 8020b68:	e7e2      	b.n	8020b30 <__smakebuf_r+0xc>
 8020b6a:	89a3      	ldrh	r3, [r4, #12]
 8020b6c:	6020      	str	r0, [r4, #0]
 8020b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020b72:	81a3      	strh	r3, [r4, #12]
 8020b74:	9b01      	ldr	r3, [sp, #4]
 8020b76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020b7a:	b15b      	cbz	r3, 8020b94 <__smakebuf_r+0x70>
 8020b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020b80:	4630      	mov	r0, r6
 8020b82:	f000 f81d 	bl	8020bc0 <_isatty_r>
 8020b86:	b128      	cbz	r0, 8020b94 <__smakebuf_r+0x70>
 8020b88:	89a3      	ldrh	r3, [r4, #12]
 8020b8a:	f023 0303 	bic.w	r3, r3, #3
 8020b8e:	f043 0301 	orr.w	r3, r3, #1
 8020b92:	81a3      	strh	r3, [r4, #12]
 8020b94:	89a3      	ldrh	r3, [r4, #12]
 8020b96:	431d      	orrs	r5, r3
 8020b98:	81a5      	strh	r5, [r4, #12]
 8020b9a:	e7cf      	b.n	8020b3c <__smakebuf_r+0x18>

08020b9c <_fstat_r>:
 8020b9c:	b538      	push	{r3, r4, r5, lr}
 8020b9e:	4d07      	ldr	r5, [pc, #28]	@ (8020bbc <_fstat_r+0x20>)
 8020ba0:	2300      	movs	r3, #0
 8020ba2:	4604      	mov	r4, r0
 8020ba4:	4608      	mov	r0, r1
 8020ba6:	4611      	mov	r1, r2
 8020ba8:	602b      	str	r3, [r5, #0]
 8020baa:	f000 f86d 	bl	8020c88 <_fstat>
 8020bae:	1c43      	adds	r3, r0, #1
 8020bb0:	d102      	bne.n	8020bb8 <_fstat_r+0x1c>
 8020bb2:	682b      	ldr	r3, [r5, #0]
 8020bb4:	b103      	cbz	r3, 8020bb8 <_fstat_r+0x1c>
 8020bb6:	6023      	str	r3, [r4, #0]
 8020bb8:	bd38      	pop	{r3, r4, r5, pc}
 8020bba:	bf00      	nop
 8020bbc:	24014790 	.word	0x24014790

08020bc0 <_isatty_r>:
 8020bc0:	b538      	push	{r3, r4, r5, lr}
 8020bc2:	4d06      	ldr	r5, [pc, #24]	@ (8020bdc <_isatty_r+0x1c>)
 8020bc4:	2300      	movs	r3, #0
 8020bc6:	4604      	mov	r4, r0
 8020bc8:	4608      	mov	r0, r1
 8020bca:	602b      	str	r3, [r5, #0]
 8020bcc:	f000 f86c 	bl	8020ca8 <_isatty>
 8020bd0:	1c43      	adds	r3, r0, #1
 8020bd2:	d102      	bne.n	8020bda <_isatty_r+0x1a>
 8020bd4:	682b      	ldr	r3, [r5, #0]
 8020bd6:	b103      	cbz	r3, 8020bda <_isatty_r+0x1a>
 8020bd8:	6023      	str	r3, [r4, #0]
 8020bda:	bd38      	pop	{r3, r4, r5, pc}
 8020bdc:	24014790 	.word	0x24014790

08020be0 <abort>:
 8020be0:	b508      	push	{r3, lr}
 8020be2:	2006      	movs	r0, #6
 8020be4:	f000 f82c 	bl	8020c40 <raise>
 8020be8:	2001      	movs	r0, #1
 8020bea:	f000 f87d 	bl	8020ce8 <_exit>

08020bee <_raise_r>:
 8020bee:	291f      	cmp	r1, #31
 8020bf0:	b538      	push	{r3, r4, r5, lr}
 8020bf2:	4605      	mov	r5, r0
 8020bf4:	460c      	mov	r4, r1
 8020bf6:	d904      	bls.n	8020c02 <_raise_r+0x14>
 8020bf8:	2316      	movs	r3, #22
 8020bfa:	6003      	str	r3, [r0, #0]
 8020bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8020c00:	bd38      	pop	{r3, r4, r5, pc}
 8020c02:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020c04:	b112      	cbz	r2, 8020c0c <_raise_r+0x1e>
 8020c06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020c0a:	b94b      	cbnz	r3, 8020c20 <_raise_r+0x32>
 8020c0c:	4628      	mov	r0, r5
 8020c0e:	f000 f831 	bl	8020c74 <_getpid_r>
 8020c12:	4622      	mov	r2, r4
 8020c14:	4601      	mov	r1, r0
 8020c16:	4628      	mov	r0, r5
 8020c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020c1c:	f000 b818 	b.w	8020c50 <_kill_r>
 8020c20:	2b01      	cmp	r3, #1
 8020c22:	d00a      	beq.n	8020c3a <_raise_r+0x4c>
 8020c24:	1c59      	adds	r1, r3, #1
 8020c26:	d103      	bne.n	8020c30 <_raise_r+0x42>
 8020c28:	2316      	movs	r3, #22
 8020c2a:	6003      	str	r3, [r0, #0]
 8020c2c:	2001      	movs	r0, #1
 8020c2e:	e7e7      	b.n	8020c00 <_raise_r+0x12>
 8020c30:	2100      	movs	r1, #0
 8020c32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020c36:	4620      	mov	r0, r4
 8020c38:	4798      	blx	r3
 8020c3a:	2000      	movs	r0, #0
 8020c3c:	e7e0      	b.n	8020c00 <_raise_r+0x12>
	...

08020c40 <raise>:
 8020c40:	4b02      	ldr	r3, [pc, #8]	@ (8020c4c <raise+0xc>)
 8020c42:	4601      	mov	r1, r0
 8020c44:	6818      	ldr	r0, [r3, #0]
 8020c46:	f7ff bfd2 	b.w	8020bee <_raise_r>
 8020c4a:	bf00      	nop
 8020c4c:	24000044 	.word	0x24000044

08020c50 <_kill_r>:
 8020c50:	b538      	push	{r3, r4, r5, lr}
 8020c52:	4d07      	ldr	r5, [pc, #28]	@ (8020c70 <_kill_r+0x20>)
 8020c54:	2300      	movs	r3, #0
 8020c56:	4604      	mov	r4, r0
 8020c58:	4608      	mov	r0, r1
 8020c5a:	4611      	mov	r1, r2
 8020c5c:	602b      	str	r3, [r5, #0]
 8020c5e:	f000 f82b 	bl	8020cb8 <_kill>
 8020c62:	1c43      	adds	r3, r0, #1
 8020c64:	d102      	bne.n	8020c6c <_kill_r+0x1c>
 8020c66:	682b      	ldr	r3, [r5, #0]
 8020c68:	b103      	cbz	r3, 8020c6c <_kill_r+0x1c>
 8020c6a:	6023      	str	r3, [r4, #0]
 8020c6c:	bd38      	pop	{r3, r4, r5, pc}
 8020c6e:	bf00      	nop
 8020c70:	24014790 	.word	0x24014790

08020c74 <_getpid_r>:
 8020c74:	f000 b810 	b.w	8020c98 <_getpid>

08020c78 <_close>:
 8020c78:	4b02      	ldr	r3, [pc, #8]	@ (8020c84 <_close+0xc>)
 8020c7a:	2258      	movs	r2, #88	@ 0x58
 8020c7c:	601a      	str	r2, [r3, #0]
 8020c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8020c82:	4770      	bx	lr
 8020c84:	24014790 	.word	0x24014790

08020c88 <_fstat>:
 8020c88:	4b02      	ldr	r3, [pc, #8]	@ (8020c94 <_fstat+0xc>)
 8020c8a:	2258      	movs	r2, #88	@ 0x58
 8020c8c:	601a      	str	r2, [r3, #0]
 8020c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8020c92:	4770      	bx	lr
 8020c94:	24014790 	.word	0x24014790

08020c98 <_getpid>:
 8020c98:	4b02      	ldr	r3, [pc, #8]	@ (8020ca4 <_getpid+0xc>)
 8020c9a:	2258      	movs	r2, #88	@ 0x58
 8020c9c:	601a      	str	r2, [r3, #0]
 8020c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8020ca2:	4770      	bx	lr
 8020ca4:	24014790 	.word	0x24014790

08020ca8 <_isatty>:
 8020ca8:	4b02      	ldr	r3, [pc, #8]	@ (8020cb4 <_isatty+0xc>)
 8020caa:	2258      	movs	r2, #88	@ 0x58
 8020cac:	601a      	str	r2, [r3, #0]
 8020cae:	2000      	movs	r0, #0
 8020cb0:	4770      	bx	lr
 8020cb2:	bf00      	nop
 8020cb4:	24014790 	.word	0x24014790

08020cb8 <_kill>:
 8020cb8:	4b02      	ldr	r3, [pc, #8]	@ (8020cc4 <_kill+0xc>)
 8020cba:	2258      	movs	r2, #88	@ 0x58
 8020cbc:	601a      	str	r2, [r3, #0]
 8020cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8020cc2:	4770      	bx	lr
 8020cc4:	24014790 	.word	0x24014790

08020cc8 <_lseek>:
 8020cc8:	4b02      	ldr	r3, [pc, #8]	@ (8020cd4 <_lseek+0xc>)
 8020cca:	2258      	movs	r2, #88	@ 0x58
 8020ccc:	601a      	str	r2, [r3, #0]
 8020cce:	f04f 30ff 	mov.w	r0, #4294967295
 8020cd2:	4770      	bx	lr
 8020cd4:	24014790 	.word	0x24014790

08020cd8 <_read>:
 8020cd8:	4b02      	ldr	r3, [pc, #8]	@ (8020ce4 <_read+0xc>)
 8020cda:	2258      	movs	r2, #88	@ 0x58
 8020cdc:	601a      	str	r2, [r3, #0]
 8020cde:	f04f 30ff 	mov.w	r0, #4294967295
 8020ce2:	4770      	bx	lr
 8020ce4:	24014790 	.word	0x24014790

08020ce8 <_exit>:
 8020ce8:	e7fe      	b.n	8020ce8 <_exit>
	...

08020cec <_init>:
 8020cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020cee:	bf00      	nop
 8020cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020cf2:	bc08      	pop	{r3}
 8020cf4:	469e      	mov	lr, r3
 8020cf6:	4770      	bx	lr

08020cf8 <_fini>:
 8020cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020cfa:	bf00      	nop
 8020cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020cfe:	bc08      	pop	{r3}
 8020d00:	469e      	mov	lr, r3
 8020d02:	4770      	bx	lr
