+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[11]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[3]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[0]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/Direction_reg/D         |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/CS_reg[1]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/CS_reg[2]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/CS_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[27]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[25]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[6]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[12]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[18]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[8]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[26]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/State_reg[2]/D          |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[28]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[20]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/STS_REG_reg[31]/D       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[14]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/ShiftCounter_reg[1]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[16]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[24]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[31]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[22]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/State_reg[1]/D          |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[7]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[20]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[16]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[9]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[19]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[13]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[17]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[15]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[21]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/ShiftCounter_reg[2]/D   |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[7]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[3]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[26]/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/ShiftCounter_reg[0]/D   |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[30]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[21]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[14]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[10]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[12]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[0]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[9]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[5]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[28]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[27]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[23]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[11]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[1]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[15]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[8]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[13]/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/State_reg[1]_replica/D  |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[4]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[17]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[24]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[18]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[22]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[19]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[20]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[31]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[6]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[25]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[16]/D        |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[2]/D         |
| QCLKfb_0           | QCLKfb_0          | design_1_i/QSPI_top_0/U0/RD_REG_reg[29]/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/STS_REG_reg[0]/D        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/State_reg[0]/D          |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[10]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[11]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[8]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[6]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[18]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[17]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[21]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[14]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[0]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[3]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[2]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[1]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[30]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[15]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[28]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[12]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[29]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[31]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/QCLK_reg/CE             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/CS_reg[3]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[4]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[7]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[13]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[9]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[5]/CE  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/Direction_reg/CE        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[10]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[24]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[25]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[26]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[27]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[23]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[22]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[19]/CE |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[4]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[30]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[5]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[29]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[1]/D   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[23]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/QSPI_top_0/U0/DataShiftOut_reg[2]/D   |
+--------------------+-------------------+--------------------------------------------------+
