set tool_name "Questa Intel FPGA (Verilog)"
set corner_file_list {
    {{"Slow -7 1.2V 100 Model"} {clock_7_1200mv_100c_slow.vo clock_7_1200mv_100c_v_slow.sdo}}
    {{"Slow -7 1.2V -40 Model"} {clock_7_1200mv_-40c_slow.vo clock_7_1200mv_-40c_v_slow.sdo}}
    {{"Fast -M 1.2V -40 Model"} {clock_min_1200mv_-40c_fast.vo clock_min_1200mv_-40c_v_fast.sdo}}
}
