From 85712d99b6cced8958d106678acff30e219a09a7 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= <clement.legoffic@foss.st.com>
Date: Fri, 28 Jun 2024 13:42:28 +0200
Subject: [PATCH] arm64: dts: st: Set soc@0 size-cell value to 2 to fix
 dma-ranges value on STM32MP21
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

"dma-ranges" is currently used on MP21 to describe the AXI bus hardware
translation for some AXI master peripherals: SDMMC[1-3], USBH, HPDMA.

This property is used to obtain a DMA address shifted by an offset of
-0x8000 0000. This shifted DMA address is then programmed in AXI
master's registers (of SDMMC[1-3], USBH, HPDMA peripherals).

As AXI translation is enabled on hardware side a shift of +0x8000 0000
is added by hardware for those masters.
This allow to access to the full 4GB DDR using AXI master 32bits address
registers (which is not possible STM32MP25/23).

Before this patch, if a buffer was allocated above the 4GB address space
(e.g. between 0x1 0000 0000 and 0x1 8000 000), it wasn't visible to the
DMA so the first mapping attempt fallback in SWIOTLB and the second
mapping was then possible as the bounce buffer used by the SWIOTLB is
allocated at the end of the 4GB (just before the 0x1 0000 0000) and so
visible for the DMA.

Change-Id: Id43d1885567e5258296741daed9f56ac969130c6
Signed-off-by: Cl√©ment Le Goffic <clement.legoffic@foss.st.com>
Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/linux-stm32/+/390368
ACI: CITOOLS <MDG-smet-aci-reviews@list.st.com>
Reviewed-by: Alexandre TORGUE <alexandre.torgue@foss.st.com>
Reviewed-by: Alain VOLMAT <alain.volmat@foss.st.com>
ACI: CIBUILD <MDG-smet-aci-builds@list.st.com>
Domain-Review: Alexandre TORGUE <alexandre.torgue@foss.st.com>
---
 arch/arm64/boot/dts/st/stm32mp211.dtsi  | 168 ++++++++++++------------
 arch/arm64/boot/dts/st/stm32mp213.dtsi  |   4 +-
 arch/arm64/boot/dts/st/stm32mp215.dtsi  |   2 +-
 arch/arm64/boot/dts/st/stm32mp21xc.dtsi |   2 +-
 arch/arm64/boot/dts/st/stm32mp21xf.dtsi |   2 +-
 5 files changed, 89 insertions(+), 89 deletions(-)

--- a/arch/arm64/boot/dts/st/stm32mp211.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi
@@ -147,14 +147,14 @@
 	soc@0 {
 		compatible = "simple-bus";
 		#address-cells = <1>;
-		#size-cells = <1>;
+		#size-cells = <2>;
 		interrupt-parent = <&intc>;
-		ranges = <0x0 0x0 0x0 0x80000000>;
-		dma-ranges = <0x0 0x0 0x80000000 0x80000000>;
+		ranges = <0x0 0x0 0x0 0x0 0x80000000>;
+		dma-ranges = <0x0 0x0 0x80000000 0x1 0x0>;
 
 		hpdma: dma-controller@40400000 {
 			compatible = "st,stm32-dma3";
-			reg = <0x40400000 0x1000>;
+			reg = <0x40400000 0x0 0x1000>;
 			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
@@ -179,7 +179,7 @@
 
 		hpdma2: dma-controller@40410000 {
 			compatible = "st,stm32-dma3";
-			reg = <0x40410000 0x1000>;
+			reg = <0x40410000 0x0 0x1000>;
 			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
@@ -204,7 +204,7 @@
 
 		hpdma3: dma-controller@40420000 {
 			compatible = "st,stm32-dma3";
-			reg = <0x40420000 0x1000>;
+			reg = <0x40420000 0x0 0x1000>;
 			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
@@ -230,7 +230,7 @@
 		ipcc1: mailbox@40490000 {
 			compatible = "st,stm32mp1-ipcc";
 			#mbox-cells = <1>;
-			reg = <0x40490000 0x400>;
+			reg = <0x40490000 0x0 0x400>;
 			st,proc-id = <0>;
 			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
 				     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
@@ -241,16 +241,16 @@
 
 		rifsc: bus@42080000 {
 			compatible = "st,stm32mp25-rifsc", "simple-bus";
-			reg = <0x42080000 0x1000>;
+			reg = <0x42080000 0x0 0x1000>;
 			#address-cells = <1>;
-			#size-cells = <1>;
+			#size-cells = <2>;
 			#access-controller-cells = <1>;
 			ranges;
 			dma-ranges;
 
 			i2s2: audio-controller@400b0000 {
 				compatible = "st,stm32mp25-i2s";
-				reg = <0x400b0000 0x400>;
+				reg = <0x400b0000 0x0 0x400>;
 				#sound-dai-cells = <0>;
 				interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_BUS_SPI2>, <&rcc CK_KER_SPI2>;
@@ -266,7 +266,7 @@
 
 			timers2: timer@40000000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40000000 0x400>;
+				reg = <0x40000000 0x0 0x400>;
 				interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM2>;
@@ -297,7 +297,7 @@
 
 			timers3: timer@40010000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40010000 0x400>;
+				reg = <0x40010000 0x0 0x400>;
 				interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM3>;
@@ -328,7 +328,7 @@
 
 			timers4: timer@40020000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40020000 0x400>;
+				reg = <0x40020000 0x0 0x400>;
 				interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM4>;
@@ -360,7 +360,7 @@
 
 			timers5: timer@40030000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40030000 0x400>;
+				reg = <0x40030000 0x0 0x400>;
 				interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM5>;
@@ -392,7 +392,7 @@
 
 			timers6: timer@40040000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40040000 0x400>;
+				reg = <0x40040000 0x0 0x400>;
 				interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM6>;
@@ -417,7 +417,7 @@
 
 			timers7: timer@40050000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40050000 0x400>;
+				reg = <0x40050000 0x0 0x400>;
 				interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM7>;
@@ -442,7 +442,7 @@
 
 			timers12: timer@40060000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40060000 0x400>;
+				reg = <0x40060000 0x0 0x400>;
 				interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM12>;
@@ -473,7 +473,7 @@
 
 			timers13: timer@40070000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40070000 0x400>;
+				reg = <0x40070000 0x0 0x400>;
 				interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM13>;
@@ -504,7 +504,7 @@
 
 			timers14: timer@40080000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40080000 0x400>;
+				reg = <0x40080000 0x0 0x400>;
 				interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM14>;
@@ -535,7 +535,7 @@
 
 			lptimer1: timer@40090000 {
 				compatible = "st,stm32mp21-lptimer";
-				reg = <0x40090000 0x400>;
+				reg = <0x40090000 0x0 0x400>;
 				interrupts-extended = <&exti1 47 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_LPTIM1>;
 				clock-names = "mux";
@@ -571,7 +571,7 @@
 
 			lptimer2: timer@400a0000 {
 				compatible = "st,stm32mp21-lptimer";
-				reg = <0x400a0000 0x400>;
+				reg = <0x400a0000 0x0 0x400>;
 				interrupts-extended = <&exti1 48 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_LPTIM2>;
 				clock-names = "mux";
@@ -609,7 +609,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x400b0000 0x400>;
+				reg = <0x400b0000 0x0 0x400>;
 				interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI2>;
 				resets = <&rcc SPI2_R>;
@@ -623,7 +623,7 @@
 
 			i2s3: audio-controller@400c0000 {
 				compatible = "st,stm32mp25-i2s";
-				reg = <0x400c0000 0x400>;
+				reg = <0x400c0000 0x0 0x400>;
 				#sound-dai-cells = <0>;
 				interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_BUS_SPI3>, <&rcc CK_KER_SPI3>;
@@ -641,7 +641,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x400c0000 0x400>;
+				reg = <0x400c0000 0x0 0x400>;
 				interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI3>;
 				resets = <&rcc SPI3_R>;
@@ -656,7 +656,7 @@
 			spdifrx: audio-controller@400d0000 {
 				compatible = "st,stm32h7-spdifrx";
 				#sound-dai-cells = <0>;
-				reg = <0x400d0000 0x400>;
+				reg = <0x400d0000 0x0 0x400>;
 				clocks = <&rcc CK_KER_SPDIFRX>;
 				clock-names = "kclk";
 				interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
@@ -669,7 +669,7 @@
 
 			usart2: serial@400e0000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x400e0000 0x400>;
+				reg = <0x400e0000 0x0 0x400>;
 				interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_USART2>;
 				dmas = <&hpdma 11 0x40 0x12>,
@@ -682,7 +682,7 @@
 
 			usart3: serial@400f0000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x400f0000 0x400>;
+				reg = <0x400f0000 0x0 0x400>;
 				interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_USART3>;
 				dmas = <&hpdma 13 0x40 0x12>,
@@ -695,7 +695,7 @@
 
 			uart4: serial@40100000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x40100000 0x400>;
+				reg = <0x40100000 0x0 0x400>;
 				interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_UART4>;
 				dmas = <&hpdma 15 0x40 0x12>,
@@ -708,7 +708,7 @@
 
 			uart5: serial@40110000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x40110000 0x400>;
+				reg = <0x40110000 0x0 0x400>;
 				interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_UART5>;
 				dmas = <&hpdma 17 0x40 0x12>,
@@ -721,7 +721,7 @@
 
 			i2c1: i2c@40170000 {
 				compatible = "st,stm32mp25-i2c";
-				reg = <0x40170000 0x400>;
+				reg = <0x40170000 0x0 0x400>;
 				interrupt-names = "event";
 				interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I2C1>;
@@ -738,7 +738,7 @@
 
 			i2c2: i2c@40180000 {
 				compatible = "st,stm32mp25-i2c";
-				reg = <0x40180000 0x400>;
+				reg = <0x40180000 0x0 0x400>;
 				interrupt-names = "event";
 				interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I2C2>;
@@ -757,7 +757,7 @@
 				#address-cells = <3>;
 				#size-cells = <0>;
 				compatible = "st,stm32-i3c";
-				reg = <0x40190000 0x400>;
+				reg = <0x40190000 0x0 0x400>;
 				interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I3C1>;
 				resets = <&rcc I3C1_R>;
@@ -770,7 +770,7 @@
 				#address-cells = <3>;
 				#size-cells = <0>;
 				compatible = "st,stm32-i3c";
-				reg = <0x401a0000 0x400>;
+				reg = <0x401a0000 0x0 0x400>;
 				interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I3C2>;
 				resets = <&rcc I3C2_R>;
@@ -781,7 +781,7 @@
 
 			timers10: timer@401c0000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x401c0000 0x400>;
+				reg = <0x401c0000 0x0 0x400>;
 				interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM10>;
@@ -812,7 +812,7 @@
 
 			timers11: timer@401d0000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x401d0000 0x400>;
+				reg = <0x401d0000 0x0 0x400>;
 				interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM11>;
@@ -843,7 +843,7 @@
 
 			timers1: timer@40200000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40200000 0x400>;
+				reg = <0x40200000 0x0 0x400>;
 				interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
 						<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
 						<GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
@@ -877,7 +877,7 @@
 
 			timers8: timer@40210000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40210000 0x400>;
+				reg = <0x40210000 0x0 0x400>;
 				interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
 						<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
 						<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
@@ -911,7 +911,7 @@
 
 			usart6: serial@40220000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x40220000 0x400>;
+				reg = <0x40220000 0x0 0x400>;
 				interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_USART6>;
 				dmas = <&hpdma 19 0x40 0x12>,
@@ -924,7 +924,7 @@
 
 			i2s1: audio-controller@40230000 {
 				compatible = "st,stm32mp25-i2s";
-				reg = <0x40230000 0x400>;
+				reg = <0x40230000 0x0 0x400>;
 				#sound-dai-cells = <0>;
 				interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_BUS_SPI1>, <&rcc CK_KER_SPI1>;
@@ -942,7 +942,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x40230000 0x400>;
+				reg = <0x40230000 0x0 0x400>;
 				interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI1>;
 				resets = <&rcc SPI1_R>;
@@ -958,7 +958,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x40240000 0x400>;
+				reg = <0x40240000 0x0 0x400>;
 				interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI4>;
 				resets = <&rcc SPI4_R>;
@@ -972,7 +972,7 @@
 
 			timers15: timer@40250000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40250000 0x400>;
+				reg = <0x40250000 0x0 0x400>;
 				interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM15>;
@@ -1003,7 +1003,7 @@
 
 			timers16: timer@40260000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40260000 0x400>;
+				reg = <0x40260000 0x0 0x400>;
 				interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM16>;
@@ -1034,7 +1034,7 @@
 
 			timers17: timer@40270000 {
 				compatible = "st,stm32mp21-timers";
-				reg = <0x40270000 0x400>;
+				reg = <0x40270000 0x0 0x400>;
 				interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
 				interrupt-names = "global";
 				clocks = <&rcc CK_KER_TIM17>;
@@ -1067,7 +1067,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x40280000 0x400>;
+				reg = <0x40280000 0x0 0x400>;
 				interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI5>;
 				resets = <&rcc SPI5_R>;
@@ -1081,7 +1081,7 @@
 
 			sai1: sai@40290000 {
 				compatible = "st,stm32mp25-sai";
-				reg = <0x40290000 0x4>, <0x4029a3f0 0x10>;
+				reg = <0x40290000 0x0 0x4>, <0x4029a3f0 0x0 0x10>;
 				ranges = <0 0x40290000 0x400>;
 				#address-cells = <1>;
 				#size-cells = <1>;
@@ -1118,7 +1118,7 @@
 
 			sai2: sai@402a0000 {
 				compatible = "st,stm32mp25-sai";
-				reg = <0x402a0000 0x4>, <0x402aa3f0 0x10>;
+				reg = <0x402a0000 0x0 0x4>, <0x402aa3f0 0x0 0x10>;
 				ranges = <0 0x402a0000 0x400>;
 				#address-cells = <1>;
 				#size-cells = <1>;
@@ -1155,7 +1155,7 @@
 
 			sai3: sai@402b0000 {
 				compatible = "st,stm32mp25-sai";
-				reg = <0x402b0000 0x4>, <0x402ba3f0 0x10>;
+				reg = <0x402b0000 0x0 0x4>, <0x402ba3f0 0x0 0x10>;
 				ranges = <0 0x402b0000 0x400>;
 				#address-cells = <1>;
 				#size-cells = <1>;
@@ -1192,7 +1192,7 @@
 
 			usart1: serial@40330000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x40330000 0x400>;
+				reg = <0x40330000 0x0 0x400>;
 				interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_USART1>;
 				dmas = <&hpdma 9 0x40 0x12>,
@@ -1205,7 +1205,7 @@
 
 			sai4: sai@40340000 {
 				compatible = "st,stm32mp25-sai";
-				reg = <0x40340000 0x4>, <0x4034a3f0 0x10>;
+				reg = <0x40340000 0x0 0x4>, <0x4034a3f0 0x0 0x10>;
 				ranges = <0 0x40340000 0x400>;
 				#address-cells = <1>;
 				#size-cells = <1>;
@@ -1243,7 +1243,7 @@
 			mdf1: mdf@404d0000 {
 				compatible = "st,stm32mp25-mdf";
 				ranges = <0 0x404d0000 0x1000>;
-				reg = <0x404d0000 0x8>, <0x404d0ff0 0x10>;
+				reg = <0x404d0000 0x0 0x8>, <0x404d0ff0 0x0 0x10>;
 				#address-cells = <1>;
 				#size-cells = <1>;
 				clocks = <&rcc CK_KER_MDF1>;
@@ -1322,7 +1322,7 @@
 
 			uart7: serial@40370000 {
 				compatible = "st,stm32h7-uart";
-				reg = <0x40370000 0x400>;
+				reg = <0x40370000 0x0 0x400>;
 				interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_UART7>;
 				dmas = <&hpdma 21 0x40 0x12>,
@@ -1334,7 +1334,7 @@
 
 			ospi1: spi@40430000 {
 				compatible = "st,stm32mp25-omi";
-				reg = <0x40430000 0x400>;
+				reg = <0x40430000 0x0 0x400>;
 				interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
 				dmas = <&hpdma 2 0x62 0x00003121>,
 				       <&hpdma 2 0x42 0x00003112>;
@@ -1348,7 +1348,7 @@
 
 			dcmi: dcmi@404a0000 {
 				compatible = "st,stm32-dcmi";
-				reg = <0x404a0000 0x400>;
+				reg = <0x404a0000 0x0 0x400>;
 				interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rcc DCMIPSSI_R>;
 				clocks = <&rcc CK_BUS_DCMIPSSI>;
@@ -1361,7 +1361,7 @@
 
 			crc: crc@404c0000 {
 				compatible = "st,stm32f7-crc";
-				reg = <0x404c0000 0x400>;
+				reg = <0x404c0000 0x0 0x400>;
 				clocks = <&rcc CK_BUS_CRC>;
 				access-controllers = <&rifsc 109>;
 				status = "disabled";
@@ -1369,7 +1369,7 @@
 
 			adc_1: adc@404e0000 {
 				compatible = "st,stm32mp21-adc-core";
-				reg = <0x404e0000 0x400>;
+				reg = <0x404e0000 0x0 0x400>;
 				interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_ADC1>;
 				clock-names = "adc";
@@ -1401,7 +1401,7 @@
 
 			adc_2: adc@404f0000 {
 				compatible = "st,stm32mp21-adc-core";
-				reg = <0x404f0000 0x400>;
+				reg = <0x404f0000 0x0 0x400>;
 				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_ADC2>;
 				clock-names = "adc";
@@ -1441,7 +1441,7 @@
 
 			iwdg1: watchdog@44010000 {
 				compatible = "st,stm32mp1-iwdg";
-				reg = <0x44010000 0x400>;
+				reg = <0x44010000 0x0 0x400>;
 				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_BUS_IWDG1>, <&scmi_clk CK_SCMI_LSI>;
 				clock-names = "pclk", "lsi";
@@ -1451,7 +1451,7 @@
 
 			iwdg2: watchdog@44020000 {
 				compatible = "st,stm32mp1-iwdg";
-				reg = <0x44020000 0x400>;
+				reg = <0x44020000 0x0 0x400>;
 				interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_BUS_IWDG2>, <&scmi_clk CK_SCMI_LSI>;
 				clock-names = "pclk", "lsi";
@@ -1463,7 +1463,7 @@
 				#address-cells = <1>;
 				#size-cells = <0>;
 				compatible = "st,stm32mp25-spi";
-				reg = <0x46020000 0x400>;
+				reg = <0x46020000 0x0 0x400>;
 				interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SPI6>;
 				resets = <&rcc SPI6_R>;
@@ -1477,7 +1477,7 @@
 
 			i2c3: i2c@46040000 {
 				compatible = "st,stm32mp25-i2c";
-				reg = <0x46040000 0x400>;
+				reg = <0x46040000 0x0 0x400>;
 				interrupt-names = "event";
 				interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I2C3>;
@@ -1496,7 +1496,7 @@
 				#address-cells = <3>;
 				#size-cells = <0>;
 				compatible = "st,stm32-i3c";
-				reg = <0x46080000 0x400>;
+				reg = <0x46080000 0x0 0x400>;
 				interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_I3C3>;
 				resets = <&rcc I3C3_R>;
@@ -1507,7 +1507,7 @@
 
 			csi: csi@48020000 {
 				compatible = "st,stm32mp25-csi";
-				reg = <0x48020000 0x2000>;
+				reg = <0x48020000 0x0 0x2000>;
 				interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rcc CSI_R>;
 				clocks = <&rcc CK_KER_CSI>, <&rcc CK_KER_CSITXESC>,
@@ -1519,7 +1519,7 @@
 
 			dcmipp: dcmipp@48030000 {
 				compatible = "st,stm32mp25-dcmipp";
-				reg = <0x48030000 0x1000>;
+				reg = <0x48030000 0x0 0x1000>;
 				interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
 				resets = <&rcc DCMIPP_R>;
 				clocks = <&rcc CK_BUS_DCMIPP>, <&rcc CK_KER_CSI>;
@@ -1530,7 +1530,7 @@
 
 			lptimer3: timer@46050000 {
 				compatible = "st,stm32mp21-lptimer";
-				reg = <0x46050000 0x400>;
+				reg = <0x46050000 0x0 0x400>;
 				interrupts-extended = <&exti2 29 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_LPTIM3>;
 				clock-names = "mux";
@@ -1565,7 +1565,7 @@
 
 			lptimer4: timer@46060000 {
 				compatible = "st,stm32mp21-lptimer";
-				reg = <0x46060000 0x400>;
+				reg = <0x46060000 0x0 0x400>;
 				interrupts-extended = <&exti2 30 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_LPTIM4>;
 				clock-names = "mux";
@@ -1600,7 +1600,7 @@
 
 			lptimer5: timer@46070000 {
 				compatible = "st,stm32mp21-lptimer";
-				reg = <0x46070000 0x400>;
+				reg = <0x46070000 0x0 0x400>;
 				interrupts-extended = <&exti2 31 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_LPTIM5>;
 				clock-names = "mux";
@@ -1636,7 +1636,7 @@
 			sdmmc1: mmc@48220000 {
 				compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
 				arm,primecell-periphid = <0x00353180>;
-				reg = <0x48220000 0x400>, <0x44230400 0x8>;
+				reg = <0x48220000 0x0 0x400>, <0x44230400 0x0 0x8>;
 				interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SDMMC1>;
 				clock-names = "apb_pclk";
@@ -1652,7 +1652,7 @@
 			sdmmc2: mmc@48230000 {
 				compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
 				arm,primecell-periphid = <0x00353180>;
-				reg = <0x48230000 0x400>, <0x44230800 0x8>;
+				reg = <0x48230000 0x0 0x400>, <0x44230800 0x0 0x8>;
 				interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SDMMC2>;
 				clock-names = "apb_pclk";
@@ -1668,7 +1668,7 @@
 			sdmmc3: mmc@48240000 {
 				compatible = "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell";
 				arm,primecell-periphid = <0x00353180>;
-				reg = <0x48240000 0x400>, <0x44230c00 0x8>;
+				reg = <0x48240000 0x0 0x400>, <0x44230c00 0x0 0x8>;
 				interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&rcc CK_KER_SDMMC3>;
 				clock-names = "apb_pclk";
@@ -1714,7 +1714,7 @@
 
 			usbotg_hs: usb@48300000 {
 				compatible = "st,stm32mp21-hsotg", "snps,dwc2";
-				reg = <0x48300000 0x10000>;
+				reg = <0x48300000 0x0 0x10000>;
 				clocks = <&rcc CK_BUS_OTG>;
 				clock-names = "otg";
 				resets = <&rcc OTG_R>;
@@ -1735,14 +1735,14 @@
 
 		hdp: pinctrl@44090000 {
 			compatible = "st,stm32mp-hdp";
-			reg = <0x44090000 0x400>;
+			reg = <0x44090000 0x0 0x400>;
 			clocks = <&rcc CK_BUS_HDP>;
 			status = "disabled";
 		};
 
 		bsec: efuse@44000000 {
 			compatible = "st,stm32mp25-bsec";
-			reg = <0x44000000 0x1000>;
+			reg = <0x44000000 0x0 0x1000>;
 			#address-cells = <1>;
 			#size-cells = <1>;
 
@@ -1758,7 +1758,7 @@
 
 		rcc: clock-controller@44200000 {
 			compatible = "st,stm32mp21-rcc";
-			reg = <0x44200000 0x10000>;
+			reg = <0x44200000 0x0 0x10000>;
 			#clock-cells = <1>;
 			#reset-cells = <1>;
 			clocks =
@@ -1837,14 +1837,14 @@
 
 		pwr: syscon@44210000 {
 			compatible = "st,stm32mp21-pwr", "syscon";
-			reg = <0x44210000 0x0400>;
+			reg = <0x44210000 0x0 0x0400>;
 		};
 
 		exti1: interrupt-controller@44220000 {
 			compatible = "st,stm32mp1-exti";
 			interrupt-controller;
 			#interrupt-cells = <2>;
-			reg = <0x44220000 0x400>;
+			reg = <0x44220000 0x0 0x400>;
 			interrupts-extended =
 				<&intc GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_0 */
 				<&intc GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
@@ -1930,7 +1930,7 @@
 
 		syscfg: syscon@44230000 {
 			compatible = "st,stm32mp25-syscfg", "syscon";
-			reg = <0x44230000 0x10000>;
+			reg = <0x44230000 0x0 0x10000>;
 		};
 
 		pinctrl: pinctrl@44240000 {
@@ -2053,7 +2053,7 @@
 			compatible = "st,stm32mp1-exti";
 			interrupt-controller;
 			#interrupt-cells = <2>;
-			reg = <0x442d0000 0x400>;
+			reg = <0x442d0000 0x0 0x400>;
 			interrupts-extended =
 				<&intc GIC_SPI 15  IRQ_TYPE_LEVEL_HIGH>,	/* EXTI_0 */
 				<&intc GIC_SPI 16  IRQ_TYPE_LEVEL_HIGH>,
@@ -2113,7 +2113,7 @@
 
 		rtc: rtc@46000000 {
 			compatible = "st,stm32mp25-rtc";
-			reg = <0x46000000 0x400>;
+			reg = <0x46000000 0x0 0x400>;
 			clocks = <&scmi_clk CK_SCMI_RTC>,
 				 <&scmi_clk CK_SCMI_RTCCK>;
 			clock-names = "pclk", "rtc_ck";
@@ -2124,15 +2124,15 @@
 		tamp: tamp@46010000 {
 			compatible = "st,stm32mp25-tamp", "syscon", "simple-mfd";
 			#address-cells = <1>;
-			#size-cells = <1>;
-			reg = <0x46010000 0x400>;
+			#size-cells = <2>;
+			reg = <0x46010000 0x0 0x400>;
 			ranges;
 
 			nvram: nvram@46010100 {
 				compatible = "st,stm32mp25-tamp-nvram";
 				#address-cells = <1>;
 				#size-cells = <1>;
-				reg = <0x46010100 0x200>;
+				reg = <0x46010100 0x0 0x200>;
 
 				boot_mode: tamp-bkp@180 {
 					reg = <0x180 0x4>;
@@ -2181,7 +2181,7 @@
 
 		fmc: memory-controller@48200000 {
 			compatible = "st,stm32mp25-fmc2-ebi";
-			reg = <0x48200000 0x400>;
+			reg = <0x48200000 0x0 0x400>;
 			ranges = <0 0 0x70000000 0x04000000>, /* EBI CS 1 */
 				 <1 0 0x74000000 0x04000000>, /* EBI CS 2 */
 				 <2 0 0x78000000 0x04000000>, /* EBI CS 3 */
@@ -2220,7 +2220,7 @@
 
 		a35ss_syscfg: syscon@48802000  {
 			compatible = "st,stm32mp25-a35ss-syscfg", "syscon";
-			reg = <0x48802000 0xac>;
+			reg = <0x48802000 0x0 0xac>;
 			status = "disabled";
 		};
 	};
--- a/arch/arm64/boot/dts/st/stm32mp213.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp213.dtsi
@@ -62,7 +62,7 @@
 &rifsc {
 	m_can1: can@402d0000 {
 		compatible = "bosch,m_can";
-		reg = <0x402d0000 0x400>, <0x40310000 0x1400>;
+		reg = <0x402d0000 0x0 0x400>, <0x40310000 0x0 0x1400>;
 		reg-names = "m_can", "message_ram";
 		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
 			     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
@@ -77,7 +77,7 @@
 
 	m_can2: can@402e0000 {
 		compatible = "bosch,m_can";
-		reg = <0x402e0000 0x400>, <0x40310000 0x2800>;
+		reg = <0x402e0000 0x0 0x400>, <0x40310000 0x0 0x2800>;
 		reg-names = "m_can", "message_ram";
 		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
 			     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
--- a/arch/arm64/boot/dts/st/stm32mp215.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp215.dtsi
@@ -8,7 +8,7 @@
 &rifsc {
 	ltdc: display-controller@48010000 {
 		compatible = "st,stm32mp21-ltdc";
-		reg = <0x48010000 0x400>;
+		reg = <0x48010000 0x0 0x400>;
 		st,syscon = <&syscfg>;
 		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
 			     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
--- a/arch/arm64/boot/dts/st/stm32mp21xc.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp21xc.dtsi
@@ -7,7 +7,7 @@
 &rifsc {
 	cryp1: crypto@42030000 {
 		compatible = "st,stm32mp1-cryp";
-		reg = <0x42030000 0x400>;
+		reg = <0x42030000 0x0 0x400>;
 		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&rcc CK_BUS_CRYP1>;
 		resets = <&rcc CRYP1_R>;
--- a/arch/arm64/boot/dts/st/stm32mp21xf.dtsi
+++ b/arch/arm64/boot/dts/st/stm32mp21xf.dtsi
@@ -7,7 +7,7 @@
 &rifsc {
 	cryp1: crypto@42030000 {
 		compatible = "st,stm32mp1-cryp";
-		reg = <0x42030000 0x400>;
+		reg = <0x42030000 0x0 0x400>;
 		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&rcc CK_BUS_CRYP1>;
 		resets = <&rcc CRYP1_R>;
