

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 20 21:01:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.229 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_115_1_fu_146  |cordiccart2pol_Pipeline_VITIS_LOOP_115_1  |       34|       34|  0.340 us|  0.340 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    554|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     278|    581|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     37|    -|
|Register         |        -|    -|     146|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     424|   1172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  124|  168|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_115_1_fu_146  |cordiccart2pol_Pipeline_VITIS_LOOP_115_1  |        0|   0|  154|  398|    0|
    |mul_16s_14ns_29_1_1_U8                               |mul_16s_14ns_29_1_1                       |        0|   1|    0|    6|    0|
    |sparsemux_7_2_16_1_1_U7                              |sparsemux_7_2_16_1_1                      |        0|   0|    0|    9|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   1|  278|  581|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln100_fu_242_p2       |         +|   0|  0|   14|           6|           5|
    |sub_ln100_1_fu_248_p2     |         -|   0|  0|   14|           4|           6|
    |sub_ln100_fu_226_p2       |         -|   0|  0|   12|          11|          10|
    |sub_ln106_fu_171_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln107_fu_185_p2       |         -|   0|  0|   23|           1|          16|
    |and_ln100_fu_349_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln100_fu_310_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln100_1_fu_236_p2    |      icmp|   0|  0|   14|           6|           4|
    |icmp_ln100_2_fu_262_p2    |      icmp|   0|  0|   14|           6|           4|
    |icmp_ln100_3_fu_295_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln100_4_fu_278_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln100_fu_157_p2      |      icmp|   0|  0|   23|          16|           1|
    |select_ln100_1_fu_254_p3  |    select|   0|  0|    7|           1|           6|
    |select_ln100_2_fu_320_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln100_3_fu_337_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln100_4_fu_300_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln100_fu_284_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln716_fu_199_p3    |    select|   0|  0|   64|           1|          62|
    |x_1_fu_177_p3             |    select|   0|  0|   16|           1|          16|
    |y_1_fu_191_p3             |    select|   0|  0|   16|           1|          16|
    |shl_ln100_fu_331_p2       |       shl|   0|  0|   35|          16|          16|
    |xor_ln100_fu_344_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  554|         149|         330|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ans_theta_2_loc_fu_116                                            |  16|   0|   16|          0|
    |ans_theta_reg_478                                                 |  16|   0|   16|          0|
    |ap_CS_fsm                                                         |   6|   0|    6|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_115_1_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln100_1_reg_440                                              |   1|   0|    1|          0|
    |icmp_ln100_2_reg_452                                              |   1|   0|    1|          0|
    |icmp_ln100_4_reg_458                                              |   1|   0|    1|          0|
    |icmp_ln100_reg_419                                                |   1|   0|    1|          0|
    |select_ln100_1_reg_445                                            |  10|   0|   11|          1|
    |select_ln100_2_reg_468                                            |  16|   0|   16|          0|
    |select_ln100_3_reg_473                                            |  16|   0|   16|          0|
    |tmp_reg_434                                                       |   1|   0|    1|          0|
    |trunc_ln100_1_reg_463                                             |  12|   0|   16|          4|
    |x_1_reg_424                                                       |  16|   0|   16|          0|
    |x_3_loc_fu_112                                                    |  16|   0|   16|          0|
    |y_1_reg_429                                                       |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 146|   0|  151|          5|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

