module EX_MEM(
  // control
  input [1:0] WB,
  output reg [1:0] WB_Out,
  
  input [2:0] M,
  output reg Branch, MemWrite, MemRead,
  
  // data
  input [63:0] Adder_Result,
  output reg [63:0] Adder_Result_Out,
  
  input ALU_Zero,
  output reg ALU_Zero_Out,
  
  input [63:0] ALU_Result,
  output reg [63:0] ALU_Result_Out,
  
  input [1:0] Forward_B_Mux_Result,
  output reg [1:0] Forward_B_Mux_Result_out,
  
  input [4:0] ID_EX.Rd,
  input [4:0] ID_EX.Rd_out
  
);

endmodule