Running in Lattice mode

                               Synplify Pro (R) 

                Version U-2023.03LR-1 for win64 - May 29, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2023.1\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2023.1\synpbase
Hostname:    H109W18
Date:        Wed Apr 16 23:44:24 2025
Version:     U-2023.03LR-1

Arguments:   -product synplify_base -batch full_vga_impl_1_synplify.tcl
ProductType: synplify_pro




"force_gsr" is unrecognized option for current device
log file: "Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srr"
Running: impl_1 in foreground

Running proj_1|impl_1

Running Flow: compile (Compile) on proj_1|impl_1
# Wed Apr 16 23:44:25 2025

Running Flow: compile_flow (Compile Process) on proj_1|impl_1
# Wed Apr 16 23:44:25 2025

Running: compiler (Compile Input) on proj_1|impl_1
# Wed Apr 16 23:44:25 2025
Copied Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_comp.srs to Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srs

compiler completed
# Wed Apr 16 23:44:29 2025

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl_1
# Wed Apr 16 23:44:29 2025

multi_srs_gen completed
# Wed Apr 16 23:44:29 2025

Return Code: 0
Run Time:00h:00m:00s
Copied Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_mult.srs to Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srs
Copied Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srr to Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srf
Complete: Compile Process on proj_1|impl_1

Running: premap (Premap) on proj_1|impl_1
# Wed Apr 16 23:44:29 2025

premap completed with warnings
# Wed Apr 16 23:44:32 2025

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|impl_1

Running Flow: map (Map) on proj_1|impl_1
# Wed Apr 16 23:44:32 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl_1
# Wed Apr 16 23:44:32 2025
Copied Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_m.srm to Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srm

fpga_mapper completed with warnings
# Wed Apr 16 23:44:37 2025

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on proj_1|impl_1
Copied Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srr to Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srf
Complete: Logic Synthesis on proj_1|impl_1
TCL script complete: "full_vga_impl_1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
Z:\senior_design\0v7670_Verilog\full_vga\impl_1\proj_1.prj
batch mode default:no
