/*
 * (C) COPYRIGHT 2021 Arm Limited or its affiliates
 * ALL RIGHTS RESERVED
 *
 * This file was AUTOGENERATED from the RMM specification.
 * RMM specification source version: 9f097087-dirty
 */

#include "tb.h"
#include "tb_rsi_measurement_read.h"

bool tb_rsi_measurement_read(
    uint64_t index)
{
    // Initialize registers
    struct tb_regs __tb_regs = __tb_arb_regs();
    __tb_regs.X0 = SMC_RMM_MEASUREMENT_READ;
    __tb_regs.X1 = (uint64_t)index;

    // Initialize global state
    __init_global_state(__tb_regs.X0);

    // Pre-conditions
    bool failure_index_bound_pre = index > 4;
    bool no_failures_pre = !failure_index_bound_pre;

    // Execute command and read the result.
    tb_handle_smc(&__tb_regs);
    uint64_t result =  __tb_regs.X0;
    uint64_t value_0 =  __tb_regs.X1;
    uint64_t value_1 =  __tb_regs.X2;
    uint64_t value_2 =  __tb_regs.X3;
    uint64_t value_3 =  __tb_regs.X4;
    uint64_t value_4 =  __tb_regs.X5;
    uint64_t value_5 =  __tb_regs.X6;
    uint64_t value_6 =  __tb_regs.X7;
    uint64_t value_7 =  __tb_regs.X8;

    // Post-conditions
    bool failure_index_bound_post = result == RSI_ERROR_INPUT;

    // Failure condition assertions
    bool prop_failure_index_bound_ante = failure_index_bound_pre;
    __COVER(prop_failure_index_bound_ante);
    if (prop_failure_index_bound_ante) {
        bool prop_failure_index_bound_cons = failure_index_bound_post;
        __COVER(prop_failure_index_bound_cons);
        __ASSERT(prop_failure_index_bound_cons, "prop_failure_index_bound_cons");
    }

    // Assertion used to check consistency of the testbench
    __tb_expect_fail();

    return no_failures_pre;
}

