{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600951455110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600951455119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 15:44:14 2020 " "Processing started: Thu Sep 24 15:44:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600951455119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951455119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951455119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600951457198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600951457199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600951469197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951469197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3.v 1 1 " "Found 1 design units, including 1 entities, in source file ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex3 " "Found entity 1: ex3" {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600951469200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951469200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a ex3.v(13) " "Verilog HDL Implicit Net warning at ex3.v(13): created implicit net for \"a\"" {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600951469200 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "a ex3.v(1) " "Verilog HDL Module Declaration error at ex3.v(1): port \"a\" is not declared as port" {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"c\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"e\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "f ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"f\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g ex3.v(1) " "Verilog HDL error at ex3.v(1): object \"g\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ex3.v" "" { Text "D:/InnoStudying/Computer Architecture/Lab 4/ex3.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600951469201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600951469310 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 24 15:44:29 2020 " "Processing ended: Thu Sep 24 15:44:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600951469310 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600951469310 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600951469310 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951469310 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600951469956 ""}
