# do CPU_TEST_Sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU_TEST_Sim
# 
# Top level modules:
# 	CPU_TEST_Sim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU_TEST_Sim_vlg_sample_tst
# -- Compiling module CPU_TEST_Sim_vlg_check_tst
# -- Compiling module CPU_TEST_Sim_vlg_vec_tst
# 
# Top level modules:
# 	CPU_TEST_Sim_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.CPU_TEST_Sim_vlg_vec_tst 
# Loading work.CPU_TEST_Sim_vlg_vec_tst
# Loading work.CPU_TEST_Sim
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.CPU_TEST_Sim_vlg_sample_tst
# Loading work.CPU_TEST_Sim_vlg_check_tst
# SDF 10.1e Compiler 2013.06 Jun 12 2013
# 
# Loading instances from CPU_TEST_Sim_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from CPU_TEST_Sim_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_TEST_Sim_vlg_vec_tst File: CPU_TEST_Sim.vwf.vt
# Simulation passed !
# ** Note: $finish    : CPU_TEST_Sim.vwf.vt(3943)
#    Time: 2 us  Iteration: 0  Instance: /CPU_TEST_Sim_vlg_vec_tst/tb_out
