#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002340e7fbe20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002340e873f30_0 .net "PC", 31 0, v000002340e831d00_0;  1 drivers
v000002340e873fd0_0 .var "clk", 0 0;
v000002340e874610_0 .net "clkout", 0 0, L_000002340e83e170;  1 drivers
v000002340e872d10_0 .net "cycles_consumed", 31 0, v000002340e874070_0;  1 drivers
v000002340e872f90_0 .var "rst", 0 0;
S_000002340e810df0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002340e7fbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002340e810f80 .param/l "RType" 0 4 2, C4<000000>;
P_000002340e810fb8 .param/l "add" 0 4 5, C4<100000>;
P_000002340e810ff0 .param/l "addi" 0 4 8, C4<001000>;
P_000002340e811028 .param/l "addu" 0 4 5, C4<100001>;
P_000002340e811060 .param/l "and_" 0 4 5, C4<100100>;
P_000002340e811098 .param/l "andi" 0 4 8, C4<001100>;
P_000002340e8110d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002340e811108 .param/l "bne" 0 4 10, C4<000101>;
P_000002340e811140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002340e811178 .param/l "j" 0 4 12, C4<000010>;
P_000002340e8111b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002340e8111e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002340e811220 .param/l "lw" 0 4 8, C4<100011>;
P_000002340e811258 .param/l "nor_" 0 4 5, C4<100111>;
P_000002340e811290 .param/l "or_" 0 4 5, C4<100101>;
P_000002340e8112c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002340e811300 .param/l "sgt" 0 4 6, C4<101011>;
P_000002340e811338 .param/l "sll" 0 4 6, C4<000000>;
P_000002340e811370 .param/l "slt" 0 4 5, C4<101010>;
P_000002340e8113a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002340e8113e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002340e811418 .param/l "sub" 0 4 5, C4<100010>;
P_000002340e811450 .param/l "subu" 0 4 5, C4<100011>;
P_000002340e811488 .param/l "sw" 0 4 8, C4<101011>;
P_000002340e8114c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002340e8114f8 .param/l "xori" 0 4 8, C4<001110>;
L_000002340e83e950 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e9c0 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83ebf0 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e3a0 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e020 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e1e0 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83ea30 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e2c0 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e170 .functor OR 1, v000002340e873fd0_0, v000002340e8030e0_0, C4<0>, C4<0>;
L_000002340e83e330 .functor OR 1, L_000002340e8c1f60, L_000002340e8c1e20, C4<0>, C4<0>;
L_000002340e83eb10 .functor AND 1, L_000002340e8c2500, L_000002340e8c2000, C4<1>, C4<1>;
L_000002340e83e410 .functor NOT 1, v000002340e872f90_0, C4<0>, C4<0>, C4<0>;
L_000002340e83e870 .functor OR 1, L_000002340e8c12e0, L_000002340e8c1380, C4<0>, C4<0>;
L_000002340e83e4f0 .functor OR 1, L_000002340e83e870, L_000002340e8c1240, C4<0>, C4<0>;
L_000002340e83ec60 .functor OR 1, L_000002340e8c1b00, L_000002340e8d4480, C4<0>, C4<0>;
L_000002340e83dfb0 .functor AND 1, L_000002340e8c1a60, L_000002340e83ec60, C4<1>, C4<1>;
L_000002340e83eb80 .functor OR 1, L_000002340e8d2f40, L_000002340e8d4660, C4<0>, C4<0>;
L_000002340e83e560 .functor AND 1, L_000002340e8d43e0, L_000002340e83eb80, C4<1>, C4<1>;
L_000002340e83e6b0 .functor NOT 1, L_000002340e83e170, C4<0>, C4<0>, C4<0>;
v000002340e832160_0 .net "ALUOp", 3 0, v000002340e803680_0;  1 drivers
v000002340e8322a0_0 .net "ALUResult", 31 0, v000002340e831620_0;  1 drivers
v000002340e832340_0 .net "ALUSrc", 0 0, v000002340e802be0_0;  1 drivers
v000002340e83c040_0 .net "ALUin2", 31 0, L_000002340e8d4980;  1 drivers
v000002340e83bbe0_0 .net "MemReadEn", 0 0, v000002340e804440_0;  1 drivers
v000002340e83baa0_0 .net "MemWriteEn", 0 0, v000002340e804620_0;  1 drivers
v000002340e83c720_0 .net "MemtoReg", 0 0, v000002340e803d60_0;  1 drivers
v000002340e83c860_0 .net "PC", 31 0, v000002340e831d00_0;  alias, 1 drivers
v000002340e83bc80_0 .net "PCPlus1", 31 0, L_000002340e8c17e0;  1 drivers
v000002340e83b6e0_0 .net "PCsrc", 0 0, v000002340e8327a0_0;  1 drivers
v000002340e83c5e0_0 .net "RegDst", 0 0, v000002340e804800_0;  1 drivers
v000002340e83c0e0_0 .net "RegWriteEn", 0 0, v000002340e8048a0_0;  1 drivers
v000002340e83c2c0_0 .net "WriteRegister", 4 0, L_000002340e8c2820;  1 drivers
v000002340e83b640_0 .net *"_ivl_0", 0 0, L_000002340e83e950;  1 drivers
L_000002340e874c80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002340e83d1c0_0 .net/2u *"_ivl_10", 4 0, L_000002340e874c80;  1 drivers
L_000002340e875070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83d260_0 .net *"_ivl_101", 15 0, L_000002340e875070;  1 drivers
v000002340e83cd60_0 .net *"_ivl_102", 31 0, L_000002340e8c14c0;  1 drivers
L_000002340e8750b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83b960_0 .net *"_ivl_105", 25 0, L_000002340e8750b8;  1 drivers
L_000002340e875100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83c900_0 .net/2u *"_ivl_106", 31 0, L_000002340e875100;  1 drivers
v000002340e83c540_0 .net *"_ivl_108", 0 0, L_000002340e8c2500;  1 drivers
L_000002340e875148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002340e83ccc0_0 .net/2u *"_ivl_110", 5 0, L_000002340e875148;  1 drivers
v000002340e83bdc0_0 .net *"_ivl_112", 0 0, L_000002340e8c2000;  1 drivers
v000002340e83c9a0_0 .net *"_ivl_115", 0 0, L_000002340e83eb10;  1 drivers
v000002340e83d080_0 .net *"_ivl_116", 47 0, L_000002340e8c25a0;  1 drivers
L_000002340e875190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83c680_0 .net *"_ivl_119", 15 0, L_000002340e875190;  1 drivers
L_000002340e874cc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002340e83c7c0_0 .net/2u *"_ivl_12", 5 0, L_000002340e874cc8;  1 drivers
v000002340e83cc20_0 .net *"_ivl_120", 47 0, L_000002340e8c21e0;  1 drivers
L_000002340e8751d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83ce00_0 .net *"_ivl_123", 15 0, L_000002340e8751d8;  1 drivers
v000002340e83cea0_0 .net *"_ivl_125", 0 0, L_000002340e8c1420;  1 drivers
v000002340e83cf40_0 .net *"_ivl_126", 31 0, L_000002340e8c1880;  1 drivers
v000002340e83d300_0 .net *"_ivl_128", 47 0, L_000002340e8c28c0;  1 drivers
v000002340e83d3a0_0 .net *"_ivl_130", 47 0, L_000002340e8c1ec0;  1 drivers
v000002340e83cfe0_0 .net *"_ivl_132", 47 0, L_000002340e8c2640;  1 drivers
v000002340e83bfa0_0 .net *"_ivl_134", 47 0, L_000002340e8c26e0;  1 drivers
v000002340e83d120_0 .net *"_ivl_14", 0 0, L_000002340e874390;  1 drivers
v000002340e83c400_0 .net *"_ivl_140", 0 0, L_000002340e83e410;  1 drivers
L_000002340e875268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83d440_0 .net/2u *"_ivl_142", 31 0, L_000002340e875268;  1 drivers
L_000002340e875340 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002340e83bb40_0 .net/2u *"_ivl_146", 5 0, L_000002340e875340;  1 drivers
v000002340e83ca40_0 .net *"_ivl_148", 0 0, L_000002340e8c12e0;  1 drivers
L_000002340e875388 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002340e83c180_0 .net/2u *"_ivl_150", 5 0, L_000002340e875388;  1 drivers
v000002340e83d4e0_0 .net *"_ivl_152", 0 0, L_000002340e8c1380;  1 drivers
v000002340e83b780_0 .net *"_ivl_155", 0 0, L_000002340e83e870;  1 drivers
L_000002340e8753d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002340e83bd20_0 .net/2u *"_ivl_156", 5 0, L_000002340e8753d0;  1 drivers
v000002340e83b820_0 .net *"_ivl_158", 0 0, L_000002340e8c1240;  1 drivers
L_000002340e874d10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002340e83b8c0_0 .net/2u *"_ivl_16", 4 0, L_000002340e874d10;  1 drivers
v000002340e83ba00_0 .net *"_ivl_161", 0 0, L_000002340e83e4f0;  1 drivers
L_000002340e875418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83cae0_0 .net/2u *"_ivl_162", 15 0, L_000002340e875418;  1 drivers
v000002340e83be60_0 .net *"_ivl_164", 31 0, L_000002340e8c1740;  1 drivers
v000002340e83cb80_0 .net *"_ivl_167", 0 0, L_000002340e8c2a00;  1 drivers
v000002340e83c220_0 .net *"_ivl_168", 15 0, L_000002340e8c1920;  1 drivers
v000002340e83bf00_0 .net *"_ivl_170", 31 0, L_000002340e8c2aa0;  1 drivers
v000002340e83c360_0 .net *"_ivl_174", 31 0, L_000002340e8c19c0;  1 drivers
L_000002340e875460 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e83c4a0_0 .net *"_ivl_177", 25 0, L_000002340e875460;  1 drivers
L_000002340e8754a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e8726a0_0 .net/2u *"_ivl_178", 31 0, L_000002340e8754a8;  1 drivers
v000002340e870f80_0 .net *"_ivl_180", 0 0, L_000002340e8c1a60;  1 drivers
L_000002340e8754f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002340e8712a0_0 .net/2u *"_ivl_182", 5 0, L_000002340e8754f0;  1 drivers
v000002340e871de0_0 .net *"_ivl_184", 0 0, L_000002340e8c1b00;  1 drivers
L_000002340e875538 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002340e872380_0 .net/2u *"_ivl_186", 5 0, L_000002340e875538;  1 drivers
v000002340e871520_0 .net *"_ivl_188", 0 0, L_000002340e8d4480;  1 drivers
v000002340e871160_0 .net *"_ivl_19", 4 0, L_000002340e874a70;  1 drivers
v000002340e871fc0_0 .net *"_ivl_191", 0 0, L_000002340e83ec60;  1 drivers
v000002340e8722e0_0 .net *"_ivl_193", 0 0, L_000002340e83dfb0;  1 drivers
L_000002340e875580 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002340e872420_0 .net/2u *"_ivl_194", 5 0, L_000002340e875580;  1 drivers
v000002340e871340_0 .net *"_ivl_196", 0 0, L_000002340e8d4520;  1 drivers
L_000002340e8755c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002340e870d00_0 .net/2u *"_ivl_198", 31 0, L_000002340e8755c8;  1 drivers
L_000002340e874c38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002340e871ca0_0 .net/2u *"_ivl_2", 5 0, L_000002340e874c38;  1 drivers
v000002340e872880_0 .net *"_ivl_20", 4 0, L_000002340e873c10;  1 drivers
v000002340e870c60_0 .net *"_ivl_200", 31 0, L_000002340e8d45c0;  1 drivers
v000002340e8717a0_0 .net *"_ivl_204", 31 0, L_000002340e8d4840;  1 drivers
L_000002340e875610 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e8724c0_0 .net *"_ivl_207", 25 0, L_000002340e875610;  1 drivers
L_000002340e875658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e871980_0 .net/2u *"_ivl_208", 31 0, L_000002340e875658;  1 drivers
v000002340e871a20_0 .net *"_ivl_210", 0 0, L_000002340e8d43e0;  1 drivers
L_000002340e8756a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002340e8727e0_0 .net/2u *"_ivl_212", 5 0, L_000002340e8756a0;  1 drivers
v000002340e872560_0 .net *"_ivl_214", 0 0, L_000002340e8d2f40;  1 drivers
L_000002340e8756e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002340e8718e0_0 .net/2u *"_ivl_216", 5 0, L_000002340e8756e8;  1 drivers
v000002340e872100_0 .net *"_ivl_218", 0 0, L_000002340e8d4660;  1 drivers
v000002340e871660_0 .net *"_ivl_221", 0 0, L_000002340e83eb80;  1 drivers
v000002340e871d40_0 .net *"_ivl_223", 0 0, L_000002340e83e560;  1 drivers
L_000002340e875730 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002340e871480_0 .net/2u *"_ivl_224", 5 0, L_000002340e875730;  1 drivers
v000002340e8721a0_0 .net *"_ivl_226", 0 0, L_000002340e8d3e40;  1 drivers
v000002340e871700_0 .net *"_ivl_228", 31 0, L_000002340e8d48e0;  1 drivers
v000002340e872920_0 .net *"_ivl_24", 0 0, L_000002340e83ebf0;  1 drivers
L_000002340e874d58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002340e8715c0_0 .net/2u *"_ivl_26", 4 0, L_000002340e874d58;  1 drivers
v000002340e870da0_0 .net *"_ivl_29", 4 0, L_000002340e874250;  1 drivers
v000002340e872600_0 .net *"_ivl_32", 0 0, L_000002340e83e3a0;  1 drivers
L_000002340e874da0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002340e872740_0 .net/2u *"_ivl_34", 4 0, L_000002340e874da0;  1 drivers
v000002340e8729c0_0 .net *"_ivl_37", 4 0, L_000002340e874570;  1 drivers
v000002340e872060_0 .net *"_ivl_40", 0 0, L_000002340e83e020;  1 drivers
L_000002340e874de8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e870e40_0 .net/2u *"_ivl_42", 15 0, L_000002340e874de8;  1 drivers
v000002340e870ee0_0 .net *"_ivl_45", 15 0, L_000002340e8c11a0;  1 drivers
v000002340e871e80_0 .net *"_ivl_48", 0 0, L_000002340e83e1e0;  1 drivers
v000002340e871020_0 .net *"_ivl_5", 5 0, L_000002340e8746b0;  1 drivers
L_000002340e874e30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e871840_0 .net/2u *"_ivl_50", 36 0, L_000002340e874e30;  1 drivers
L_000002340e874e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e8713e0_0 .net/2u *"_ivl_52", 31 0, L_000002340e874e78;  1 drivers
v000002340e871ac0_0 .net *"_ivl_55", 4 0, L_000002340e8c2320;  1 drivers
v000002340e8710c0_0 .net *"_ivl_56", 36 0, L_000002340e8c1ba0;  1 drivers
v000002340e871b60_0 .net *"_ivl_58", 36 0, L_000002340e8c20a0;  1 drivers
v000002340e871200_0 .net *"_ivl_62", 0 0, L_000002340e83ea30;  1 drivers
L_000002340e874ec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002340e871c00_0 .net/2u *"_ivl_64", 5 0, L_000002340e874ec0;  1 drivers
v000002340e871f20_0 .net *"_ivl_67", 5 0, L_000002340e8c2460;  1 drivers
v000002340e872240_0 .net *"_ivl_70", 0 0, L_000002340e83e2c0;  1 drivers
L_000002340e874f08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e872a60_0 .net/2u *"_ivl_72", 57 0, L_000002340e874f08;  1 drivers
L_000002340e874f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e872b00_0 .net/2u *"_ivl_74", 31 0, L_000002340e874f50;  1 drivers
v000002340e873cb0_0 .net *"_ivl_77", 25 0, L_000002340e8c1600;  1 drivers
v000002340e873530_0 .net *"_ivl_78", 57 0, L_000002340e8c0de0;  1 drivers
v000002340e873210_0 .net *"_ivl_8", 0 0, L_000002340e83e9c0;  1 drivers
v000002340e874890_0 .net *"_ivl_80", 57 0, L_000002340e8c1ce0;  1 drivers
L_000002340e874f98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002340e872c70_0 .net/2u *"_ivl_84", 31 0, L_000002340e874f98;  1 drivers
L_000002340e874fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002340e872db0_0 .net/2u *"_ivl_88", 5 0, L_000002340e874fe0;  1 drivers
v000002340e8742f0_0 .net *"_ivl_90", 0 0, L_000002340e8c1f60;  1 drivers
L_000002340e875028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002340e874750_0 .net/2u *"_ivl_92", 5 0, L_000002340e875028;  1 drivers
v000002340e873030_0 .net *"_ivl_94", 0 0, L_000002340e8c1e20;  1 drivers
v000002340e873350_0 .net *"_ivl_97", 0 0, L_000002340e83e330;  1 drivers
v000002340e8747f0_0 .net *"_ivl_98", 47 0, L_000002340e8c16a0;  1 drivers
v000002340e874430_0 .net "adderResult", 31 0, L_000002340e8c0e80;  1 drivers
v000002340e8735d0_0 .net "address", 31 0, L_000002340e8c1560;  1 drivers
v000002340e873d50_0 .net "clk", 0 0, L_000002340e83e170;  alias, 1 drivers
v000002340e874070_0 .var "cycles_consumed", 31 0;
v000002340e8732b0_0 .net "extImm", 31 0, L_000002340e8c2b40;  1 drivers
v000002340e873170_0 .net "funct", 5 0, L_000002340e8c2140;  1 drivers
v000002340e872e50_0 .net "hlt", 0 0, v000002340e8030e0_0;  1 drivers
v000002340e874930_0 .net "imm", 15 0, L_000002340e8c0f20;  1 drivers
v000002340e8749d0_0 .net "immediate", 31 0, L_000002340e8d36c0;  1 drivers
v000002340e872ef0_0 .net "input_clk", 0 0, v000002340e873fd0_0;  1 drivers
v000002340e873df0_0 .net "instruction", 31 0, L_000002340e8c2780;  1 drivers
v000002340e873670_0 .net "memoryReadData", 31 0, v000002340e831940_0;  1 drivers
v000002340e873e90_0 .net "nextPC", 31 0, L_000002340e8c0fc0;  1 drivers
v000002340e8730d0_0 .net "opcode", 5 0, L_000002340e873ad0;  1 drivers
v000002340e873490_0 .net "rd", 4 0, L_000002340e8741b0;  1 drivers
v000002340e873710_0 .net "readData1", 31 0, L_000002340e83e790;  1 drivers
v000002340e873850_0 .net "readData1_w", 31 0, L_000002340e8d31c0;  1 drivers
v000002340e874110_0 .net "readData2", 31 0, L_000002340e83e8e0;  1 drivers
v000002340e8737b0_0 .net "rs", 4 0, L_000002340e8744d0;  1 drivers
v000002340e8733f0_0 .net "rst", 0 0, v000002340e872f90_0;  1 drivers
v000002340e8738f0_0 .net "rt", 4 0, L_000002340e8c0d40;  1 drivers
v000002340e874b10_0 .net "shamt", 31 0, L_000002340e8c0ca0;  1 drivers
v000002340e873990_0 .net "wire_instruction", 31 0, L_000002340e83eaa0;  1 drivers
v000002340e873a30_0 .net "writeData", 31 0, L_000002340e8d3300;  1 drivers
v000002340e873b70_0 .net "zero", 0 0, L_000002340e8d3260;  1 drivers
L_000002340e8746b0 .part L_000002340e8c2780, 26, 6;
L_000002340e873ad0 .functor MUXZ 6, L_000002340e8746b0, L_000002340e874c38, L_000002340e83e950, C4<>;
L_000002340e874390 .cmp/eq 6, L_000002340e873ad0, L_000002340e874cc8;
L_000002340e874a70 .part L_000002340e8c2780, 11, 5;
L_000002340e873c10 .functor MUXZ 5, L_000002340e874a70, L_000002340e874d10, L_000002340e874390, C4<>;
L_000002340e8741b0 .functor MUXZ 5, L_000002340e873c10, L_000002340e874c80, L_000002340e83e9c0, C4<>;
L_000002340e874250 .part L_000002340e8c2780, 21, 5;
L_000002340e8744d0 .functor MUXZ 5, L_000002340e874250, L_000002340e874d58, L_000002340e83ebf0, C4<>;
L_000002340e874570 .part L_000002340e8c2780, 16, 5;
L_000002340e8c0d40 .functor MUXZ 5, L_000002340e874570, L_000002340e874da0, L_000002340e83e3a0, C4<>;
L_000002340e8c11a0 .part L_000002340e8c2780, 0, 16;
L_000002340e8c0f20 .functor MUXZ 16, L_000002340e8c11a0, L_000002340e874de8, L_000002340e83e020, C4<>;
L_000002340e8c2320 .part L_000002340e8c2780, 6, 5;
L_000002340e8c1ba0 .concat [ 5 32 0 0], L_000002340e8c2320, L_000002340e874e78;
L_000002340e8c20a0 .functor MUXZ 37, L_000002340e8c1ba0, L_000002340e874e30, L_000002340e83e1e0, C4<>;
L_000002340e8c0ca0 .part L_000002340e8c20a0, 0, 32;
L_000002340e8c2460 .part L_000002340e8c2780, 0, 6;
L_000002340e8c2140 .functor MUXZ 6, L_000002340e8c2460, L_000002340e874ec0, L_000002340e83ea30, C4<>;
L_000002340e8c1600 .part L_000002340e8c2780, 0, 26;
L_000002340e8c0de0 .concat [ 26 32 0 0], L_000002340e8c1600, L_000002340e874f50;
L_000002340e8c1ce0 .functor MUXZ 58, L_000002340e8c0de0, L_000002340e874f08, L_000002340e83e2c0, C4<>;
L_000002340e8c1560 .part L_000002340e8c1ce0, 0, 32;
L_000002340e8c17e0 .arith/sum 32, v000002340e831d00_0, L_000002340e874f98;
L_000002340e8c1f60 .cmp/eq 6, L_000002340e873ad0, L_000002340e874fe0;
L_000002340e8c1e20 .cmp/eq 6, L_000002340e873ad0, L_000002340e875028;
L_000002340e8c16a0 .concat [ 32 16 0 0], L_000002340e8c1560, L_000002340e875070;
L_000002340e8c14c0 .concat [ 6 26 0 0], L_000002340e873ad0, L_000002340e8750b8;
L_000002340e8c2500 .cmp/eq 32, L_000002340e8c14c0, L_000002340e875100;
L_000002340e8c2000 .cmp/eq 6, L_000002340e8c2140, L_000002340e875148;
L_000002340e8c25a0 .concat [ 32 16 0 0], L_000002340e83e790, L_000002340e875190;
L_000002340e8c21e0 .concat [ 32 16 0 0], v000002340e831d00_0, L_000002340e8751d8;
L_000002340e8c1420 .part L_000002340e8c0f20, 15, 1;
LS_000002340e8c1880_0_0 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_4 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_8 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_12 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_16 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_20 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_24 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_0_28 .concat [ 1 1 1 1], L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420, L_000002340e8c1420;
LS_000002340e8c1880_1_0 .concat [ 4 4 4 4], LS_000002340e8c1880_0_0, LS_000002340e8c1880_0_4, LS_000002340e8c1880_0_8, LS_000002340e8c1880_0_12;
LS_000002340e8c1880_1_4 .concat [ 4 4 4 4], LS_000002340e8c1880_0_16, LS_000002340e8c1880_0_20, LS_000002340e8c1880_0_24, LS_000002340e8c1880_0_28;
L_000002340e8c1880 .concat [ 16 16 0 0], LS_000002340e8c1880_1_0, LS_000002340e8c1880_1_4;
L_000002340e8c28c0 .concat [ 16 32 0 0], L_000002340e8c0f20, L_000002340e8c1880;
L_000002340e8c1ec0 .arith/sum 48, L_000002340e8c21e0, L_000002340e8c28c0;
L_000002340e8c2640 .functor MUXZ 48, L_000002340e8c1ec0, L_000002340e8c25a0, L_000002340e83eb10, C4<>;
L_000002340e8c26e0 .functor MUXZ 48, L_000002340e8c2640, L_000002340e8c16a0, L_000002340e83e330, C4<>;
L_000002340e8c0e80 .part L_000002340e8c26e0, 0, 32;
L_000002340e8c0fc0 .functor MUXZ 32, L_000002340e8c17e0, L_000002340e8c0e80, v000002340e8327a0_0, C4<>;
L_000002340e8c2780 .functor MUXZ 32, L_000002340e83eaa0, L_000002340e875268, L_000002340e83e410, C4<>;
L_000002340e8c12e0 .cmp/eq 6, L_000002340e873ad0, L_000002340e875340;
L_000002340e8c1380 .cmp/eq 6, L_000002340e873ad0, L_000002340e875388;
L_000002340e8c1240 .cmp/eq 6, L_000002340e873ad0, L_000002340e8753d0;
L_000002340e8c1740 .concat [ 16 16 0 0], L_000002340e8c0f20, L_000002340e875418;
L_000002340e8c2a00 .part L_000002340e8c0f20, 15, 1;
LS_000002340e8c1920_0_0 .concat [ 1 1 1 1], L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00;
LS_000002340e8c1920_0_4 .concat [ 1 1 1 1], L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00;
LS_000002340e8c1920_0_8 .concat [ 1 1 1 1], L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00;
LS_000002340e8c1920_0_12 .concat [ 1 1 1 1], L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00, L_000002340e8c2a00;
L_000002340e8c1920 .concat [ 4 4 4 4], LS_000002340e8c1920_0_0, LS_000002340e8c1920_0_4, LS_000002340e8c1920_0_8, LS_000002340e8c1920_0_12;
L_000002340e8c2aa0 .concat [ 16 16 0 0], L_000002340e8c0f20, L_000002340e8c1920;
L_000002340e8c2b40 .functor MUXZ 32, L_000002340e8c2aa0, L_000002340e8c1740, L_000002340e83e4f0, C4<>;
L_000002340e8c19c0 .concat [ 6 26 0 0], L_000002340e873ad0, L_000002340e875460;
L_000002340e8c1a60 .cmp/eq 32, L_000002340e8c19c0, L_000002340e8754a8;
L_000002340e8c1b00 .cmp/eq 6, L_000002340e8c2140, L_000002340e8754f0;
L_000002340e8d4480 .cmp/eq 6, L_000002340e8c2140, L_000002340e875538;
L_000002340e8d4520 .cmp/eq 6, L_000002340e873ad0, L_000002340e875580;
L_000002340e8d45c0 .functor MUXZ 32, L_000002340e8c2b40, L_000002340e8755c8, L_000002340e8d4520, C4<>;
L_000002340e8d36c0 .functor MUXZ 32, L_000002340e8d45c0, L_000002340e8c0ca0, L_000002340e83dfb0, C4<>;
L_000002340e8d4840 .concat [ 6 26 0 0], L_000002340e873ad0, L_000002340e875610;
L_000002340e8d43e0 .cmp/eq 32, L_000002340e8d4840, L_000002340e875658;
L_000002340e8d2f40 .cmp/eq 6, L_000002340e8c2140, L_000002340e8756a0;
L_000002340e8d4660 .cmp/eq 6, L_000002340e8c2140, L_000002340e8756e8;
L_000002340e8d3e40 .cmp/eq 6, L_000002340e873ad0, L_000002340e875730;
L_000002340e8d48e0 .functor MUXZ 32, L_000002340e83e790, v000002340e831d00_0, L_000002340e8d3e40, C4<>;
L_000002340e8d31c0 .functor MUXZ 32, L_000002340e8d48e0, L_000002340e83e8e0, L_000002340e83e560, C4<>;
S_000002340e7fc140 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002340e7f9ed0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002340e83e090 .functor NOT 1, v000002340e802be0_0, C4<0>, C4<0>, C4<0>;
v000002340e803e00_0 .net *"_ivl_0", 0 0, L_000002340e83e090;  1 drivers
v000002340e804080_0 .net "in1", 31 0, L_000002340e83e8e0;  alias, 1 drivers
v000002340e803040_0 .net "in2", 31 0, L_000002340e8d36c0;  alias, 1 drivers
v000002340e803c20_0 .net "out", 31 0, L_000002340e8d4980;  alias, 1 drivers
v000002340e803360_0 .net "s", 0 0, v000002340e802be0_0;  alias, 1 drivers
L_000002340e8d4980 .functor MUXZ 32, L_000002340e8d36c0, L_000002340e83e8e0, L_000002340e83e090, C4<>;
S_000002340e7fc2d0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002340e870090 .param/l "RType" 0 4 2, C4<000000>;
P_000002340e8700c8 .param/l "add" 0 4 5, C4<100000>;
P_000002340e870100 .param/l "addi" 0 4 8, C4<001000>;
P_000002340e870138 .param/l "addu" 0 4 5, C4<100001>;
P_000002340e870170 .param/l "and_" 0 4 5, C4<100100>;
P_000002340e8701a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002340e8701e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002340e870218 .param/l "bne" 0 4 10, C4<000101>;
P_000002340e870250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002340e870288 .param/l "j" 0 4 12, C4<000010>;
P_000002340e8702c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002340e8702f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002340e870330 .param/l "lw" 0 4 8, C4<100011>;
P_000002340e870368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002340e8703a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002340e8703d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002340e870410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002340e870448 .param/l "sll" 0 4 6, C4<000000>;
P_000002340e870480 .param/l "slt" 0 4 5, C4<101010>;
P_000002340e8704b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002340e8704f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002340e870528 .param/l "sub" 0 4 5, C4<100010>;
P_000002340e870560 .param/l "subu" 0 4 5, C4<100011>;
P_000002340e870598 .param/l "sw" 0 4 8, C4<101011>;
P_000002340e8705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002340e870608 .param/l "xori" 0 4 8, C4<001110>;
v000002340e803680_0 .var "ALUOp", 3 0;
v000002340e802be0_0 .var "ALUSrc", 0 0;
v000002340e804440_0 .var "MemReadEn", 0 0;
v000002340e804620_0 .var "MemWriteEn", 0 0;
v000002340e803d60_0 .var "MemtoReg", 0 0;
v000002340e804800_0 .var "RegDst", 0 0;
v000002340e8048a0_0 .var "RegWriteEn", 0 0;
v000002340e802dc0_0 .net "funct", 5 0, L_000002340e8c2140;  alias, 1 drivers
v000002340e8030e0_0 .var "hlt", 0 0;
v000002340e804260_0 .net "opcode", 5 0, L_000002340e873ad0;  alias, 1 drivers
v000002340e803400_0 .net "rst", 0 0, v000002340e872f90_0;  alias, 1 drivers
E_000002340e7f92d0 .event anyedge, v000002340e803400_0, v000002340e804260_0, v000002340e802dc0_0;
S_000002340e7a3290 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002340e7f9810 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002340e83eaa0 .functor BUFZ 32, L_000002340e8c1d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002340e803ea0_0 .net "Data_Out", 31 0, L_000002340e83eaa0;  alias, 1 drivers
v000002340e8034a0 .array "InstMem", 2047 0, 31 0;
v000002340e803540_0 .net *"_ivl_0", 31 0, L_000002340e8c1d80;  1 drivers
v000002340e8035e0_0 .net *"_ivl_3", 10 0, L_000002340e8c1c40;  1 drivers
v000002340e803720_0 .net *"_ivl_4", 12 0, L_000002340e8c23c0;  1 drivers
L_000002340e875220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002340e803f40_0 .net *"_ivl_7", 1 0, L_000002340e875220;  1 drivers
v000002340e803860_0 .net "addr", 31 0, v000002340e831d00_0;  alias, 1 drivers
v000002340e803900_0 .var/i "i", 31 0;
L_000002340e8c1d80 .array/port v000002340e8034a0, L_000002340e8c23c0;
L_000002340e8c1c40 .part v000002340e831d00_0, 0, 11;
L_000002340e8c23c0 .concat [ 11 2 0 0], L_000002340e8c1c40, L_000002340e875220;
S_000002340e7a3420 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002340e83e790 .functor BUFZ 32, L_000002340e8c2280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002340e83e8e0 .functor BUFZ 32, L_000002340e8c1100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002340e803fe0_0 .net *"_ivl_0", 31 0, L_000002340e8c2280;  1 drivers
v000002340e8041c0_0 .net *"_ivl_10", 6 0, L_000002340e8c1060;  1 drivers
L_000002340e8752f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002340e7e50c0_0 .net *"_ivl_13", 1 0, L_000002340e8752f8;  1 drivers
v000002340e7e5840_0 .net *"_ivl_2", 6 0, L_000002340e8c2960;  1 drivers
L_000002340e8752b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002340e833060_0 .net *"_ivl_5", 1 0, L_000002340e8752b0;  1 drivers
v000002340e832ac0_0 .net *"_ivl_8", 31 0, L_000002340e8c1100;  1 drivers
v000002340e832d40_0 .net "clk", 0 0, L_000002340e83e170;  alias, 1 drivers
v000002340e832fc0_0 .var/i "i", 31 0;
v000002340e832480_0 .net "readData1", 31 0, L_000002340e83e790;  alias, 1 drivers
v000002340e832c00_0 .net "readData2", 31 0, L_000002340e83e8e0;  alias, 1 drivers
v000002340e831e40_0 .net "readRegister1", 4 0, L_000002340e8744d0;  alias, 1 drivers
v000002340e832b60_0 .net "readRegister2", 4 0, L_000002340e8c0d40;  alias, 1 drivers
v000002340e832de0 .array "registers", 31 0, 31 0;
v000002340e832f20_0 .net "rst", 0 0, v000002340e872f90_0;  alias, 1 drivers
v000002340e832e80_0 .net "we", 0 0, v000002340e8048a0_0;  alias, 1 drivers
v000002340e832520_0 .net "writeData", 31 0, L_000002340e8d3300;  alias, 1 drivers
v000002340e833100_0 .net "writeRegister", 4 0, L_000002340e8c2820;  alias, 1 drivers
E_000002340e7f9ad0/0 .event negedge, v000002340e803400_0;
E_000002340e7f9ad0/1 .event posedge, v000002340e832d40_0;
E_000002340e7f9ad0 .event/or E_000002340e7f9ad0/0, E_000002340e7f9ad0/1;
L_000002340e8c2280 .array/port v000002340e832de0, L_000002340e8c2960;
L_000002340e8c2960 .concat [ 5 2 0 0], L_000002340e8744d0, L_000002340e8752b0;
L_000002340e8c1100 .array/port v000002340e832de0, L_000002340e8c1060;
L_000002340e8c1060 .concat [ 5 2 0 0], L_000002340e8c0d40, L_000002340e8752f8;
S_000002340e7529c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002340e7a3420;
 .timescale 0 0;
v000002340e8039a0_0 .var/i "i", 31 0;
S_000002340e752b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002340e7f9dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002340e83e480 .functor NOT 1, v000002340e804800_0, C4<0>, C4<0>, C4<0>;
v000002340e833380_0 .net *"_ivl_0", 0 0, L_000002340e83e480;  1 drivers
v000002340e8320c0_0 .net "in1", 4 0, L_000002340e8c0d40;  alias, 1 drivers
v000002340e831ee0_0 .net "in2", 4 0, L_000002340e8741b0;  alias, 1 drivers
v000002340e8331a0_0 .net "out", 4 0, L_000002340e8c2820;  alias, 1 drivers
v000002340e8316c0_0 .net "s", 0 0, v000002340e804800_0;  alias, 1 drivers
L_000002340e8c2820 .functor MUXZ 5, L_000002340e8741b0, L_000002340e8c0d40, L_000002340e83e480, C4<>;
S_000002340e7a1810 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002340e7f95d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002340e83e640 .functor NOT 1, v000002340e803d60_0, C4<0>, C4<0>, C4<0>;
v000002340e832700_0 .net *"_ivl_0", 0 0, L_000002340e83e640;  1 drivers
v000002340e8325c0_0 .net "in1", 31 0, v000002340e831620_0;  alias, 1 drivers
v000002340e833240_0 .net "in2", 31 0, v000002340e831940_0;  alias, 1 drivers
v000002340e832660_0 .net "out", 31 0, L_000002340e8d3300;  alias, 1 drivers
v000002340e831760_0 .net "s", 0 0, v000002340e803d60_0;  alias, 1 drivers
L_000002340e8d3300 .functor MUXZ 32, v000002340e831940_0, v000002340e831620_0, L_000002340e83e640, C4<>;
S_000002340e7a19a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002340e78b9a0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002340e78b9d8 .param/l "AND" 0 9 12, C4<0010>;
P_000002340e78ba10 .param/l "NOR" 0 9 12, C4<0101>;
P_000002340e78ba48 .param/l "OR" 0 9 12, C4<0011>;
P_000002340e78ba80 .param/l "SGT" 0 9 12, C4<0111>;
P_000002340e78bab8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002340e78baf0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002340e78bb28 .param/l "SRL" 0 9 12, C4<1001>;
P_000002340e78bb60 .param/l "SUB" 0 9 12, C4<0001>;
P_000002340e78bb98 .param/l "XOR" 0 9 12, C4<0100>;
P_000002340e78bbd0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002340e78bc08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002340e875778 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002340e831bc0_0 .net/2u *"_ivl_0", 31 0, L_000002340e875778;  1 drivers
v000002340e832a20_0 .net "opSel", 3 0, v000002340e803680_0;  alias, 1 drivers
v000002340e831a80_0 .net "operand1", 31 0, L_000002340e8d31c0;  alias, 1 drivers
v000002340e831da0_0 .net "operand2", 31 0, L_000002340e8d4980;  alias, 1 drivers
v000002340e831620_0 .var "result", 31 0;
v000002340e833420_0 .net "zero", 0 0, L_000002340e8d3260;  alias, 1 drivers
E_000002340e7f9450 .event anyedge, v000002340e803680_0, v000002340e831a80_0, v000002340e803c20_0;
L_000002340e8d3260 .cmp/eq 32, v000002340e831620_0, L_000002340e875778;
S_000002340e78bc50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002340e870650 .param/l "RType" 0 4 2, C4<000000>;
P_000002340e870688 .param/l "add" 0 4 5, C4<100000>;
P_000002340e8706c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002340e8706f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002340e870730 .param/l "and_" 0 4 5, C4<100100>;
P_000002340e870768 .param/l "andi" 0 4 8, C4<001100>;
P_000002340e8707a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002340e8707d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002340e870810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002340e870848 .param/l "j" 0 4 12, C4<000010>;
P_000002340e870880 .param/l "jal" 0 4 12, C4<000011>;
P_000002340e8708b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002340e8708f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002340e870928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002340e870960 .param/l "or_" 0 4 5, C4<100101>;
P_000002340e870998 .param/l "ori" 0 4 8, C4<001101>;
P_000002340e8709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002340e870a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002340e870a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002340e870a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002340e870ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002340e870ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002340e870b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002340e870b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002340e870b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002340e870bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002340e8327a0_0 .var "PCsrc", 0 0;
v000002340e832840_0 .net "funct", 5 0, L_000002340e8c2140;  alias, 1 drivers
v000002340e831b20_0 .net "opcode", 5 0, L_000002340e873ad0;  alias, 1 drivers
v000002340e8334c0_0 .net "operand1", 31 0, L_000002340e83e790;  alias, 1 drivers
v000002340e832200_0 .net "operand2", 31 0, L_000002340e8d4980;  alias, 1 drivers
v000002340e8332e0_0 .net "rst", 0 0, v000002340e872f90_0;  alias, 1 drivers
E_000002340e7f9c90/0 .event anyedge, v000002340e803400_0, v000002340e804260_0, v000002340e832480_0, v000002340e803c20_0;
E_000002340e7f9c90/1 .event anyedge, v000002340e802dc0_0;
E_000002340e7f9c90 .event/or E_000002340e7f9c90/0, E_000002340e7f9c90/1;
S_000002340e7d3dd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002340e8328e0 .array "DataMem", 2047 0, 31 0;
v000002340e831800_0 .net "address", 31 0, v000002340e831620_0;  alias, 1 drivers
v000002340e832980_0 .net "clock", 0 0, L_000002340e83e6b0;  1 drivers
v000002340e8323e0_0 .net "data", 31 0, L_000002340e83e8e0;  alias, 1 drivers
v000002340e8318a0_0 .var/i "i", 31 0;
v000002340e831940_0 .var "q", 31 0;
v000002340e8319e0_0 .net "rden", 0 0, v000002340e804440_0;  alias, 1 drivers
v000002340e831c60_0 .net "wren", 0 0, v000002340e804620_0;  alias, 1 drivers
E_000002340e7f9b90 .event posedge, v000002340e832980_0;
S_000002340e7d3f60 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002340e810df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002340e7f96d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002340e832ca0_0 .net "PCin", 31 0, L_000002340e8c0fc0;  alias, 1 drivers
v000002340e831d00_0 .var "PCout", 31 0;
v000002340e831f80_0 .net "clk", 0 0, L_000002340e83e170;  alias, 1 drivers
v000002340e832020_0 .net "rst", 0 0, v000002340e872f90_0;  alias, 1 drivers
    .scope S_000002340e78bc50;
T_0 ;
    %wait E_000002340e7f9c90;
    %load/vec4 v000002340e8332e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002340e8327a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002340e831b20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002340e8334c0_0;
    %load/vec4 v000002340e832200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002340e831b20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002340e8334c0_0;
    %load/vec4 v000002340e832200_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002340e831b20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002340e831b20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002340e831b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002340e832840_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002340e8327a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002340e7d3f60;
T_1 ;
    %wait E_000002340e7f9ad0;
    %load/vec4 v000002340e832020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002340e831d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002340e832ca0_0;
    %assign/vec4 v000002340e831d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002340e7a3290;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002340e803900_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002340e803900_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002340e803900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %load/vec4 v000002340e803900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002340e803900_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8034a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002340e7fc2d0;
T_3 ;
    %wait E_000002340e7f92d0;
    %load/vec4 v000002340e803400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002340e8030e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002340e803680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002340e804620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002340e803d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002340e804440_0, 0;
    %assign/vec4 v000002340e804800_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002340e8030e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002340e803680_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002340e802be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002340e8048a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002340e804620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002340e803d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002340e804440_0, 0, 1;
    %store/vec4 v000002340e804800_0, 0, 1;
    %load/vec4 v000002340e804260_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8030e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e804800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %load/vec4 v000002340e802dc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e804800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002340e804800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e804440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e8048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e803d60_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e804620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002340e802be0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002340e803680_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002340e7a3420;
T_4 ;
    %wait E_000002340e7f9ad0;
    %fork t_1, S_000002340e7529c0;
    %jmp t_0;
    .scope S_000002340e7529c0;
t_1 ;
    %load/vec4 v000002340e832f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002340e8039a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002340e8039a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002340e8039a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e832de0, 0, 4;
    %load/vec4 v000002340e8039a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002340e8039a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002340e832e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002340e832520_0;
    %load/vec4 v000002340e833100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e832de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e832de0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002340e7a3420;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002340e7a3420;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002340e832fc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002340e832fc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002340e832fc0_0;
    %ix/getv/s 4, v000002340e832fc0_0;
    %load/vec4a v000002340e832de0, 4;
    %ix/getv/s 4, v000002340e832fc0_0;
    %load/vec4a v000002340e832de0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002340e832fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002340e832fc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002340e7a19a0;
T_6 ;
    %wait E_000002340e7f9450;
    %load/vec4 v000002340e832a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %add;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %sub;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %and;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %or;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %xor;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %or;
    %inv;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002340e831a80_0;
    %load/vec4 v000002340e831da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002340e831da0_0;
    %load/vec4 v000002340e831a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002340e831a80_0;
    %ix/getv 4, v000002340e831da0_0;
    %shiftl 4;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002340e831a80_0;
    %ix/getv 4, v000002340e831da0_0;
    %shiftr 4;
    %assign/vec4 v000002340e831620_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002340e7d3dd0;
T_7 ;
    %wait E_000002340e7f9b90;
    %load/vec4 v000002340e8319e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002340e831800_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002340e8328e0, 4;
    %assign/vec4 v000002340e831940_0, 0;
T_7.0 ;
    %load/vec4 v000002340e831c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002340e8323e0_0;
    %ix/getv 3, v000002340e831800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8328e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002340e7d3dd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002340e8318a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002340e8318a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002340e8318a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8328e0, 0, 4;
    %load/vec4 v000002340e8318a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002340e8318a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002340e8328e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002340e7d3dd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002340e8318a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002340e8318a0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002340e8318a0_0;
    %load/vec4a v000002340e8328e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002340e8318a0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002340e8318a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002340e8318a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002340e810df0;
T_10 ;
    %wait E_000002340e7f9ad0;
    %load/vec4 v000002340e8733f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002340e874070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002340e874070_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002340e874070_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002340e7fbe20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002340e873fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002340e872f90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002340e7fbe20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002340e873fd0_0;
    %inv;
    %assign/vec4 v000002340e873fd0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002340e7fbe20;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002340e872f90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002340e872f90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002340e872d10_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
