 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Wed Dec 15 15:23:36 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: vin2[1] (input port clocked by clk)
  Endpoint: calvn/clk_gate_min_v_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin2[1] (in)                                            0.00       6.00 f
  calvn/vin2[1] (cal_vn)                                  0.00       6.00 f
  calvn/U120/Y (or2c1)                                    0.43       6.43 r
  calvn/U122/Y (or2c1)                                    0.21       6.64 f
  calvn/U86/Y (or3d2)                                     0.17       6.80 r
  calvn/U131/Y (or3d3)                                    0.14       6.94 f
  calvn/U134/Y (or2c3)                                    0.11       7.05 r
  calvn/U137/Y (or2c3)                                    0.09       7.15 f
  calvn/U139/Y (or2c3)                                    0.10       7.25 r
  calvn/U141/Y (or2c3)                                    0.09       7.34 f
  calvn/U144/Y (or2c3)                                    0.10       7.44 r
  calvn/U146/Y (or2c3)                                    0.09       7.54 f
  calvn/U149/Y (oa1f3)                                    0.18       7.71 r
  calvn/U150/Y (buf1a9)                                   0.37       8.08 r
  calvn/U160/Y (mx2a9)                                    0.33       8.41 r
  calvn/U187/Y (or2c1)                                    0.15       8.56 f
  calvn/U188/Y (or3d1)                                    0.27       8.83 r
  calvn/U193/Y (or3d1)                                    0.25       9.08 f
  calvn/U194/Y (or2c1)                                    0.31       9.40 r
  calvn/U195/Y (ao2i3)                                    0.19       9.59 f
  calvn/U196/Y (ao2i3)                                    0.12       9.71 r
  calvn/U197/Y (ao1f2)                                    0.15       9.86 f
  calvn/U198/Y (ao1f2)                                    0.14       9.99 r
  calvn/U202/Y (oa1f3)                                    0.14      10.14 f
  calvn/clk_gate_min_v_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_10)     0.00    10.14 f
  calvn/clk_gate_min_v_reg/latch/D (ldf1b3)               0.00      10.14 f
  data arrival time                                                 10.14

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_min_v_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             4.14      10.14
  data required time                                                10.14
  --------------------------------------------------------------------------
  data required time                                                10.14
  data arrival time                                                -10.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  --------------------------------------------------------------
  actual time borrow                                      4.14   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                                3.14   
  --------------------------------------------------------------


  Startpoint: vin2[1] (input port clocked by clk)
  Endpoint: calvn/clk_gate_max_v_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin2[1] (in)                                            0.00       6.00 f
  calvn/vin2[1] (cal_vn)                                  0.00       6.00 f
  calvn/U120/Y (or2c1)                                    0.43       6.43 r
  calvn/U122/Y (or2c1)                                    0.21       6.64 f
  calvn/U86/Y (or3d2)                                     0.17       6.80 r
  calvn/U131/Y (or3d3)                                    0.14       6.94 f
  calvn/U134/Y (or2c3)                                    0.11       7.05 r
  calvn/U137/Y (or2c3)                                    0.09       7.15 f
  calvn/U139/Y (or2c3)                                    0.10       7.25 r
  calvn/U141/Y (or2c3)                                    0.09       7.34 f
  calvn/U144/Y (or2c3)                                    0.10       7.44 r
  calvn/U146/Y (or2c3)                                    0.09       7.54 f
  calvn/U149/Y (oa1f3)                                    0.18       7.71 r
  calvn/U150/Y (buf1a9)                                   0.37       8.08 r
  calvn/U53/Y (mx2a6)                                     0.34       8.42 r
  calvn/U210/Y (inv1a1)                                   0.08       8.50 f
  calvn/U211/Y (or2c1)                                    0.23       8.74 r
  calvn/U212/Y (ao2i3)                                    0.16       8.90 f
  calvn/U215/Y (or2c1)                                    0.23       9.13 r
  calvn/U47/Y (or3d2)                                     0.19       9.32 f
  calvn/U223/Y (or2c3)                                    0.12       9.44 r
  calvn/U227/Y (or3d3)                                    0.12       9.56 f
  calvn/U228/Y (ao1f2)                                    0.13       9.69 r
  calvn/U229/Y (ao1f2)                                    0.16       9.85 f
  calvn/U231/Y (oa1f3)                                    0.19      10.03 r
  calvn/clk_gate_max_v_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_9)     0.00    10.03 r
  calvn/clk_gate_max_v_reg/latch/D (ldf1b3)               0.00      10.03 r
  data arrival time                                                 10.03

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_max_v_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             4.03      10.03
  data required time                                                10.03
  --------------------------------------------------------------------------
  data required time                                                10.03
  data arrival time                                                -10.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      4.03   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                                3.03   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_6_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin_vld (in)                                            0.00       6.00 f
  calvn/vin_vld (cal_vn)                                  0.00       6.00 f
  calvn/U173/Y (or2c15)                                   0.31       6.31 r
  calvn/U232/Y (and2c3)                                   0.08       6.40 f
  calvn/clk_gate_Vins_6_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_7)     0.00     6.40 f
  calvn/clk_gate_Vins_6_reg/latch/D (ldf1b3)              0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_6_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.40       6.40
  data required time                                                 6.40
  --------------------------------------------------------------------------
  data required time                                                 6.40
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  --------------------------------------------------------------
  actual time borrow                                      0.40   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.60   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_4_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin_vld (in)                                            0.00       6.00 f
  calvn/vin_vld (cal_vn)                                  0.00       6.00 f
  calvn/U173/Y (or2c15)                                   0.31       6.31 r
  calvn/U203/Y (and2c3)                                   0.08       6.40 f
  calvn/clk_gate_Vins_4_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_4)     0.00     6.40 f
  calvn/clk_gate_Vins_4_reg/latch/D (ldf1b3)              0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_4_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.40       6.40
  data required time                                                 6.40
  --------------------------------------------------------------------------
  data required time                                                 6.40
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  --------------------------------------------------------------
  actual time borrow                                      0.40   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.60   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_3_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin_vld (in)                                            0.00       6.00 f
  calvn/vin_vld (cal_vn)                                  0.00       6.00 f
  calvn/U173/Y (or2c15)                                   0.31       6.31 r
  calvn/U233/Y (and2c3)                                   0.08       6.40 f
  calvn/clk_gate_Vins_3_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_3)     0.00     6.40 f
  calvn/clk_gate_Vins_3_reg/latch/D (ldf1b3)              0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_3_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.40       6.40
  data required time                                                 6.40
  --------------------------------------------------------------------------
  data required time                                                 6.40
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  --------------------------------------------------------------
  actual time borrow                                      0.40   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.60   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_Vins_1_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin_vld (in)                                            0.00       6.00 f
  calvn/vin_vld (cal_vn)                                  0.00       6.00 f
  calvn/U173/Y (or2c15)                                   0.31       6.31 r
  calvn/U234/Y (and2c3)                                   0.08       6.40 f
  calvn/clk_gate_Vins_1_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_2)     0.00     6.40 f
  calvn/clk_gate_Vins_1_reg/latch/D (ldf1b3)              0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_Vins_1_reg/latch/G (ldf1b3)              0.00       6.00 f
  time borrowed from endpoint                             0.40       6.40
  data required time                                                 6.40
  --------------------------------------------------------------------------
  data required time                                                 6.40
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.51   
  --------------------------------------------------------------
  max time borrow                                         4.49   
  --------------------------------------------------------------
  actual time borrow                                      0.40   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.60   
  --------------------------------------------------------------


  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_v_cnt_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  vin_vld (in)                                            0.00       6.00 f
  calvn/vin_vld (cal_vn)                                  0.00       6.00 f
  calvn/U173/Y (or2c15)                                   0.31       6.31 r
  calvn/U174/Y (inv1a3)                                   0.08       6.40 f
  calvn/clk_gate_v_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_1)     0.00     6.40 f
  calvn/clk_gate_v_cnt_reg/latch/D (ldf1b3)               0.00       6.40 f
  data arrival time                                                  6.40

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_v_cnt_reg/latch/G (ldf1b3)               0.00       6.00 f
  time borrowed from endpoint                             0.40       6.40
  data required time                                                 6.40
  --------------------------------------------------------------------------
  data required time                                                 6.40
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.49   
  --------------------------------------------------------------
  max time borrow                                         4.51   
  --------------------------------------------------------------
  actual time borrow                                      0.40   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.60   
  --------------------------------------------------------------


  Startpoint: cordic/cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_0_/CLK (fdf2a3)       0.00       2.00 r
  cordic/cal_cnt_reg_0_/Q (fdf2a3)         0.79       2.79 f
  cordic/U301/Y (clk1b6)                   0.18       2.96 r
  cordic/U329/Y (or2c6)                    0.38       3.34 f
  cordic/U415/Y (and2c1)                   0.61       3.95 r
  cordic/U417/Y (oa2i2)                    0.28       4.23 f
  cordic/U449/Y (oa2i2)                    0.37       4.60 r
  cordic/U450/Y (ao4f3)                    0.19       4.80 f
  cordic/U451/Y (xor2a2)                   0.31       5.11 f
  cordic/U587/CO (fa1a2)                   0.42       5.53 f
  cordic/U459/Y (ao1d2)                    0.15       5.68 r
  cordic/U461/Y (or2c3)                    0.13       5.81 f
  cordic/U596/CO (fa1a2)                   0.37       6.18 f
  cordic/U56/Y (ao1d2)                     0.15       6.33 r
  cordic/U161/Y (or2c3)                    0.13       6.46 f
  cordic/U53/CO (fa1a2)                    0.37       6.83 f
  cordic/U52/Y (ao1d2)                     0.15       6.98 r
  cordic/U51/Y (or2c3)                     0.13       7.12 f
  cordic/U153/CO (fa1a3)                   0.38       7.49 f
  cordic/U50/Y (ao1d2)                     0.14       7.63 r
  cordic/U49/Y (or2c3)                     0.14       7.77 f
  cordic/U48/Y (ao1d2)                     0.15       7.92 r
  cordic/U144/Y (or2c3)                    0.13       8.06 f
  cordic/U626/CO (fa1a3)                   0.40       8.46 f
  cordic/U463/Y (ao1d6)                    0.11       8.57 r
  cordic/U464/Y (or2c6)                    0.08       8.65 f
  cordic/U138/CO (fa1a3)                   0.37       9.03 f
  cordic/U465/Y (ao1d3)                    0.14       9.17 r
  cordic/U466/Y (or2c6)                    0.13       9.30 f
  cordic/U467/Y (ao1f6)                    0.11       9.41 r
  cordic/U468/Y (ao1f6)                    0.13       9.54 f
  cordic/U658/CO (fa1a2)                   0.38       9.92 f
  cordic/U469/Y (ao1d3)                    0.15      10.07 r
  cordic/U470/Y (or2c6)                    0.09      10.16 f
  cordic/U666/S (fa1a2)                    0.35      10.50 f
  cordic/U667/Y (inv1a1)                   0.19      10.69 r
  cordic/U668/Y (ao1f2)                    0.18      10.87 f
  cordic/yn_reg_17_/D (fdf2a3)             0.00      10.87 f
  data arrival time                                  10.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/yn_reg_17_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.87
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U463/Y (xor2b2)                      0.33       7.41 f
  dot/U464/Y (ao4f3)                       0.35       7.76 r
  dot/U217/S (fa1a3)                       0.59       8.35 f
  dot/U474/Y (or2c3)                       0.12       8.47 r
  dot/U476/Y (or3d3)                       0.31       8.78 f
  dot/U488/S (fa1a2)                       0.65       9.43 r
  dot/U482/Y (and2c6)                      0.13       9.56 f
  dot/U510/Y (ao1f3)                       0.28       9.84 r
  dot/U825/Y (inv1a3)                      0.17      10.01 f
  dot/U943/Y (ao1f2)                       0.25      10.26 r
  dot/U944/Y (oa1f3)                       0.09      10.34 f
  dot/U945/Y (xor2a2)                      0.26      10.60 f
  dot/U90/Y (mx2a3)                        0.31      10.91 f
  dot/psum1_reg_10_/D (fdf2a3)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_10_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U876/Y (oa1f3)                       0.19      10.48 r
  dot/U118/Y (xor2a2)                      0.21      10.69 f
  dot/U3/Y (ao1d2)                         0.24      10.93 f
  dot/psum2_reg_16_/D (fdf2a9)             0.00      10.93 f
  data arrival time                                  10.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_16_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U760/Y (inv1a3)                      0.21      10.17 f
  dot/U834/Y (oa1f3)                       0.25      10.43 r
  dot/U837/Y (xor2a2)                      0.18      10.61 f
  dot/U6/Y (mx2a3)                         0.30      10.91 f
  dot/psum2_reg_9_/D (fdf2a3)              0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_9_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U950/Y (oa1f3)                       0.22      10.54 r
  dot/U952/Y (xor2a2)                      0.23      10.77 r
  dot/U112/Y (ao1d3)                       0.18      10.95 r
  dot/psum1_reg_14_/D (fdf2a9)             0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_14_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U760/Y (inv1a3)                      0.21      10.17 f
  dot/U907/Y (oa1f3)                       0.25      10.43 r
  dot/U909/Y (xor2a2)                      0.18      10.61 f
  dot/U89/Y (mx2a3)                        0.30      10.91 f
  dot/psum2_reg_11_/D (fdf2a3)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_11_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U14/Y (ao1d2)                        0.22      10.50 f
  dot/U898/Y (xor2a2)                      0.28      10.78 r
  dot/U115/Y (ao1d3)                       0.18      10.96 r
  dot/psum2_reg_17_/D (fdf2a9)             0.00      10.96 r
  data arrival time                                  10.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_17_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.96
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U959/Y (oa1f3)                       0.22      10.54 r
  dot/U963/Y (xor2a2)                      0.23      10.77 r
  dot/U110/Y (ao1d3)                       0.18      10.95 r
  dot/psum1_reg_18_/D (fdf2a9)             0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_18_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U760/Y (inv1a3)                      0.21      10.17 f
  dot/U816/Y (oa1f3)                       0.25      10.43 r
  dot/U820/Y (xor2a2)                      0.18      10.61 f
  dot/U8/Y (mx2a3)                         0.30      10.90 f
  dot/psum2_reg_10_/D (fdf2a3)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_10_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U85/Y (ao1d2)                        0.18      10.50 f
  dot/U13/Y (xor2a2)                       0.27      10.78 r
  dot/U113/Y (ao1d3)                       0.18      10.96 r
  dot/psum1_reg_15_/D (fdf2a15)            0.00      10.96 r
  data arrival time                                  10.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_15_/CLK (fdf2a15)          0.00      11.00 r
  library setup time                      -0.03      10.97
  data required time                                 10.97
  -----------------------------------------------------------
  data required time                                 10.97
  data arrival time                                 -10.96
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U449/Y (xor2b2)                      0.33       7.41 f
  dot/U450/Y (ao4f3)                       0.43       7.84 r
  dot/U453/Y (xor3b3)                      0.43       8.27 f
  dot/U470/S (fa1a2)                       0.62       8.89 r
  dot/U483/S (fa1a2)                       0.52       9.41 f
  dot/U26/Y (and2c6)                       0.24       9.65 r
  dot/U24/Y (and2c3)                       0.12       9.77 f
  dot/U457/Y (oa1f6)                       0.20       9.97 r
  dot/U123/Y (inv1a3)                      0.21      10.18 f
  dot/U784/Y (oa1f3)                       0.20      10.38 r
  dot/U785/Y (xor2a2)                      0.21      10.59 f
  dot/U7/Y (mx2a3)                         0.31      10.90 f
  dot/psum1_reg_8_/D (fdf2a3)              0.00      10.90 f
  data arrival time                                  10.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_8_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.90
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U885/Y (oa1f3)                       0.19      10.48 r
  dot/U12/Y (xor2a2)                       0.22      10.70 f
  dot/U114/Y (ao1d3)                       0.20      10.89 f
  dot/psum2_reg_15_/D (fdf2a3)             0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_15_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U480/Y (xor2b2)                      0.33       7.41 f
  dot/U481/Y (ao4f3)                       0.34       7.74 r
  dot/U493/S (fa1a2)                       0.47       8.21 f
  dot/U494/S (fa1a2)                       0.63       8.84 r
  dot/U488/S (fa1a2)                       0.52       9.36 f
  dot/U482/Y (and2c6)                      0.24       9.60 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U950/Y (oa1f3)                       0.22      10.54 r
  dot/U952/Y (xor2a2)                      0.23      10.77 r
  dot/U112/Y (ao1d3)                       0.18      10.95 r
  dot/psum1_reg_14_/D (fdf2a9)             0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_14_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U480/Y (xor2b2)                      0.33       7.41 f
  dot/U481/Y (ao4f3)                       0.34       7.74 r
  dot/U493/S (fa1a2)                       0.47       8.21 f
  dot/U494/S (fa1a2)                       0.63       8.84 r
  dot/U488/S (fa1a2)                       0.52       9.36 f
  dot/U482/Y (and2c6)                      0.24       9.60 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U959/Y (oa1f3)                       0.22      10.54 r
  dot/U963/Y (xor2a2)                      0.23      10.77 r
  dot/U110/Y (ao1d3)                       0.18      10.95 r
  dot/psum1_reg_18_/D (fdf2a9)             0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_18_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U480/Y (xor2b2)                      0.33       7.41 f
  dot/U481/Y (ao4f3)                       0.34       7.74 r
  dot/U493/S (fa1a2)                       0.47       8.21 f
  dot/U494/S (fa1a2)                       0.63       8.84 r
  dot/U488/S (fa1a2)                       0.52       9.36 f
  dot/U482/Y (and2c6)                      0.24       9.60 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U85/Y (ao1d2)                        0.18      10.50 f
  dot/U13/Y (xor2a2)                       0.27      10.77 r
  dot/U113/Y (ao1d3)                       0.18      10.95 r
  dot/psum1_reg_15_/D (fdf2a15)            0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_15_/CLK (fdf2a15)          0.00      11.00 r
  library setup time                      -0.03      10.97
  data required time                                 10.97
  -----------------------------------------------------------
  data required time                                 10.97
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U262/Y (mx2a3)                       0.49       6.49 f
  dot/U92/Y (inv1a9)                       0.33       6.82 r
  dot/U194/Y (or2c9)                       0.36       7.18 f
  dot/U367/Y (ao4f3)                       0.42       7.60 r
  dot/U41/Y (or2c1)                        0.35       7.95 f
  dot/U545/Y (inv1a1)                      0.31       8.26 r
  dot/U546/Y (oa1f3)                       0.13       8.39 f
  dot/U28/Y (ao1f2)                        0.47       8.87 r
  dot/U550/Y (oa1f3)                       0.26       9.13 f
  dot/U553/Y (ao1f3)                       0.30       9.43 r
  dot/U557/Y (oa1f3)                       0.19       9.62 f
  dot/U564/Y (ao1f3)                       0.34       9.96 r
  dot/U121/Y (inv1a3)                      0.17      10.13 f
  dot/U927/Y (ao1f2)                       0.25      10.38 r
  dot/U928/Y (xor2b2)                      0.30      10.68 f
  dot/U937/Y (mx2a6)                       0.23      10.92 f
  dot/psum1_reg_11_/D (fdf2a3)             0.00      10.92 f
  data arrival time                                  10.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_11_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.07      10.93
  data required time                                 10.93
  -----------------------------------------------------------
  data required time                                 10.93
  data arrival time                                 -10.92
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/S (fa1a2)                       0.54       9.29 r
  dot/U757/Y (or2c3)                       0.20       9.49 f
  dot/U758/Y (ao1f3)                       0.27       9.76 r
  dot/U759/Y (oa1f6)                       0.09       9.85 f
  dot/U120/Y (or2a6)                       0.25      10.10 f
  dot/U20/Y (or2c9)                        0.15      10.25 r
  dot/U15/Y (buf1a2)                       0.17      10.42 r
  dot/U11/Y (xor2b2)                       0.27      10.69 f
  dot/U924/Y (mx2a6)                       0.23      10.91 f
  dot/psum2_reg_12_/D (fdf2a3)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_12_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.07      10.93
  data required time                                 10.93
  -----------------------------------------------------------
  data required time                                 10.93
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U965/Y (oa1f3)                       0.17      10.49 r
  dot/U966/Y (xor2b2)                      0.26      10.75 f
  dot/U5/Y (ao1d3)                         0.18      10.93 f
  dot/psum1_reg_17_/D (fdf2a9)             0.00      10.93 f
  data arrival time                                  10.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_17_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U876/Y (oa1f3)                       0.19      10.46 r
  dot/U118/Y (xor2a2)                      0.21      10.68 f
  dot/U3/Y (ao1d2)                         0.24      10.92 f
  dot/psum2_reg_16_/D (fdf2a9)             0.00      10.92 f
  data arrival time                                  10.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_16_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U947/Y (oa1f3)                       0.17      10.49 r
  dot/U948/Y (xor2b2)                      0.26      10.75 f
  dot/U4/Y (ao1d3)                         0.18      10.93 f
  dot/psum1_reg_13_/D (fdf2a9)             0.00      10.93 f
  data arrival time                                  10.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_13_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U760/Y (inv1a3)                      0.21      10.17 f
  dot/U767/Y (oa1f3)                       0.20      10.37 r
  dot/U768/Y (xor2a2)                      0.21      10.58 f
  dot/U10/Y (mx2a3)                        0.31      10.89 f
  dot/psum2_reg_8_/D (fdf2a3)              0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_8_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U480/Y (xor2b2)                      0.33       7.41 f
  dot/U481/Y (ao4f3)                       0.34       7.74 r
  dot/U493/S (fa1a2)                       0.47       8.21 f
  dot/U494/S (fa1a2)                       0.63       8.84 r
  dot/U488/S (fa1a2)                       0.52       9.36 f
  dot/U482/Y (and2c6)                      0.24       9.60 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U965/Y (oa1f3)                       0.17      10.48 r
  dot/U966/Y (xor2b2)                      0.26      10.75 f
  dot/U5/Y (ao1d3)                         0.18      10.92 f
  dot/psum1_reg_17_/D (fdf2a9)             0.00      10.92 f
  data arrival time                                  10.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_17_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U760/Y (inv1a3)                      0.21      10.16 f
  dot/U834/Y (oa1f3)                       0.25      10.41 r
  dot/U837/Y (xor2a2)                      0.18      10.60 f
  dot/U6/Y (mx2a3)                         0.30      10.89 f
  dot/psum2_reg_9_/D (fdf2a3)              0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_9_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U760/Y (inv1a3)                      0.21      10.16 f
  dot/U907/Y (oa1f3)                       0.25      10.41 r
  dot/U909/Y (xor2a2)                      0.18      10.60 f
  dot/U89/Y (mx2a3)                        0.30      10.89 f
  dot/psum2_reg_11_/D (fdf2a3)             0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_11_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U14/Y (ao1d2)                        0.22      10.49 f
  dot/U898/Y (xor2a2)                      0.28      10.76 r
  dot/U115/Y (ao1d3)                       0.18      10.94 r
  dot/psum2_reg_17_/D (fdf2a9)             0.00      10.94 r
  data arrival time                                  10.94

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_17_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.94
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U760/Y (inv1a3)                      0.21      10.16 f
  dot/U816/Y (oa1f3)                       0.25      10.41 r
  dot/U820/Y (xor2a2)                      0.18      10.60 f
  dot/U8/Y (mx2a3)                         0.30      10.89 f
  dot/psum2_reg_10_/D (fdf2a3)             0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_10_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U480/Y (xor2b2)                      0.33       7.41 f
  dot/U481/Y (ao4f3)                       0.34       7.74 r
  dot/U493/S (fa1a2)                       0.47       8.21 f
  dot/U494/S (fa1a2)                       0.63       8.84 r
  dot/U488/S (fa1a2)                       0.52       9.36 f
  dot/U482/Y (and2c6)                      0.24       9.60 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U947/Y (oa1f3)                       0.17      10.48 r
  dot/U948/Y (xor2b2)                      0.26      10.74 f
  dot/U4/Y (ao1d3)                         0.18      10.92 f
  dot/psum1_reg_13_/D (fdf2a9)             0.00      10.92 f
  data arrival time                                  10.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_13_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U885/Y (oa1f3)                       0.19      10.46 r
  dot/U12/Y (xor2a2)                       0.22      10.68 f
  dot/U114/Y (ao1d3)                       0.20      10.88 f
  dot/psum2_reg_15_/D (fdf2a3)             0.00      10.88 f
  data arrival time                                  10.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_15_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                 -10.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U491/Y (xor2b2)                      0.33       7.41 f
  dot/U492/Y (ao4f3)                       0.37       7.78 r
  dot/U47/Y (inv1a1)                       0.27       8.05 f
  dot/U499/S (fa1a3)                       0.71       8.76 r
  dot/U500/CO (fa1a3)                      0.34       9.10 r
  dot/U94/Y (or2a3)                        0.27       9.37 r
  dot/U505/Y (or2c3)                       0.17       9.54 f
  dot/U506/Y (and2c3)                      0.26       9.80 r
  dot/U507/Y (or2c3)                       0.11       9.91 f
  dot/U516/Y (ao1f3)                       0.24      10.14 r
  dot/U517/Y (buf1a15)                     0.20      10.34 r
  dot/U774/Y (xor2b2)                      0.23      10.58 f
  dot/U9/Y (mx2a3)                         0.31      10.89 f
  dot/psum1_reg_12_/D (fdf2a3)             0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_12_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U452/Y (clk1b6)                      0.08       8.00 f
  dot/U453/Y (xor3b3)                      0.25       8.25 f
  dot/U470/S (fa1a2)                       0.62       8.87 r
  dot/U483/S (fa1a2)                       0.52       9.39 f
  dot/U26/Y (and2c6)                       0.24       9.63 r
  dot/U24/Y (and2c3)                       0.12       9.75 f
  dot/U457/Y (oa1f6)                       0.20       9.96 r
  dot/U123/Y (inv1a3)                      0.21      10.16 f
  dot/U784/Y (oa1f3)                       0.20      10.36 r
  dot/U785/Y (xor2a2)                      0.21      10.58 f
  dot/U7/Y (mx2a3)                         0.31      10.89 f
  dot/psum1_reg_8_/D (fdf2a3)              0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_8_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U452/Y (clk1b6)                      0.08       8.00 f
  dot/U453/Y (xor3b3)                      0.25       8.25 f
  dot/U470/S (fa1a2)                       0.62       8.87 r
  dot/U483/S (fa1a2)                       0.52       9.39 f
  dot/U26/Y (and2c6)                       0.24       9.63 r
  dot/U24/Y (and2c3)                       0.12       9.75 f
  dot/U457/Y (oa1f6)                       0.20       9.96 r
  dot/U123/Y (inv1a3)                      0.21      10.16 f
  dot/U944/Y (oa1f3)                       0.20      10.36 r
  dot/U945/Y (xor2a2)                      0.21      10.58 f
  dot/U90/Y (mx2a3)                        0.31      10.89 f
  dot/psum1_reg_10_/D (fdf2a3)             0.00      10.89 f
  data arrival time                                  10.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_10_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.89
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: cordic/cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_0_/CLK (fdf2a3)       0.00       2.00 r
  cordic/cal_cnt_reg_0_/Q (fdf2a3)         0.84       2.84 r
  cordic/U301/Y (clk1b6)                   0.16       3.00 f
  cordic/U313/Y (or2c3)                    0.31       3.31 r
  cordic/U314/Y (buf1a6)                   0.37       3.68 r
  cordic/U479/Y (and2c1)                   0.15       3.83 f
  cordic/U481/Y (oa2i2)                    0.54       4.37 r
  cordic/U482/Y (oa2i2)                    0.26       4.63 f
  cordic/U102/Y (ao4f2)                    0.38       5.01 r
  cordic/U274/Y (xor2a2)                   0.30       5.31 r
  cordic/U9/Y (or2c1)                      0.27       5.58 f
  cordic/U19/Y (inv1a1)                    0.46       6.04 r
  cordic/U495/Y (oa1f3)                    0.15       6.19 f
  cordic/U57/Y (ao1f2)                     0.20       6.39 r
  cordic/U505/Y (oa1f3)                    0.27       6.66 f
  cordic/U55/Y (ao1f2)                     0.42       7.08 r
  cordic/U516/Y (oa1f3)                    0.27       7.35 f
  cordic/U54/Y (ao1f2)                     0.42       7.76 r
  cordic/U529/Y (oa1f3)                    0.27       8.03 f
  cordic/U5/Y (ao1f2)                      0.42       8.45 r
  cordic/U152/Y (oa1f3)                    0.27       8.72 f
  cordic/U547/Y (ao1f3)                    0.33       9.05 r
  cordic/U554/Y (oa1f3)                    0.24       9.29 f
  cordic/U21/Y (ao1f2)                     0.41       9.70 r
  cordic/U143/Y (oa1f3)                    0.27       9.97 f
  cordic/U566/Y (ao1f3)                    0.33      10.30 r
  cordic/U569/Y (oa1f3)                    0.19      10.49 f
  cordic/U139/Y (xor2b2)                   0.26      10.75 f
  cordic/U137/Y (ao1f2)                    0.15      10.90 r
  cordic/xn_reg_18_/D (fdf2a3)             0.00      10.90 r
  data arrival time                                  10.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/xn_reg_18_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.07      10.93
  data required time                                 10.93
  -----------------------------------------------------------
  data required time                                 10.93
  data arrival time                                 -10.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U491/Y (xor2b2)                      0.33       7.41 f
  dot/U492/Y (ao4f3)                       0.37       7.78 r
  dot/U47/Y (inv1a1)                       0.27       8.05 f
  dot/U499/S (fa1a3)                       0.71       8.76 r
  dot/U500/CO (fa1a3)                      0.34       9.10 r
  dot/U94/Y (or2a3)                        0.27       9.37 r
  dot/U505/Y (or2c3)                       0.17       9.54 f
  dot/U506/Y (and2c3)                      0.26       9.80 r
  dot/U507/Y (or2c3)                       0.11       9.91 f
  dot/U516/Y (ao1f3)                       0.24      10.14 r
  dot/U517/Y (buf1a15)                     0.20      10.34 r
  dot/U918/Y (oa1f3)                       0.11      10.46 f
  dot/U87/Y (xor2a2)                       0.25      10.71 f
  dot/U111/Y (ao1d3)                       0.20      10.91 f
  dot/psum1_reg_16_/D (fdf2a9)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_16_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U1001/Y (ao1d3)                      0.19      10.47 f
  dot/U1002/Y (xor2b2)                     0.21      10.68 f
  dot/U1003/Y (ao1d3)                      0.20      10.87 f
  dot/psum2_reg_13_/D (fdf2a3)             0.00      10.87 f
  data arrival time                                  10.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_13_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                 -10.87
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U15/Y (buf1a2)                       0.18      10.45 f
  dot/U11/Y (xor2b2)                       0.27      10.71 r
  dot/U924/Y (mx2a6)                       0.23      10.94 r
  dot/psum2_reg_12_/D (fdf2a3)             0.00      10.94 r
  data arrival time                                  10.94

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_12_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.03      10.97
  data required time                                 10.97
  -----------------------------------------------------------
  data required time                                 10.97
  data arrival time                                 -10.94
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U760/Y (inv1a3)                      0.21      10.16 f
  dot/U767/Y (oa1f3)                       0.20      10.36 r
  dot/U768/Y (xor2a2)                      0.21      10.57 f
  dot/U10/Y (mx2a3)                        0.31      10.88 f
  dot/psum2_reg_8_/D (fdf2a3)              0.00      10.88 f
  data arrival time                                  10.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_8_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.09      10.91
  data required time                                 10.91
  -----------------------------------------------------------
  data required time                                 10.91
  data arrival time                                 -10.88
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U424/Y (ao4f3)                       0.28       7.59 r
  dot/U451/CO (ha1a3)                      0.34       7.92 r
  dot/U459/Y (ao1f3)                       0.15       8.08 f
  dot/U461/Y (or2c6)                       0.14       8.22 r
  dot/U462/Y (xor2a2)                      0.26       8.48 f
  dot/U133/Y (xor2a3)                      0.31       8.79 f
  dot/U76/Y (or2c1)                        0.27       9.06 r
  dot/U129/Y (or3d3)                       0.27       9.33 f
  dot/U482/Y (and2c6)                      0.28       9.61 r
  dot/U510/Y (ao1f3)                       0.17       9.78 f
  dot/U515/Y (oa1f3)                       0.19       9.97 r
  dot/U516/Y (ao1f3)                       0.15      10.12 f
  dot/U517/Y (buf1a15)                     0.20      10.32 f
  dot/U918/Y (oa1f3)                       0.17      10.49 r
  dot/U87/Y (xor2a2)                       0.22      10.71 f
  dot/U111/Y (ao1d3)                       0.20      10.91 f
  dot/psum1_reg_16_/D (fdf2a9)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_16_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.06      10.94
  data required time                                 10.94
  -----------------------------------------------------------
  data required time                                 10.94
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U986/Y (or2c3)                       0.12      10.40 r
  dot/U117/Y (or2c3)                       0.09      10.49 f
  dot/U989/Y (xor2b2)                      0.25      10.74 r
  dot/U990/Y (ao1d3)                       0.19      10.93 r
  dot/psum2_reg_14_/D (fdf2a9)             0.00      10.93 r
  data arrival time                                  10.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_14_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U250/Y (mx2a15)                      0.62       6.62 f
  dot/U293/Y (xor2b15)                     0.41       7.04 r
  dot/U223/Y (or2c15)                      0.27       7.31 f
  dot/U53/Y (inv1a1)                       0.28       7.59 r
  dot/U158/Y (or2c3)                       0.11       7.70 f
  dot/U635/Y (ao1f3)                       0.13       7.82 r
  dot/U641/CO (fa1a2)                      0.38       8.20 r
  dot/U706/S (fa1a3)                       0.55       8.76 f
  dot/U730/CO (fa1a2)                      0.38       9.14 f
  dot/U27/Y (or2c1)                        0.40       9.53 r
  dot/U758/Y (ao1f3)                       0.22       9.75 f
  dot/U759/Y (oa1f6)                       0.21       9.96 r
  dot/U120/Y (or2a6)                       0.17      10.13 r
  dot/U20/Y (or2c9)                        0.15      10.28 f
  dot/U894/Y (oa1f3)                       0.19      10.48 r
  dot/U895/Y (xor2b2)                      0.26      10.73 f
  dot/U116/Y (ao1d3)                       0.18      10.91 f
  dot/psum2_reg_18_/D (fdf2a9)             0.00      10.91 f
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_18_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.05      10.95
  data required time                                 10.95
  -----------------------------------------------------------
  data required time                                 10.95
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: rg_bypass_mean
              (input port clocked by clk)
  Endpoint: dot/psum1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  rg_bypass_mean (in)                      0.00       6.00 f
  dot/rg_bypass_mean (dotVn_2)             0.00       6.00 f
  dot/U104/Y (mx2a15)                      0.65       6.65 f
  dot/U61/Y (inv1a3)                       0.20       6.85 r
  dot/U55/Y (inv1a9)                       0.23       7.08 f
  dot/U449/Y (xor2b2)                      0.33       7.41 f
  dot/U450/Y (ao4f3)                       0.43       7.84 r
  dot/U453/Y (xor3b3)                      0.43       8.27 f
  dot/U470/CO (fa1a2)                      0.45       8.72 f
  dot/U484/Y (xor2a2)                      0.39       9.11 r
  dot/U485/Y (xor2a3)                      0.24       9.35 r
  dot/U486/Y (and2c3)                      0.13       9.48 f
  dot/U782/Y (inv1a1)                      0.33       9.81 r
  dot/U997/Y (or2c1)                       0.36      10.17 f
  dot/U998/Y (xor2b2)                      0.31      10.47 f
  dot/U999/Y (mx2a1)                       0.37      10.85 f
  dot/psum1_reg_7_/D (fdf2a3)              0.00      10.85 f
  data arrival time                                  10.85

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_7_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.11      10.89
  data required time                                 10.89
  -----------------------------------------------------------
  data required time                                 10.89
  data arrival time                                 -10.85
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U1001/Y (ao1d3)                      0.19      10.45 f
  dot/U1002/Y (xor2b2)                     0.21      10.66 f
  dot/U1003/Y (ao1d3)                      0.20      10.86 f
  dot/psum2_reg_13_/D (fdf2a3)             0.00      10.86 f
  data arrival time                                  10.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_13_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                 -10.86
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: cordic/cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/cal_cnt_reg_0_/CLK (fdf2a3)       0.00       2.00 r
  cordic/cal_cnt_reg_0_/Q (fdf2a3)         0.79       2.79 f
  cordic/U301/Y (clk1b6)                   0.18       2.96 r
  cordic/U329/Y (or2c6)                    0.38       3.34 f
  cordic/U415/Y (and2c1)                   0.61       3.95 r
  cordic/U417/Y (oa2i2)                    0.28       4.23 f
  cordic/U449/Y (oa2i2)                    0.37       4.60 r
  cordic/U450/Y (ao4f3)                    0.19       4.80 f
  cordic/U451/Y (xor2a2)                   0.31       5.11 f
  cordic/U587/CO (fa1a2)                   0.42       5.53 f
  cordic/U459/Y (ao1d2)                    0.15       5.68 r
  cordic/U461/Y (or2c3)                    0.13       5.81 f
  cordic/U596/CO (fa1a2)                   0.37       6.18 f
  cordic/U56/Y (ao1d2)                     0.15       6.33 r
  cordic/U161/Y (or2c3)                    0.13       6.46 f
  cordic/U53/CO (fa1a2)                    0.37       6.83 f
  cordic/U52/Y (ao1d2)                     0.15       6.98 r
  cordic/U51/Y (or2c3)                     0.13       7.12 f
  cordic/U153/CO (fa1a3)                   0.38       7.49 f
  cordic/U50/Y (ao1d2)                     0.14       7.63 r
  cordic/U49/Y (or2c3)                     0.14       7.77 f
  cordic/U48/Y (ao1d2)                     0.15       7.92 r
  cordic/U144/Y (or2c3)                    0.13       8.06 f
  cordic/U626/CO (fa1a3)                   0.40       8.46 f
  cordic/U463/Y (ao1d6)                    0.11       8.57 r
  cordic/U464/Y (or2c6)                    0.08       8.65 f
  cordic/U138/CO (fa1a3)                   0.37       9.03 f
  cordic/U465/Y (ao1d3)                    0.14       9.17 r
  cordic/U466/Y (or2c6)                    0.13       9.30 f
  cordic/U467/Y (ao1f6)                    0.11       9.41 r
  cordic/U468/Y (ao1f6)                    0.13       9.54 f
  cordic/U658/CO (fa1a2)                   0.38       9.92 f
  cordic/U469/Y (ao1d3)                    0.15      10.07 r
  cordic/U470/Y (or2c6)                    0.09      10.16 f
  cordic/U666/CO (fa1a2)                   0.32      10.48 f
  cordic/U134/Y (xor2b2)                   0.24      10.72 r
  cordic/U133/Y (ao1f2)                    0.16      10.88 f
  cordic/yn_reg_18_/D (fdf2a9)             0.00      10.88 f
  data arrival time                                  10.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cordic/yn_reg_18_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.07      10.93
  data required time                                 10.93
  -----------------------------------------------------------
  data required time                                 10.93
  data arrival time                                 -10.88
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.74       2.74 r
  dot/U230/Y (inv1a3)                      0.15       2.89 f
  dot/U215/Y (or2c3)                       0.36       3.25 r
  dot/U214/Y (and2c15)                     0.21       3.46 f
  dot/U231/Y (oa4f3)                       0.22       3.68 r
  dot/U236/Y (and2a3)                      0.20       3.88 r
  dot/U244/Y (or3d3)                       0.29       4.17 f
  dot/U283/CO (fa1a2)                      0.45       4.62 f
  dot/U291/CO (fa1a3)                      0.42       5.03 f
  dot/U319/Y (or2c3)                       0.16       5.19 r
  dot/U320/Y (or3d6)                       0.17       5.36 f
  dot/U322/Y (or2c3)                       0.16       5.52 r
  dot/U324/Y (or3d6)                       0.13       5.65 f
  dot/U161/Y (or2c3)                       0.13       5.78 r
  dot/U393/Y (or2c6)                       0.12       5.90 f
  dot/U103/Y (ao1f3)                       0.10       6.00 r
  dot/U102/Y (or2c3)                       0.12       6.12 f
  dot/U151/Y (xor2a3)                      0.30       6.42 r
  dot/U420/Y (mx2a15)                      0.30       6.72 r
  dot/U423/Y (xor2a2)                      0.24       6.96 r
  dot/U58/Y (or2c9)                        0.35       7.31 f
  dot/U638/Y (ao4f3)                       0.28       7.59 r
  dot/U693/CO (ha1a3)                      0.29       7.88 r
  dot/U704/S (fa1a2)                       0.48       8.36 f
  dot/U42/Y (xor2b2)                       0.43       8.79 f
  dot/U732/Y (xor3b3)                      0.33       9.11 f
  dot/U27/Y (or2c1)                        0.41       9.52 r
  dot/U758/Y (ao1f3)                       0.22       9.74 f
  dot/U759/Y (oa1f6)                       0.21       9.95 r
  dot/U120/Y (or2a6)                       0.17      10.12 r
  dot/U20/Y (or2c9)                        0.15      10.27 f
  dot/U986/Y (or2c3)                       0.12      10.39 r
  dot/U117/Y (or2c3)                       0.09      10.48 f
  dot/U989/Y (xor2b2)                      0.25      10.73 r
  dot/U990/Y (ao1d3)                       0.19      10.91 r
  dot/psum2_reg_14_/D (fdf2a9)             0.00      10.91 r
  data arrival time                                  10.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_14_/CLK (fdf2a9)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.91
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
