// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv2d_3x3_1chan_rev (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_image_0_0_V_address0,
        in_image_0_0_V_ce0,
        in_image_0_0_V_q0,
        in_image_0_1_V_address0,
        in_image_0_1_V_ce0,
        in_image_0_1_V_q0,
        in_image_0_2_V_address0,
        in_image_0_2_V_ce0,
        in_image_0_2_V_q0,
        in_image_1_0_V_address0,
        in_image_1_0_V_ce0,
        in_image_1_0_V_q0,
        in_image_1_1_V_address0,
        in_image_1_1_V_ce0,
        in_image_1_1_V_q0,
        in_image_1_2_V_address0,
        in_image_1_2_V_ce0,
        in_image_1_2_V_q0,
        in_image_2_0_V_address0,
        in_image_2_0_V_ce0,
        in_image_2_0_V_q0,
        in_image_2_1_V_address0,
        in_image_2_1_V_ce0,
        in_image_2_1_V_q0,
        in_image_2_2_V_address0,
        in_image_2_2_V_ce0,
        in_image_2_2_V_q0,
        kernel_0_V,
        kernel_1_V,
        kernel_2_V,
        kernel_3_V,
        kernel_4_V,
        kernel_5_V,
        kernel_6_V,
        kernel_7_V,
        kernel_8_V,
        bias_V,
        out_image_0_V_address0,
        out_image_0_V_ce0,
        out_image_0_V_we0,
        out_image_0_V_d0,
        out_image_1_V_address0,
        out_image_1_V_ce0,
        out_image_1_V_we0,
        out_image_1_V_d0,
        out_image_2_V_address0,
        out_image_2_V_ce0,
        out_image_2_V_we0,
        out_image_2_V_d0,
        out_image_3_V_address0,
        out_image_3_V_ce0,
        out_image_3_V_we0,
        out_image_3_V_d0,
        out_image_4_V_address0,
        out_image_4_V_ce0,
        out_image_4_V_we0,
        out_image_4_V_d0,
        out_image_5_V_address0,
        out_image_5_V_ce0,
        out_image_5_V_we0,
        out_image_5_V_d0,
        out_image_6_V_address0,
        out_image_6_V_ce0,
        out_image_6_V_we0,
        out_image_6_V_d0,
        out_image_7_V_address0,
        out_image_7_V_ce0,
        out_image_7_V_we0,
        out_image_7_V_d0,
        out_image_8_V_address0,
        out_image_8_V_ce0,
        out_image_8_V_we0,
        out_image_8_V_d0,
        out_image_9_V_address0,
        out_image_9_V_ce0,
        out_image_9_V_we0,
        out_image_9_V_d0,
        out_image_10_V_address0,
        out_image_10_V_ce0,
        out_image_10_V_we0,
        out_image_10_V_d0,
        out_image_11_V_address0,
        out_image_11_V_ce0,
        out_image_11_V_we0,
        out_image_11_V_d0,
        out_image_12_V_address0,
        out_image_12_V_ce0,
        out_image_12_V_we0,
        out_image_12_V_d0,
        out_image_13_V_address0,
        out_image_13_V_ce0,
        out_image_13_V_we0,
        out_image_13_V_d0,
        out_image_14_V_address0,
        out_image_14_V_ce0,
        out_image_14_V_we0,
        out_image_14_V_d0,
        out_image_15_V_address0,
        out_image_15_V_ce0,
        out_image_15_V_we0,
        out_image_15_V_d0,
        out_image_16_V_address0,
        out_image_16_V_ce0,
        out_image_16_V_we0,
        out_image_16_V_d0,
        out_image_17_V_address0,
        out_image_17_V_ce0,
        out_image_17_V_we0,
        out_image_17_V_d0,
        out_image_18_V_address0,
        out_image_18_V_ce0,
        out_image_18_V_we0,
        out_image_18_V_d0,
        out_image_19_V_address0,
        out_image_19_V_ce0,
        out_image_19_V_we0,
        out_image_19_V_d0,
        out_image_20_V_address0,
        out_image_20_V_ce0,
        out_image_20_V_we0,
        out_image_20_V_d0,
        out_image_21_V_address0,
        out_image_21_V_ce0,
        out_image_21_V_we0,
        out_image_21_V_d0,
        out_image_22_V_address0,
        out_image_22_V_ce0,
        out_image_22_V_we0,
        out_image_22_V_d0,
        out_image_23_V_address0,
        out_image_23_V_ce0,
        out_image_23_V_we0,
        out_image_23_V_d0,
        out_image_24_V_address0,
        out_image_24_V_ce0,
        out_image_24_V_we0,
        out_image_24_V_d0,
        out_image_25_V_address0,
        out_image_25_V_ce0,
        out_image_25_V_we0,
        out_image_25_V_d0,
        out_image_26_V_address0,
        out_image_26_V_ce0,
        out_image_26_V_we0,
        out_image_26_V_d0,
        out_image_27_V_address0,
        out_image_27_V_ce0,
        out_image_27_V_we0,
        out_image_27_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [9:0] in_image_0_0_V_address0;
output   in_image_0_0_V_ce0;
input  [17:0] in_image_0_0_V_q0;
output  [9:0] in_image_0_1_V_address0;
output   in_image_0_1_V_ce0;
input  [17:0] in_image_0_1_V_q0;
output  [9:0] in_image_0_2_V_address0;
output   in_image_0_2_V_ce0;
input  [17:0] in_image_0_2_V_q0;
output  [9:0] in_image_1_0_V_address0;
output   in_image_1_0_V_ce0;
input  [17:0] in_image_1_0_V_q0;
output  [9:0] in_image_1_1_V_address0;
output   in_image_1_1_V_ce0;
input  [17:0] in_image_1_1_V_q0;
output  [9:0] in_image_1_2_V_address0;
output   in_image_1_2_V_ce0;
input  [17:0] in_image_1_2_V_q0;
output  [9:0] in_image_2_0_V_address0;
output   in_image_2_0_V_ce0;
input  [17:0] in_image_2_0_V_q0;
output  [9:0] in_image_2_1_V_address0;
output   in_image_2_1_V_ce0;
input  [17:0] in_image_2_1_V_q0;
output  [9:0] in_image_2_2_V_address0;
output   in_image_2_2_V_ce0;
input  [17:0] in_image_2_2_V_q0;
input  [17:0] kernel_0_V;
input  [17:0] kernel_1_V;
input  [17:0] kernel_2_V;
input  [17:0] kernel_3_V;
input  [17:0] kernel_4_V;
input  [17:0] kernel_5_V;
input  [17:0] kernel_6_V;
input  [17:0] kernel_7_V;
input  [17:0] kernel_8_V;
input  [47:0] bias_V;
output  [4:0] out_image_0_V_address0;
output   out_image_0_V_ce0;
output   out_image_0_V_we0;
output  [24:0] out_image_0_V_d0;
output  [4:0] out_image_1_V_address0;
output   out_image_1_V_ce0;
output   out_image_1_V_we0;
output  [24:0] out_image_1_V_d0;
output  [4:0] out_image_2_V_address0;
output   out_image_2_V_ce0;
output   out_image_2_V_we0;
output  [24:0] out_image_2_V_d0;
output  [4:0] out_image_3_V_address0;
output   out_image_3_V_ce0;
output   out_image_3_V_we0;
output  [24:0] out_image_3_V_d0;
output  [4:0] out_image_4_V_address0;
output   out_image_4_V_ce0;
output   out_image_4_V_we0;
output  [24:0] out_image_4_V_d0;
output  [4:0] out_image_5_V_address0;
output   out_image_5_V_ce0;
output   out_image_5_V_we0;
output  [24:0] out_image_5_V_d0;
output  [4:0] out_image_6_V_address0;
output   out_image_6_V_ce0;
output   out_image_6_V_we0;
output  [24:0] out_image_6_V_d0;
output  [4:0] out_image_7_V_address0;
output   out_image_7_V_ce0;
output   out_image_7_V_we0;
output  [24:0] out_image_7_V_d0;
output  [4:0] out_image_8_V_address0;
output   out_image_8_V_ce0;
output   out_image_8_V_we0;
output  [24:0] out_image_8_V_d0;
output  [4:0] out_image_9_V_address0;
output   out_image_9_V_ce0;
output   out_image_9_V_we0;
output  [24:0] out_image_9_V_d0;
output  [4:0] out_image_10_V_address0;
output   out_image_10_V_ce0;
output   out_image_10_V_we0;
output  [24:0] out_image_10_V_d0;
output  [4:0] out_image_11_V_address0;
output   out_image_11_V_ce0;
output   out_image_11_V_we0;
output  [24:0] out_image_11_V_d0;
output  [4:0] out_image_12_V_address0;
output   out_image_12_V_ce0;
output   out_image_12_V_we0;
output  [24:0] out_image_12_V_d0;
output  [4:0] out_image_13_V_address0;
output   out_image_13_V_ce0;
output   out_image_13_V_we0;
output  [24:0] out_image_13_V_d0;
output  [4:0] out_image_14_V_address0;
output   out_image_14_V_ce0;
output   out_image_14_V_we0;
output  [24:0] out_image_14_V_d0;
output  [4:0] out_image_15_V_address0;
output   out_image_15_V_ce0;
output   out_image_15_V_we0;
output  [24:0] out_image_15_V_d0;
output  [4:0] out_image_16_V_address0;
output   out_image_16_V_ce0;
output   out_image_16_V_we0;
output  [24:0] out_image_16_V_d0;
output  [4:0] out_image_17_V_address0;
output   out_image_17_V_ce0;
output   out_image_17_V_we0;
output  [24:0] out_image_17_V_d0;
output  [4:0] out_image_18_V_address0;
output   out_image_18_V_ce0;
output   out_image_18_V_we0;
output  [24:0] out_image_18_V_d0;
output  [4:0] out_image_19_V_address0;
output   out_image_19_V_ce0;
output   out_image_19_V_we0;
output  [24:0] out_image_19_V_d0;
output  [4:0] out_image_20_V_address0;
output   out_image_20_V_ce0;
output   out_image_20_V_we0;
output  [24:0] out_image_20_V_d0;
output  [4:0] out_image_21_V_address0;
output   out_image_21_V_ce0;
output   out_image_21_V_we0;
output  [24:0] out_image_21_V_d0;
output  [4:0] out_image_22_V_address0;
output   out_image_22_V_ce0;
output   out_image_22_V_we0;
output  [24:0] out_image_22_V_d0;
output  [4:0] out_image_23_V_address0;
output   out_image_23_V_ce0;
output   out_image_23_V_we0;
output  [24:0] out_image_23_V_d0;
output  [4:0] out_image_24_V_address0;
output   out_image_24_V_ce0;
output   out_image_24_V_we0;
output  [24:0] out_image_24_V_d0;
output  [4:0] out_image_25_V_address0;
output   out_image_25_V_ce0;
output   out_image_25_V_we0;
output  [24:0] out_image_25_V_d0;
output  [4:0] out_image_26_V_address0;
output   out_image_26_V_ce0;
output   out_image_26_V_we0;
output  [24:0] out_image_26_V_d0;
output  [4:0] out_image_27_V_address0;
output   out_image_27_V_ce0;
output   out_image_27_V_we0;
output  [24:0] out_image_27_V_d0;

reg ap_done;
reg ap_idle;
reg in_image_0_0_V_ce0;
reg in_image_0_1_V_ce0;
reg in_image_0_2_V_ce0;
reg in_image_1_0_V_ce0;
reg in_image_1_1_V_ce0;
reg in_image_1_2_V_ce0;
reg in_image_2_0_V_ce0;
reg in_image_2_1_V_ce0;
reg in_image_2_2_V_ce0;
reg out_image_0_V_ce0;
reg out_image_0_V_we0;
reg out_image_1_V_ce0;
reg out_image_1_V_we0;
reg out_image_2_V_ce0;
reg out_image_2_V_we0;
reg out_image_3_V_ce0;
reg out_image_3_V_we0;
reg out_image_4_V_ce0;
reg out_image_4_V_we0;
reg out_image_5_V_ce0;
reg out_image_5_V_we0;
reg out_image_6_V_ce0;
reg out_image_6_V_we0;
reg out_image_7_V_ce0;
reg out_image_7_V_we0;
reg out_image_8_V_ce0;
reg out_image_8_V_we0;
reg out_image_9_V_ce0;
reg out_image_9_V_we0;
reg out_image_10_V_ce0;
reg out_image_10_V_we0;
reg out_image_11_V_ce0;
reg out_image_11_V_we0;
reg out_image_12_V_ce0;
reg out_image_12_V_we0;
reg out_image_13_V_ce0;
reg out_image_13_V_we0;
reg out_image_14_V_ce0;
reg out_image_14_V_we0;
reg out_image_15_V_ce0;
reg out_image_15_V_we0;
reg out_image_16_V_ce0;
reg out_image_16_V_we0;
reg out_image_17_V_ce0;
reg out_image_17_V_we0;
reg out_image_18_V_ce0;
reg out_image_18_V_we0;
reg out_image_19_V_ce0;
reg out_image_19_V_we0;
reg out_image_20_V_ce0;
reg out_image_20_V_we0;
reg out_image_21_V_ce0;
reg out_image_21_V_we0;
reg out_image_22_V_ce0;
reg out_image_22_V_we0;
reg out_image_23_V_ce0;
reg out_image_23_V_we0;
reg out_image_24_V_ce0;
reg out_image_24_V_we0;
reg out_image_25_V_ce0;
reg out_image_25_V_we0;
reg out_image_26_V_ce0;
reg out_image_26_V_we0;
reg out_image_27_V_ce0;
reg out_image_27_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] tmp_reg_1353;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] do_init_reg_747;
reg   [9:0] i_reg_763;
reg   [47:0] bias_V222_rewind_reg_777;
reg  signed [47:0] bias_V222_phi_reg_791;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter2_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter3_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter4_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter5_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter6_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter7_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter8_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter9_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter10_reg;
reg  signed [47:0] bias_V222_phi_reg_791_pp0_iter11_reg;
reg   [31:0] y_reg_803;
reg   [31:0] x_reg_817;
reg   [0:0] ap_phi_mux_do_init_phi_fu_751_p6;
reg   [17:0] kernel_0_V_read_reg_1258;
reg  signed [17:0] kernel_0_V_read_reg_1258_pp0_iter1_reg;
reg   [17:0] kernel_1_V_read_reg_1268;
reg   [17:0] kernel_1_V_read_reg_1268_pp0_iter1_reg;
reg  signed [17:0] kernel_1_V_read_reg_1268_pp0_iter2_reg;
reg   [17:0] kernel_2_V_read_reg_1278;
reg   [17:0] kernel_2_V_read_reg_1278_pp0_iter1_reg;
reg   [17:0] kernel_2_V_read_reg_1278_pp0_iter2_reg;
reg  signed [17:0] kernel_2_V_read_reg_1278_pp0_iter3_reg;
reg   [17:0] kernel_3_V_read_reg_1288;
reg   [17:0] kernel_3_V_read_reg_1288_pp0_iter1_reg;
reg   [17:0] kernel_3_V_read_reg_1288_pp0_iter2_reg;
reg   [17:0] kernel_3_V_read_reg_1288_pp0_iter3_reg;
reg  signed [17:0] kernel_3_V_read_reg_1288_pp0_iter4_reg;
reg   [17:0] kernel_4_V_read_reg_1298;
reg   [17:0] kernel_4_V_read_reg_1298_pp0_iter1_reg;
reg   [17:0] kernel_4_V_read_reg_1298_pp0_iter2_reg;
reg   [17:0] kernel_4_V_read_reg_1298_pp0_iter3_reg;
reg   [17:0] kernel_4_V_read_reg_1298_pp0_iter4_reg;
reg  signed [17:0] kernel_4_V_read_reg_1298_pp0_iter5_reg;
reg   [17:0] kernel_5_V_read_reg_1308;
reg   [17:0] kernel_5_V_read_reg_1308_pp0_iter1_reg;
reg   [17:0] kernel_5_V_read_reg_1308_pp0_iter2_reg;
reg   [17:0] kernel_5_V_read_reg_1308_pp0_iter3_reg;
reg   [17:0] kernel_5_V_read_reg_1308_pp0_iter4_reg;
reg   [17:0] kernel_5_V_read_reg_1308_pp0_iter5_reg;
reg  signed [17:0] kernel_5_V_read_reg_1308_pp0_iter6_reg;
reg   [17:0] kernel_6_V_read_reg_1318;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter1_reg;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter2_reg;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter3_reg;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter4_reg;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter5_reg;
reg   [17:0] kernel_6_V_read_reg_1318_pp0_iter6_reg;
reg  signed [17:0] kernel_6_V_read_reg_1318_pp0_iter7_reg;
reg   [17:0] kernel_7_V_read_reg_1328;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter1_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter2_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter3_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter4_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter5_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter6_reg;
reg   [17:0] kernel_7_V_read_reg_1328_pp0_iter7_reg;
reg  signed [17:0] kernel_7_V_read_reg_1328_pp0_iter8_reg;
reg   [17:0] kernel_8_V_read_reg_1338;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter1_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter2_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter3_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter4_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter5_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter6_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter7_reg;
reg   [17:0] kernel_8_V_read_reg_1338_pp0_iter8_reg;
reg  signed [17:0] kernel_8_V_read_reg_1338_pp0_iter9_reg;
wire   [9:0] i_6_fu_844_p2;
reg   [9:0] i_6_reg_1348;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_fu_850_p2;
reg   [0:0] tmp_reg_1353_pp0_iter1_reg;
reg   [0:0] tmp_reg_1353_pp0_iter2_reg;
reg   [0:0] tmp_reg_1353_pp0_iter3_reg;
reg   [0:0] tmp_reg_1353_pp0_iter4_reg;
reg   [0:0] tmp_reg_1353_pp0_iter5_reg;
reg   [0:0] tmp_reg_1353_pp0_iter6_reg;
reg   [0:0] tmp_reg_1353_pp0_iter7_reg;
reg   [0:0] tmp_reg_1353_pp0_iter8_reg;
reg   [0:0] tmp_reg_1353_pp0_iter9_reg;
reg   [0:0] tmp_reg_1353_pp0_iter10_reg;
reg   [0:0] tmp_reg_1353_pp0_iter11_reg;
reg  signed [17:0] in_image_0_0_V_loa_reg_1357;
reg   [17:0] in_image_0_1_V_loa_reg_1362;
reg  signed [17:0] in_image_0_1_V_loa_reg_1362_pp0_iter2_reg;
reg   [17:0] in_image_0_2_V_loa_reg_1367;
reg   [17:0] in_image_0_2_V_loa_reg_1367_pp0_iter2_reg;
reg  signed [17:0] in_image_0_2_V_loa_reg_1367_pp0_iter3_reg;
reg   [17:0] in_image_1_0_V_loa_reg_1372;
reg   [17:0] in_image_1_0_V_loa_reg_1372_pp0_iter2_reg;
reg   [17:0] in_image_1_0_V_loa_reg_1372_pp0_iter3_reg;
reg  signed [17:0] in_image_1_0_V_loa_reg_1372_pp0_iter4_reg;
reg   [17:0] in_image_1_1_V_loa_reg_1377;
reg   [17:0] in_image_1_1_V_loa_reg_1377_pp0_iter2_reg;
reg   [17:0] in_image_1_1_V_loa_reg_1377_pp0_iter3_reg;
reg   [17:0] in_image_1_1_V_loa_reg_1377_pp0_iter4_reg;
reg  signed [17:0] in_image_1_1_V_loa_reg_1377_pp0_iter5_reg;
reg   [17:0] in_image_1_2_V_loa_reg_1382;
reg   [17:0] in_image_1_2_V_loa_reg_1382_pp0_iter2_reg;
reg   [17:0] in_image_1_2_V_loa_reg_1382_pp0_iter3_reg;
reg   [17:0] in_image_1_2_V_loa_reg_1382_pp0_iter4_reg;
reg   [17:0] in_image_1_2_V_loa_reg_1382_pp0_iter5_reg;
reg  signed [17:0] in_image_1_2_V_loa_reg_1382_pp0_iter6_reg;
reg   [17:0] in_image_2_0_V_loa_reg_1387;
reg   [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter2_reg;
reg   [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter3_reg;
reg   [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter4_reg;
reg   [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter5_reg;
reg   [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter6_reg;
reg  signed [17:0] in_image_2_0_V_loa_reg_1387_pp0_iter7_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter2_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter3_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter4_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter5_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter6_reg;
reg   [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter7_reg;
reg  signed [17:0] in_image_2_1_V_loa_reg_1392_pp0_iter8_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter2_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter3_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter4_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter5_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter6_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter7_reg;
reg   [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter8_reg;
reg  signed [17:0] in_image_2_2_V_loa_reg_1397_pp0_iter9_reg;
wire  signed [34:0] grp_fu_1175_p2;
reg  signed [34:0] p_Val2_s_reg_1412;
reg   [24:0] tmp_9_reg_1437;
reg   [24:0] tmp_10_reg_1452;
reg   [24:0] tmp_11_reg_1467;
reg   [24:0] tmp_12_reg_1482;
reg   [24:0] tmp_13_reg_1497;
reg   [24:0] tmp_14_reg_1512;
reg   [24:0] tmp_15_reg_1527;
reg   [24:0] tmp_16_reg_1532;
wire   [31:0] p_x_1_8_fu_1157_p3;
reg    ap_enable_reg_pp0_iter12;
wire   [31:0] p_8_fu_1165_p3;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_i_phi_fu_767_p6;
reg   [47:0] ap_phi_mux_bias_V222_rewind_phi_fu_781_p6;
wire  signed [47:0] ap_phi_reg_pp0_iter0_bias_V222_phi_reg_791;
reg  signed [47:0] ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791;
wire   [63:0] tmp_s_fu_831_p1;
wire   [63:0] tmp_88_8_fu_1048_p1;
wire   [4:0] tmp_17_fu_1135_p1;
wire   [24:0] tmp_8_fu_868_p4;
wire  signed [34:0] grp_fu_1181_p3;
wire  signed [34:0] grp_fu_1190_p3;
wire  signed [34:0] grp_fu_1199_p3;
wire  signed [34:0] grp_fu_1208_p3;
wire  signed [34:0] grp_fu_1217_p3;
wire  signed [34:0] grp_fu_1226_p3;
wire  signed [34:0] grp_fu_1235_p3;
wire  signed [34:0] grp_fu_1244_p3;
wire  signed [55:0] tmp_92_8_cast_fu_1087_p1;
wire   [55:0] tmp_91_8_fu_1080_p3;
wire   [55:0] p_Val2_18_8_fu_1091_p2;
wire   [31:0] y_5_8_fu_1139_p2;
wire   [0:0] tmp_95_8_fu_1145_p2;
wire   [31:0] x_5_8_fu_1151_p2;
wire   [34:0] grp_fu_1181_p2;
wire   [34:0] grp_fu_1190_p2;
wire   [34:0] grp_fu_1199_p2;
wire   [34:0] grp_fu_1208_p2;
wire   [34:0] grp_fu_1217_p2;
wire   [34:0] grp_fu_1226_p2;
wire   [34:0] grp_fu_1235_p2;
wire   [34:0] grp_fu_1244_p2;
reg    grp_fu_1175_ce;
reg    grp_fu_1181_ce;
reg    grp_fu_1190_ce;
reg    grp_fu_1199_ce;
reg    grp_fu_1208_ce;
reg    grp_fu_1217_ce;
reg    grp_fu_1226_ce;
reg    grp_fu_1235_ce;
reg    grp_fu_1244_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_614;
reg    ap_condition_450;
reg    ap_condition_54;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

CNN_mul_mul_18s_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
CNN_mul_mul_18s_1bkb_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_0_V_read_reg_1258_pp0_iter1_reg),
    .din1(in_image_0_0_V_loa_reg_1357),
    .ce(grp_fu_1175_ce),
    .dout(grp_fu_1175_p2)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_1_V_read_reg_1268_pp0_iter2_reg),
    .din1(in_image_0_1_V_loa_reg_1362_pp0_iter2_reg),
    .din2(grp_fu_1181_p2),
    .ce(grp_fu_1181_ce),
    .dout(grp_fu_1181_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_2_V_read_reg_1278_pp0_iter3_reg),
    .din1(in_image_0_2_V_loa_reg_1367_pp0_iter3_reg),
    .din2(grp_fu_1190_p2),
    .ce(grp_fu_1190_ce),
    .dout(grp_fu_1190_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_3_V_read_reg_1288_pp0_iter4_reg),
    .din1(in_image_1_0_V_loa_reg_1372_pp0_iter4_reg),
    .din2(grp_fu_1199_p2),
    .ce(grp_fu_1199_ce),
    .dout(grp_fu_1199_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_4_V_read_reg_1298_pp0_iter5_reg),
    .din1(in_image_1_1_V_loa_reg_1377_pp0_iter5_reg),
    .din2(grp_fu_1208_p2),
    .ce(grp_fu_1208_ce),
    .dout(grp_fu_1208_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_5_V_read_reg_1308_pp0_iter6_reg),
    .din1(in_image_1_2_V_loa_reg_1382_pp0_iter6_reg),
    .din2(grp_fu_1217_p2),
    .ce(grp_fu_1217_ce),
    .dout(grp_fu_1217_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_6_V_read_reg_1318_pp0_iter7_reg),
    .din1(in_image_2_0_V_loa_reg_1387_pp0_iter7_reg),
    .din2(grp_fu_1226_p2),
    .ce(grp_fu_1226_ce),
    .dout(grp_fu_1226_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_7_V_read_reg_1328_pp0_iter8_reg),
    .din1(in_image_2_1_V_loa_reg_1392_pp0_iter8_reg),
    .din2(grp_fu_1235_p2),
    .ce(grp_fu_1235_ce),
    .dout(grp_fu_1235_p3)
);

CNN_mac_muladd_18cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
CNN_mac_muladd_18cud_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_8_V_read_reg_1338_pp0_iter9_reg),
    .din1(in_image_2_2_V_loa_reg_1397_pp0_iter9_reg),
    .din2(grp_fu_1244_p2),
    .ce(grp_fu_1244_ce),
    .dout(grp_fu_1244_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= rewind_enable;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_450)) begin
        if ((ap_phi_mux_do_init_phi_fu_751_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791 <= bias_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791 <= ap_phi_reg_pp0_iter0_bias_V222_phi_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_54)) begin
        if ((do_init_reg_747 == 1'd0)) begin
            bias_V222_phi_reg_791 <= ap_phi_mux_bias_V222_rewind_phi_fu_781_p6;
        end else if ((1'b1 == 1'b1)) begin
            bias_V222_phi_reg_791 <= ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_747 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_747 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_763 <= i_6_reg_1348;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i_reg_763 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        x_reg_817 <= p_x_1_8_fu_1157_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        x_reg_817 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_reg_803 <= p_8_fu_1165_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        y_reg_803 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bias_V222_phi_reg_791_pp0_iter10_reg <= bias_V222_phi_reg_791_pp0_iter9_reg;
        bias_V222_phi_reg_791_pp0_iter11_reg <= bias_V222_phi_reg_791_pp0_iter10_reg;
        bias_V222_phi_reg_791_pp0_iter2_reg <= bias_V222_phi_reg_791;
        bias_V222_phi_reg_791_pp0_iter3_reg <= bias_V222_phi_reg_791_pp0_iter2_reg;
        bias_V222_phi_reg_791_pp0_iter4_reg <= bias_V222_phi_reg_791_pp0_iter3_reg;
        bias_V222_phi_reg_791_pp0_iter5_reg <= bias_V222_phi_reg_791_pp0_iter4_reg;
        bias_V222_phi_reg_791_pp0_iter6_reg <= bias_V222_phi_reg_791_pp0_iter5_reg;
        bias_V222_phi_reg_791_pp0_iter7_reg <= bias_V222_phi_reg_791_pp0_iter6_reg;
        bias_V222_phi_reg_791_pp0_iter8_reg <= bias_V222_phi_reg_791_pp0_iter7_reg;
        bias_V222_phi_reg_791_pp0_iter9_reg <= bias_V222_phi_reg_791_pp0_iter8_reg;
        in_image_0_1_V_loa_reg_1362_pp0_iter2_reg <= in_image_0_1_V_loa_reg_1362;
        in_image_0_2_V_loa_reg_1367_pp0_iter2_reg <= in_image_0_2_V_loa_reg_1367;
        in_image_0_2_V_loa_reg_1367_pp0_iter3_reg <= in_image_0_2_V_loa_reg_1367_pp0_iter2_reg;
        in_image_1_0_V_loa_reg_1372_pp0_iter2_reg <= in_image_1_0_V_loa_reg_1372;
        in_image_1_0_V_loa_reg_1372_pp0_iter3_reg <= in_image_1_0_V_loa_reg_1372_pp0_iter2_reg;
        in_image_1_0_V_loa_reg_1372_pp0_iter4_reg <= in_image_1_0_V_loa_reg_1372_pp0_iter3_reg;
        in_image_1_1_V_loa_reg_1377_pp0_iter2_reg <= in_image_1_1_V_loa_reg_1377;
        in_image_1_1_V_loa_reg_1377_pp0_iter3_reg <= in_image_1_1_V_loa_reg_1377_pp0_iter2_reg;
        in_image_1_1_V_loa_reg_1377_pp0_iter4_reg <= in_image_1_1_V_loa_reg_1377_pp0_iter3_reg;
        in_image_1_1_V_loa_reg_1377_pp0_iter5_reg <= in_image_1_1_V_loa_reg_1377_pp0_iter4_reg;
        in_image_1_2_V_loa_reg_1382_pp0_iter2_reg <= in_image_1_2_V_loa_reg_1382;
        in_image_1_2_V_loa_reg_1382_pp0_iter3_reg <= in_image_1_2_V_loa_reg_1382_pp0_iter2_reg;
        in_image_1_2_V_loa_reg_1382_pp0_iter4_reg <= in_image_1_2_V_loa_reg_1382_pp0_iter3_reg;
        in_image_1_2_V_loa_reg_1382_pp0_iter5_reg <= in_image_1_2_V_loa_reg_1382_pp0_iter4_reg;
        in_image_1_2_V_loa_reg_1382_pp0_iter6_reg <= in_image_1_2_V_loa_reg_1382_pp0_iter5_reg;
        in_image_2_0_V_loa_reg_1387_pp0_iter2_reg <= in_image_2_0_V_loa_reg_1387;
        in_image_2_0_V_loa_reg_1387_pp0_iter3_reg <= in_image_2_0_V_loa_reg_1387_pp0_iter2_reg;
        in_image_2_0_V_loa_reg_1387_pp0_iter4_reg <= in_image_2_0_V_loa_reg_1387_pp0_iter3_reg;
        in_image_2_0_V_loa_reg_1387_pp0_iter5_reg <= in_image_2_0_V_loa_reg_1387_pp0_iter4_reg;
        in_image_2_0_V_loa_reg_1387_pp0_iter6_reg <= in_image_2_0_V_loa_reg_1387_pp0_iter5_reg;
        in_image_2_0_V_loa_reg_1387_pp0_iter7_reg <= in_image_2_0_V_loa_reg_1387_pp0_iter6_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter2_reg <= in_image_2_1_V_loa_reg_1392;
        in_image_2_1_V_loa_reg_1392_pp0_iter3_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter2_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter4_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter3_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter5_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter4_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter6_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter5_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter7_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter6_reg;
        in_image_2_1_V_loa_reg_1392_pp0_iter8_reg <= in_image_2_1_V_loa_reg_1392_pp0_iter7_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter2_reg <= in_image_2_2_V_loa_reg_1397;
        in_image_2_2_V_loa_reg_1397_pp0_iter3_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter2_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter4_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter3_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter5_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter4_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter6_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter5_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter7_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter6_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter8_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter7_reg;
        in_image_2_2_V_loa_reg_1397_pp0_iter9_reg <= in_image_2_2_V_loa_reg_1397_pp0_iter8_reg;
        kernel_1_V_read_reg_1268_pp0_iter2_reg <= kernel_1_V_read_reg_1268_pp0_iter1_reg;
        kernel_2_V_read_reg_1278_pp0_iter2_reg <= kernel_2_V_read_reg_1278_pp0_iter1_reg;
        kernel_2_V_read_reg_1278_pp0_iter3_reg <= kernel_2_V_read_reg_1278_pp0_iter2_reg;
        kernel_3_V_read_reg_1288_pp0_iter2_reg <= kernel_3_V_read_reg_1288_pp0_iter1_reg;
        kernel_3_V_read_reg_1288_pp0_iter3_reg <= kernel_3_V_read_reg_1288_pp0_iter2_reg;
        kernel_3_V_read_reg_1288_pp0_iter4_reg <= kernel_3_V_read_reg_1288_pp0_iter3_reg;
        kernel_4_V_read_reg_1298_pp0_iter2_reg <= kernel_4_V_read_reg_1298_pp0_iter1_reg;
        kernel_4_V_read_reg_1298_pp0_iter3_reg <= kernel_4_V_read_reg_1298_pp0_iter2_reg;
        kernel_4_V_read_reg_1298_pp0_iter4_reg <= kernel_4_V_read_reg_1298_pp0_iter3_reg;
        kernel_4_V_read_reg_1298_pp0_iter5_reg <= kernel_4_V_read_reg_1298_pp0_iter4_reg;
        kernel_5_V_read_reg_1308_pp0_iter2_reg <= kernel_5_V_read_reg_1308_pp0_iter1_reg;
        kernel_5_V_read_reg_1308_pp0_iter3_reg <= kernel_5_V_read_reg_1308_pp0_iter2_reg;
        kernel_5_V_read_reg_1308_pp0_iter4_reg <= kernel_5_V_read_reg_1308_pp0_iter3_reg;
        kernel_5_V_read_reg_1308_pp0_iter5_reg <= kernel_5_V_read_reg_1308_pp0_iter4_reg;
        kernel_5_V_read_reg_1308_pp0_iter6_reg <= kernel_5_V_read_reg_1308_pp0_iter5_reg;
        kernel_6_V_read_reg_1318_pp0_iter2_reg <= kernel_6_V_read_reg_1318_pp0_iter1_reg;
        kernel_6_V_read_reg_1318_pp0_iter3_reg <= kernel_6_V_read_reg_1318_pp0_iter2_reg;
        kernel_6_V_read_reg_1318_pp0_iter4_reg <= kernel_6_V_read_reg_1318_pp0_iter3_reg;
        kernel_6_V_read_reg_1318_pp0_iter5_reg <= kernel_6_V_read_reg_1318_pp0_iter4_reg;
        kernel_6_V_read_reg_1318_pp0_iter6_reg <= kernel_6_V_read_reg_1318_pp0_iter5_reg;
        kernel_6_V_read_reg_1318_pp0_iter7_reg <= kernel_6_V_read_reg_1318_pp0_iter6_reg;
        kernel_7_V_read_reg_1328_pp0_iter2_reg <= kernel_7_V_read_reg_1328_pp0_iter1_reg;
        kernel_7_V_read_reg_1328_pp0_iter3_reg <= kernel_7_V_read_reg_1328_pp0_iter2_reg;
        kernel_7_V_read_reg_1328_pp0_iter4_reg <= kernel_7_V_read_reg_1328_pp0_iter3_reg;
        kernel_7_V_read_reg_1328_pp0_iter5_reg <= kernel_7_V_read_reg_1328_pp0_iter4_reg;
        kernel_7_V_read_reg_1328_pp0_iter6_reg <= kernel_7_V_read_reg_1328_pp0_iter5_reg;
        kernel_7_V_read_reg_1328_pp0_iter7_reg <= kernel_7_V_read_reg_1328_pp0_iter6_reg;
        kernel_7_V_read_reg_1328_pp0_iter8_reg <= kernel_7_V_read_reg_1328_pp0_iter7_reg;
        kernel_8_V_read_reg_1338_pp0_iter2_reg <= kernel_8_V_read_reg_1338_pp0_iter1_reg;
        kernel_8_V_read_reg_1338_pp0_iter3_reg <= kernel_8_V_read_reg_1338_pp0_iter2_reg;
        kernel_8_V_read_reg_1338_pp0_iter4_reg <= kernel_8_V_read_reg_1338_pp0_iter3_reg;
        kernel_8_V_read_reg_1338_pp0_iter5_reg <= kernel_8_V_read_reg_1338_pp0_iter4_reg;
        kernel_8_V_read_reg_1338_pp0_iter6_reg <= kernel_8_V_read_reg_1338_pp0_iter5_reg;
        kernel_8_V_read_reg_1338_pp0_iter7_reg <= kernel_8_V_read_reg_1338_pp0_iter6_reg;
        kernel_8_V_read_reg_1338_pp0_iter8_reg <= kernel_8_V_read_reg_1338_pp0_iter7_reg;
        kernel_8_V_read_reg_1338_pp0_iter9_reg <= kernel_8_V_read_reg_1338_pp0_iter8_reg;
        p_Val2_s_reg_1412 <= grp_fu_1175_p2;
        tmp_10_reg_1452 <= {{grp_fu_1190_p3[34:10]}};
        tmp_11_reg_1467 <= {{grp_fu_1199_p3[34:10]}};
        tmp_12_reg_1482 <= {{grp_fu_1208_p3[34:10]}};
        tmp_13_reg_1497 <= {{grp_fu_1217_p3[34:10]}};
        tmp_14_reg_1512 <= {{grp_fu_1226_p3[34:10]}};
        tmp_15_reg_1527 <= {{grp_fu_1235_p3[34:10]}};
        tmp_16_reg_1532 <= {{grp_fu_1244_p3[34:10]}};
        tmp_9_reg_1437 <= {{grp_fu_1181_p3[34:10]}};
        tmp_reg_1353_pp0_iter10_reg <= tmp_reg_1353_pp0_iter9_reg;
        tmp_reg_1353_pp0_iter11_reg <= tmp_reg_1353_pp0_iter10_reg;
        tmp_reg_1353_pp0_iter2_reg <= tmp_reg_1353_pp0_iter1_reg;
        tmp_reg_1353_pp0_iter3_reg <= tmp_reg_1353_pp0_iter2_reg;
        tmp_reg_1353_pp0_iter4_reg <= tmp_reg_1353_pp0_iter3_reg;
        tmp_reg_1353_pp0_iter5_reg <= tmp_reg_1353_pp0_iter4_reg;
        tmp_reg_1353_pp0_iter6_reg <= tmp_reg_1353_pp0_iter5_reg;
        tmp_reg_1353_pp0_iter7_reg <= tmp_reg_1353_pp0_iter6_reg;
        tmp_reg_1353_pp0_iter8_reg <= tmp_reg_1353_pp0_iter7_reg;
        tmp_reg_1353_pp0_iter9_reg <= tmp_reg_1353_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_V222_rewind_reg_777 <= bias_V222_phi_reg_791;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_6_reg_1348 <= i_6_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_0_V_loa_reg_1357 <= in_image_0_0_V_q0;
        in_image_0_1_V_loa_reg_1362 <= in_image_0_1_V_q0;
        in_image_0_2_V_loa_reg_1367 <= in_image_0_2_V_q0;
        in_image_1_0_V_loa_reg_1372 <= in_image_1_0_V_q0;
        in_image_1_1_V_loa_reg_1377 <= in_image_1_1_V_q0;
        in_image_1_2_V_loa_reg_1382 <= in_image_1_2_V_q0;
        in_image_2_0_V_loa_reg_1387 <= in_image_2_0_V_q0;
        in_image_2_1_V_loa_reg_1392 <= in_image_2_1_V_q0;
        in_image_2_2_V_loa_reg_1397 <= in_image_2_2_V_q0;
        kernel_0_V_read_reg_1258 <= kernel_0_V;
        kernel_0_V_read_reg_1258_pp0_iter1_reg <= kernel_0_V_read_reg_1258;
        kernel_1_V_read_reg_1268 <= kernel_1_V;
        kernel_1_V_read_reg_1268_pp0_iter1_reg <= kernel_1_V_read_reg_1268;
        kernel_2_V_read_reg_1278 <= kernel_2_V;
        kernel_2_V_read_reg_1278_pp0_iter1_reg <= kernel_2_V_read_reg_1278;
        kernel_3_V_read_reg_1288 <= kernel_3_V;
        kernel_3_V_read_reg_1288_pp0_iter1_reg <= kernel_3_V_read_reg_1288;
        kernel_4_V_read_reg_1298 <= kernel_4_V;
        kernel_4_V_read_reg_1298_pp0_iter1_reg <= kernel_4_V_read_reg_1298;
        kernel_5_V_read_reg_1308 <= kernel_5_V;
        kernel_5_V_read_reg_1308_pp0_iter1_reg <= kernel_5_V_read_reg_1308;
        kernel_6_V_read_reg_1318 <= kernel_6_V;
        kernel_6_V_read_reg_1318_pp0_iter1_reg <= kernel_6_V_read_reg_1318;
        kernel_7_V_read_reg_1328 <= kernel_7_V;
        kernel_7_V_read_reg_1328_pp0_iter1_reg <= kernel_7_V_read_reg_1328;
        kernel_8_V_read_reg_1338 <= kernel_8_V;
        kernel_8_V_read_reg_1338_pp0_iter1_reg <= kernel_8_V_read_reg_1338;
        tmp_reg_1353 <= tmp_fu_850_p2;
        tmp_reg_1353_pp0_iter1_reg <= tmp_reg_1353;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_1353_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_bias_V222_rewind_phi_fu_781_p6 = bias_V222_phi_reg_791;
    end else begin
        ap_phi_mux_bias_V222_rewind_phi_fu_781_p6 = bias_V222_rewind_reg_777;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_614)) begin
        if ((tmp_reg_1353 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_751_p6 = 1'd1;
        end else if ((tmp_reg_1353 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_751_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_751_p6 = do_init_reg_747;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_751_p6 = do_init_reg_747;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_614)) begin
        if ((tmp_reg_1353 == 1'd1)) begin
            ap_phi_mux_i_phi_fu_767_p6 = 10'd0;
        end else if ((tmp_reg_1353 == 1'd0)) begin
            ap_phi_mux_i_phi_fu_767_p6 = i_6_reg_1348;
        end else begin
            ap_phi_mux_i_phi_fu_767_p6 = i_reg_763;
        end
    end else begin
        ap_phi_mux_i_phi_fu_767_p6 = i_reg_763;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1175_ce = 1'b1;
    end else begin
        grp_fu_1175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1181_ce = 1'b1;
    end else begin
        grp_fu_1181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1190_ce = 1'b1;
    end else begin
        grp_fu_1190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1199_ce = 1'b1;
    end else begin
        grp_fu_1199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1208_ce = 1'b1;
    end else begin
        grp_fu_1208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1217_ce = 1'b1;
    end else begin
        grp_fu_1217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1226_ce = 1'b1;
    end else begin
        grp_fu_1226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1235_ce = 1'b1;
    end else begin
        grp_fu_1235_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1244_ce = 1'b1;
    end else begin
        grp_fu_1244_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_0_V_ce0 = 1'b1;
    end else begin
        in_image_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_1_V_ce0 = 1'b1;
    end else begin
        in_image_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_2_V_ce0 = 1'b1;
    end else begin
        in_image_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_1_0_V_ce0 = 1'b1;
    end else begin
        in_image_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_1_1_V_ce0 = 1'b1;
    end else begin
        in_image_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_1_2_V_ce0 = 1'b1;
    end else begin
        in_image_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_2_0_V_ce0 = 1'b1;
    end else begin
        in_image_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_2_1_V_ce0 = 1'b1;
    end else begin
        in_image_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_2_2_V_ce0 = 1'b1;
    end else begin
        in_image_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_1353 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_0_V_ce0 = 1'b1;
    end else begin
        out_image_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_0_V_we0 = 1'b1;
    end else begin
        out_image_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_10_V_ce0 = 1'b1;
    end else begin
        out_image_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_10_V_we0 = 1'b1;
    end else begin
        out_image_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_11_V_ce0 = 1'b1;
    end else begin
        out_image_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_11_V_we0 = 1'b1;
    end else begin
        out_image_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_12_V_ce0 = 1'b1;
    end else begin
        out_image_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_12_V_we0 = 1'b1;
    end else begin
        out_image_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_13_V_ce0 = 1'b1;
    end else begin
        out_image_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_13_V_we0 = 1'b1;
    end else begin
        out_image_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_14_V_ce0 = 1'b1;
    end else begin
        out_image_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_14_V_we0 = 1'b1;
    end else begin
        out_image_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_15_V_ce0 = 1'b1;
    end else begin
        out_image_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_15_V_we0 = 1'b1;
    end else begin
        out_image_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_16_V_ce0 = 1'b1;
    end else begin
        out_image_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_16_V_we0 = 1'b1;
    end else begin
        out_image_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_17_V_ce0 = 1'b1;
    end else begin
        out_image_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_17_V_we0 = 1'b1;
    end else begin
        out_image_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_18_V_ce0 = 1'b1;
    end else begin
        out_image_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_18_V_we0 = 1'b1;
    end else begin
        out_image_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_19_V_ce0 = 1'b1;
    end else begin
        out_image_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_19_V_we0 = 1'b1;
    end else begin
        out_image_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_1_V_ce0 = 1'b1;
    end else begin
        out_image_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_1_V_we0 = 1'b1;
    end else begin
        out_image_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_20_V_ce0 = 1'b1;
    end else begin
        out_image_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_20_V_we0 = 1'b1;
    end else begin
        out_image_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_21_V_ce0 = 1'b1;
    end else begin
        out_image_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_21_V_we0 = 1'b1;
    end else begin
        out_image_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_22_V_ce0 = 1'b1;
    end else begin
        out_image_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_22_V_we0 = 1'b1;
    end else begin
        out_image_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_23_V_ce0 = 1'b1;
    end else begin
        out_image_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_23_V_we0 = 1'b1;
    end else begin
        out_image_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_24_V_ce0 = 1'b1;
    end else begin
        out_image_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_24_V_we0 = 1'b1;
    end else begin
        out_image_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_25_V_ce0 = 1'b1;
    end else begin
        out_image_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_25_V_we0 = 1'b1;
    end else begin
        out_image_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_26_V_ce0 = 1'b1;
    end else begin
        out_image_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_26_V_we0 = 1'b1;
    end else begin
        out_image_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_27_V_ce0 = 1'b1;
    end else begin
        out_image_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & ((tmp_17_fu_1135_p1 == 5'd31) | (tmp_17_fu_1135_p1 == 5'd30) | (tmp_17_fu_1135_p1 == 5'd29) | (tmp_17_fu_1135_p1 == 5'd28) | (tmp_17_fu_1135_p1 == 5'd27)))) begin
        out_image_27_V_we0 = 1'b1;
    end else begin
        out_image_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_2_V_ce0 = 1'b1;
    end else begin
        out_image_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_2_V_we0 = 1'b1;
    end else begin
        out_image_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_3_V_ce0 = 1'b1;
    end else begin
        out_image_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_3_V_we0 = 1'b1;
    end else begin
        out_image_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_4_V_ce0 = 1'b1;
    end else begin
        out_image_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_4_V_we0 = 1'b1;
    end else begin
        out_image_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_5_V_ce0 = 1'b1;
    end else begin
        out_image_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_5_V_we0 = 1'b1;
    end else begin
        out_image_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_6_V_ce0 = 1'b1;
    end else begin
        out_image_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_6_V_we0 = 1'b1;
    end else begin
        out_image_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_7_V_ce0 = 1'b1;
    end else begin
        out_image_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_7_V_we0 = 1'b1;
    end else begin
        out_image_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_8_V_ce0 = 1'b1;
    end else begin
        out_image_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_8_V_we0 = 1'b1;
    end else begin
        out_image_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_9_V_ce0 = 1'b1;
    end else begin
        out_image_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_fu_1135_p1 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        out_image_9_V_we0 = 1'b1;
    end else begin
        out_image_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_850_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_450 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_54 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_614 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = rewind_enable;

assign ap_phi_reg_pp0_iter0_bias_V222_phi_reg_791 = 'bx;

assign ap_ready = internal_ap_ready;

assign grp_fu_1181_p2 = {{tmp_8_fu_868_p4}, {10'd0}};

assign grp_fu_1190_p2 = {{tmp_9_reg_1437}, {10'd0}};

assign grp_fu_1199_p2 = {{tmp_10_reg_1452}, {10'd0}};

assign grp_fu_1208_p2 = {{tmp_11_reg_1467}, {10'd0}};

assign grp_fu_1217_p2 = {{tmp_12_reg_1482}, {10'd0}};

assign grp_fu_1226_p2 = {{tmp_13_reg_1497}, {10'd0}};

assign grp_fu_1235_p2 = {{tmp_14_reg_1512}, {10'd0}};

assign grp_fu_1244_p2 = {{tmp_15_reg_1527}, {10'd0}};

assign i_6_fu_844_p2 = (10'd1 + ap_phi_mux_i_phi_fu_767_p6);

assign in_image_0_0_V_address0 = tmp_s_fu_831_p1;

assign in_image_0_1_V_address0 = tmp_s_fu_831_p1;

assign in_image_0_2_V_address0 = tmp_s_fu_831_p1;

assign in_image_1_0_V_address0 = tmp_s_fu_831_p1;

assign in_image_1_1_V_address0 = tmp_s_fu_831_p1;

assign in_image_1_2_V_address0 = tmp_s_fu_831_p1;

assign in_image_2_0_V_address0 = tmp_s_fu_831_p1;

assign in_image_2_1_V_address0 = tmp_s_fu_831_p1;

assign in_image_2_2_V_address0 = tmp_s_fu_831_p1;

assign out_image_0_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_0_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_10_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_10_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_11_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_11_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_12_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_12_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_13_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_13_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_14_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_14_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_15_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_15_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_16_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_16_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_17_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_17_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_18_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_18_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_19_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_19_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_1_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_1_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_20_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_20_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_21_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_21_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_22_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_22_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_23_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_23_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_24_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_24_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_25_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_25_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_26_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_26_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_27_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_27_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_2_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_2_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_3_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_3_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_4_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_4_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_5_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_5_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_6_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_6_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_7_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_7_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_8_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_8_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign out_image_9_V_address0 = tmp_88_8_fu_1048_p1;

assign out_image_9_V_d0 = {{p_Val2_18_8_fu_1091_p2[55:31]}};

assign p_8_fu_1165_p3 = ((tmp_95_8_fu_1145_p2[0:0] === 1'b1) ? 32'd0 : y_5_8_fu_1139_p2);

assign p_Val2_18_8_fu_1091_p2 = ($signed(tmp_92_8_cast_fu_1087_p1) + $signed(tmp_91_8_fu_1080_p3));

assign p_x_1_8_fu_1157_p3 = ((tmp_95_8_fu_1145_p2[0:0] === 1'b1) ? x_5_8_fu_1151_p2 : x_reg_817);

assign tmp_17_fu_1135_p1 = x_reg_817[4:0];

assign tmp_88_8_fu_1048_p1 = y_reg_803;

assign tmp_8_fu_868_p4 = {{p_Val2_s_reg_1412[34:10]}};

assign tmp_91_8_fu_1080_p3 = {{tmp_16_reg_1532}, {31'd0}};

assign tmp_92_8_cast_fu_1087_p1 = bias_V222_phi_reg_791_pp0_iter11_reg;

assign tmp_95_8_fu_1145_p2 = ((y_5_8_fu_1139_p2 == 32'd28) ? 1'b1 : 1'b0);

assign tmp_fu_850_p2 = ((ap_phi_mux_i_phi_fu_767_p6 == 10'd783) ? 1'b1 : 1'b0);

assign tmp_s_fu_831_p1 = ap_phi_mux_i_phi_fu_767_p6;

assign x_5_8_fu_1151_p2 = (x_reg_817 + 32'd1);

assign y_5_8_fu_1139_p2 = (y_reg_803 + 32'd1);

endmodule //conv2d_3x3_1chan_rev
